
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000071b8 <.init>:
    71b8:	stp	x29, x30, [sp, #-16]!
    71bc:	mov	x29, sp
    71c0:	bl	81a0 <*ABS*@plt+0x20>
    71c4:	ldp	x29, x30, [sp], #16
    71c8:	ret

Disassembly of section .plt:

00000000000071d0 <mbrtowc@plt-0x20>:
    71d0:	stp	x16, x30, [sp, #-16]!
    71d4:	adrp	x16, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    71d8:	ldr	x17, [x16, #4088]
    71dc:	add	x16, x16, #0xff8
    71e0:	br	x17
    71e4:	nop
    71e8:	nop
    71ec:	nop

00000000000071f0 <mbrtowc@plt>:
    71f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    71f4:	ldr	x17, [x16]
    71f8:	add	x16, x16, #0x0
    71fc:	br	x17

0000000000007200 <memcpy@plt>:
    7200:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7204:	ldr	x17, [x16, #8]
    7208:	add	x16, x16, #0x8
    720c:	br	x17

0000000000007210 <getpwnam_r@plt>:
    7210:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7214:	ldr	x17, [x16, #16]
    7218:	add	x16, x16, #0x10
    721c:	br	x17

0000000000007220 <memmove@plt>:
    7220:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7224:	ldr	x17, [x16, #24]
    7228:	add	x16, x16, #0x18
    722c:	br	x17

0000000000007230 <scols_parse_version_string@plt>:
    7230:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7234:	ldr	x17, [x16, #32]
    7238:	add	x16, x16, #0x20
    723c:	br	x17

0000000000007240 <scols_column_set_whint@plt>:
    7240:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7244:	ldr	x17, [x16, #40]
    7248:	add	x16, x16, #0x28
    724c:	br	x17

0000000000007250 <getcwd@plt>:
    7250:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7254:	ldr	x17, [x16, #48]
    7258:	add	x16, x16, #0x30
    725c:	br	x17

0000000000007260 <scols_symbols_set_branch@plt>:
    7260:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7264:	ldr	x17, [x16, #56]
    7268:	add	x16, x16, #0x38
    726c:	br	x17

0000000000007270 <setuid@plt>:
    7270:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7274:	ldr	x17, [x16, #64]
    7278:	add	x16, x16, #0x40
    727c:	br	x17

0000000000007280 <strtok@plt>:
    7280:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7284:	ldr	x17, [x16, #72]
    7288:	add	x16, x16, #0x48
    728c:	br	x17

0000000000007290 <scols_table_remove_line@plt>:
    7290:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7294:	ldr	x17, [x16, #80]
    7298:	add	x16, x16, #0x50
    729c:	br	x17

00000000000072a0 <scols_new_column@plt>:
    72a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    72a4:	ldr	x17, [x16, #88]
    72a8:	add	x16, x16, #0x58
    72ac:	br	x17

00000000000072b0 <strtoul@plt>:
    72b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    72b4:	ldr	x17, [x16, #96]
    72b8:	add	x16, x16, #0x60
    72bc:	br	x17

00000000000072c0 <strlen@plt>:
    72c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    72c4:	ldr	x17, [x16, #104]
    72c8:	add	x16, x16, #0x68
    72cc:	br	x17

00000000000072d0 <scols_column_is_strict_width@plt>:
    72d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    72d4:	ldr	x17, [x16, #112]
    72d8:	add	x16, x16, #0x70
    72dc:	br	x17

00000000000072e0 <__sched_cpufree@plt>:
    72e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    72e4:	ldr	x17, [x16, #120]
    72e8:	add	x16, x16, #0x78
    72ec:	br	x17

00000000000072f0 <fputs@plt>:
    72f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    72f4:	ldr	x17, [x16, #128]
    72f8:	add	x16, x16, #0x80
    72fc:	br	x17

0000000000007300 <mbstowcs@plt>:
    7300:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7304:	ldr	x17, [x16, #136]
    7308:	add	x16, x16, #0x88
    730c:	br	x17

0000000000007310 <exit@plt>:
    7310:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7314:	ldr	x17, [x16, #144]
    7318:	add	x16, x16, #0x90
    731c:	br	x17

0000000000007320 <scols_column_get_safechars@plt>:
    7320:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7324:	ldr	x17, [x16, #152]
    7328:	add	x16, x16, #0x98
    732c:	br	x17

0000000000007330 <scols_unref_symbols@plt>:
    7330:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7334:	ldr	x17, [x16, #160]
    7338:	add	x16, x16, #0xa0
    733c:	br	x17

0000000000007340 <raise@plt>:
    7340:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7344:	ldr	x17, [x16, #168]
    7348:	add	x16, x16, #0xa8
    734c:	br	x17

0000000000007350 <scols_line_refer_data@plt>:
    7350:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7354:	ldr	x17, [x16, #176]
    7358:	add	x16, x16, #0xb0
    735c:	br	x17

0000000000007360 <dup@plt>:
    7360:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7364:	ldr	x17, [x16, #184]
    7368:	add	x16, x16, #0xb8
    736c:	br	x17

0000000000007370 <__libc_current_sigrtmax@plt>:
    7370:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7374:	ldr	x17, [x16, #192]
    7378:	add	x16, x16, #0xc0
    737c:	br	x17

0000000000007380 <execl@plt>:
    7380:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7384:	ldr	x17, [x16, #200]
    7388:	add	x16, x16, #0xc8
    738c:	br	x17

0000000000007390 <scols_table_is_noheadings@plt>:
    7390:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7394:	ldr	x17, [x16, #208]
    7398:	add	x16, x16, #0xd0
    739c:	br	x17

00000000000073a0 <scols_table_is_tree@plt>:
    73a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    73a4:	ldr	x17, [x16, #216]
    73a8:	add	x16, x16, #0xd8
    73ac:	br	x17

00000000000073b0 <scols_reset_iter@plt>:
    73b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    73b4:	ldr	x17, [x16, #224]
    73b8:	add	x16, x16, #0xe0
    73bc:	br	x17

00000000000073c0 <getegid@plt>:
    73c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    73c4:	ldr	x17, [x16, #232]
    73c8:	add	x16, x16, #0xe8
    73cc:	br	x17

00000000000073d0 <strtoll@plt>:
    73d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    73d4:	ldr	x17, [x16, #240]
    73d8:	add	x16, x16, #0xf0
    73dc:	br	x17

00000000000073e0 <scols_table_add_column@plt>:
    73e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    73e4:	ldr	x17, [x16, #248]
    73e8:	add	x16, x16, #0xf8
    73ec:	br	x17

00000000000073f0 <strtod@plt>:
    73f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16, #256]
    73f8:	add	x16, x16, #0x100
    73fc:	br	x17

0000000000007400 <geteuid@plt>:
    7400:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #264]
    7408:	add	x16, x16, #0x108
    740c:	br	x17

0000000000007410 <secure_getenv@plt>:
    7410:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #272]
    7418:	add	x16, x16, #0x110
    741c:	br	x17

0000000000007420 <scols_new_line@plt>:
    7420:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #280]
    7428:	add	x16, x16, #0x118
    742c:	br	x17

0000000000007430 <ttyname@plt>:
    7430:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #288]
    7438:	add	x16, x16, #0x120
    743c:	br	x17

0000000000007440 <localtime_r@plt>:
    7440:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #296]
    7448:	add	x16, x16, #0x128
    744c:	br	x17

0000000000007450 <setenv@plt>:
    7450:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #304]
    7458:	add	x16, x16, #0x130
    745c:	br	x17

0000000000007460 <readlink@plt>:
    7460:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #312]
    7468:	add	x16, x16, #0x138
    746c:	br	x17

0000000000007470 <__cxa_finalize@plt>:
    7470:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #320]
    7478:	add	x16, x16, #0x140
    747c:	br	x17

0000000000007480 <sprintf@plt>:
    7480:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #328]
    7488:	add	x16, x16, #0x148
    748c:	br	x17

0000000000007490 <getuid@plt>:
    7490:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #336]
    7498:	add	x16, x16, #0x150
    749c:	br	x17

00000000000074a0 <pipe@plt>:
    74a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #344]
    74a8:	add	x16, x16, #0x158
    74ac:	br	x17

00000000000074b0 <opendir@plt>:
    74b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #352]
    74b8:	add	x16, x16, #0x160
    74bc:	br	x17

00000000000074c0 <strftime@plt>:
    74c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #360]
    74c8:	add	x16, x16, #0x168
    74cc:	br	x17

00000000000074d0 <__cxa_atexit@plt>:
    74d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #368]
    74d8:	add	x16, x16, #0x170
    74dc:	br	x17

00000000000074e0 <fputc@plt>:
    74e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #376]
    74e8:	add	x16, x16, #0x178
    74ec:	br	x17

00000000000074f0 <scols_cell_get_data@plt>:
    74f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #384]
    74f8:	add	x16, x16, #0x180
    74fc:	br	x17

0000000000007500 <qsort@plt>:
    7500:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #392]
    7508:	add	x16, x16, #0x188
    750c:	br	x17

0000000000007510 <scols_cell_copy_content@plt>:
    7510:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #400]
    7518:	add	x16, x16, #0x190
    751c:	br	x17

0000000000007520 <asprintf@plt>:
    7520:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #408]
    7528:	add	x16, x16, #0x198
    752c:	br	x17

0000000000007530 <getpwuid_r@plt>:
    7530:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #416]
    7538:	add	x16, x16, #0x1a0
    753c:	br	x17

0000000000007540 <fork@plt>:
    7540:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #424]
    7548:	add	x16, x16, #0x1a8
    754c:	br	x17

0000000000007550 <strptime@plt>:
    7550:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #432]
    7558:	add	x16, x16, #0x1b0
    755c:	br	x17

0000000000007560 <lseek@plt>:
    7560:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #440]
    7568:	add	x16, x16, #0x1b8
    756c:	br	x17

0000000000007570 <scols_column_set_flags@plt>:
    7570:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #448]
    7578:	add	x16, x16, #0x1c0
    757c:	br	x17

0000000000007580 <__ctype_tolower_loc@plt>:
    7580:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #456]
    7588:	add	x16, x16, #0x1c8
    758c:	br	x17

0000000000007590 <snprintf@plt>:
    7590:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #464]
    7598:	add	x16, x16, #0x1d0
    759c:	br	x17

00000000000075a0 <localeconv@plt>:
    75a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #472]
    75a8:	add	x16, x16, #0x1d8
    75ac:	br	x17

00000000000075b0 <stpcpy@plt>:
    75b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #480]
    75b8:	add	x16, x16, #0x1e0
    75bc:	br	x17

00000000000075c0 <scols_table_get_stream@plt>:
    75c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #488]
    75c8:	add	x16, x16, #0x1e8
    75cc:	br	x17

00000000000075d0 <scols_table_set_termwidth@plt>:
    75d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #496]
    75d8:	add	x16, x16, #0x1f0
    75dc:	br	x17

00000000000075e0 <scols_line_alloc_cells@plt>:
    75e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #504]
    75e8:	add	x16, x16, #0x1f8
    75ec:	br	x17

00000000000075f0 <scols_symbols_set_group_horizontal@plt>:
    75f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #512]
    75f8:	add	x16, x16, #0x200
    75fc:	br	x17

0000000000007600 <scols_table_is_ascii@plt>:
    7600:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #520]
    7608:	add	x16, x16, #0x208
    760c:	br	x17

0000000000007610 <fclose@plt>:
    7610:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #528]
    7618:	add	x16, x16, #0x210
    761c:	br	x17

0000000000007620 <scols_table_print_range@plt>:
    7620:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #536]
    7628:	add	x16, x16, #0x218
    762c:	br	x17

0000000000007630 <getpid@plt>:
    7630:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #544]
    7638:	add	x16, x16, #0x220
    763c:	br	x17

0000000000007640 <nl_langinfo@plt>:
    7640:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #552]
    7648:	add	x16, x16, #0x228
    764c:	br	x17

0000000000007650 <strtok_r@plt>:
    7650:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #560]
    7658:	add	x16, x16, #0x230
    765c:	br	x17

0000000000007660 <fopen@plt>:
    7660:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #568]
    7668:	add	x16, x16, #0x238
    766c:	br	x17

0000000000007670 <time@plt>:
    7670:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #576]
    7678:	add	x16, x16, #0x240
    767c:	br	x17

0000000000007680 <scols_table_set_stream@plt>:
    7680:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #584]
    7688:	add	x16, x16, #0x248
    768c:	br	x17

0000000000007690 <scols_symbols_set_group_vertical@plt>:
    7690:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #592]
    7698:	add	x16, x16, #0x250
    769c:	br	x17

00000000000076a0 <malloc@plt>:
    76a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #600]
    76a8:	add	x16, x16, #0x258
    76ac:	br	x17

00000000000076b0 <scols_ref_symbols@plt>:
    76b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #608]
    76b8:	add	x16, x16, #0x260
    76bc:	br	x17

00000000000076c0 <setsockopt@plt>:
    76c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #616]
    76c8:	add	x16, x16, #0x268
    76cc:	br	x17

00000000000076d0 <wcwidth@plt>:
    76d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #624]
    76d8:	add	x16, x16, #0x270
    76dc:	br	x17

00000000000076e0 <scols_copy_line@plt>:
    76e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #632]
    76e8:	add	x16, x16, #0x278
    76ec:	br	x17

00000000000076f0 <scols_table_set_columns_iter@plt>:
    76f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #640]
    76f8:	add	x16, x16, #0x280
    76fc:	br	x17

0000000000007700 <scols_line_get_parent@plt>:
    7700:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #648]
    7708:	add	x16, x16, #0x288
    770c:	br	x17

0000000000007710 <open@plt>:
    7710:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #656]
    7718:	add	x16, x16, #0x290
    771c:	br	x17

0000000000007720 <scols_table_get_line@plt>:
    7720:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #664]
    7728:	add	x16, x16, #0x298
    772c:	br	x17

0000000000007730 <poll@plt>:
    7730:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #672]
    7738:	add	x16, x16, #0x2a0
    773c:	br	x17

0000000000007740 <wcswidth@plt>:
    7740:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #680]
    7748:	add	x16, x16, #0x2a8
    774c:	br	x17

0000000000007750 <__isoc99_fscanf@plt>:
    7750:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #688]
    7758:	add	x16, x16, #0x2b0
    775c:	br	x17

0000000000007760 <getppid@plt>:
    7760:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #696]
    7768:	add	x16, x16, #0x2b8
    776c:	br	x17

0000000000007770 <__strtol_internal@plt>:
    7770:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #704]
    7778:	add	x16, x16, #0x2c0
    777c:	br	x17

0000000000007780 <sigemptyset@plt>:
    7780:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #712]
    7788:	add	x16, x16, #0x2c8
    778c:	br	x17

0000000000007790 <strncmp@plt>:
    7790:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #720]
    7798:	add	x16, x16, #0x2d0
    779c:	br	x17

00000000000077a0 <__libc_current_sigrtmin@plt>:
    77a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #728]
    77a8:	add	x16, x16, #0x2d8
    77ac:	br	x17

00000000000077b0 <scols_column_set_color@plt>:
    77b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #736]
    77b8:	add	x16, x16, #0x2e0
    77bc:	br	x17

00000000000077c0 <fgetc@plt>:
    77c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #744]
    77c8:	add	x16, x16, #0x2e8
    77cc:	br	x17

00000000000077d0 <scols_column_is_customwrap@plt>:
    77d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #752]
    77d8:	add	x16, x16, #0x2f0
    77dc:	br	x17

00000000000077e0 <scols_column_get_header@plt>:
    77e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #760]
    77e8:	add	x16, x16, #0x2f8
    77ec:	br	x17

00000000000077f0 <memset@plt>:
    77f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #768]
    77f8:	add	x16, x16, #0x300
    77fc:	br	x17

0000000000007800 <fdopen@plt>:
    7800:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #776]
    7808:	add	x16, x16, #0x308
    780c:	br	x17

0000000000007810 <gettimeofday@plt>:
    7810:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #784]
    7818:	add	x16, x16, #0x310
    781c:	br	x17

0000000000007820 <gmtime_r@plt>:
    7820:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #792]
    7828:	add	x16, x16, #0x318
    782c:	br	x17

0000000000007830 <scols_cell_refer_data@plt>:
    7830:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #800]
    7838:	add	x16, x16, #0x320
    783c:	br	x17

0000000000007840 <random@plt>:
    7840:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #808]
    7848:	add	x16, x16, #0x328
    784c:	br	x17

0000000000007850 <__strtoul_internal@plt>:
    7850:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #816]
    7858:	add	x16, x16, #0x330
    785c:	br	x17

0000000000007860 <scols_cell_set_color@plt>:
    7860:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #824]
    7868:	add	x16, x16, #0x338
    786c:	br	x17

0000000000007870 <scols_column_is_wrap@plt>:
    7870:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #832]
    7878:	add	x16, x16, #0x340
    787c:	br	x17

0000000000007880 <calloc@plt>:
    7880:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #840]
    7888:	add	x16, x16, #0x348
    788c:	br	x17

0000000000007890 <scols_table_is_maxout@plt>:
    7890:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #848]
    7898:	add	x16, x16, #0x350
    789c:	br	x17

00000000000078a0 <setmntent@plt>:
    78a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #856]
    78a8:	add	x16, x16, #0x358
    78ac:	br	x17

00000000000078b0 <scols_unref_line@plt>:
    78b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #864]
    78b8:	add	x16, x16, #0x360
    78bc:	br	x17

00000000000078c0 <endmntent@plt>:
    78c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #872]
    78c8:	add	x16, x16, #0x368
    78cc:	br	x17

00000000000078d0 <__xpg_basename@plt>:
    78d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #880]
    78d8:	add	x16, x16, #0x370
    78dc:	br	x17

00000000000078e0 <strcasecmp@plt>:
    78e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #888]
    78e8:	add	x16, x16, #0x378
    78ec:	br	x17

00000000000078f0 <readdir@plt>:
    78f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #896]
    78f8:	add	x16, x16, #0x380
    78fc:	br	x17

0000000000007900 <realloc@plt>:
    7900:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #904]
    7908:	add	x16, x16, #0x388
    790c:	br	x17

0000000000007910 <scols_cell_set_data@plt>:
    7910:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #912]
    7918:	add	x16, x16, #0x390
    791c:	br	x17

0000000000007920 <scols_new_table@plt>:
    7920:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #920]
    7928:	add	x16, x16, #0x398
    792c:	br	x17

0000000000007930 <strdup@plt>:
    7930:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #928]
    7938:	add	x16, x16, #0x3a0
    793c:	br	x17

0000000000007940 <closedir@plt>:
    7940:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #936]
    7948:	add	x16, x16, #0x3a8
    794c:	br	x17

0000000000007950 <strerror@plt>:
    7950:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #944]
    7958:	add	x16, x16, #0x3b0
    795c:	br	x17

0000000000007960 <scols_symbols_set_group_middle_child@plt>:
    7960:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #952]
    7968:	add	x16, x16, #0x3b8
    796c:	br	x17

0000000000007970 <close@plt>:
    7970:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #960]
    7978:	add	x16, x16, #0x3c0
    797c:	br	x17

0000000000007980 <sigaction@plt>:
    7980:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #968]
    7988:	add	x16, x16, #0x3c8
    798c:	br	x17

0000000000007990 <__sched_cpualloc@plt>:
    7990:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #976]
    7998:	add	x16, x16, #0x3d0
    799c:	br	x17

00000000000079a0 <strrchr@plt>:
    79a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #984]
    79a8:	add	x16, x16, #0x3d8
    79ac:	br	x17

00000000000079b0 <__gmon_start__@plt>:
    79b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #992]
    79b8:	add	x16, x16, #0x3e0
    79bc:	br	x17

00000000000079c0 <mktime@plt>:
    79c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #1000]
    79c8:	add	x16, x16, #0x3e8
    79cc:	br	x17

00000000000079d0 <fdopendir@plt>:
    79d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #1008]
    79d8:	add	x16, x16, #0x3f0
    79dc:	br	x17

00000000000079e0 <write@plt>:
    79e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #1016]
    79e8:	add	x16, x16, #0x3f8
    79ec:	br	x17

00000000000079f0 <scols_symbols_set_group_middle_member@plt>:
    79f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #1024]
    79f8:	add	x16, x16, #0x400
    79fc:	br	x17

0000000000007a00 <abort@plt>:
    7a00:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #1032]
    7a08:	add	x16, x16, #0x408
    7a0c:	br	x17

0000000000007a10 <mkostemp@plt>:
    7a10:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #1040]
    7a18:	add	x16, x16, #0x410
    7a1c:	br	x17

0000000000007a20 <setgid@plt>:
    7a20:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #1048]
    7a28:	add	x16, x16, #0x418
    7a2c:	br	x17

0000000000007a30 <access@plt>:
    7a30:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #1056]
    7a38:	add	x16, x16, #0x420
    7a3c:	br	x17

0000000000007a40 <scols_table_set_symbols@plt>:
    7a40:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #1064]
    7a48:	add	x16, x16, #0x428
    7a4c:	br	x17

0000000000007a50 <scols_line_free_cells@plt>:
    7a50:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #1072]
    7a58:	add	x16, x16, #0x430
    7a5c:	br	x17

0000000000007a60 <scols_cell_get_alignment@plt>:
    7a60:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #1080]
    7a68:	add	x16, x16, #0x438
    7a6c:	br	x17

0000000000007a70 <scols_table_remove_columns@plt>:
    7a70:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #1088]
    7a78:	add	x16, x16, #0x440
    7a7c:	br	x17

0000000000007a80 <scols_line_set_data@plt>:
    7a80:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #1096]
    7a88:	add	x16, x16, #0x448
    7a8c:	br	x17

0000000000007a90 <strsep@plt>:
    7a90:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #1104]
    7a98:	add	x16, x16, #0x450
    7a9c:	br	x17

0000000000007aa0 <execvp@plt>:
    7aa0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #1112]
    7aa8:	add	x16, x16, #0x458
    7aac:	br	x17

0000000000007ab0 <strcmp@plt>:
    7ab0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #1120]
    7ab8:	add	x16, x16, #0x460
    7abc:	br	x17

0000000000007ac0 <getpwuid@plt>:
    7ac0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #1128]
    7ac8:	add	x16, x16, #0x468
    7acc:	br	x17

0000000000007ad0 <warn@plt>:
    7ad0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #1136]
    7ad8:	add	x16, x16, #0x470
    7adc:	br	x17

0000000000007ae0 <__ctype_b_loc@plt>:
    7ae0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #1144]
    7ae8:	add	x16, x16, #0x478
    7aec:	br	x17

0000000000007af0 <rewinddir@plt>:
    7af0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #1152]
    7af8:	add	x16, x16, #0x480
    7afc:	br	x17

0000000000007b00 <strtol@plt>:
    7b00:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #1160]
    7b08:	add	x16, x16, #0x488
    7b0c:	br	x17

0000000000007b10 <wctomb@plt>:
    7b10:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #1168]
    7b18:	add	x16, x16, #0x490
    7b1c:	br	x17

0000000000007b20 <scols_column_is_right@plt>:
    7b20:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #1176]
    7b28:	add	x16, x16, #0x498
    7b2c:	br	x17

0000000000007b30 <scols_cell_get_color@plt>:
    7b30:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #1184]
    7b38:	add	x16, x16, #0x4a0
    7b3c:	br	x17

0000000000007b40 <scols_new_symbols@plt>:
    7b40:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #1192]
    7b48:	add	x16, x16, #0x4a8
    7b4c:	br	x17

0000000000007b50 <free@plt>:
    7b50:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #1200]
    7b58:	add	x16, x16, #0x4b0
    7b5c:	br	x17

0000000000007b60 <scols_get_library_version@plt>:
    7b60:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #1208]
    7b68:	add	x16, x16, #0x4b8
    7b6c:	br	x17

0000000000007b70 <__ctype_get_mb_cur_max@plt>:
    7b70:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #1216]
    7b78:	add	x16, x16, #0x4c0
    7b7c:	br	x17

0000000000007b80 <getgid@plt>:
    7b80:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #1224]
    7b88:	add	x16, x16, #0x4c8
    7b8c:	br	x17

0000000000007b90 <mempcpy@plt>:
    7b90:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #1232]
    7b98:	add	x16, x16, #0x4d0
    7b9c:	br	x17

0000000000007ba0 <scols_symbols_set_title_padding@plt>:
    7ba0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #1240]
    7ba8:	add	x16, x16, #0x4d8
    7bac:	br	x17

0000000000007bb0 <strncasecmp@plt>:
    7bb0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #1248]
    7bb8:	add	x16, x16, #0x4e0
    7bbc:	br	x17

0000000000007bc0 <scols_table_get_termwidth@plt>:
    7bc0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1256]
    7bc8:	add	x16, x16, #0x4e8
    7bcc:	br	x17

0000000000007bd0 <nanosleep@plt>:
    7bd0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1264]
    7bd8:	add	x16, x16, #0x4f0
    7bdc:	br	x17

0000000000007be0 <vasprintf@plt>:
    7be0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1272]
    7be8:	add	x16, x16, #0x4f8
    7bec:	br	x17

0000000000007bf0 <scols_symbols_set_group_last_member@plt>:
    7bf0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1280]
    7bf8:	add	x16, x16, #0x500
    7bfc:	br	x17

0000000000007c00 <scols_reset_cell@plt>:
    7c00:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1288]
    7c08:	add	x16, x16, #0x508
    7c0c:	br	x17

0000000000007c10 <hasmntopt@plt>:
    7c10:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1296]
    7c18:	add	x16, x16, #0x510
    7c1c:	br	x17

0000000000007c20 <scols_ref_line@plt>:
    7c20:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1304]
    7c28:	add	x16, x16, #0x518
    7c2c:	br	x17

0000000000007c30 <connect@plt>:
    7c30:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1312]
    7c38:	add	x16, x16, #0x520
    7c3c:	br	x17

0000000000007c40 <strndup@plt>:
    7c40:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1320]
    7c48:	add	x16, x16, #0x528
    7c4c:	br	x17

0000000000007c50 <strspn@plt>:
    7c50:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1328]
    7c58:	add	x16, x16, #0x530
    7c5c:	br	x17

0000000000007c60 <strchr@plt>:
    7c60:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1336]
    7c68:	add	x16, x16, #0x538
    7c6c:	br	x17

0000000000007c70 <scols_table_is_json@plt>:
    7c70:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1344]
    7c78:	add	x16, x16, #0x540
    7c7c:	br	x17

0000000000007c80 <scols_table_is_minout@plt>:
    7c80:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1352]
    7c88:	add	x16, x16, #0x548
    7c8c:	br	x17

0000000000007c90 <__isoc99_vfscanf@plt>:
    7c90:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1360]
    7c98:	add	x16, x16, #0x550
    7c9c:	br	x17

0000000000007ca0 <scols_line_remove_child@plt>:
    7ca0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1368]
    7ca8:	add	x16, x16, #0x558
    7cac:	br	x17

0000000000007cb0 <fwrite@plt>:
    7cb0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1376]
    7cb8:	add	x16, x16, #0x560
    7cbc:	br	x17

0000000000007cc0 <fcntl@plt>:
    7cc0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1384]
    7cc8:	add	x16, x16, #0x568
    7ccc:	br	x17

0000000000007cd0 <socket@plt>:
    7cd0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1392]
    7cd8:	add	x16, x16, #0x570
    7cdc:	br	x17

0000000000007ce0 <fflush@plt>:
    7ce0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1400]
    7ce8:	add	x16, x16, #0x578
    7cec:	br	x17

0000000000007cf0 <strcpy@plt>:
    7cf0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1408]
    7cf8:	add	x16, x16, #0x580
    7cfc:	br	x17

0000000000007d00 <dirfd@plt>:
    7d00:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1416]
    7d08:	add	x16, x16, #0x588
    7d0c:	br	x17

0000000000007d10 <scols_copy_column@plt>:
    7d10:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1424]
    7d18:	add	x16, x16, #0x590
    7d1c:	br	x17

0000000000007d20 <scols_table_next_line@plt>:
    7d20:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1432]
    7d28:	add	x16, x16, #0x598
    7d2c:	br	x17

0000000000007d30 <scols_unref_table@plt>:
    7d30:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1440]
    7d38:	add	x16, x16, #0x5a0
    7d3c:	br	x17

0000000000007d40 <scols_table_set_column_separator@plt>:
    7d40:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1448]
    7d48:	add	x16, x16, #0x5a8
    7d4c:	br	x17

0000000000007d50 <scols_column_is_tree@plt>:
    7d50:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1456]
    7d58:	add	x16, x16, #0x5b0
    7d5c:	br	x17

0000000000007d60 <warnx@plt>:
    7d60:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1464]
    7d68:	add	x16, x16, #0x5b8
    7d6c:	br	x17

0000000000007d70 <read@plt>:
    7d70:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1472]
    7d78:	add	x16, x16, #0x5c0
    7d7c:	br	x17

0000000000007d80 <isatty@plt>:
    7d80:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1480]
    7d88:	add	x16, x16, #0x5c8
    7d8c:	br	x17

0000000000007d90 <jrand48@plt>:
    7d90:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1488]
    7d98:	add	x16, x16, #0x5d0
    7d9c:	br	x17

0000000000007da0 <wcstombs@plt>:
    7da0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1496]
    7da8:	add	x16, x16, #0x5d8
    7dac:	br	x17

0000000000007db0 <scols_table_remove_lines@plt>:
    7db0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1504]
    7db8:	add	x16, x16, #0x5e0
    7dbc:	br	x17

0000000000007dc0 <select@plt>:
    7dc0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1512]
    7dc8:	add	x16, x16, #0x5e8
    7dcc:	br	x17

0000000000007dd0 <scols_symbols_set_right@plt>:
    7dd0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1520]
    7dd8:	add	x16, x16, #0x5f0
    7ddc:	br	x17

0000000000007de0 <scols_line_add_child@plt>:
    7de0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1528]
    7de8:	add	x16, x16, #0x5f8
    7dec:	br	x17

0000000000007df0 <scols_symbols_set_group_last_child@plt>:
    7df0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1536]
    7df8:	add	x16, x16, #0x600
    7dfc:	br	x17

0000000000007e00 <__fxstat@plt>:
    7e00:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1544]
    7e08:	add	x16, x16, #0x608
    7e0c:	br	x17

0000000000007e10 <strstr@plt>:
    7e10:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1552]
    7e18:	add	x16, x16, #0x610
    7e1c:	br	x17

0000000000007e20 <scols_column_is_noextremes@plt>:
    7e20:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1560]
    7e28:	add	x16, x16, #0x618
    7e2c:	br	x17

0000000000007e30 <scols_symbols_set_cell_padding@plt>:
    7e30:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1568]
    7e38:	add	x16, x16, #0x620
    7e3c:	br	x17

0000000000007e40 <dcgettext@plt>:
    7e40:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1576]
    7e48:	add	x16, x16, #0x628
    7e4c:	br	x17

0000000000007e50 <srandom@plt>:
    7e50:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1584]
    7e58:	add	x16, x16, #0x630
    7e5c:	br	x17

0000000000007e60 <realpath@plt>:
    7e60:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1592]
    7e68:	add	x16, x16, #0x638
    7e6c:	br	x17

0000000000007e70 <scols_table_next_column@plt>:
    7e70:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1600]
    7e78:	add	x16, x16, #0x640
    7e7c:	br	x17

0000000000007e80 <__isoc99_sscanf@plt>:
    7e80:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1608]
    7e88:	add	x16, x16, #0x648
    7e8c:	br	x17

0000000000007e90 <vsnprintf@plt>:
    7e90:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1616]
    7e98:	add	x16, x16, #0x650
    7e9c:	br	x17

0000000000007ea0 <scols_table_is_export@plt>:
    7ea0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1624]
    7ea8:	add	x16, x16, #0x658
    7eac:	br	x17

0000000000007eb0 <scols_table_set_default_symbols@plt>:
    7eb0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1632]
    7eb8:	add	x16, x16, #0x660
    7ebc:	br	x17

0000000000007ec0 <scols_table_set_line_separator@plt>:
    7ec0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1640]
    7ec8:	add	x16, x16, #0x668
    7ecc:	br	x17

0000000000007ed0 <getmntent@plt>:
    7ed0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1648]
    7ed8:	add	x16, x16, #0x670
    7edc:	br	x17

0000000000007ee0 <scols_column_is_trunc@plt>:
    7ee0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1656]
    7ee8:	add	x16, x16, #0x678
    7eec:	br	x17

0000000000007ef0 <dup2@plt>:
    7ef0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1664]
    7ef8:	add	x16, x16, #0x680
    7efc:	br	x17

0000000000007f00 <scols_line_set_color@plt>:
    7f00:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1672]
    7f08:	add	x16, x16, #0x688
    7f0c:	br	x17

0000000000007f10 <strncpy@plt>:
    7f10:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1680]
    7f18:	add	x16, x16, #0x690
    7f1c:	br	x17

0000000000007f20 <errx@plt>:
    7f20:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1688]
    7f28:	add	x16, x16, #0x698
    7f2c:	br	x17

0000000000007f30 <scols_column_is_hidden@plt>:
    7f30:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1696]
    7f38:	add	x16, x16, #0x6a0
    7f3c:	br	x17

0000000000007f40 <getrandom@plt>:
    7f40:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1704]
    7f48:	add	x16, x16, #0x6a8
    7f4c:	br	x17

0000000000007f50 <iswprint@plt>:
    7f50:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1712]
    7f58:	add	x16, x16, #0x6b0
    7f5c:	br	x17

0000000000007f60 <scols_table_add_line@plt>:
    7f60:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1720]
    7f68:	add	x16, x16, #0x6b8
    7f6c:	br	x17

0000000000007f70 <umask@plt>:
    7f70:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1728]
    7f78:	add	x16, x16, #0x6c0
    7f7c:	br	x17

0000000000007f80 <strcspn@plt>:
    7f80:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1736]
    7f88:	add	x16, x16, #0x6c8
    7f8c:	br	x17

0000000000007f90 <faccessat@plt>:
    7f90:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1744]
    7f98:	add	x16, x16, #0x6d0
    7f9c:	br	x17

0000000000007fa0 <vfprintf@plt>:
    7fa0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1752]
    7fa8:	add	x16, x16, #0x6d8
    7fac:	br	x17

0000000000007fb0 <openat@plt>:
    7fb0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1760]
    7fb8:	add	x16, x16, #0x6e0
    7fbc:	br	x17

0000000000007fc0 <__assert_fail@plt>:
    7fc0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1768]
    7fc8:	add	x16, x16, #0x6e8
    7fcc:	br	x17

0000000000007fd0 <__errno_location@plt>:
    7fd0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1776]
    7fd8:	add	x16, x16, #0x6f0
    7fdc:	br	x17

0000000000007fe0 <uname@plt>:
    7fe0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1784]
    7fe8:	add	x16, x16, #0x6f8
    7fec:	br	x17

0000000000007ff0 <getenv@plt>:
    7ff0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1792]
    7ff8:	add	x16, x16, #0x700
    7ffc:	br	x17

0000000000008000 <scols_symbols_set_group_first_member@plt>:
    8000:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1800]
    8008:	add	x16, x16, #0x708
    800c:	br	x17

0000000000008010 <__xstat@plt>:
    8010:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1808]
    8018:	add	x16, x16, #0x710
    801c:	br	x17

0000000000008020 <prctl@plt>:
    8020:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1816]
    8028:	add	x16, x16, #0x718
    802c:	br	x17

0000000000008030 <open_memstream@plt>:
    8030:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1824]
    8038:	add	x16, x16, #0x720
    803c:	br	x17

0000000000008040 <getgrgid@plt>:
    8040:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1832]
    8048:	add	x16, x16, #0x728
    804c:	br	x17

0000000000008050 <scols_ref_column@plt>:
    8050:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1840]
    8058:	add	x16, x16, #0x730
    805c:	br	x17

0000000000008060 <scols_symbols_set_vertical@plt>:
    8060:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1848]
    8068:	add	x16, x16, #0x738
    806c:	br	x17

0000000000008070 <scols_unref_column@plt>:
    8070:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1856]
    8078:	add	x16, x16, #0x740
    807c:	br	x17

0000000000008080 <syscall@plt>:
    8080:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1864]
    8088:	add	x16, x16, #0x748
    808c:	br	x17

0000000000008090 <waitpid@plt>:
    8090:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1872]
    8098:	add	x16, x16, #0x750
    809c:	br	x17

00000000000080a0 <unlink@plt>:
    80a0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1880]
    80a8:	add	x16, x16, #0x758
    80ac:	br	x17

00000000000080b0 <getdtablesize@plt>:
    80b0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1888]
    80b8:	add	x16, x16, #0x760
    80bc:	br	x17

00000000000080c0 <getlogin@plt>:
    80c0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1896]
    80c8:	add	x16, x16, #0x768
    80cc:	br	x17

00000000000080d0 <mkdir@plt>:
    80d0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1904]
    80d8:	add	x16, x16, #0x770
    80dc:	br	x17

00000000000080e0 <scols_line_get_cell@plt>:
    80e0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1912]
    80e8:	add	x16, x16, #0x778
    80ec:	br	x17

00000000000080f0 <fprintf@plt>:
    80f0:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1920]
    80f8:	add	x16, x16, #0x780
    80fc:	br	x17

0000000000008100 <fgets@plt>:
    8100:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1928]
    8108:	add	x16, x16, #0x788
    810c:	br	x17

0000000000008110 <scols_table_get_column@plt>:
    8110:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1936]
    8118:	add	x16, x16, #0x790
    811c:	br	x17

0000000000008120 <err@plt>:
    8120:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1944]
    8128:	add	x16, x16, #0x798
    812c:	br	x17

0000000000008130 <ioctl@plt>:
    8130:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1952]
    8138:	add	x16, x16, #0x7a0
    813c:	br	x17

0000000000008140 <scols_line_next_child@plt>:
    8140:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1960]
    8148:	add	x16, x16, #0x7a8
    814c:	br	x17

0000000000008150 <__fxstatat@plt>:
    8150:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1968]
    8158:	add	x16, x16, #0x7b0
    815c:	br	x17

0000000000008160 <scols_table_remove_column@plt>:
    8160:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1976]
    8168:	add	x16, x16, #0x7b8
    816c:	br	x17

0000000000008170 <readlinkat@plt>:
    8170:	adrp	x16, 48000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1984]
    8178:	add	x16, x16, #0x7c0
    817c:	br	x17

0000000000008180 <*ABS*@plt>:
    8180:	stp	x2, x3, [sp, #-16]!
    8184:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8188:	adrp	x3, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    818c:	ldr	x2, [x2, #4056]
    8190:	add	x3, x3, #0xfe8
    8194:	br	x2
    8198:	nop
    819c:	nop

Disassembly of section .text:

00000000000081a0 <scols_new_iter@@SMARTCOLS_2.25-0xd8>:
    81a0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    81a4:	ldr	x0, [x0, #4032]
    81a8:	cbz	x0, 81b0 <*ABS*@plt+0x30>
    81ac:	b	79b0 <__gmon_start__@plt>
    81b0:	ret
    81b4:	nop
    81b8:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
    81bc:	add	x0, x0, #0x820
    81c0:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
    81c4:	add	x1, x1, #0x820
    81c8:	cmp	x1, x0
    81cc:	b.eq	81e4 <*ABS*@plt+0x64>  // b.none
    81d0:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    81d4:	ldr	x1, [x1, #3992]
    81d8:	cbz	x1, 81e4 <*ABS*@plt+0x64>
    81dc:	mov	x16, x1
    81e0:	br	x16
    81e4:	ret
    81e8:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
    81ec:	add	x0, x0, #0x820
    81f0:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
    81f4:	add	x1, x1, #0x820
    81f8:	sub	x1, x1, x0
    81fc:	lsr	x2, x1, #63
    8200:	add	x1, x2, x1, asr #3
    8204:	cmp	xzr, x1, asr #1
    8208:	asr	x1, x1, #1
    820c:	b.eq	8224 <*ABS*@plt+0xa4>  // b.none
    8210:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8214:	ldr	x2, [x2, #4048]
    8218:	cbz	x2, 8224 <*ABS*@plt+0xa4>
    821c:	mov	x16, x2
    8220:	br	x16
    8224:	ret
    8228:	stp	x29, x30, [sp, #-32]!
    822c:	mov	x29, sp
    8230:	str	x19, [sp, #16]
    8234:	adrp	x19, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
    8238:	ldrb	w0, [x19, #2080]
    823c:	cbnz	w0, 8264 <*ABS*@plt+0xe4>
    8240:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8244:	ldr	x0, [x0, #4000]
    8248:	cbz	x0, 8258 <*ABS*@plt+0xd8>
    824c:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
    8250:	ldr	x0, [x0, #2016]
    8254:	bl	7470 <__cxa_finalize@plt>
    8258:	bl	81b8 <*ABS*@plt+0x38>
    825c:	mov	w0, #0x1                   	// #1
    8260:	strb	w0, [x19, #2080]
    8264:	ldr	x19, [sp, #16]
    8268:	ldp	x29, x30, [sp], #32
    826c:	ret
    8270:	b	81e8 <*ABS*@plt+0x68>
    8274:	nop

0000000000008278 <scols_new_iter@@SMARTCOLS_2.25>:
    8278:	stp	x29, x30, [sp, #-32]!
    827c:	mov	x1, #0x18                  	// #24
    8280:	mov	x29, sp
    8284:	str	x19, [sp, #16]
    8288:	mov	w19, w0
    828c:	mov	x0, #0x1                   	// #1
    8290:	bl	7880 <calloc@plt>
    8294:	cbz	x0, 829c <scols_new_iter@@SMARTCOLS_2.25+0x24>
    8298:	str	w19, [x0, #16]
    829c:	ldr	x19, [sp, #16]
    82a0:	ldp	x29, x30, [sp], #32
    82a4:	ret

00000000000082a8 <scols_free_iter@@SMARTCOLS_2.25>:
    82a8:	b	7b50 <free@plt>
    82ac:	nop

00000000000082b0 <scols_reset_iter@@SMARTCOLS_2.25>:
    82b0:	cmn	w1, #0x1
    82b4:	b.ne	82bc <scols_reset_iter@@SMARTCOLS_2.25+0xc>  // b.any
    82b8:	ldr	w1, [x0, #16]
    82bc:	str	xzr, [x0, #16]
    82c0:	stp	xzr, xzr, [x0]
    82c4:	str	w1, [x0, #16]
    82c8:	ret
    82cc:	nop

00000000000082d0 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    82d0:	ldr	w0, [x0, #16]
    82d4:	ret

00000000000082d8 <scols_new_symbols@@SMARTCOLS_2.25>:
    82d8:	stp	x29, x30, [sp, #-16]!
    82dc:	mov	x1, #0x68                  	// #104
    82e0:	mov	x0, #0x1                   	// #1
    82e4:	mov	x29, sp
    82e8:	bl	7880 <calloc@plt>
    82ec:	cbz	x0, 82f8 <scols_new_symbols@@SMARTCOLS_2.25+0x20>
    82f0:	mov	w1, #0x1                   	// #1
    82f4:	str	w1, [x0]
    82f8:	ldp	x29, x30, [sp], #16
    82fc:	ret

0000000000008300 <scols_ref_symbols@@SMARTCOLS_2.25>:
    8300:	cbz	x0, 8310 <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    8304:	ldr	w1, [x0]
    8308:	add	w1, w1, #0x1
    830c:	str	w1, [x0]
    8310:	ret
    8314:	nop

0000000000008318 <scols_unref_symbols@@SMARTCOLS_2.25>:
    8318:	cbz	x0, 834c <scols_unref_symbols@@SMARTCOLS_2.25+0x34>
    831c:	stp	x29, x30, [sp, #-32]!
    8320:	mov	x29, sp
    8324:	str	x19, [sp, #16]
    8328:	mov	x19, x0
    832c:	ldr	w0, [x0]
    8330:	sub	w0, w0, #0x1
    8334:	str	w0, [x19]
    8338:	cmp	w0, #0x0
    833c:	b.le	8350 <scols_unref_symbols@@SMARTCOLS_2.25+0x38>
    8340:	ldr	x19, [sp, #16]
    8344:	ldp	x29, x30, [sp], #32
    8348:	ret
    834c:	ret
    8350:	ldr	x0, [x19, #8]
    8354:	bl	7b50 <free@plt>
    8358:	ldr	x0, [x19, #16]
    835c:	bl	7b50 <free@plt>
    8360:	ldr	x0, [x19, #24]
    8364:	bl	7b50 <free@plt>
    8368:	ldr	x0, [x19, #56]
    836c:	bl	7b50 <free@plt>
    8370:	ldr	x0, [x19, #64]
    8374:	bl	7b50 <free@plt>
    8378:	ldr	x0, [x19, #48]
    837c:	bl	7b50 <free@plt>
    8380:	ldr	x0, [x19, #32]
    8384:	bl	7b50 <free@plt>
    8388:	ldr	x0, [x19, #40]
    838c:	bl	7b50 <free@plt>
    8390:	ldr	x0, [x19, #72]
    8394:	bl	7b50 <free@plt>
    8398:	ldr	x0, [x19, #80]
    839c:	bl	7b50 <free@plt>
    83a0:	ldr	x0, [x19, #88]
    83a4:	bl	7b50 <free@plt>
    83a8:	ldr	x0, [x19, #96]
    83ac:	bl	7b50 <free@plt>
    83b0:	mov	x0, x19
    83b4:	ldr	x19, [sp, #16]
    83b8:	ldp	x29, x30, [sp], #32
    83bc:	b	7b50 <free@plt>

00000000000083c0 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    83c0:	cbz	x0, 8408 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x48>
    83c4:	stp	x29, x30, [sp, #-32]!
    83c8:	mov	x29, sp
    83cc:	stp	x19, x20, [sp, #16]
    83d0:	mov	x20, x0
    83d4:	mov	x19, x1
    83d8:	cbz	x1, 83ec <scols_symbols_set_branch@@SMARTCOLS_2.25+0x2c>
    83dc:	mov	x0, x1
    83e0:	bl	7930 <strdup@plt>
    83e4:	mov	x19, x0
    83e8:	cbz	x0, 8410 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x50>
    83ec:	ldr	x0, [x20, #8]
    83f0:	bl	7b50 <free@plt>
    83f4:	str	x19, [x20, #8]
    83f8:	mov	w0, #0x0                   	// #0
    83fc:	ldp	x19, x20, [sp, #16]
    8400:	ldp	x29, x30, [sp], #32
    8404:	ret
    8408:	mov	w0, #0xffffffea            	// #-22
    840c:	ret
    8410:	mov	w0, #0xfffffff4            	// #-12
    8414:	b	83fc <scols_symbols_set_branch@@SMARTCOLS_2.25+0x3c>

0000000000008418 <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    8418:	cbz	x0, 8460 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x48>
    841c:	stp	x29, x30, [sp, #-32]!
    8420:	mov	x29, sp
    8424:	stp	x19, x20, [sp, #16]
    8428:	mov	x20, x0
    842c:	mov	x19, x1
    8430:	cbz	x1, 8444 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x2c>
    8434:	mov	x0, x1
    8438:	bl	7930 <strdup@plt>
    843c:	mov	x19, x0
    8440:	cbz	x0, 8468 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x50>
    8444:	ldr	x0, [x20, #16]
    8448:	bl	7b50 <free@plt>
    844c:	str	x19, [x20, #16]
    8450:	mov	w0, #0x0                   	// #0
    8454:	ldp	x19, x20, [sp, #16]
    8458:	ldp	x29, x30, [sp], #32
    845c:	ret
    8460:	mov	w0, #0xffffffea            	// #-22
    8464:	ret
    8468:	mov	w0, #0xfffffff4            	// #-12
    846c:	b	8454 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x3c>

0000000000008470 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    8470:	cbz	x0, 84b8 <scols_symbols_set_right@@SMARTCOLS_2.25+0x48>
    8474:	stp	x29, x30, [sp, #-32]!
    8478:	mov	x29, sp
    847c:	stp	x19, x20, [sp, #16]
    8480:	mov	x20, x0
    8484:	mov	x19, x1
    8488:	cbz	x1, 849c <scols_symbols_set_right@@SMARTCOLS_2.25+0x2c>
    848c:	mov	x0, x1
    8490:	bl	7930 <strdup@plt>
    8494:	mov	x19, x0
    8498:	cbz	x0, 84c0 <scols_symbols_set_right@@SMARTCOLS_2.25+0x50>
    849c:	ldr	x0, [x20, #24]
    84a0:	bl	7b50 <free@plt>
    84a4:	str	x19, [x20, #24]
    84a8:	mov	w0, #0x0                   	// #0
    84ac:	ldp	x19, x20, [sp, #16]
    84b0:	ldp	x29, x30, [sp], #32
    84b4:	ret
    84b8:	mov	w0, #0xffffffea            	// #-22
    84bc:	ret
    84c0:	mov	w0, #0xfffffff4            	// #-12
    84c4:	b	84ac <scols_symbols_set_right@@SMARTCOLS_2.25+0x3c>

00000000000084c8 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    84c8:	cbz	x0, 8510 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x48>
    84cc:	stp	x29, x30, [sp, #-32]!
    84d0:	mov	x29, sp
    84d4:	stp	x19, x20, [sp, #16]
    84d8:	mov	x20, x0
    84dc:	mov	x19, x1
    84e0:	cbz	x1, 84f4 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x2c>
    84e4:	mov	x0, x1
    84e8:	bl	7930 <strdup@plt>
    84ec:	mov	x19, x0
    84f0:	cbz	x0, 8518 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x50>
    84f4:	ldr	x0, [x20, #88]
    84f8:	bl	7b50 <free@plt>
    84fc:	str	x19, [x20, #88]
    8500:	mov	w0, #0x0                   	// #0
    8504:	ldp	x19, x20, [sp, #16]
    8508:	ldp	x29, x30, [sp], #32
    850c:	ret
    8510:	mov	w0, #0xffffffea            	// #-22
    8514:	ret
    8518:	mov	w0, #0xfffffff4            	// #-12
    851c:	b	8504 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x3c>

0000000000008520 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    8520:	cbz	x0, 8568 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x48>
    8524:	stp	x29, x30, [sp, #-32]!
    8528:	mov	x29, sp
    852c:	stp	x19, x20, [sp, #16]
    8530:	mov	x20, x0
    8534:	mov	x19, x1
    8538:	cbz	x1, 854c <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x2c>
    853c:	mov	x0, x1
    8540:	bl	7930 <strdup@plt>
    8544:	mov	x19, x0
    8548:	cbz	x0, 8570 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x50>
    854c:	ldr	x0, [x20, #96]
    8550:	bl	7b50 <free@plt>
    8554:	str	x19, [x20, #96]
    8558:	mov	w0, #0x0                   	// #0
    855c:	ldp	x19, x20, [sp, #16]
    8560:	ldp	x29, x30, [sp], #32
    8564:	ret
    8568:	mov	w0, #0xffffffea            	// #-22
    856c:	ret
    8570:	mov	w0, #0xfffffff4            	// #-12
    8574:	b	855c <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x3c>

0000000000008578 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    8578:	cbz	x0, 85c0 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x48>
    857c:	stp	x29, x30, [sp, #-32]!
    8580:	mov	x29, sp
    8584:	stp	x19, x20, [sp, #16]
    8588:	mov	x20, x0
    858c:	mov	x19, x1
    8590:	cbz	x1, 85a4 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x2c>
    8594:	mov	x0, x1
    8598:	bl	7930 <strdup@plt>
    859c:	mov	x19, x0
    85a0:	cbz	x0, 85c8 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x50>
    85a4:	ldr	x0, [x20, #32]
    85a8:	bl	7b50 <free@plt>
    85ac:	str	x19, [x20, #32]
    85b0:	mov	w0, #0x0                   	// #0
    85b4:	ldp	x19, x20, [sp, #16]
    85b8:	ldp	x29, x30, [sp], #32
    85bc:	ret
    85c0:	mov	w0, #0xffffffea            	// #-22
    85c4:	ret
    85c8:	mov	w0, #0xfffffff4            	// #-12
    85cc:	b	85b4 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x3c>

00000000000085d0 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    85d0:	cbz	x0, 8618 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x48>
    85d4:	stp	x29, x30, [sp, #-32]!
    85d8:	mov	x29, sp
    85dc:	stp	x19, x20, [sp, #16]
    85e0:	mov	x20, x0
    85e4:	mov	x19, x1
    85e8:	cbz	x1, 85fc <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x2c>
    85ec:	mov	x0, x1
    85f0:	bl	7930 <strdup@plt>
    85f4:	mov	x19, x0
    85f8:	cbz	x0, 8620 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x50>
    85fc:	ldr	x0, [x20, #40]
    8600:	bl	7b50 <free@plt>
    8604:	str	x19, [x20, #40]
    8608:	mov	w0, #0x0                   	// #0
    860c:	ldp	x19, x20, [sp, #16]
    8610:	ldp	x29, x30, [sp], #32
    8614:	ret
    8618:	mov	w0, #0xffffffea            	// #-22
    861c:	ret
    8620:	mov	w0, #0xfffffff4            	// #-12
    8624:	b	860c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x3c>

0000000000008628 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    8628:	cbz	x0, 8670 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x48>
    862c:	stp	x29, x30, [sp, #-32]!
    8630:	mov	x29, sp
    8634:	stp	x19, x20, [sp, #16]
    8638:	mov	x20, x0
    863c:	mov	x19, x1
    8640:	cbz	x1, 8654 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x2c>
    8644:	mov	x0, x1
    8648:	bl	7930 <strdup@plt>
    864c:	mov	x19, x0
    8650:	cbz	x0, 8678 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x50>
    8654:	ldr	x0, [x20, #48]
    8658:	bl	7b50 <free@plt>
    865c:	str	x19, [x20, #48]
    8660:	mov	w0, #0x0                   	// #0
    8664:	ldp	x19, x20, [sp, #16]
    8668:	ldp	x29, x30, [sp], #32
    866c:	ret
    8670:	mov	w0, #0xffffffea            	// #-22
    8674:	ret
    8678:	mov	w0, #0xfffffff4            	// #-12
    867c:	b	8664 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x3c>

0000000000008680 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    8680:	cbz	x0, 86c8 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x48>
    8684:	stp	x29, x30, [sp, #-32]!
    8688:	mov	x29, sp
    868c:	stp	x19, x20, [sp, #16]
    8690:	mov	x20, x0
    8694:	mov	x19, x1
    8698:	cbz	x1, 86ac <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x2c>
    869c:	mov	x0, x1
    86a0:	bl	7930 <strdup@plt>
    86a4:	mov	x19, x0
    86a8:	cbz	x0, 86d0 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x50>
    86ac:	ldr	x0, [x20, #56]
    86b0:	bl	7b50 <free@plt>
    86b4:	str	x19, [x20, #56]
    86b8:	mov	w0, #0x0                   	// #0
    86bc:	ldp	x19, x20, [sp, #16]
    86c0:	ldp	x29, x30, [sp], #32
    86c4:	ret
    86c8:	mov	w0, #0xffffffea            	// #-22
    86cc:	ret
    86d0:	mov	w0, #0xfffffff4            	// #-12
    86d4:	b	86bc <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x3c>

00000000000086d8 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    86d8:	cbz	x0, 8720 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x48>
    86dc:	stp	x29, x30, [sp, #-32]!
    86e0:	mov	x29, sp
    86e4:	stp	x19, x20, [sp, #16]
    86e8:	mov	x20, x0
    86ec:	mov	x19, x1
    86f0:	cbz	x1, 8704 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x2c>
    86f4:	mov	x0, x1
    86f8:	bl	7930 <strdup@plt>
    86fc:	mov	x19, x0
    8700:	cbz	x0, 8728 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x50>
    8704:	ldr	x0, [x20, #64]
    8708:	bl	7b50 <free@plt>
    870c:	str	x19, [x20, #64]
    8710:	mov	w0, #0x0                   	// #0
    8714:	ldp	x19, x20, [sp, #16]
    8718:	ldp	x29, x30, [sp], #32
    871c:	ret
    8720:	mov	w0, #0xffffffea            	// #-22
    8724:	ret
    8728:	mov	w0, #0xfffffff4            	// #-12
    872c:	b	8714 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x3c>

0000000000008730 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    8730:	cbz	x0, 8778 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x48>
    8734:	stp	x29, x30, [sp, #-32]!
    8738:	mov	x29, sp
    873c:	stp	x19, x20, [sp, #16]
    8740:	mov	x20, x0
    8744:	mov	x19, x1
    8748:	cbz	x1, 875c <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x2c>
    874c:	mov	x0, x1
    8750:	bl	7930 <strdup@plt>
    8754:	mov	x19, x0
    8758:	cbz	x0, 8780 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x50>
    875c:	ldr	x0, [x20, #72]
    8760:	bl	7b50 <free@plt>
    8764:	str	x19, [x20, #72]
    8768:	mov	w0, #0x0                   	// #0
    876c:	ldp	x19, x20, [sp, #16]
    8770:	ldp	x29, x30, [sp], #32
    8774:	ret
    8778:	mov	w0, #0xffffffea            	// #-22
    877c:	ret
    8780:	mov	w0, #0xfffffff4            	// #-12
    8784:	b	876c <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x3c>

0000000000008788 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    8788:	cbz	x0, 87d0 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x48>
    878c:	stp	x29, x30, [sp, #-32]!
    8790:	mov	x29, sp
    8794:	stp	x19, x20, [sp, #16]
    8798:	mov	x20, x0
    879c:	mov	x19, x1
    87a0:	cbz	x1, 87b4 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x2c>
    87a4:	mov	x0, x1
    87a8:	bl	7930 <strdup@plt>
    87ac:	mov	x19, x0
    87b0:	cbz	x0, 87d8 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x50>
    87b4:	ldr	x0, [x20, #80]
    87b8:	bl	7b50 <free@plt>
    87bc:	str	x19, [x20, #80]
    87c0:	mov	w0, #0x0                   	// #0
    87c4:	ldp	x19, x20, [sp, #16]
    87c8:	ldp	x29, x30, [sp], #32
    87cc:	ret
    87d0:	mov	w0, #0xffffffea            	// #-22
    87d4:	ret
    87d8:	mov	w0, #0xfffffff4            	// #-12
    87dc:	b	87c4 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x3c>

00000000000087e0 <scols_copy_symbols@@SMARTCOLS_2.25>:
    87e0:	stp	x29, x30, [sp, #-32]!
    87e4:	mov	x29, sp
    87e8:	stp	x19, x20, [sp, #16]
    87ec:	cbz	x0, 88e8 <scols_copy_symbols@@SMARTCOLS_2.25+0x108>
    87f0:	mov	x20, x0
    87f4:	bl	7b40 <scols_new_symbols@plt>
    87f8:	mov	x19, x0
    87fc:	cbz	x0, 8818 <scols_copy_symbols@@SMARTCOLS_2.25+0x38>
    8800:	ldr	x1, [x20, #8]
    8804:	bl	7260 <scols_symbols_set_branch@plt>
    8808:	cbz	w0, 8828 <scols_copy_symbols@@SMARTCOLS_2.25+0x48>
    880c:	mov	x0, x19
    8810:	mov	x19, #0x0                   	// #0
    8814:	bl	7330 <scols_unref_symbols@plt>
    8818:	mov	x0, x19
    881c:	ldp	x19, x20, [sp, #16]
    8820:	ldp	x29, x30, [sp], #32
    8824:	ret
    8828:	ldr	x1, [x20, #16]
    882c:	mov	x0, x19
    8830:	bl	8060 <scols_symbols_set_vertical@plt>
    8834:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8838:	ldr	x1, [x20, #24]
    883c:	mov	x0, x19
    8840:	bl	7dd0 <scols_symbols_set_right@plt>
    8844:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8848:	ldr	x1, [x20, #32]
    884c:	mov	x0, x19
    8850:	bl	7690 <scols_symbols_set_group_vertical@plt>
    8854:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8858:	ldr	x1, [x20, #40]
    885c:	mov	x0, x19
    8860:	bl	75f0 <scols_symbols_set_group_horizontal@plt>
    8864:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8868:	ldr	x1, [x20, #48]
    886c:	mov	x0, x19
    8870:	bl	8000 <scols_symbols_set_group_first_member@plt>
    8874:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8878:	ldr	x1, [x20, #56]
    887c:	mov	x0, x19
    8880:	bl	7bf0 <scols_symbols_set_group_last_member@plt>
    8884:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8888:	ldr	x1, [x20, #64]
    888c:	mov	x0, x19
    8890:	bl	79f0 <scols_symbols_set_group_middle_member@plt>
    8894:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8898:	ldr	x1, [x20, #80]
    889c:	mov	x0, x19
    88a0:	bl	7960 <scols_symbols_set_group_middle_child@plt>
    88a4:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88a8:	ldr	x1, [x20, #72]
    88ac:	mov	x0, x19
    88b0:	bl	7df0 <scols_symbols_set_group_last_child@plt>
    88b4:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88b8:	ldr	x1, [x20, #88]
    88bc:	mov	x0, x19
    88c0:	bl	7ba0 <scols_symbols_set_title_padding@plt>
    88c4:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88c8:	ldr	x1, [x20, #96]
    88cc:	mov	x0, x19
    88d0:	bl	7e30 <scols_symbols_set_cell_padding@plt>
    88d4:	cbnz	w0, 880c <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    88d8:	mov	x0, x19
    88dc:	ldp	x19, x20, [sp, #16]
    88e0:	ldp	x29, x30, [sp], #32
    88e4:	ret
    88e8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    88ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    88f0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    88f4:	add	x3, x3, #0xb18
    88f8:	add	x1, x1, #0xaf0
    88fc:	add	x0, x0, #0xb10
    8900:	mov	w2, #0x101                 	// #257
    8904:	bl	7fc0 <__assert_fail@plt>
    8908:	stp	x29, x30, [sp, #-64]!
    890c:	mov	x29, sp
    8910:	str	x19, [sp, #16]
    8914:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8918:	cbz	x0, 892c <scols_copy_symbols@@SMARTCOLS_2.25+0x14c>
    891c:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8920:	ldr	x1, [x1, #4016]
    8924:	ldr	w1, [x1]
    8928:	tbz	w1, #24, 8974 <scols_copy_symbols@@SMARTCOLS_2.25+0x194>
    892c:	ldr	x19, [x19, #4008]
    8930:	add	x3, sp, #0x40
    8934:	add	x4, sp, #0x40
    8938:	stp	x3, x4, [sp, #32]
    893c:	mov	x2, #0x4                   	// #4
    8940:	ldr	x3, [x19]
    8944:	mov	x1, #0x1                   	// #1
    8948:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    894c:	add	x0, x0, #0xb38
    8950:	str	x4, [sp, #48]
    8954:	stp	wzr, wzr, [sp, #56]
    8958:	bl	7cb0 <fwrite@plt>
    895c:	ldr	x1, [x19]
    8960:	mov	w0, #0xa                   	// #10
    8964:	bl	74e0 <fputc@plt>
    8968:	ldr	x19, [sp, #16]
    896c:	ldp	x29, x30, [sp], #64
    8970:	ret
    8974:	ldr	x3, [x19, #4008]
    8978:	mov	x2, x0
    897c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8980:	add	x1, x1, #0xb30
    8984:	ldr	x0, [x3]
    8988:	bl	80f0 <fprintf@plt>
    898c:	b	892c <scols_copy_symbols@@SMARTCOLS_2.25+0x14c>

0000000000008990 <scols_reset_cell@@SMARTCOLS_2.25>:
    8990:	cbz	x0, 89cc <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    8994:	stp	x29, x30, [sp, #-32]!
    8998:	mov	x29, sp
    899c:	str	x19, [sp, #16]
    89a0:	mov	x19, x0
    89a4:	ldr	x0, [x0]
    89a8:	bl	7b50 <free@plt>
    89ac:	ldr	x0, [x19, #8]
    89b0:	bl	7b50 <free@plt>
    89b4:	stp	xzr, xzr, [x19]
    89b8:	mov	w0, #0x0                   	// #0
    89bc:	stp	xzr, xzr, [x19, #16]
    89c0:	ldr	x19, [sp, #16]
    89c4:	ldp	x29, x30, [sp], #32
    89c8:	ret
    89cc:	mov	w0, #0xffffffea            	// #-22
    89d0:	ret
    89d4:	nop

00000000000089d8 <scols_cell_set_data@@SMARTCOLS_2.25>:
    89d8:	cbz	x0, 8a20 <scols_cell_set_data@@SMARTCOLS_2.25+0x48>
    89dc:	stp	x29, x30, [sp, #-32]!
    89e0:	mov	x29, sp
    89e4:	stp	x19, x20, [sp, #16]
    89e8:	mov	x20, x0
    89ec:	mov	x19, x1
    89f0:	cbz	x1, 8a04 <scols_cell_set_data@@SMARTCOLS_2.25+0x2c>
    89f4:	mov	x0, x1
    89f8:	bl	7930 <strdup@plt>
    89fc:	mov	x19, x0
    8a00:	cbz	x0, 8a28 <scols_cell_set_data@@SMARTCOLS_2.25+0x50>
    8a04:	ldr	x0, [x20]
    8a08:	bl	7b50 <free@plt>
    8a0c:	str	x19, [x20]
    8a10:	mov	w0, #0x0                   	// #0
    8a14:	ldp	x19, x20, [sp, #16]
    8a18:	ldp	x29, x30, [sp], #32
    8a1c:	ret
    8a20:	mov	w0, #0xffffffea            	// #-22
    8a24:	ret
    8a28:	mov	w0, #0xfffffff4            	// #-12
    8a2c:	b	8a14 <scols_cell_set_data@@SMARTCOLS_2.25+0x3c>

0000000000008a30 <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8a30:	cbz	x0, 8a64 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8a34:	stp	x29, x30, [sp, #-32]!
    8a38:	mov	x29, sp
    8a3c:	stp	x19, x20, [sp, #16]
    8a40:	mov	x19, x0
    8a44:	mov	x20, x1
    8a48:	ldr	x0, [x0]
    8a4c:	bl	7b50 <free@plt>
    8a50:	str	x20, [x19]
    8a54:	mov	w0, #0x0                   	// #0
    8a58:	ldp	x19, x20, [sp, #16]
    8a5c:	ldp	x29, x30, [sp], #32
    8a60:	ret
    8a64:	mov	w0, #0xffffffea            	// #-22
    8a68:	ret
    8a6c:	nop

0000000000008a70 <scols_cell_get_data@@SMARTCOLS_2.25>:
    8a70:	cbz	x0, 8a7c <scols_cell_get_data@@SMARTCOLS_2.25+0xc>
    8a74:	ldr	x0, [x0]
    8a78:	ret
    8a7c:	mov	x0, #0x0                   	// #0
    8a80:	ret
    8a84:	nop

0000000000008a88 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8a88:	mov	x2, x0
    8a8c:	cbz	x0, 8a9c <scols_cell_set_userdata@@SMARTCOLS_2.25+0x14>
    8a90:	mov	w0, #0x0                   	// #0
    8a94:	str	x1, [x2, #16]
    8a98:	ret
    8a9c:	mov	w0, #0xffffffea            	// #-22
    8aa0:	ret
    8aa4:	nop

0000000000008aa8 <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    8aa8:	ldr	x0, [x0, #16]
    8aac:	ret

0000000000008ab0 <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    8ab0:	cmp	x1, x0
    8ab4:	b.eq	8b0c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x5c>  // b.none
    8ab8:	stp	x29, x30, [sp, #-32]!
    8abc:	mov	x29, sp
    8ac0:	stp	x19, x20, [sp, #16]
    8ac4:	mov	x19, x1
    8ac8:	bl	74f0 <scols_cell_get_data@plt>
    8acc:	mov	x20, x0
    8ad0:	mov	x0, x19
    8ad4:	bl	74f0 <scols_cell_get_data@plt>
    8ad8:	mov	x1, x0
    8adc:	orr	x0, x20, x0
    8ae0:	cbz	x0, 8afc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x4c>
    8ae4:	cbz	x20, 8b1c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x6c>
    8ae8:	cbz	x1, 8b14 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x64>
    8aec:	mov	x0, x20
    8af0:	ldp	x19, x20, [sp, #16]
    8af4:	ldp	x29, x30, [sp], #32
    8af8:	b	7ab0 <strcmp@plt>
    8afc:	mov	w0, #0x0                   	// #0
    8b00:	ldp	x19, x20, [sp, #16]
    8b04:	ldp	x29, x30, [sp], #32
    8b08:	ret
    8b0c:	mov	w0, #0x0                   	// #0
    8b10:	ret
    8b14:	mov	w0, #0x1                   	// #1
    8b18:	b	8b00 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    8b1c:	mov	w0, #0xffffffff            	// #-1
    8b20:	b	8b00 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    8b24:	nop

0000000000008b28 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8b28:	stp	x29, x30, [sp, #-32]!
    8b2c:	mov	x29, sp
    8b30:	stp	x19, x20, [sp, #16]
    8b34:	mov	x20, x0
    8b38:	mov	x19, x1
    8b3c:	cbz	x1, 8ba8 <scols_cell_set_color@@SMARTCOLS_2.25+0x80>
    8b40:	bl	7ae0 <__ctype_b_loc@plt>
    8b44:	ldrsb	x1, [x19]
    8b48:	ldr	x0, [x0]
    8b4c:	ldrh	w0, [x0, x1, lsl #1]
    8b50:	tbnz	w0, #10, 8b84 <scols_cell_set_color@@SMARTCOLS_2.25+0x5c>
    8b54:	cbz	x20, 8b98 <scols_cell_set_color@@SMARTCOLS_2.25+0x70>
    8b58:	mov	x0, x19
    8b5c:	bl	7930 <strdup@plt>
    8b60:	mov	x19, x0
    8b64:	cbz	x0, 8bb4 <scols_cell_set_color@@SMARTCOLS_2.25+0x8c>
    8b68:	ldr	x0, [x20, #8]
    8b6c:	bl	7b50 <free@plt>
    8b70:	str	x19, [x20, #8]
    8b74:	mov	w0, #0x0                   	// #0
    8b78:	ldp	x19, x20, [sp, #16]
    8b7c:	ldp	x29, x30, [sp], #32
    8b80:	ret
    8b84:	mov	x0, x19
    8b88:	bl	17238 <scols_init_debug@@SMARTCOLS_2.25+0x20d8>
    8b8c:	mov	x19, x0
    8b90:	cbnz	x0, 8b54 <scols_cell_set_color@@SMARTCOLS_2.25+0x2c>
    8b94:	nop
    8b98:	mov	w0, #0xffffffea            	// #-22
    8b9c:	ldp	x19, x20, [sp, #16]
    8ba0:	ldp	x29, x30, [sp], #32
    8ba4:	ret
    8ba8:	cbnz	x0, 8b68 <scols_cell_set_color@@SMARTCOLS_2.25+0x40>
    8bac:	mov	w0, #0xffffffea            	// #-22
    8bb0:	b	8b9c <scols_cell_set_color@@SMARTCOLS_2.25+0x74>
    8bb4:	mov	w0, #0xfffffff4            	// #-12
    8bb8:	b	8b78 <scols_cell_set_color@@SMARTCOLS_2.25+0x50>
    8bbc:	nop

0000000000008bc0 <scols_cell_get_color@@SMARTCOLS_2.25>:
    8bc0:	ldr	x0, [x0, #8]
    8bc4:	ret

0000000000008bc8 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    8bc8:	mov	x2, x0
    8bcc:	cbz	x0, 8bdc <scols_cell_set_flags@@SMARTCOLS_2.28+0x14>
    8bd0:	mov	w0, #0x0                   	// #0
    8bd4:	str	w1, [x2, #24]
    8bd8:	ret
    8bdc:	mov	w0, #0xffffffea            	// #-22
    8be0:	ret
    8be4:	nop

0000000000008be8 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    8be8:	ldr	w0, [x0, #24]
    8bec:	ret

0000000000008bf0 <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    8bf0:	ldr	w1, [x0, #24]
    8bf4:	mov	w2, #0x2                   	// #2
    8bf8:	and	w0, w1, #0x1
    8bfc:	tst	x1, #0x2
    8c00:	csel	w0, w0, w2, eq  // eq = none
    8c04:	ret

0000000000008c08 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8c08:	stp	x29, x30, [sp, #-48]!
    8c0c:	mov	x29, sp
    8c10:	stp	x19, x20, [sp, #16]
    8c14:	mov	x20, x1
    8c18:	str	x21, [sp, #32]
    8c1c:	mov	x21, x0
    8c20:	mov	x0, x1
    8c24:	bl	74f0 <scols_cell_get_data@plt>
    8c28:	mov	x1, x0
    8c2c:	mov	x0, x21
    8c30:	bl	7910 <scols_cell_set_data@plt>
    8c34:	mov	w19, w0
    8c38:	cbz	w0, 8c60 <scols_cell_copy_content@@SMARTCOLS_2.25+0x58>
    8c3c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8c40:	ldr	x0, [x0, #4016]
    8c44:	ldr	w0, [x0]
    8c48:	tbnz	w0, #2, 8c94 <scols_cell_copy_content@@SMARTCOLS_2.25+0x8c>
    8c4c:	mov	w0, w19
    8c50:	ldp	x19, x20, [sp, #16]
    8c54:	ldr	x21, [sp, #32]
    8c58:	ldp	x29, x30, [sp], #48
    8c5c:	ret
    8c60:	mov	x0, x20
    8c64:	bl	7b30 <scols_cell_get_color@plt>
    8c68:	mov	x1, x0
    8c6c:	mov	x0, x21
    8c70:	bl	7860 <scols_cell_set_color@plt>
    8c74:	mov	w19, w0
    8c78:	cbnz	w0, 8c3c <scols_cell_copy_content@@SMARTCOLS_2.25+0x34>
    8c7c:	ldr	x0, [x20, #16]
    8c80:	str	x0, [x21, #16]
    8c84:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8c88:	ldr	x0, [x0, #4016]
    8c8c:	ldr	w0, [x0]
    8c90:	tbz	w0, #2, 8c4c <scols_cell_copy_content@@SMARTCOLS_2.25+0x44>
    8c94:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8c98:	ldr	x0, [x0, #4008]
    8c9c:	ldr	x21, [x0]
    8ca0:	bl	7630 <getpid@plt>
    8ca4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8ca8:	mov	w2, w0
    8cac:	add	x4, x4, #0xb40
    8cb0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8cb4:	add	x3, x3, #0xb48
    8cb8:	mov	x0, x21
    8cbc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8cc0:	add	x1, x1, #0xb58
    8cc4:	bl	80f0 <fprintf@plt>
    8cc8:	mov	x0, x20
    8ccc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8cd0:	add	x1, x1, #0xb38
    8cd4:	bl	8908 <scols_copy_symbols@@SMARTCOLS_2.25+0x128>
    8cd8:	mov	w0, w19
    8cdc:	ldp	x19, x20, [sp, #16]
    8ce0:	ldr	x21, [sp, #32]
    8ce4:	ldp	x29, x30, [sp], #48
    8ce8:	ret
    8cec:	nop
    8cf0:	stp	x29, x30, [sp, #-272]!
    8cf4:	mov	x29, sp
    8cf8:	stp	x19, x20, [sp, #16]
    8cfc:	mov	x20, x1
    8d00:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8d04:	str	q0, [sp, #96]
    8d08:	str	q1, [sp, #112]
    8d0c:	str	q2, [sp, #128]
    8d10:	str	q3, [sp, #144]
    8d14:	str	q4, [sp, #160]
    8d18:	str	q5, [sp, #176]
    8d1c:	str	q6, [sp, #192]
    8d20:	str	q7, [sp, #208]
    8d24:	stp	x2, x3, [sp, #224]
    8d28:	stp	x4, x5, [sp, #240]
    8d2c:	stp	x6, x7, [sp, #256]
    8d30:	cbz	x0, 8d44 <scols_cell_copy_content@@SMARTCOLS_2.25+0x13c>
    8d34:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8d38:	ldr	x1, [x1, #4016]
    8d3c:	ldr	w1, [x1]
    8d40:	tbz	w1, #24, 8da0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x198>
    8d44:	ldr	x19, [x19, #4008]
    8d48:	add	x0, sp, #0x110
    8d4c:	add	x5, sp, #0x110
    8d50:	stp	x0, x5, [sp, #64]
    8d54:	mov	w3, #0xffffff80            	// #-128
    8d58:	add	x2, sp, #0xe0
    8d5c:	mov	w4, #0xffffffd0            	// #-48
    8d60:	str	x2, [sp, #80]
    8d64:	mov	x1, x20
    8d68:	stp	w4, w3, [sp, #88]
    8d6c:	add	x2, sp, #0x20
    8d70:	ldp	x4, x5, [sp, #64]
    8d74:	ldr	x0, [x19]
    8d78:	stp	x4, x5, [sp, #32]
    8d7c:	ldp	x4, x5, [sp, #80]
    8d80:	stp	x4, x5, [sp, #48]
    8d84:	bl	7fa0 <vfprintf@plt>
    8d88:	ldr	x1, [x19]
    8d8c:	mov	w0, #0xa                   	// #10
    8d90:	bl	74e0 <fputc@plt>
    8d94:	ldp	x19, x20, [sp, #16]
    8d98:	ldp	x29, x30, [sp], #272
    8d9c:	ret
    8da0:	ldr	x3, [x19, #4008]
    8da4:	mov	x2, x0
    8da8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8dac:	add	x1, x1, #0xb30
    8db0:	ldr	x0, [x3]
    8db4:	bl	80f0 <fprintf@plt>
    8db8:	b	8d44 <scols_cell_copy_content@@SMARTCOLS_2.25+0x13c>
    8dbc:	nop

0000000000008dc0 <scols_new_column@@SMARTCOLS_2.25>:
    8dc0:	stp	x29, x30, [sp, #-32]!
    8dc4:	mov	x1, #0xe8                  	// #232
    8dc8:	mov	x0, #0x1                   	// #1
    8dcc:	mov	x29, sp
    8dd0:	stp	x19, x20, [sp, #16]
    8dd4:	bl	7880 <calloc@plt>
    8dd8:	mov	x19, x0
    8ddc:	cbz	x0, 8e04 <scols_new_column@@SMARTCOLS_2.25+0x44>
    8de0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8de4:	ldr	x0, [x0, #4016]
    8de8:	ldr	w0, [x0]
    8dec:	tbnz	w0, #5, 8e14 <scols_new_column@@SMARTCOLS_2.25+0x54>
    8df0:	mov	x0, x19
    8df4:	mov	w1, #0x1                   	// #1
    8df8:	str	w1, [x0], #200
    8dfc:	dup	v0.2d, x0
    8e00:	stur	q0, [x19, #200]
    8e04:	mov	x0, x19
    8e08:	ldp	x19, x20, [sp, #16]
    8e0c:	ldp	x29, x30, [sp], #32
    8e10:	ret
    8e14:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8e18:	ldr	x0, [x0, #4008]
    8e1c:	ldr	x20, [x0]
    8e20:	bl	7630 <getpid@plt>
    8e24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8e28:	mov	w2, w0
    8e2c:	add	x4, x4, #0xb68
    8e30:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8e34:	add	x3, x3, #0xb48
    8e38:	mov	x0, x20
    8e3c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8e40:	add	x1, x1, #0xb58
    8e44:	bl	80f0 <fprintf@plt>
    8e48:	mov	x0, x19
    8e4c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8e50:	add	x1, x1, #0xb70
    8e54:	bl	8cf0 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    8e58:	b	8df0 <scols_new_column@@SMARTCOLS_2.25+0x30>
    8e5c:	nop

0000000000008e60 <scols_ref_column@@SMARTCOLS_2.25>:
    8e60:	cbz	x0, 8e70 <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8e64:	ldr	w1, [x0]
    8e68:	add	w1, w1, #0x1
    8e6c:	str	w1, [x0]
    8e70:	ret
    8e74:	nop

0000000000008e78 <scols_unref_column@@SMARTCOLS_2.25>:
    8e78:	cbz	x0, 8ef8 <scols_unref_column@@SMARTCOLS_2.25+0x80>
    8e7c:	stp	x29, x30, [sp, #-32]!
    8e80:	mov	x29, sp
    8e84:	stp	x19, x20, [sp, #16]
    8e88:	mov	x19, x0
    8e8c:	ldr	w0, [x0]
    8e90:	sub	w0, w0, #0x1
    8e94:	str	w0, [x19]
    8e98:	cmp	w0, #0x0
    8e9c:	b.le	8eac <scols_unref_column@@SMARTCOLS_2.25+0x34>
    8ea0:	ldp	x19, x20, [sp, #16]
    8ea4:	ldp	x29, x30, [sp], #32
    8ea8:	ret
    8eac:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8eb0:	ldr	x0, [x0, #4016]
    8eb4:	ldr	w0, [x0]
    8eb8:	tbnz	w0, #5, 8efc <scols_unref_column@@SMARTCOLS_2.25+0x84>
    8ebc:	ldp	x2, x1, [x19, #200]
    8ec0:	str	x1, [x2, #8]
    8ec4:	add	x0, x19, #0xa8
    8ec8:	str	x2, [x1]
    8ecc:	bl	7c00 <scols_reset_cell@plt>
    8ed0:	ldr	x0, [x19, #88]
    8ed4:	bl	7b50 <free@plt>
    8ed8:	ldr	x0, [x19, #96]
    8edc:	bl	7b50 <free@plt>
    8ee0:	ldr	x0, [x19, #120]
    8ee4:	bl	7b50 <free@plt>
    8ee8:	mov	x0, x19
    8eec:	ldp	x19, x20, [sp, #16]
    8ef0:	ldp	x29, x30, [sp], #32
    8ef4:	b	7b50 <free@plt>
    8ef8:	ret
    8efc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8f00:	ldr	x0, [x0, #4008]
    8f04:	ldr	x20, [x0]
    8f08:	bl	7630 <getpid@plt>
    8f0c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8f10:	mov	w2, w0
    8f14:	add	x4, x4, #0xb68
    8f18:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8f1c:	add	x3, x3, #0xb48
    8f20:	mov	x0, x20
    8f24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8f28:	add	x1, x1, #0xb58
    8f2c:	bl	80f0 <fprintf@plt>
    8f30:	mov	x0, x19
    8f34:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8f38:	add	x1, x1, #0xb78
    8f3c:	bl	8cf0 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    8f40:	b	8ebc <scols_unref_column@@SMARTCOLS_2.25+0x44>
    8f44:	nop

0000000000008f48 <scols_column_set_whint@@SMARTCOLS_2.25>:
    8f48:	mov	x1, x0
    8f4c:	cbz	x0, 8f5c <scols_column_set_whint@@SMARTCOLS_2.25+0x14>
    8f50:	mov	w0, #0x0                   	// #0
    8f54:	str	d0, [x1, #56]
    8f58:	ret
    8f5c:	mov	w0, #0xffffffea            	// #-22
    8f60:	ret
    8f64:	nop

0000000000008f68 <scols_column_get_whint@@SMARTCOLS_2.25>:
    8f68:	ldr	d0, [x0, #56]
    8f6c:	ret

0000000000008f70 <scols_column_set_flags@@SMARTCOLS_2.25>:
    8f70:	cbz	x0, 905c <scols_column_set_flags@@SMARTCOLS_2.25+0xec>
    8f74:	stp	x29, x30, [sp, #-48]!
    8f78:	mov	x29, sp
    8f7c:	stp	x19, x20, [sp, #16]
    8f80:	mov	x19, x0
    8f84:	mov	w20, w1
    8f88:	ldr	x0, [x0, #216]
    8f8c:	cbz	x0, 8fa0 <scols_column_set_flags@@SMARTCOLS_2.25+0x30>
    8f90:	and	w2, w1, #0x2
    8f94:	ldr	w1, [x19, #80]
    8f98:	tbnz	w1, #1, 8fc4 <scols_column_set_flags@@SMARTCOLS_2.25+0x54>
    8f9c:	cbnz	w2, 904c <scols_column_set_flags@@SMARTCOLS_2.25+0xdc>
    8fa0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8fa4:	ldr	x0, [x0, #4016]
    8fa8:	ldr	w0, [x0]
    8fac:	tbnz	w0, #5, 8fe4 <scols_column_set_flags@@SMARTCOLS_2.25+0x74>
    8fb0:	str	w20, [x19, #80]
    8fb4:	mov	w0, #0x0                   	// #0
    8fb8:	ldp	x19, x20, [sp, #16]
    8fbc:	ldp	x29, x30, [sp], #48
    8fc0:	ret
    8fc4:	cbnz	w2, 8fa0 <scols_column_set_flags@@SMARTCOLS_2.25+0x30>
    8fc8:	ldr	x1, [x0, #24]
    8fcc:	sub	x1, x1, #0x1
    8fd0:	str	x1, [x0, #24]
    8fd4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8fd8:	ldr	x0, [x0, #4016]
    8fdc:	ldr	w0, [x0]
    8fe0:	tbz	w0, #5, 8fb0 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    8fe4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    8fe8:	str	x21, [sp, #32]
    8fec:	ldr	x0, [x0, #4008]
    8ff0:	ldr	x21, [x0]
    8ff4:	bl	7630 <getpid@plt>
    8ff8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    8ffc:	mov	w2, w0
    9000:	add	x4, x4, #0xb68
    9004:	mov	x0, x21
    9008:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    900c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9010:	add	x3, x3, #0xb48
    9014:	add	x1, x1, #0xb58
    9018:	bl	80f0 <fprintf@plt>
    901c:	ldr	w2, [x19, #80]
    9020:	mov	w3, w20
    9024:	mov	x0, x19
    9028:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    902c:	add	x1, x1, #0xb80
    9030:	bl	8cf0 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    9034:	ldr	x21, [sp, #32]
    9038:	str	w20, [x19, #80]
    903c:	mov	w0, #0x0                   	// #0
    9040:	ldp	x19, x20, [sp, #16]
    9044:	ldp	x29, x30, [sp], #48
    9048:	ret
    904c:	ldr	x1, [x0, #24]
    9050:	add	x1, x1, #0x1
    9054:	str	x1, [x0, #24]
    9058:	b	8fa0 <scols_column_set_flags@@SMARTCOLS_2.25+0x30>
    905c:	mov	w0, #0xffffffea            	// #-22
    9060:	ret
    9064:	nop

0000000000009068 <scols_column_set_json_type@@SMARTCOLS_2.33>:
    9068:	mov	x2, x0
    906c:	cbz	x0, 907c <scols_column_set_json_type@@SMARTCOLS_2.33+0x14>
    9070:	mov	w0, #0x0                   	// #0
    9074:	str	w1, [x2, #76]
    9078:	ret
    907c:	mov	w0, #0xffffffea            	// #-22
    9080:	ret
    9084:	nop

0000000000009088 <scols_column_get_json_type@@SMARTCOLS_2.33>:
    9088:	cbz	x0, 9094 <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    908c:	ldr	w0, [x0, #76]
    9090:	ret
    9094:	mov	w0, #0xffffffea            	// #-22
    9098:	ret
    909c:	nop

00000000000090a0 <scols_column_get_table@@SMARTCOLS_2.29>:
    90a0:	ldr	x0, [x0, #216]
    90a4:	ret

00000000000090a8 <scols_column_get_flags@@SMARTCOLS_2.25>:
    90a8:	ldr	w0, [x0, #80]
    90ac:	ret

00000000000090b0 <scols_column_get_header@@SMARTCOLS_2.25>:
    90b0:	add	x0, x0, #0xa8
    90b4:	ret

00000000000090b8 <scols_column_set_color@@SMARTCOLS_2.25>:
    90b8:	stp	x29, x30, [sp, #-32]!
    90bc:	mov	x29, sp
    90c0:	stp	x19, x20, [sp, #16]
    90c4:	mov	x20, x0
    90c8:	mov	x19, x1
    90cc:	cbz	x1, 9138 <scols_column_set_color@@SMARTCOLS_2.25+0x80>
    90d0:	bl	7ae0 <__ctype_b_loc@plt>
    90d4:	ldrsb	x1, [x19]
    90d8:	ldr	x0, [x0]
    90dc:	ldrh	w0, [x0, x1, lsl #1]
    90e0:	tbnz	w0, #10, 9114 <scols_column_set_color@@SMARTCOLS_2.25+0x5c>
    90e4:	cbz	x20, 9128 <scols_column_set_color@@SMARTCOLS_2.25+0x70>
    90e8:	mov	x0, x19
    90ec:	bl	7930 <strdup@plt>
    90f0:	mov	x19, x0
    90f4:	cbz	x0, 9144 <scols_column_set_color@@SMARTCOLS_2.25+0x8c>
    90f8:	ldr	x0, [x20, #88]
    90fc:	bl	7b50 <free@plt>
    9100:	str	x19, [x20, #88]
    9104:	mov	w0, #0x0                   	// #0
    9108:	ldp	x19, x20, [sp, #16]
    910c:	ldp	x29, x30, [sp], #32
    9110:	ret
    9114:	mov	x0, x19
    9118:	bl	17238 <scols_init_debug@@SMARTCOLS_2.25+0x20d8>
    911c:	mov	x19, x0
    9120:	cbnz	x0, 90e4 <scols_column_set_color@@SMARTCOLS_2.25+0x2c>
    9124:	nop
    9128:	mov	w0, #0xffffffea            	// #-22
    912c:	ldp	x19, x20, [sp, #16]
    9130:	ldp	x29, x30, [sp], #32
    9134:	ret
    9138:	cbnz	x0, 90f8 <scols_column_set_color@@SMARTCOLS_2.25+0x40>
    913c:	mov	w0, #0xffffffea            	// #-22
    9140:	b	912c <scols_column_set_color@@SMARTCOLS_2.25+0x74>
    9144:	mov	w0, #0xfffffff4            	// #-12
    9148:	b	9108 <scols_column_set_color@@SMARTCOLS_2.25+0x50>
    914c:	nop

0000000000009150 <scols_copy_column@@SMARTCOLS_2.25>:
    9150:	stp	x29, x30, [sp, #-48]!
    9154:	mov	x29, sp
    9158:	stp	x19, x20, [sp, #16]
    915c:	cbz	x0, 9254 <scols_copy_column@@SMARTCOLS_2.25+0x104>
    9160:	mov	x20, x0
    9164:	bl	72a0 <scols_new_column@plt>
    9168:	mov	x19, x0
    916c:	cbz	x0, 9254 <scols_copy_column@@SMARTCOLS_2.25+0x104>
    9170:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9174:	ldr	x0, [x0, #4016]
    9178:	ldr	w0, [x0]
    917c:	tbnz	w0, #5, 9204 <scols_copy_column@@SMARTCOLS_2.25+0xb4>
    9180:	ldr	x1, [x20, #88]
    9184:	mov	x0, x19
    9188:	bl	77b0 <scols_column_set_color@plt>
    918c:	cbnz	w0, 91e8 <scols_copy_column@@SMARTCOLS_2.25+0x98>
    9190:	add	x1, x20, #0xa8
    9194:	add	x0, x19, #0xa8
    9198:	bl	7510 <scols_cell_copy_content@plt>
    919c:	cbnz	w0, 91e8 <scols_copy_column@@SMARTCOLS_2.25+0x98>
    91a0:	ldp	q1, q0, [x20, #16]
    91a4:	ldr	w2, [x20, #80]
    91a8:	ldrb	w0, [x19, #224]
    91ac:	stp	q1, q0, [x19, #16]
    91b0:	ldrb	w1, [x20, #224]
    91b4:	ldr	d0, [x20, #56]
    91b8:	bfxil	w0, w1, #0, #1
    91bc:	strb	w0, [x19, #224]
    91c0:	ldrb	w1, [x20, #224]
    91c4:	str	w2, [x19, #80]
    91c8:	str	d0, [x19, #56]
    91cc:	ubfx	x1, x1, #1, #1
    91d0:	bfi	w0, w1, #1, #1
    91d4:	strb	w0, [x19, #224]
    91d8:	mov	x0, x19
    91dc:	ldp	x19, x20, [sp, #16]
    91e0:	ldp	x29, x30, [sp], #48
    91e4:	ret
    91e8:	mov	x0, x19
    91ec:	mov	x19, #0x0                   	// #0
    91f0:	bl	8070 <scols_unref_column@plt>
    91f4:	mov	x0, x19
    91f8:	ldp	x19, x20, [sp, #16]
    91fc:	ldp	x29, x30, [sp], #48
    9200:	ret
    9204:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9208:	str	x21, [sp, #32]
    920c:	ldr	x0, [x0, #4008]
    9210:	ldr	x21, [x0]
    9214:	bl	7630 <getpid@plt>
    9218:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    921c:	mov	w2, w0
    9220:	add	x4, x4, #0xb68
    9224:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9228:	add	x3, x3, #0xb48
    922c:	mov	x0, x21
    9230:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9234:	add	x1, x1, #0xb58
    9238:	bl	80f0 <fprintf@plt>
    923c:	mov	x0, x20
    9240:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9244:	add	x1, x1, #0xb38
    9248:	bl	8cf0 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe8>
    924c:	ldr	x21, [sp, #32]
    9250:	b	9180 <scols_copy_column@@SMARTCOLS_2.25+0x30>
    9254:	mov	x19, #0x0                   	// #0
    9258:	mov	x0, x19
    925c:	ldp	x19, x20, [sp, #16]
    9260:	ldp	x29, x30, [sp], #48
    9264:	ret

0000000000009268 <scols_column_get_color@@SMARTCOLS_2.25>:
    9268:	ldr	x0, [x0, #88]
    926c:	ret

0000000000009270 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9270:	cbz	x1, 9298 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x28>
    9274:	stp	x29, x30, [sp, #-16]!
    9278:	mov	x0, x1
    927c:	mov	w1, #0xa                   	// #10
    9280:	mov	x29, sp
    9284:	bl	7c60 <strchr@plt>
    9288:	cbz	x0, 9290 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    928c:	strb	wzr, [x0], #1
    9290:	ldp	x29, x30, [sp], #16
    9294:	ret
    9298:	mov	x0, #0x0                   	// #0
    929c:	ret

00000000000092a0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    92a0:	stp	x29, x30, [sp, #-48]!
    92a4:	mov	x29, sp
    92a8:	str	x21, [sp, #32]
    92ac:	mov	x21, #0x0                   	// #0
    92b0:	cbz	x1, 932c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x8c>
    92b4:	stp	x19, x20, [sp, #16]
    92b8:	mov	x20, x1
    92bc:	mov	x0, x20
    92c0:	mov	w1, #0xa                   	// #10
    92c4:	ldrsb	w2, [x20]
    92c8:	cbz	w2, 9308 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x68>
    92cc:	nop
    92d0:	bl	7c60 <strchr@plt>
    92d4:	mov	x19, x0
    92d8:	mov	x2, #0x0                   	// #0
    92dc:	mov	x0, x20
    92e0:	cbz	x19, 931c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x7c>
    92e4:	sub	x1, x19, x20
    92e8:	add	x20, x19, #0x1
    92ec:	bl	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x2698>
    92f0:	cmp	x21, x0
    92f4:	csel	x21, x21, x0, cs  // cs = hs, nlast
    92f8:	mov	w1, #0xa                   	// #10
    92fc:	ldrsb	w2, [x20]
    9300:	mov	x0, x20
    9304:	cbnz	w2, 92d0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x30>
    9308:	mov	x0, x21
    930c:	ldp	x19, x20, [sp, #16]
    9310:	ldr	x21, [sp, #32]
    9314:	ldp	x29, x30, [sp], #48
    9318:	ret
    931c:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
    9320:	cmp	x21, x0
    9324:	ldp	x19, x20, [sp, #16]
    9328:	csel	x21, x21, x0, cs  // cs = hs, nlast
    932c:	mov	x0, x21
    9330:	ldr	x21, [sp, #32]
    9334:	ldp	x29, x30, [sp], #48
    9338:	ret
    933c:	nop

0000000000009340 <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    9340:	mov	x3, x0
    9344:	cbz	x0, 9354 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x14>
    9348:	mov	w0, #0x0                   	// #0
    934c:	stp	x1, x2, [x3, #128]
    9350:	ret
    9354:	mov	w0, #0xffffffea            	// #-22
    9358:	ret
    935c:	nop

0000000000009360 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    9360:	mov	x4, x0
    9364:	cbz	x0, 9378 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x18>
    9368:	mov	w0, #0x0                   	// #0
    936c:	stp	x1, x2, [x4, #144]
    9370:	str	x3, [x4, #160]
    9374:	ret
    9378:	mov	w0, #0xffffffea            	// #-22
    937c:	ret

0000000000009380 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9380:	cbz	x0, 93c8 <scols_column_set_safechars@@SMARTCOLS_2.29+0x48>
    9384:	stp	x29, x30, [sp, #-32]!
    9388:	mov	x29, sp
    938c:	stp	x19, x20, [sp, #16]
    9390:	mov	x20, x0
    9394:	mov	x19, x1
    9398:	cbz	x1, 93ac <scols_column_set_safechars@@SMARTCOLS_2.29+0x2c>
    939c:	mov	x0, x1
    93a0:	bl	7930 <strdup@plt>
    93a4:	mov	x19, x0
    93a8:	cbz	x0, 93d0 <scols_column_set_safechars@@SMARTCOLS_2.29+0x50>
    93ac:	ldr	x0, [x20, #96]
    93b0:	bl	7b50 <free@plt>
    93b4:	str	x19, [x20, #96]
    93b8:	mov	w0, #0x0                   	// #0
    93bc:	ldp	x19, x20, [sp, #16]
    93c0:	ldp	x29, x30, [sp], #32
    93c4:	ret
    93c8:	mov	w0, #0xffffffea            	// #-22
    93cc:	ret
    93d0:	mov	w0, #0xfffffff4            	// #-12
    93d4:	b	93bc <scols_column_set_safechars@@SMARTCOLS_2.29+0x3c>

00000000000093d8 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    93d8:	ldr	x0, [x0, #96]
    93dc:	ret

00000000000093e0 <scols_column_get_width@@SMARTCOLS_2.29>:
    93e0:	ldr	x0, [x0, #16]
    93e4:	ret

00000000000093e8 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    93e8:	ldr	w0, [x0, #80]
    93ec:	ubfx	x0, x0, #5, #1
    93f0:	ret
    93f4:	nop

00000000000093f8 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    93f8:	ldr	w0, [x0, #80]
    93fc:	and	w0, w0, #0x1
    9400:	ret
    9404:	nop

0000000000009408 <scols_column_is_tree@@SMARTCOLS_2.25>:
    9408:	ldr	w0, [x0, #80]
    940c:	ubfx	x0, x0, #1, #1
    9410:	ret
    9414:	nop

0000000000009418 <scols_column_is_right@@SMARTCOLS_2.25>:
    9418:	ldr	w0, [x0, #80]
    941c:	ubfx	x0, x0, #2, #1
    9420:	ret
    9424:	nop

0000000000009428 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    9428:	ldr	w0, [x0, #80]
    942c:	ubfx	x0, x0, #3, #1
    9430:	ret
    9434:	nop

0000000000009438 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    9438:	ldr	w0, [x0, #80]
    943c:	ubfx	x0, x0, #4, #1
    9440:	ret
    9444:	nop

0000000000009448 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    9448:	ldr	w0, [x0, #80]
    944c:	ubfx	x0, x0, #6, #1
    9450:	ret
    9454:	nop

0000000000009458 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    9458:	ldr	w2, [x0, #80]
    945c:	mov	x1, x0
    9460:	and	w0, w2, #0x40
    9464:	tbz	w2, #6, 9480 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    9468:	ldr	x2, [x1, #144]
    946c:	mov	w0, #0x0                   	// #0
    9470:	cbz	x2, 9480 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    9474:	ldr	x0, [x1, #152]
    9478:	cmp	x0, #0x0
    947c:	cset	w0, ne  // ne = any
    9480:	ret
    9484:	nop
    9488:	stp	x29, x30, [sp, #-272]!
    948c:	mov	x29, sp
    9490:	stp	x19, x20, [sp, #16]
    9494:	mov	x20, x1
    9498:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    949c:	str	q0, [sp, #96]
    94a0:	str	q1, [sp, #112]
    94a4:	str	q2, [sp, #128]
    94a8:	str	q3, [sp, #144]
    94ac:	str	q4, [sp, #160]
    94b0:	str	q5, [sp, #176]
    94b4:	str	q6, [sp, #192]
    94b8:	str	q7, [sp, #208]
    94bc:	stp	x2, x3, [sp, #224]
    94c0:	stp	x4, x5, [sp, #240]
    94c4:	stp	x6, x7, [sp, #256]
    94c8:	cbz	x0, 94dc <scols_column_is_customwrap@@SMARTCOLS_2.29+0x84>
    94cc:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    94d0:	ldr	x1, [x1, #4016]
    94d4:	ldr	w1, [x1]
    94d8:	tbz	w1, #24, 9538 <scols_column_is_customwrap@@SMARTCOLS_2.29+0xe0>
    94dc:	ldr	x19, [x19, #4008]
    94e0:	add	x0, sp, #0x110
    94e4:	add	x5, sp, #0x110
    94e8:	stp	x0, x5, [sp, #64]
    94ec:	mov	w3, #0xffffff80            	// #-128
    94f0:	add	x2, sp, #0xe0
    94f4:	mov	w4, #0xffffffd0            	// #-48
    94f8:	str	x2, [sp, #80]
    94fc:	mov	x1, x20
    9500:	stp	w4, w3, [sp, #88]
    9504:	add	x2, sp, #0x20
    9508:	ldp	x4, x5, [sp, #64]
    950c:	ldr	x0, [x19]
    9510:	stp	x4, x5, [sp, #32]
    9514:	ldp	x4, x5, [sp, #80]
    9518:	stp	x4, x5, [sp, #48]
    951c:	bl	7fa0 <vfprintf@plt>
    9520:	ldr	x1, [x19]
    9524:	mov	w0, #0xa                   	// #10
    9528:	bl	74e0 <fputc@plt>
    952c:	ldp	x19, x20, [sp, #16]
    9530:	ldp	x29, x30, [sp], #272
    9534:	ret
    9538:	ldr	x3, [x19, #4008]
    953c:	mov	x2, x0
    9540:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9544:	add	x1, x1, #0xb30
    9548:	ldr	x0, [x3]
    954c:	bl	80f0 <fprintf@plt>
    9550:	b	94dc <scols_column_is_customwrap@@SMARTCOLS_2.29+0x84>
    9554:	nop

0000000000009558 <scols_new_line@@SMARTCOLS_2.25>:
    9558:	stp	x29, x30, [sp, #-32]!
    955c:	mov	x1, #0x88                  	// #136
    9560:	mov	x0, #0x1                   	// #1
    9564:	mov	x29, sp
    9568:	stp	x19, x20, [sp, #16]
    956c:	bl	7880 <calloc@plt>
    9570:	mov	x19, x0
    9574:	cbz	x0, 95b8 <scols_new_line@@SMARTCOLS_2.25+0x60>
    9578:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    957c:	ldr	x0, [x0, #4016]
    9580:	ldr	w0, [x0]
    9584:	tbnz	w0, #3, 95c8 <scols_new_line@@SMARTCOLS_2.25+0x70>
    9588:	mov	x0, x19
    958c:	add	x3, x19, #0x50
    9590:	add	x2, x19, #0x40
    9594:	add	x1, x19, #0x30
    9598:	mov	w4, #0x1                   	// #1
    959c:	dup	v3.2d, x3
    95a0:	str	w4, [x0], #96
    95a4:	dup	v2.2d, x2
    95a8:	dup	v1.2d, x1
    95ac:	dup	v0.2d, x0
    95b0:	stp	q1, q2, [x19, #48]
    95b4:	stp	q3, q0, [x19, #80]
    95b8:	mov	x0, x19
    95bc:	ldp	x19, x20, [sp, #16]
    95c0:	ldp	x29, x30, [sp], #32
    95c4:	ret
    95c8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    95cc:	ldr	x0, [x0, #4008]
    95d0:	ldr	x20, [x0]
    95d4:	bl	7630 <getpid@plt>
    95d8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    95dc:	mov	w2, w0
    95e0:	add	x4, x4, #0xba0
    95e4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    95e8:	add	x3, x3, #0xb48
    95ec:	mov	x0, x20
    95f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    95f4:	add	x1, x1, #0xb58
    95f8:	bl	80f0 <fprintf@plt>
    95fc:	mov	x0, x19
    9600:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9604:	add	x1, x1, #0xb70
    9608:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    960c:	b	9588 <scols_new_line@@SMARTCOLS_2.25+0x30>

0000000000009610 <scols_ref_line@@SMARTCOLS_2.25>:
    9610:	cbz	x0, 9620 <scols_ref_line@@SMARTCOLS_2.25+0x10>
    9614:	ldr	w1, [x0]
    9618:	add	w1, w1, #0x1
    961c:	str	w1, [x0]
    9620:	ret
    9624:	nop

0000000000009628 <scols_line_free_cells@@SMARTCOLS_2.25>:
    9628:	cbz	x0, 96dc <scols_line_free_cells@@SMARTCOLS_2.25+0xb4>
    962c:	stp	x29, x30, [sp, #-32]!
    9630:	mov	x29, sp
    9634:	stp	x19, x20, [sp, #16]
    9638:	mov	x20, x0
    963c:	ldr	x0, [x0, #32]
    9640:	cbz	x0, 9684 <scols_line_free_cells@@SMARTCOLS_2.25+0x5c>
    9644:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9648:	ldr	x1, [x1, #4016]
    964c:	ldr	w1, [x1]
    9650:	tbnz	w1, #3, 9690 <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    9654:	ldr	x1, [x20, #40]
    9658:	cbz	x1, 967c <scols_line_free_cells@@SMARTCOLS_2.25+0x54>
    965c:	mov	x19, #0x0                   	// #0
    9660:	add	x0, x0, x19, lsl #5
    9664:	bl	7c00 <scols_reset_cell@plt>
    9668:	ldr	x0, [x20, #40]
    966c:	add	x19, x19, #0x1
    9670:	cmp	x19, x0
    9674:	ldr	x0, [x20, #32]
    9678:	b.cc	9660 <scols_line_free_cells@@SMARTCOLS_2.25+0x38>  // b.lo, b.ul, b.last
    967c:	bl	7b50 <free@plt>
    9680:	stp	xzr, xzr, [x20, #32]
    9684:	ldp	x19, x20, [sp, #16]
    9688:	ldp	x29, x30, [sp], #32
    968c:	ret
    9690:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9694:	ldr	x0, [x0, #4008]
    9698:	ldr	x19, [x0]
    969c:	bl	7630 <getpid@plt>
    96a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    96a4:	mov	w2, w0
    96a8:	add	x4, x4, #0xba0
    96ac:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    96b0:	add	x3, x3, #0xb48
    96b4:	mov	x0, x19
    96b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    96bc:	add	x1, x1, #0xb58
    96c0:	bl	80f0 <fprintf@plt>
    96c4:	mov	x0, x20
    96c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    96cc:	add	x1, x1, #0xba8
    96d0:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    96d4:	ldr	x0, [x20, #32]
    96d8:	b	9654 <scols_line_free_cells@@SMARTCOLS_2.25+0x2c>
    96dc:	ret

00000000000096e0 <scols_unref_line@@SMARTCOLS_2.25>:
    96e0:	cbz	x0, 9714 <scols_unref_line@@SMARTCOLS_2.25+0x34>
    96e4:	stp	x29, x30, [sp, #-32]!
    96e8:	mov	x29, sp
    96ec:	stp	x19, x20, [sp, #16]
    96f0:	mov	x19, x0
    96f4:	ldr	w0, [x0]
    96f8:	sub	w0, w0, #0x1
    96fc:	str	w0, [x19]
    9700:	cmp	w0, #0x0
    9704:	b.le	9718 <scols_unref_line@@SMARTCOLS_2.25+0x38>
    9708:	ldp	x19, x20, [sp, #16]
    970c:	ldp	x29, x30, [sp], #32
    9710:	ret
    9714:	ret
    9718:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    971c:	ldr	x0, [x0, #4016]
    9720:	ldr	w0, [x0]
    9724:	tbnz	w0, #2, 9774 <scols_unref_line@@SMARTCOLS_2.25+0x94>
    9728:	ldp	x2, x1, [x19, #48]
    972c:	ldr	x0, [x19, #128]
    9730:	str	x1, [x2, #8]
    9734:	str	x2, [x1]
    9738:	ldp	x2, x1, [x19, #80]
    973c:	str	x1, [x2, #8]
    9740:	str	x2, [x1]
    9744:	ldp	x2, x1, [x19, #96]
    9748:	str	x1, [x2, #8]
    974c:	str	x2, [x1]
    9750:	bl	13a88 <scols_get_library_version@@SMARTCOLS_2.25+0x25d8>
    9754:	mov	x0, x19
    9758:	bl	7a50 <scols_line_free_cells@plt>
    975c:	ldr	x0, [x19, #24]
    9760:	bl	7b50 <free@plt>
    9764:	mov	x0, x19
    9768:	ldp	x19, x20, [sp, #16]
    976c:	ldp	x29, x30, [sp], #32
    9770:	b	7b50 <free@plt>
    9774:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9778:	ldr	x0, [x0, #4008]
    977c:	ldr	x20, [x0]
    9780:	bl	7630 <getpid@plt>
    9784:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9788:	mov	w2, w0
    978c:	add	x4, x4, #0xb40
    9790:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9794:	add	x3, x3, #0xb48
    9798:	mov	x0, x20
    979c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    97a0:	add	x1, x1, #0xb58
    97a4:	bl	80f0 <fprintf@plt>
    97a8:	mov	x0, x19
    97ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    97b0:	add	x1, x1, #0xb78
    97b4:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    97b8:	b	9728 <scols_unref_line@@SMARTCOLS_2.25+0x48>
    97bc:	nop

00000000000097c0 <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    97c0:	stp	x29, x30, [sp, #-48]!
    97c4:	mov	x29, sp
    97c8:	stp	x21, x22, [sp, #32]
    97cc:	cbz	x0, 98cc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x10c>
    97d0:	stp	x19, x20, [sp, #16]
    97d4:	mov	x20, x1
    97d8:	mov	x19, x0
    97dc:	ldr	x1, [x0, #40]
    97e0:	mov	w22, #0x0                   	// #0
    97e4:	cmp	x1, x20
    97e8:	b.eq	98a0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xe0>  // b.none
    97ec:	cbz	x20, 98b4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xf4>
    97f0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    97f4:	ldr	x0, [x0, #4016]
    97f8:	ldr	w0, [x0]
    97fc:	tbnz	w0, #3, 983c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x7c>
    9800:	ldr	x0, [x19, #32]
    9804:	lsl	x1, x20, #5
    9808:	bl	7900 <realloc@plt>
    980c:	mov	x21, x0
    9810:	cbz	x0, 98d4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x114>
    9814:	ldr	x0, [x19, #40]
    9818:	cmp	x20, x0
    981c:	b.hi	9888 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xc8>  // b.pmore
    9820:	stp	x21, x20, [x19, #32]
    9824:	mov	w22, #0x0                   	// #0
    9828:	ldp	x19, x20, [sp, #16]
    982c:	mov	w0, w22
    9830:	ldp	x21, x22, [sp, #32]
    9834:	ldp	x29, x30, [sp], #48
    9838:	ret
    983c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9840:	ldr	x0, [x0, #4008]
    9844:	ldr	x21, [x0]
    9848:	bl	7630 <getpid@plt>
    984c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9850:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9854:	add	x4, x4, #0xba0
    9858:	add	x3, x3, #0xb48
    985c:	mov	w2, w0
    9860:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9864:	mov	x0, x21
    9868:	add	x1, x1, #0xb58
    986c:	bl	80f0 <fprintf@plt>
    9870:	mov	x2, x20
    9874:	mov	x0, x19
    9878:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    987c:	add	x1, x1, #0xbb8
    9880:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9884:	b	9800 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x40>
    9888:	sub	x2, x20, x0
    988c:	mov	w1, #0x0                   	// #0
    9890:	add	x0, x21, x0, lsl #5
    9894:	lsl	x2, x2, #5
    9898:	bl	77f0 <memset@plt>
    989c:	b	9820 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x60>
    98a0:	mov	w0, w22
    98a4:	ldp	x19, x20, [sp, #16]
    98a8:	ldp	x21, x22, [sp, #32]
    98ac:	ldp	x29, x30, [sp], #48
    98b0:	ret
    98b4:	bl	7a50 <scols_line_free_cells@plt>
    98b8:	mov	w0, w22
    98bc:	ldp	x19, x20, [sp, #16]
    98c0:	ldp	x21, x22, [sp, #32]
    98c4:	ldp	x29, x30, [sp], #48
    98c8:	ret
    98cc:	mov	w22, #0xffffffea            	// #-22
    98d0:	b	982c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x6c>
    98d4:	bl	7fd0 <__errno_location@plt>
    98d8:	ldr	w22, [x0]
    98dc:	ldp	x19, x20, [sp, #16]
    98e0:	neg	w22, w22
    98e4:	b	982c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x6c>
    98e8:	cbz	x0, 9a38 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x278>
    98ec:	stp	x29, x30, [sp, #-80]!
    98f0:	cmp	x1, x2
    98f4:	mov	x29, sp
    98f8:	stp	x21, x22, [sp, #32]
    98fc:	mov	x21, x0
    9900:	csel	x0, x1, x2, cs  // cs = hs, nlast
    9904:	stp	x19, x20, [sp, #16]
    9908:	mov	x19, x1
    990c:	mov	x20, x2
    9910:	ldr	x3, [x21, #40]
    9914:	cmp	x3, x0
    9918:	b.ls	9a30 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x270>  // b.plast
    991c:	cmp	x1, x2
    9920:	mov	w0, #0x0                   	// #0
    9924:	b.eq	9988 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c8>  // b.none
    9928:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    992c:	ldr	x0, [x0, #4016]
    9930:	ldr	w0, [x0]
    9934:	tbnz	w0, #3, 9998 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d8>
    9938:	ldr	x4, [x21, #32]
    993c:	add	x0, x20, #0x1
    9940:	lsl	x1, x20, #5
    9944:	cmp	x0, x3
    9948:	add	x0, x4, x1
    994c:	ldp	x6, x7, [x0]
    9950:	stp	x6, x7, [sp, #48]
    9954:	ldp	x6, x7, [x0, #16]
    9958:	stp	x6, x7, [sp, #64]
    995c:	b.cc	9a10 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x250>  // b.lo, b.ul, b.last
    9960:	lsl	x20, x19, #5
    9964:	add	x2, x19, #0x1
    9968:	add	x1, x4, x20
    996c:	cmp	x2, x3
    9970:	b.cc	99ec <scols_line_alloc_cells@@SMARTCOLS_2.25+0x22c>  // b.lo, b.ul, b.last
    9974:	ldp	x4, x5, [sp, #48]
    9978:	mov	w0, #0x0                   	// #0
    997c:	ldp	x2, x3, [sp, #64]
    9980:	stp	x4, x5, [x1]
    9984:	stp	x2, x3, [x1, #16]
    9988:	ldp	x19, x20, [sp, #16]
    998c:	ldp	x21, x22, [sp, #32]
    9990:	ldp	x29, x30, [sp], #80
    9994:	ret
    9998:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    999c:	ldr	x0, [x0, #4008]
    99a0:	ldr	x22, [x0]
    99a4:	bl	7630 <getpid@plt>
    99a8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    99ac:	add	x4, x4, #0xba0
    99b0:	mov	w2, w0
    99b4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    99b8:	mov	x0, x22
    99bc:	add	x3, x3, #0xb48
    99c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    99c4:	add	x1, x1, #0xb58
    99c8:	bl	80f0 <fprintf@plt>
    99cc:	mov	x3, x19
    99d0:	mov	x2, x20
    99d4:	mov	x0, x21
    99d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    99dc:	add	x1, x1, #0xbc8
    99e0:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    99e4:	ldr	x3, [x21, #40]
    99e8:	b	9938 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x178>
    99ec:	mvn	x19, x19
    99f0:	add	x0, x20, #0x20
    99f4:	add	x2, x19, x3
    99f8:	add	x0, x4, x0
    99fc:	lsl	x2, x2, #5
    9a00:	bl	7220 <memmove@plt>
    9a04:	ldr	x1, [x21, #32]
    9a08:	add	x1, x1, x20
    9a0c:	b	9974 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1b4>
    9a10:	mvn	x2, x20
    9a14:	add	x1, x1, #0x20
    9a18:	add	x2, x2, x3
    9a1c:	add	x1, x4, x1
    9a20:	lsl	x2, x2, #5
    9a24:	bl	7220 <memmove@plt>
    9a28:	ldp	x4, x3, [x21, #32]
    9a2c:	b	9960 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1a0>
    9a30:	mov	w0, #0xffffffea            	// #-22
    9a34:	b	9988 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c8>
    9a38:	mov	w0, #0xffffffea            	// #-22
    9a3c:	ret

0000000000009a40 <scols_line_set_userdata@@SMARTCOLS_2.25>:
    9a40:	mov	x2, x0
    9a44:	cbz	x0, 9a54 <scols_line_set_userdata@@SMARTCOLS_2.25+0x14>
    9a48:	mov	w0, #0x0                   	// #0
    9a4c:	str	x1, [x2, #16]
    9a50:	ret
    9a54:	mov	w0, #0xffffffea            	// #-22
    9a58:	ret
    9a5c:	nop

0000000000009a60 <scols_line_get_userdata@@SMARTCOLS_2.25>:
    9a60:	ldr	x0, [x0, #16]
    9a64:	ret

0000000000009a68 <scols_line_remove_child@@SMARTCOLS_2.25>:
    9a68:	cmp	x0, #0x0
    9a6c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9a70:	b.eq	9b28 <scols_line_remove_child@@SMARTCOLS_2.25+0xc0>  // b.none
    9a74:	stp	x29, x30, [sp, #-48]!
    9a78:	mov	x29, sp
    9a7c:	stp	x19, x20, [sp, #16]
    9a80:	mov	x20, x0
    9a84:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9a88:	mov	x19, x1
    9a8c:	ldr	x0, [x0, #4016]
    9a90:	ldr	w0, [x0]
    9a94:	tbnz	w0, #3, 9ad8 <scols_line_remove_child@@SMARTCOLS_2.25+0x70>
    9a98:	mov	x1, x19
    9a9c:	mov	x0, x19
    9aa0:	ldr	x2, [x19, #88]
    9aa4:	ldr	x3, [x1, #80]!
    9aa8:	dup	v0.2d, x1
    9aac:	str	x2, [x3, #8]
    9ab0:	str	x3, [x2]
    9ab4:	str	xzr, [x19, #112]
    9ab8:	str	q0, [x19, #80]
    9abc:	bl	78b0 <scols_unref_line@plt>
    9ac0:	mov	x0, x20
    9ac4:	bl	78b0 <scols_unref_line@plt>
    9ac8:	mov	w0, #0x0                   	// #0
    9acc:	ldp	x19, x20, [sp, #16]
    9ad0:	ldp	x29, x30, [sp], #48
    9ad4:	ret
    9ad8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9adc:	str	x21, [sp, #32]
    9ae0:	ldr	x0, [x0, #4008]
    9ae4:	ldr	x21, [x0]
    9ae8:	bl	7630 <getpid@plt>
    9aec:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9af0:	mov	w2, w0
    9af4:	add	x4, x4, #0xba0
    9af8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9afc:	add	x3, x3, #0xb48
    9b00:	mov	x0, x21
    9b04:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9b08:	add	x1, x1, #0xb58
    9b0c:	bl	80f0 <fprintf@plt>
    9b10:	mov	x0, x20
    9b14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9b18:	add	x1, x1, #0xbe8
    9b1c:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9b20:	ldr	x21, [sp, #32]
    9b24:	b	9a98 <scols_line_remove_child@@SMARTCOLS_2.25+0x30>
    9b28:	mov	w0, #0xffffffea            	// #-22
    9b2c:	ret

0000000000009b30 <scols_line_add_child@@SMARTCOLS_2.25>:
    9b30:	cmp	x0, #0x0
    9b34:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9b38:	b.eq	9bfc <scols_line_add_child@@SMARTCOLS_2.25+0xcc>  // b.none
    9b3c:	stp	x29, x30, [sp, #-48]!
    9b40:	mov	x29, sp
    9b44:	stp	x19, x20, [sp, #16]
    9b48:	mov	x20, x0
    9b4c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9b50:	mov	x19, x1
    9b54:	ldr	x0, [x0, #4016]
    9b58:	ldr	w0, [x0]
    9b5c:	tbnz	w0, #3, 9bac <scols_line_add_child@@SMARTCOLS_2.25+0x7c>
    9b60:	mov	x0, x19
    9b64:	bl	7c20 <scols_ref_line@plt>
    9b68:	mov	x0, x20
    9b6c:	bl	7c20 <scols_ref_line@plt>
    9b70:	ldr	x0, [x19, #112]
    9b74:	cbz	x0, 9b80 <scols_line_add_child@@SMARTCOLS_2.25+0x50>
    9b78:	mov	x1, x19
    9b7c:	bl	7ca0 <scols_line_remove_child@plt>
    9b80:	ldr	x1, [x20, #72]
    9b84:	add	x2, x19, #0x50
    9b88:	str	x2, [x20, #72]
    9b8c:	add	x0, x20, #0x40
    9b90:	stp	x0, x1, [x19, #80]
    9b94:	mov	w0, #0x0                   	// #0
    9b98:	str	x2, [x1]
    9b9c:	str	x20, [x19, #112]
    9ba0:	ldp	x19, x20, [sp, #16]
    9ba4:	ldp	x29, x30, [sp], #48
    9ba8:	ret
    9bac:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9bb0:	str	x21, [sp, #32]
    9bb4:	ldr	x0, [x0, #4008]
    9bb8:	ldr	x21, [x0]
    9bbc:	bl	7630 <getpid@plt>
    9bc0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9bc4:	mov	w2, w0
    9bc8:	add	x4, x4, #0xba0
    9bcc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9bd0:	add	x3, x3, #0xb48
    9bd4:	mov	x0, x21
    9bd8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9bdc:	add	x1, x1, #0xb58
    9be0:	bl	80f0 <fprintf@plt>
    9be4:	mov	x0, x20
    9be8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    9bec:	add	x1, x1, #0xbf8
    9bf0:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9bf4:	ldr	x21, [sp, #32]
    9bf8:	b	9b60 <scols_line_add_child@@SMARTCOLS_2.25+0x30>
    9bfc:	mov	w0, #0xffffffea            	// #-22
    9c00:	ret
    9c04:	nop

0000000000009c08 <scols_line_get_parent@@SMARTCOLS_2.25>:
    9c08:	cbz	x0, 9c14 <scols_line_get_parent@@SMARTCOLS_2.25+0xc>
    9c0c:	ldr	x0, [x0, #112]
    9c10:	ret
    9c14:	mov	x0, #0x0                   	// #0
    9c18:	ret
    9c1c:	nop

0000000000009c20 <scols_line_has_children@@SMARTCOLS_2.25>:
    9c20:	cbz	x0, 9c38 <scols_line_has_children@@SMARTCOLS_2.25+0x18>
    9c24:	ldr	x1, [x0, #64]
    9c28:	add	x0, x0, #0x40
    9c2c:	cmp	x1, x0
    9c30:	cset	w0, ne  // ne = any
    9c34:	ret
    9c38:	mov	w0, #0x0                   	// #0
    9c3c:	ret

0000000000009c40 <scols_line_next_child@@SMARTCOLS_2.25>:
    9c40:	cmp	x1, #0x0
    9c44:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    9c48:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    9c4c:	b.eq	9cac <scols_line_next_child@@SMARTCOLS_2.25+0x6c>  // b.none
    9c50:	ldr	x4, [x1, #8]
    9c54:	str	xzr, [x2]
    9c58:	cbz	x4, 9c90 <scols_line_next_child@@SMARTCOLS_2.25+0x50>
    9c5c:	ldr	x3, [x1]
    9c60:	cmp	x4, x3
    9c64:	mov	w0, #0x1                   	// #1
    9c68:	b.eq	9c8c <scols_line_next_child@@SMARTCOLS_2.25+0x4c>  // b.none
    9c6c:	sub	x0, x3, #0x50
    9c70:	ldp	x4, x3, [x3]
    9c74:	str	x0, [x2]
    9c78:	ldr	w2, [x1, #16]
    9c7c:	mov	w0, #0x0                   	// #0
    9c80:	cmp	w2, #0x0
    9c84:	csel	x4, x4, x3, eq  // eq = none
    9c88:	str	x4, [x1]
    9c8c:	ret
    9c90:	add	x4, x0, #0x40
    9c94:	ldr	w5, [x1, #16]
    9c98:	ldp	x3, x0, [x0, #64]
    9c9c:	cmp	w5, #0x0
    9ca0:	csel	x3, x3, x0, eq  // eq = none
    9ca4:	stp	x3, x4, [x1]
    9ca8:	b	9c60 <scols_line_next_child@@SMARTCOLS_2.25+0x20>
    9cac:	mov	w0, #0xffffffea            	// #-22
    9cb0:	ret
    9cb4:	nop
    9cb8:	cmp	x1, #0x0
    9cbc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    9cc0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    9cc4:	b.eq	9d2c <scols_line_next_child@@SMARTCOLS_2.25+0xec>  // b.none
    9cc8:	ldr	x4, [x0, #128]
    9ccc:	cbz	x4, 9d2c <scols_line_next_child@@SMARTCOLS_2.25+0xec>
    9cd0:	ldr	x0, [x1, #8]
    9cd4:	str	xzr, [x2]
    9cd8:	cbz	x0, 9d10 <scols_line_next_child@@SMARTCOLS_2.25+0xd0>
    9cdc:	ldr	x3, [x1]
    9ce0:	cmp	x3, x0
    9ce4:	mov	w0, #0x1                   	// #1
    9ce8:	b.eq	9d0c <scols_line_next_child@@SMARTCOLS_2.25+0xcc>  // b.none
    9cec:	sub	x0, x3, #0x50
    9cf0:	ldp	x4, x3, [x3]
    9cf4:	str	x0, [x2]
    9cf8:	ldr	w2, [x1, #16]
    9cfc:	mov	w0, #0x0                   	// #0
    9d00:	cmp	w2, #0x0
    9d04:	csel	x4, x4, x3, eq  // eq = none
    9d08:	str	x4, [x1]
    9d0c:	ret
    9d10:	add	x0, x4, #0x20
    9d14:	ldr	w5, [x1, #16]
    9d18:	ldp	x3, x4, [x4, #32]
    9d1c:	cmp	w5, #0x0
    9d20:	csel	x3, x3, x4, eq  // eq = none
    9d24:	stp	x3, x0, [x1]
    9d28:	b	9ce0 <scols_line_next_child@@SMARTCOLS_2.25+0xa0>
    9d2c:	mov	w0, #0xffffffea            	// #-22
    9d30:	ret
    9d34:	nop

0000000000009d38 <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9d38:	cbz	x1, 9d8c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x54>
    9d3c:	stp	x29, x30, [sp, #-32]!
    9d40:	mov	x29, sp
    9d44:	str	x19, [sp, #16]
    9d48:	mov	x19, x0
    9d4c:	cmp	x1, x19
    9d50:	mov	x0, x1
    9d54:	b.ne	9d64 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x2c>  // b.any
    9d58:	b	9d7c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x44>
    9d5c:	cmp	x19, x0
    9d60:	b.eq	9d7c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x44>  // b.none
    9d64:	bl	7700 <scols_line_get_parent@plt>
    9d68:	cbnz	x0, 9d5c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x24>
    9d6c:	mov	w0, #0x0                   	// #0
    9d70:	ldr	x19, [sp, #16]
    9d74:	ldp	x29, x30, [sp], #32
    9d78:	ret
    9d7c:	mov	w0, #0x1                   	// #1
    9d80:	ldr	x19, [sp, #16]
    9d84:	ldp	x29, x30, [sp], #32
    9d88:	ret
    9d8c:	mov	w0, #0x0                   	// #0
    9d90:	ret
    9d94:	nop

0000000000009d98 <scols_line_set_color@@SMARTCOLS_2.25>:
    9d98:	stp	x29, x30, [sp, #-32]!
    9d9c:	mov	x29, sp
    9da0:	stp	x19, x20, [sp, #16]
    9da4:	mov	x20, x0
    9da8:	mov	x19, x1
    9dac:	cbz	x1, 9e18 <scols_line_set_color@@SMARTCOLS_2.25+0x80>
    9db0:	bl	7ae0 <__ctype_b_loc@plt>
    9db4:	ldrsb	x1, [x19]
    9db8:	ldr	x0, [x0]
    9dbc:	ldrh	w0, [x0, x1, lsl #1]
    9dc0:	tbnz	w0, #3, 9df4 <scols_line_set_color@@SMARTCOLS_2.25+0x5c>
    9dc4:	cbz	x20, 9e08 <scols_line_set_color@@SMARTCOLS_2.25+0x70>
    9dc8:	mov	x0, x19
    9dcc:	bl	7930 <strdup@plt>
    9dd0:	mov	x19, x0
    9dd4:	cbz	x0, 9e24 <scols_line_set_color@@SMARTCOLS_2.25+0x8c>
    9dd8:	ldr	x0, [x20, #24]
    9ddc:	bl	7b50 <free@plt>
    9de0:	str	x19, [x20, #24]
    9de4:	mov	w0, #0x0                   	// #0
    9de8:	ldp	x19, x20, [sp, #16]
    9dec:	ldp	x29, x30, [sp], #32
    9df0:	ret
    9df4:	mov	x0, x19
    9df8:	bl	17238 <scols_init_debug@@SMARTCOLS_2.25+0x20d8>
    9dfc:	mov	x19, x0
    9e00:	cbnz	x0, 9dc4 <scols_line_set_color@@SMARTCOLS_2.25+0x2c>
    9e04:	nop
    9e08:	mov	w0, #0xffffffea            	// #-22
    9e0c:	ldp	x19, x20, [sp, #16]
    9e10:	ldp	x29, x30, [sp], #32
    9e14:	ret
    9e18:	cbnz	x0, 9dd8 <scols_line_set_color@@SMARTCOLS_2.25+0x40>
    9e1c:	mov	w0, #0xffffffea            	// #-22
    9e20:	b	9e0c <scols_line_set_color@@SMARTCOLS_2.25+0x74>
    9e24:	mov	w0, #0xfffffff4            	// #-12
    9e28:	b	9de8 <scols_line_set_color@@SMARTCOLS_2.25+0x50>
    9e2c:	nop

0000000000009e30 <scols_line_get_color@@SMARTCOLS_2.25>:
    9e30:	ldr	x0, [x0, #24]
    9e34:	ret

0000000000009e38 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9e38:	ldr	x0, [x0, #40]
    9e3c:	ret

0000000000009e40 <scols_line_get_cell@@SMARTCOLS_2.25>:
    9e40:	cbz	x0, 9e5c <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>
    9e44:	ldr	x2, [x0, #40]
    9e48:	cmp	x2, x1
    9e4c:	b.ls	9e5c <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9e50:	ldr	x0, [x0, #32]
    9e54:	add	x0, x0, x1, lsl #5
    9e58:	ret
    9e5c:	mov	x0, #0x0                   	// #0
    9e60:	ret
    9e64:	nop

0000000000009e68 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9e68:	cmp	x0, #0x0
    9e6c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9e70:	b.eq	9e7c <scols_line_get_column_cell@@SMARTCOLS_2.25+0x14>  // b.none
    9e74:	ldr	x1, [x1, #8]
    9e78:	b	80e0 <scols_line_get_cell@plt>
    9e7c:	mov	x0, #0x0                   	// #0
    9e80:	ret
    9e84:	nop

0000000000009e88 <scols_line_set_data@@SMARTCOLS_2.25>:
    9e88:	stp	x29, x30, [sp, #-32]!
    9e8c:	mov	x29, sp
    9e90:	str	x19, [sp, #16]
    9e94:	mov	x19, x2
    9e98:	bl	80e0 <scols_line_get_cell@plt>
    9e9c:	cbz	x0, 9eb0 <scols_line_set_data@@SMARTCOLS_2.25+0x28>
    9ea0:	mov	x1, x19
    9ea4:	ldr	x19, [sp, #16]
    9ea8:	ldp	x29, x30, [sp], #32
    9eac:	b	7910 <scols_cell_set_data@plt>
    9eb0:	mov	w0, #0xffffffea            	// #-22
    9eb4:	ldr	x19, [sp, #16]
    9eb8:	ldp	x29, x30, [sp], #32
    9ebc:	ret

0000000000009ec0 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9ec0:	ldr	x1, [x1, #8]
    9ec4:	b	7a80 <scols_line_set_data@plt>

0000000000009ec8 <scols_line_refer_data@@SMARTCOLS_2.25>:
    9ec8:	stp	x29, x30, [sp, #-32]!
    9ecc:	mov	x29, sp
    9ed0:	str	x19, [sp, #16]
    9ed4:	mov	x19, x2
    9ed8:	bl	80e0 <scols_line_get_cell@plt>
    9edc:	cbz	x0, 9ef0 <scols_line_refer_data@@SMARTCOLS_2.25+0x28>
    9ee0:	mov	x1, x19
    9ee4:	ldr	x19, [sp, #16]
    9ee8:	ldp	x29, x30, [sp], #32
    9eec:	b	7830 <scols_cell_refer_data@plt>
    9ef0:	mov	w0, #0xffffffea            	// #-22
    9ef4:	ldr	x19, [sp, #16]
    9ef8:	ldp	x29, x30, [sp], #32
    9efc:	ret

0000000000009f00 <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9f00:	ldr	x1, [x1, #8]
    9f04:	b	7350 <scols_line_refer_data@plt>

0000000000009f08 <scols_copy_line@@SMARTCOLS_2.25>:
    9f08:	stp	x29, x30, [sp, #-48]!
    9f0c:	mov	x29, sp
    9f10:	stp	x19, x20, [sp, #16]
    9f14:	cbz	x0, 9fc8 <scols_copy_line@@SMARTCOLS_2.25+0xc0>
    9f18:	str	x21, [sp, #32]
    9f1c:	mov	x21, x0
    9f20:	bl	7420 <scols_new_line@plt>
    9f24:	mov	x20, x0
    9f28:	cbz	x0, 9fc4 <scols_copy_line@@SMARTCOLS_2.25+0xbc>
    9f2c:	ldr	x1, [x21, #24]
    9f30:	bl	7f00 <scols_line_set_color@plt>
    9f34:	cbnz	w0, 9fa4 <scols_copy_line@@SMARTCOLS_2.25+0x9c>
    9f38:	ldr	x1, [x21, #40]
    9f3c:	mov	x0, x20
    9f40:	bl	75e0 <scols_line_alloc_cells@plt>
    9f44:	cbnz	w0, 9fa4 <scols_copy_line@@SMARTCOLS_2.25+0x9c>
    9f48:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9f4c:	ldp	x2, x1, [x21, #8]
    9f50:	str	x1, [x20, #16]
    9f54:	ldr	x0, [x0, #4016]
    9f58:	ldr	w1, [x0]
    9f5c:	ldr	x0, [x21, #40]
    9f60:	str	x2, [x20, #8]
    9f64:	str	x0, [x20, #40]
    9f68:	tbnz	w1, #3, 9ff0 <scols_copy_line@@SMARTCOLS_2.25+0xe8>
    9f6c:	cbz	x0, 9fdc <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9f70:	mov	x19, #0x0                   	// #0
    9f74:	b	9f84 <scols_copy_line@@SMARTCOLS_2.25+0x7c>
    9f78:	ldr	x1, [x20, #40]
    9f7c:	cmp	x1, x19
    9f80:	b.ls	9fdc <scols_copy_line@@SMARTCOLS_2.25+0xd4>  // b.plast
    9f84:	lsl	x2, x19, #5
    9f88:	add	x19, x19, #0x1
    9f8c:	ldr	x0, [x20, #32]
    9f90:	ldr	x1, [x21, #32]
    9f94:	add	x0, x0, x2
    9f98:	add	x1, x1, x2
    9f9c:	bl	7510 <scols_cell_copy_content@plt>
    9fa0:	cbz	w0, 9f78 <scols_copy_line@@SMARTCOLS_2.25+0x70>
    9fa4:	mov	x0, x20
    9fa8:	mov	x20, #0x0                   	// #0
    9fac:	bl	78b0 <scols_unref_line@plt>
    9fb0:	mov	x0, x20
    9fb4:	ldp	x19, x20, [sp, #16]
    9fb8:	ldr	x21, [sp, #32]
    9fbc:	ldp	x29, x30, [sp], #48
    9fc0:	ret
    9fc4:	ldr	x21, [sp, #32]
    9fc8:	mov	x20, #0x0                   	// #0
    9fcc:	mov	x0, x20
    9fd0:	ldp	x19, x20, [sp, #16]
    9fd4:	ldp	x29, x30, [sp], #48
    9fd8:	ret
    9fdc:	mov	x0, x20
    9fe0:	ldp	x19, x20, [sp, #16]
    9fe4:	ldr	x21, [sp, #32]
    9fe8:	ldp	x29, x30, [sp], #48
    9fec:	ret
    9ff0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    9ff4:	ldr	x0, [x0, #4008]
    9ff8:	ldr	x19, [x0]
    9ffc:	bl	7630 <getpid@plt>
    a000:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a004:	mov	w2, w0
    a008:	add	x4, x4, #0xba0
    a00c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a010:	add	x3, x3, #0xb48
    a014:	mov	x0, x19
    a018:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a01c:	add	x1, x1, #0xb58
    a020:	bl	80f0 <fprintf@plt>
    a024:	mov	x0, x21
    a028:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a02c:	add	x1, x1, #0xb38
    a030:	bl	9488 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    a034:	ldr	x0, [x20, #40]
    a038:	b	9f6c <scols_copy_line@@SMARTCOLS_2.25+0x64>
    a03c:	nop
    a040:	stp	x29, x30, [sp, #-32]!
    a044:	mov	x29, sp
    a048:	stp	x19, x20, [sp, #16]
    a04c:	cbz	x1, a078 <scols_copy_line@@SMARTCOLS_2.25+0x170>
    a050:	ldp	x5, x4, [x0, #48]
    a054:	str	x4, [x5, #8]
    a058:	mov	x3, x1
    a05c:	add	x2, x0, #0x30
    a060:	str	x5, [x4]
    a064:	str	x2, [x0, #48]
    a068:	ldr	x4, [x3, #48]!
    a06c:	str	x2, [x4, #8]
    a070:	stp	x4, x3, [x0, #48]
    a074:	str	x2, [x1, #48]
    a078:	ldr	x19, [x0, #64]
    a07c:	add	x20, x0, #0x40
    a080:	cmp	x20, x19
    a084:	b.eq	a0a0 <scols_copy_line@@SMARTCOLS_2.25+0x198>  // b.none
    a088:	mov	x1, x0
    a08c:	sub	x0, x19, #0x50
    a090:	bl	a040 <scols_copy_line@@SMARTCOLS_2.25+0x138>
    a094:	ldr	x19, [x19]
    a098:	cmp	x20, x19
    a09c:	b.ne	a088 <scols_copy_line@@SMARTCOLS_2.25+0x180>  // b.any
    a0a0:	ldp	x19, x20, [sp, #16]
    a0a4:	ldp	x29, x30, [sp], #32
    a0a8:	ret
    a0ac:	nop
    a0b0:	stp	x29, x30, [sp, #-272]!
    a0b4:	mov	x29, sp
    a0b8:	stp	x19, x20, [sp, #16]
    a0bc:	mov	x20, x1
    a0c0:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    a0c4:	str	q0, [sp, #96]
    a0c8:	str	q1, [sp, #112]
    a0cc:	str	q2, [sp, #128]
    a0d0:	str	q3, [sp, #144]
    a0d4:	str	q4, [sp, #160]
    a0d8:	str	q5, [sp, #176]
    a0dc:	str	q6, [sp, #192]
    a0e0:	str	q7, [sp, #208]
    a0e4:	stp	x2, x3, [sp, #224]
    a0e8:	stp	x4, x5, [sp, #240]
    a0ec:	stp	x6, x7, [sp, #256]
    a0f0:	cbz	x0, a104 <scols_copy_line@@SMARTCOLS_2.25+0x1fc>
    a0f4:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    a0f8:	ldr	x1, [x1, #4016]
    a0fc:	ldr	w1, [x1]
    a100:	tbz	w1, #24, a160 <scols_copy_line@@SMARTCOLS_2.25+0x258>
    a104:	ldr	x19, [x19, #4008]
    a108:	add	x0, sp, #0x110
    a10c:	add	x5, sp, #0x110
    a110:	stp	x0, x5, [sp, #64]
    a114:	mov	w3, #0xffffff80            	// #-128
    a118:	add	x2, sp, #0xe0
    a11c:	mov	w4, #0xffffffd0            	// #-48
    a120:	str	x2, [sp, #80]
    a124:	mov	x1, x20
    a128:	stp	w4, w3, [sp, #88]
    a12c:	add	x2, sp, #0x20
    a130:	ldp	x4, x5, [sp, #64]
    a134:	ldr	x0, [x19]
    a138:	stp	x4, x5, [sp, #32]
    a13c:	ldp	x4, x5, [sp, #80]
    a140:	stp	x4, x5, [sp, #48]
    a144:	bl	7fa0 <vfprintf@plt>
    a148:	ldr	x1, [x19]
    a14c:	mov	w0, #0xa                   	// #10
    a150:	bl	74e0 <fputc@plt>
    a154:	ldp	x19, x20, [sp, #16]
    a158:	ldp	x29, x30, [sp], #272
    a15c:	ret
    a160:	ldr	x3, [x19, #4008]
    a164:	mov	x2, x0
    a168:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a16c:	add	x1, x1, #0xb30
    a170:	ldr	x0, [x3]
    a174:	bl	80f0 <fprintf@plt>
    a178:	b	a104 <scols_copy_line@@SMARTCOLS_2.25+0x1fc>
    a17c:	nop
    a180:	stp	x29, x30, [sp, #-48]!
    a184:	mov	x29, sp
    a188:	stp	x19, x20, [sp, #16]
    a18c:	str	x21, [sp, #32]
    a190:	cbz	x0, a1e0 <scols_copy_line@@SMARTCOLS_2.25+0x2d8>
    a194:	mov	x20, x1
    a198:	cbz	x1, a220 <scols_copy_line@@SMARTCOLS_2.25+0x318>
    a19c:	mov	x19, x2
    a1a0:	cbz	x2, a200 <scols_copy_line@@SMARTCOLS_2.25+0x2f8>
    a1a4:	ldr	x1, [x2, #8]
    a1a8:	sub	x0, x0, #0x30
    a1ac:	bl	80e0 <scols_line_get_cell@plt>
    a1b0:	mov	x21, x0
    a1b4:	ldr	x1, [x19, #8]
    a1b8:	sub	x0, x20, #0x30
    a1bc:	bl	80e0 <scols_line_get_cell@plt>
    a1c0:	mov	x1, x0
    a1c4:	mov	x0, x21
    a1c8:	ldr	x21, [sp, #32]
    a1cc:	ldp	x3, x2, [x19, #128]
    a1d0:	ldp	x19, x20, [sp, #16]
    a1d4:	ldp	x29, x30, [sp], #48
    a1d8:	mov	x16, x3
    a1dc:	br	x16
    a1e0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a1e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a1e8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a1ec:	add	x3, x3, #0xfd0
    a1f0:	add	x1, x1, #0xc08
    a1f4:	add	x0, x0, #0xc28
    a1f8:	mov	w2, #0x5a9                 	// #1449
    a1fc:	bl	7fc0 <__assert_fail@plt>
    a200:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a204:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a208:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a20c:	add	x3, x3, #0xfd0
    a210:	add	x1, x1, #0xc08
    a214:	add	x0, x0, #0xc30
    a218:	mov	w2, #0x5ab                 	// #1451
    a21c:	bl	7fc0 <__assert_fail@plt>
    a220:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a224:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a228:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    a22c:	add	x3, x3, #0xfd0
    a230:	add	x1, x1, #0xc08
    a234:	add	x0, x0, #0x8c0
    a238:	mov	w2, #0x5aa                 	// #1450
    a23c:	bl	7fc0 <__assert_fail@plt>
    a240:	stp	x29, x30, [sp, #-48]!
    a244:	mov	x29, sp
    a248:	stp	x19, x20, [sp, #16]
    a24c:	str	x21, [sp, #32]
    a250:	cbz	x0, a2a0 <scols_copy_line@@SMARTCOLS_2.25+0x398>
    a254:	mov	x20, x1
    a258:	cbz	x1, a2e8 <scols_copy_line@@SMARTCOLS_2.25+0x3e0>
    a25c:	mov	x19, x2
    a260:	cbz	x2, a2c4 <scols_copy_line@@SMARTCOLS_2.25+0x3bc>
    a264:	ldr	x1, [x2, #8]
    a268:	sub	x0, x0, #0x50
    a26c:	bl	80e0 <scols_line_get_cell@plt>
    a270:	mov	x21, x0
    a274:	ldr	x1, [x19, #8]
    a278:	sub	x0, x20, #0x50
    a27c:	bl	80e0 <scols_line_get_cell@plt>
    a280:	mov	x1, x0
    a284:	mov	x0, x21
    a288:	ldr	x21, [sp, #32]
    a28c:	ldp	x3, x2, [x19, #128]
    a290:	ldp	x19, x20, [sp, #16]
    a294:	ldp	x29, x30, [sp], #48
    a298:	mov	x16, x3
    a29c:	br	x16
    a2a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2a4:	add	x3, x3, #0xfd0
    a2a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2ac:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2b0:	add	x3, x3, #0x18
    a2b4:	add	x1, x1, #0xc08
    a2b8:	add	x0, x0, #0xc28
    a2bc:	mov	w2, #0x5bc                 	// #1468
    a2c0:	bl	7fc0 <__assert_fail@plt>
    a2c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2c8:	add	x3, x3, #0xfd0
    a2cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2d0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2d4:	add	x3, x3, #0x18
    a2d8:	add	x1, x1, #0xc08
    a2dc:	add	x0, x0, #0xc30
    a2e0:	mov	w2, #0x5be                 	// #1470
    a2e4:	bl	7fc0 <__assert_fail@plt>
    a2e8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2ec:	add	x3, x3, #0xfd0
    a2f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a2f4:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    a2f8:	add	x3, x3, #0x18
    a2fc:	add	x1, x1, #0xc08
    a300:	add	x0, x0, #0x8c0
    a304:	mov	w2, #0x5bd                 	// #1469
    a308:	bl	7fc0 <__assert_fail@plt>
    a30c:	nop
    a310:	stp	x29, x30, [sp, #-336]!
    a314:	mov	x29, sp
    a318:	stp	x23, x24, [sp, #48]
    a31c:	ldr	x24, [x0, #64]
    a320:	stp	x19, x20, [sp, #16]
    a324:	add	x19, x0, #0x40
    a328:	stp	x21, x22, [sp, #32]
    a32c:	cmp	x19, x24
    a330:	mov	x22, x1
    a334:	stp	x25, x26, [sp, #64]
    a338:	mov	x25, x0
    a33c:	b.eq	a4ac <scols_copy_line@@SMARTCOLS_2.25+0x5a4>  // b.none
    a340:	sub	x0, x24, #0x50
    a344:	mov	x1, x22
    a348:	bl	a310 <scols_copy_line@@SMARTCOLS_2.25+0x408>
    a34c:	ldr	x24, [x24]
    a350:	cmp	x19, x24
    a354:	b.ne	a340 <scols_copy_line@@SMARTCOLS_2.25+0x438>  // b.any
    a358:	ldr	x0, [x25, #64]
    a35c:	cmp	x24, x0
    a360:	b.eq	a4ac <scols_copy_line@@SMARTCOLS_2.25+0x5a4>  // b.none
    a364:	ldr	x0, [x25, #72]
    a368:	stp	xzr, xzr, [sp, #168]
    a36c:	stp	xzr, xzr, [sp, #184]
    a370:	str	xzr, [x0]
    a374:	add	x0, sp, #0x200
    a378:	stp	xzr, xzr, [sp, #200]
    a37c:	stp	xzr, xzr, [sp, #216]
    a380:	stp	xzr, xzr, [sp, #232]
    a384:	stp	xzr, xzr, [sp, #248]
    a388:	stp	xzr, xzr, [x0, #-248]
    a38c:	stp	xzr, xzr, [x0, #-232]
    a390:	stp	xzr, xzr, [x0, #-216]
    a394:	add	x0, sp, #0x230
    a398:	ldr	x20, [x25, #64]
    a39c:	stp	xzr, xzr, [x0, #-248]
    a3a0:	str	xzr, [sp, #328]
    a3a4:	cbz	x20, aa00 <scols_copy_line@@SMARTCOLS_2.25+0xaf8>
    a3a8:	stp	x27, x28, [sp, #80]
    a3ac:	add	x0, sp, #0x98
    a3b0:	add	x23, sp, #0xa8
    a3b4:	str	x0, [sp, #136]
    a3b8:	mov	x21, #0x0                   	// #0
    a3bc:	ldr	x19, [x20]
    a3c0:	str	xzr, [x20]
    a3c4:	mov	x27, #0x0                   	// #0
    a3c8:	cbz	x21, a794 <scols_copy_line@@SMARTCOLS_2.25+0x88c>
    a3cc:	nop
    a3d0:	mov	x4, x23
    a3d4:	mov	x28, #0x0                   	// #0
    a3d8:	cbz	x20, a738 <scols_copy_line@@SMARTCOLS_2.25+0x830>
    a3dc:	cbz	x22, a9dc <scols_copy_line@@SMARTCOLS_2.25+0xad4>
    a3e0:	ldr	x5, [sp, #136]
    a3e4:	sub	x6, x21, #0x50
    a3e8:	sub	x26, x20, #0x50
    a3ec:	nop
    a3f0:	ldr	x1, [x22, #8]
    a3f4:	mov	x0, x6
    a3f8:	stp	x6, x5, [sp, #112]
    a3fc:	str	x4, [sp, #128]
    a400:	bl	80e0 <scols_line_get_cell@plt>
    a404:	ldr	x1, [x22, #8]
    a408:	mov	x2, x0
    a40c:	mov	x0, x26
    a410:	str	x2, [sp, #104]
    a414:	bl	80e0 <scols_line_get_cell@plt>
    a418:	mov	x1, x0
    a41c:	ldr	x2, [sp, #104]
    a420:	ldr	x7, [x22, #128]
    a424:	mov	x0, x2
    a428:	ldr	x2, [x22, #136]
    a42c:	blr	x7
    a430:	cmp	w0, #0x0
    a434:	ldp	x6, x5, [sp, #112]
    a438:	ldr	x4, [sp, #128]
    a43c:	b.le	a828 <scols_copy_line@@SMARTCOLS_2.25+0x920>
    a440:	str	x20, [x5]
    a444:	ldr	x0, [x20]
    a448:	cbz	x0, a740 <scols_copy_line@@SMARTCOLS_2.25+0x838>
    a44c:	mov	x5, x20
    a450:	sub	x26, x0, #0x50
    a454:	mov	x20, x0
    a458:	b	a3f0 <scols_copy_line@@SMARTCOLS_2.25+0x4e8>
    a45c:	mov	x0, x21
    a460:	mov	x21, x24
    a464:	cbz	x0, a9b4 <scols_copy_line@@SMARTCOLS_2.25+0xaac>
    a468:	ldp	x27, x28, [sp, #80]
    a46c:	mov	x21, x0
    a470:	mov	x19, x24
    a474:	nop
    a478:	str	x21, [x19]
    a47c:	nop
    a480:	mov	x1, x21
    a484:	mov	x0, x21
    a488:	mov	x2, x22
    a48c:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a490:	mov	x0, x19
    a494:	ldr	x19, [x19]
    a498:	ldr	x21, [x19]
    a49c:	str	x0, [x19, #8]
    a4a0:	cbnz	x21, a480 <scols_copy_line@@SMARTCOLS_2.25+0x578>
    a4a4:	str	x24, [x19]
    a4a8:	str	x19, [x25, #72]
    a4ac:	ldr	x0, [x25, #128]
    a4b0:	cbz	x0, a630 <scols_copy_line@@SMARTCOLS_2.25+0x728>
    a4b4:	ldr	x2, [x0, #16]
    a4b8:	add	x1, x25, #0x60
    a4bc:	cmp	x2, x1
    a4c0:	b.ne	a630 <scols_copy_line@@SMARTCOLS_2.25+0x728>  // b.any
    a4c4:	ldr	x26, [x0, #32]!
    a4c8:	cmp	x26, x0
    a4cc:	b.eq	a630 <scols_copy_line@@SMARTCOLS_2.25+0x728>  // b.none
    a4d0:	sub	x0, x26, #0x50
    a4d4:	mov	x1, x22
    a4d8:	bl	a310 <scols_copy_line@@SMARTCOLS_2.25+0x408>
    a4dc:	ldr	x0, [x25, #128]
    a4e0:	str	x0, [sp, #112]
    a4e4:	ldr	x26, [x26]
    a4e8:	add	x0, x0, #0x20
    a4ec:	cmp	x26, x0
    a4f0:	b.ne	a4d0 <scols_copy_line@@SMARTCOLS_2.25+0x5c8>  // b.any
    a4f4:	ldr	x1, [sp, #112]
    a4f8:	ldr	x0, [x1, #32]
    a4fc:	cmp	x26, x0
    a500:	b.eq	a630 <scols_copy_line@@SMARTCOLS_2.25+0x728>  // b.none
    a504:	ldr	x0, [x1, #40]
    a508:	stp	xzr, xzr, [sp, #168]
    a50c:	stp	xzr, xzr, [sp, #184]
    a510:	str	xzr, [x0]
    a514:	add	x0, sp, #0x200
    a518:	stp	xzr, xzr, [sp, #200]
    a51c:	stp	xzr, xzr, [sp, #216]
    a520:	stp	xzr, xzr, [sp, #232]
    a524:	stp	xzr, xzr, [sp, #248]
    a528:	stp	xzr, xzr, [x0, #-248]
    a52c:	stp	xzr, xzr, [x0, #-232]
    a530:	stp	xzr, xzr, [x0, #-216]
    a534:	add	x0, sp, #0x230
    a538:	ldr	x20, [x1, #32]
    a53c:	stp	xzr, xzr, [x0, #-248]
    a540:	str	xzr, [sp, #328]
    a544:	cbz	x20, aa0c <scols_copy_line@@SMARTCOLS_2.25+0xb04>
    a548:	stp	x27, x28, [sp, #80]
    a54c:	add	x0, sp, #0x98
    a550:	add	x23, sp, #0xa8
    a554:	str	x0, [sp, #104]
    a558:	mov	x21, #0x0                   	// #0
    a55c:	ldr	x19, [x20]
    a560:	str	xzr, [x20]
    a564:	mov	x25, #0x0                   	// #0
    a568:	cbz	x21, a6a4 <scols_copy_line@@SMARTCOLS_2.25+0x79c>
    a56c:	nop
    a570:	mov	x24, x23
    a574:	mov	x27, #0x0                   	// #0
    a578:	ldr	x28, [sp, #104]
    a57c:	cbz	x20, a64c <scols_copy_line@@SMARTCOLS_2.25+0x744>
    a580:	mov	x2, x22
    a584:	mov	x1, x20
    a588:	mov	x0, x21
    a58c:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a590:	cmp	w0, #0x0
    a594:	b.le	a5c4 <scols_copy_line@@SMARTCOLS_2.25+0x6bc>
    a598:	str	x20, [x28]
    a59c:	ldr	x0, [x20]
    a5a0:	cbz	x0, a650 <scols_copy_line@@SMARTCOLS_2.25+0x748>
    a5a4:	mov	x28, x20
    a5a8:	mov	x20, x0
    a5ac:	mov	x2, x22
    a5b0:	mov	x1, x20
    a5b4:	mov	x0, x21
    a5b8:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a5bc:	cmp	w0, #0x0
    a5c0:	b.gt	a598 <scols_copy_line@@SMARTCOLS_2.25+0x690>
    a5c4:	str	x21, [x28]
    a5c8:	ldr	x0, [x21]
    a5cc:	cbz	x0, a730 <scols_copy_line@@SMARTCOLS_2.25+0x828>
    a5d0:	mov	x28, x21
    a5d4:	mov	x21, x0
    a5d8:	b	a580 <scols_copy_line@@SMARTCOLS_2.25+0x678>
    a5dc:	mov	x0, x24
    a5e0:	mov	x24, x26
    a5e4:	cbz	x0, a9c8 <scols_copy_line@@SMARTCOLS_2.25+0xac0>
    a5e8:	ldp	x27, x28, [sp, #80]
    a5ec:	mov	x24, x0
    a5f0:	mov	x19, x26
    a5f4:	nop
    a5f8:	str	x24, [x19]
    a5fc:	nop
    a600:	mov	x1, x24
    a604:	mov	x0, x24
    a608:	mov	x2, x22
    a60c:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a610:	mov	x0, x19
    a614:	ldr	x19, [x19]
    a618:	ldr	x24, [x19]
    a61c:	str	x0, [x19, #8]
    a620:	cbnz	x24, a600 <scols_copy_line@@SMARTCOLS_2.25+0x6f8>
    a624:	ldr	x0, [sp, #112]
    a628:	str	x26, [x19]
    a62c:	str	x19, [x0, #40]
    a630:	mov	w0, #0x0                   	// #0
    a634:	ldp	x19, x20, [sp, #16]
    a638:	ldp	x21, x22, [sp, #32]
    a63c:	ldp	x23, x24, [sp, #48]
    a640:	ldp	x25, x26, [sp, #64]
    a644:	ldp	x29, x30, [sp], #336
    a648:	ret
    a64c:	mov	x20, x28
    a650:	str	x21, [x20]
    a654:	str	xzr, [x24]
    a658:	add	x27, x27, #0x1
    a65c:	ldr	x21, [x24, #8]!
    a660:	ldr	x20, [sp, #152]
    a664:	cbnz	x21, a578 <scols_copy_line@@SMARTCOLS_2.25+0x670>
    a668:	cmp	x25, x27
    a66c:	b.cs	a688 <scols_copy_line@@SMARTCOLS_2.25+0x780>  // b.hs, b.nlast
    a670:	cmp	x27, #0x14
    a674:	mov	x25, x27
    a678:	b.ne	a688 <scols_copy_line@@SMARTCOLS_2.25+0x780>  // b.any
    a67c:	mov	x25, #0x13                  	// #19
    a680:	mov	x27, x25
    a684:	nop
    a688:	str	x20, [x23, x27, lsl #3]
    a68c:	cbz	x19, a6b0 <scols_copy_line@@SMARTCOLS_2.25+0x7a8>
    a690:	mov	x20, x19
    a694:	ldr	x21, [sp, #168]
    a698:	ldr	x19, [x20]
    a69c:	str	xzr, [x20]
    a6a0:	cbnz	x21, a570 <scols_copy_line@@SMARTCOLS_2.25+0x668>
    a6a4:	mov	x27, #0x0                   	// #0
    a6a8:	str	x20, [x23, x27, lsl #3]
    a6ac:	cbnz	x19, a690 <scols_copy_line@@SMARTCOLS_2.25+0x788>
    a6b0:	ldr	x24, [x23, x25, lsl #3]
    a6b4:	cbz	x25, a5dc <scols_copy_line@@SMARTCOLS_2.25+0x6d4>
    a6b8:	add	x27, sp, #0x98
    a6bc:	mov	x28, #0x1                   	// #1
    a6c0:	add	x0, x23, x28, lsl #3
    a6c4:	ldur	x20, [x0, #-8]
    a6c8:	cbz	x20, a904 <scols_copy_line@@SMARTCOLS_2.25+0x9fc>
    a6cc:	cbz	x19, a8f4 <scols_copy_line@@SMARTCOLS_2.25+0x9ec>
    a6d0:	mov	x21, x27
    a6d4:	mov	x2, x22
    a6d8:	mov	x1, x19
    a6dc:	mov	x0, x20
    a6e0:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a6e4:	cmp	w0, #0x0
    a6e8:	b.le	a718 <scols_copy_line@@SMARTCOLS_2.25+0x810>
    a6ec:	str	x19, [x21]
    a6f0:	ldr	x0, [x19]
    a6f4:	cbz	x0, a918 <scols_copy_line@@SMARTCOLS_2.25+0xa10>
    a6f8:	mov	x21, x19
    a6fc:	mov	x19, x0
    a700:	mov	x2, x22
    a704:	mov	x1, x19
    a708:	mov	x0, x20
    a70c:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a710:	cmp	w0, #0x0
    a714:	b.gt	a6ec <scols_copy_line@@SMARTCOLS_2.25+0x7e4>
    a718:	str	x20, [x21]
    a71c:	ldr	x0, [x20]
    a720:	cbz	x0, a8fc <scols_copy_line@@SMARTCOLS_2.25+0x9f4>
    a724:	mov	x21, x20
    a728:	mov	x20, x0
    a72c:	b	a6d4 <scols_copy_line@@SMARTCOLS_2.25+0x7cc>
    a730:	str	x20, [x21]
    a734:	b	a654 <scols_copy_line@@SMARTCOLS_2.25+0x74c>
    a738:	ldr	x20, [sp, #136]
    a73c:	nop
    a740:	str	x21, [x20]
    a744:	str	xzr, [x4]
    a748:	add	x28, x28, #0x1
    a74c:	ldr	x21, [x4, #8]!
    a750:	ldr	x20, [sp, #152]
    a754:	cbnz	x21, a3d8 <scols_copy_line@@SMARTCOLS_2.25+0x4d0>
    a758:	cmp	x27, x28
    a75c:	b.cs	a778 <scols_copy_line@@SMARTCOLS_2.25+0x870>  // b.hs, b.nlast
    a760:	cmp	x28, #0x14
    a764:	mov	x27, x28
    a768:	b.ne	a778 <scols_copy_line@@SMARTCOLS_2.25+0x870>  // b.any
    a76c:	mov	x27, #0x13                  	// #19
    a770:	mov	x28, x27
    a774:	nop
    a778:	str	x20, [x23, x28, lsl #3]
    a77c:	cbz	x19, a7a0 <scols_copy_line@@SMARTCOLS_2.25+0x898>
    a780:	mov	x20, x19
    a784:	ldr	x21, [sp, #168]
    a788:	ldr	x19, [x20]
    a78c:	str	xzr, [x20]
    a790:	cbnz	x21, a3d0 <scols_copy_line@@SMARTCOLS_2.25+0x4c8>
    a794:	mov	x28, #0x0                   	// #0
    a798:	str	x20, [x23, x28, lsl #3]
    a79c:	cbnz	x19, a780 <scols_copy_line@@SMARTCOLS_2.25+0x878>
    a7a0:	ldr	x21, [x23, x27, lsl #3]
    a7a4:	cbz	x27, a45c <scols_copy_line@@SMARTCOLS_2.25+0x554>
    a7a8:	add	x0, sp, #0x98
    a7ac:	mov	x26, #0x1                   	// #1
    a7b0:	str	x0, [sp, #104]
    a7b4:	nop
    a7b8:	add	x0, x23, x26, lsl #3
    a7bc:	ldur	x20, [x0, #-8]
    a7c0:	cbz	x20, a85c <scols_copy_line@@SMARTCOLS_2.25+0x954>
    a7c4:	cbz	x19, a84c <scols_copy_line@@SMARTCOLS_2.25+0x944>
    a7c8:	ldr	x28, [sp, #104]
    a7cc:	mov	x2, x22
    a7d0:	mov	x1, x19
    a7d4:	mov	x0, x20
    a7d8:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a7dc:	cmp	w0, #0x0
    a7e0:	b.le	a810 <scols_copy_line@@SMARTCOLS_2.25+0x908>
    a7e4:	str	x19, [x28]
    a7e8:	ldr	x0, [x19]
    a7ec:	cbz	x0, a8dc <scols_copy_line@@SMARTCOLS_2.25+0x9d4>
    a7f0:	mov	x28, x19
    a7f4:	mov	x19, x0
    a7f8:	mov	x2, x22
    a7fc:	mov	x1, x19
    a800:	mov	x0, x20
    a804:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a808:	cmp	w0, #0x0
    a80c:	b.gt	a7e4 <scols_copy_line@@SMARTCOLS_2.25+0x8dc>
    a810:	str	x20, [x28]
    a814:	ldr	x0, [x20]
    a818:	cbz	x0, a854 <scols_copy_line@@SMARTCOLS_2.25+0x94c>
    a81c:	mov	x28, x20
    a820:	mov	x20, x0
    a824:	b	a7cc <scols_copy_line@@SMARTCOLS_2.25+0x8c4>
    a828:	str	x21, [x5]
    a82c:	ldr	x0, [x21]
    a830:	cbz	x0, a844 <scols_copy_line@@SMARTCOLS_2.25+0x93c>
    a834:	mov	x5, x21
    a838:	sub	x6, x0, #0x50
    a83c:	mov	x21, x0
    a840:	b	a3f0 <scols_copy_line@@SMARTCOLS_2.25+0x4e8>
    a844:	str	x20, [x21]
    a848:	b	a744 <scols_copy_line@@SMARTCOLS_2.25+0x83c>
    a84c:	mov	x19, x20
    a850:	ldr	x20, [sp, #104]
    a854:	str	x19, [x20]
    a858:	ldr	x19, [sp, #152]
    a85c:	cmp	x27, x26
    a860:	add	x26, x26, #0x1
    a864:	b.ne	a7b8 <scols_copy_line@@SMARTCOLS_2.25+0x8b0>  // b.any
    a868:	cmp	x19, #0x0
    a86c:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    a870:	b.eq	a45c <scols_copy_line@@SMARTCOLS_2.25+0x554>  // b.none
    a874:	mov	x20, x24
    a878:	mov	x2, x22
    a87c:	mov	x1, x19
    a880:	mov	x0, x21
    a884:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a888:	cmp	w0, #0x0
    a88c:	b.le	a8c0 <scols_copy_line@@SMARTCOLS_2.25+0x9b8>
    a890:	str	x19, [x20]
    a894:	str	x20, [x19, #8]
    a898:	ldr	x0, [x19]
    a89c:	cbz	x0, a9a4 <scols_copy_line@@SMARTCOLS_2.25+0xa9c>
    a8a0:	mov	x20, x19
    a8a4:	mov	x19, x0
    a8a8:	mov	x2, x22
    a8ac:	mov	x1, x19
    a8b0:	mov	x0, x21
    a8b4:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a8b8:	cmp	w0, #0x0
    a8bc:	b.gt	a890 <scols_copy_line@@SMARTCOLS_2.25+0x988>
    a8c0:	str	x21, [x20]
    a8c4:	str	x20, [x21, #8]
    a8c8:	ldr	x0, [x21]
    a8cc:	cbz	x0, a9b4 <scols_copy_line@@SMARTCOLS_2.25+0xaac>
    a8d0:	mov	x20, x21
    a8d4:	mov	x21, x0
    a8d8:	b	a878 <scols_copy_line@@SMARTCOLS_2.25+0x970>
    a8dc:	mov	x0, x19
    a8e0:	mov	x19, x20
    a8e4:	mov	x20, x0
    a8e8:	str	x19, [x20]
    a8ec:	ldr	x19, [sp, #152]
    a8f0:	b	a85c <scols_copy_line@@SMARTCOLS_2.25+0x954>
    a8f4:	mov	x19, x20
    a8f8:	mov	x20, x27
    a8fc:	str	x19, [x20]
    a900:	ldr	x19, [sp, #152]
    a904:	cmp	x25, x28
    a908:	add	x3, x28, #0x1
    a90c:	b.eq	a930 <scols_copy_line@@SMARTCOLS_2.25+0xa28>  // b.none
    a910:	mov	x28, x3
    a914:	b	a6c0 <scols_copy_line@@SMARTCOLS_2.25+0x7b8>
    a918:	mov	x0, x19
    a91c:	mov	x19, x20
    a920:	mov	x20, x0
    a924:	str	x19, [x20]
    a928:	ldr	x19, [sp, #152]
    a92c:	b	a904 <scols_copy_line@@SMARTCOLS_2.25+0x9fc>
    a930:	cmp	x24, #0x0
    a934:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a938:	b.eq	a5dc <scols_copy_line@@SMARTCOLS_2.25+0x6d4>  // b.none
    a93c:	mov	x20, x26
    a940:	mov	x2, x22
    a944:	mov	x1, x19
    a948:	mov	x0, x24
    a94c:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a950:	cmp	w0, #0x0
    a954:	b.le	a988 <scols_copy_line@@SMARTCOLS_2.25+0xa80>
    a958:	str	x19, [x20]
    a95c:	str	x20, [x19, #8]
    a960:	ldr	x0, [x19]
    a964:	cbz	x0, a9ac <scols_copy_line@@SMARTCOLS_2.25+0xaa4>
    a968:	mov	x20, x19
    a96c:	mov	x19, x0
    a970:	mov	x2, x22
    a974:	mov	x1, x19
    a978:	mov	x0, x24
    a97c:	bl	a240 <scols_copy_line@@SMARTCOLS_2.25+0x338>
    a980:	cmp	w0, #0x0
    a984:	b.gt	a958 <scols_copy_line@@SMARTCOLS_2.25+0xa50>
    a988:	str	x24, [x20]
    a98c:	str	x20, [x24, #8]
    a990:	ldr	x0, [x24]
    a994:	cbz	x0, a9c8 <scols_copy_line@@SMARTCOLS_2.25+0xac0>
    a998:	mov	x20, x24
    a99c:	mov	x24, x0
    a9a0:	b	a940 <scols_copy_line@@SMARTCOLS_2.25+0xa38>
    a9a4:	ldp	x27, x28, [sp, #80]
    a9a8:	b	a478 <scols_copy_line@@SMARTCOLS_2.25+0x570>
    a9ac:	ldp	x27, x28, [sp, #80]
    a9b0:	b	a5f8 <scols_copy_line@@SMARTCOLS_2.25+0x6f0>
    a9b4:	ldp	x27, x28, [sp, #80]
    a9b8:	mov	x0, x21
    a9bc:	mov	x21, x19
    a9c0:	mov	x19, x0
    a9c4:	b	a478 <scols_copy_line@@SMARTCOLS_2.25+0x570>
    a9c8:	ldp	x27, x28, [sp, #80]
    a9cc:	mov	x0, x24
    a9d0:	mov	x24, x19
    a9d4:	mov	x19, x0
    a9d8:	b	a5f8 <scols_copy_line@@SMARTCOLS_2.25+0x6f0>
    a9dc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a9e0:	add	x3, x3, #0xfd0
    a9e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a9e8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    a9ec:	add	x3, x3, #0x18
    a9f0:	add	x1, x1, #0xc08
    a9f4:	add	x0, x0, #0xc30
    a9f8:	mov	w2, #0x5be                 	// #1470
    a9fc:	bl	7fc0 <__assert_fail@plt>
    aa00:	mov	x21, x24
    aa04:	mov	x19, #0x0                   	// #0
    aa08:	b	a9b8 <scols_copy_line@@SMARTCOLS_2.25+0xab0>
    aa0c:	mov	x24, x26
    aa10:	mov	x19, #0x0                   	// #0
    aa14:	b	a9cc <scols_copy_line@@SMARTCOLS_2.25+0xac4>
    aa18:	stp	x29, x30, [sp, #-64]!
    aa1c:	mov	x2, #0x7                   	// #7
    aa20:	mov	x1, #0x1                   	// #1
    aa24:	mov	x29, sp
    aa28:	str	x19, [sp, #16]
    aa2c:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    aa30:	add	x3, sp, #0x40
    aa34:	stp	x3, x3, [sp, #32]
    aa38:	add	x4, sp, #0x40
    aa3c:	ldr	x19, [x19, #4008]
    aa40:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    aa44:	add	x0, x0, #0xc38
    aa48:	str	x4, [sp, #48]
    aa4c:	stp	wzr, wzr, [sp, #56]
    aa50:	ldr	x3, [x19]
    aa54:	bl	7cb0 <fwrite@plt>
    aa58:	ldr	x1, [x19]
    aa5c:	mov	w0, #0xa                   	// #10
    aa60:	bl	74e0 <fputc@plt>
    aa64:	ldr	x19, [sp, #16]
    aa68:	ldp	x29, x30, [sp], #64
    aa6c:	ret

000000000000aa70 <scols_new_table@@SMARTCOLS_2.25>:
    aa70:	stp	x29, x30, [sp, #-64]!
    aa74:	mov	x1, #0x100                 	// #256
    aa78:	mov	x0, #0x1                   	// #1
    aa7c:	mov	x29, sp
    aa80:	stp	x19, x20, [sp, #16]
    aa84:	bl	7880 <calloc@plt>
    aa88:	mov	x19, x0
    aa8c:	cbz	x0, ab18 <scols_new_table@@SMARTCOLS_2.25+0xa8>
    aa90:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    aa94:	mov	w3, #0x1                   	// #1
    aa98:	add	x1, sp, #0x3c
    aa9c:	add	x0, sp, #0x38
    aaa0:	ldr	x2, [x2, #4024]
    aaa4:	adrp	x20, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    aaa8:	str	w3, [x19]
    aaac:	stp	x21, x22, [sp, #32]
    aab0:	ldr	x2, [x2]
    aab4:	str	x2, [x19, #72]
    aab8:	bl	1d220 <scols_init_debug@@SMARTCOLS_2.25+0x80c0>
    aabc:	ldp	w1, w0, [sp, #56]
    aac0:	add	x4, x19, #0x70
    aac4:	ldr	x21, [x20, #4016]
    aac8:	add	x2, x19, #0x80
    aacc:	add	x3, x19, #0x60
    aad0:	cmp	w1, #0x0
    aad4:	dup	v2.2d, x4
    aad8:	dup	v0.2d, x2
    aadc:	dup	v1.2d, x3
    aae0:	mov	w6, #0x50                  	// #80
    aae4:	csel	w1, w1, w6, gt
    aae8:	cmp	w0, #0x0
    aaec:	mov	w5, #0x18                  	// #24
    aaf0:	ldr	w4, [x21]
    aaf4:	csel	w0, w0, w5, gt
    aaf8:	sxtw	x1, w1
    aafc:	stp	q1, q2, [x19, #96]
    ab00:	sxtw	x0, w0
    ab04:	stp	x1, x0, [x19, #40]
    ab08:	str	q0, [x19, #128]
    ab0c:	tbnz	w4, #4, ab28 <scols_new_table@@SMARTCOLS_2.25+0xb8>
    ab10:	tbnz	w4, #1, ab74 <scols_new_table@@SMARTCOLS_2.25+0x104>
    ab14:	ldp	x21, x22, [sp, #32]
    ab18:	mov	x0, x19
    ab1c:	ldp	x19, x20, [sp, #16]
    ab20:	ldp	x29, x30, [sp], #64
    ab24:	ret
    ab28:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ab2c:	ldr	x0, [x0, #4008]
    ab30:	ldr	x22, [x0]
    ab34:	bl	7630 <getpid@plt>
    ab38:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ab3c:	mov	w2, w0
    ab40:	add	x4, x4, #0xc40
    ab44:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ab48:	add	x3, x3, #0xb48
    ab4c:	mov	x0, x22
    ab50:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ab54:	add	x1, x1, #0xb58
    ab58:	bl	80f0 <fprintf@plt>
    ab5c:	mov	x0, x19
    ab60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ab64:	add	x1, x1, #0xb70
    ab68:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    ab6c:	ldr	w4, [x21]
    ab70:	tbz	w4, #1, ab14 <scols_new_table@@SMARTCOLS_2.25+0xa4>
    ab74:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ab78:	add	x0, x0, #0xc48
    ab7c:	bl	7ff0 <getenv@plt>
    ab80:	cbz	x0, ab14 <scols_new_table@@SMARTCOLS_2.25+0xa4>
    ab84:	ldrb	w1, [x0]
    ab88:	cmp	w1, #0x6f
    ab8c:	b.ne	abd0 <scols_new_table@@SMARTCOLS_2.25+0x160>  // b.any
    ab90:	ldrb	w1, [x0, #1]
    ab94:	cmp	w1, #0x6e
    ab98:	b.ne	abd0 <scols_new_table@@SMARTCOLS_2.25+0x160>  // b.any
    ab9c:	ldrb	w1, [x0, #2]
    aba0:	cbnz	w1, abd0 <scols_new_table@@SMARTCOLS_2.25+0x160>
    aba4:	ldr	x20, [x20, #4016]
    aba8:	ldr	w0, [x20]
    abac:	tbnz	w0, #1, abe8 <scols_new_table@@SMARTCOLS_2.25+0x178>
    abb0:	ldrb	w0, [x19, #248]
    abb4:	ldp	x21, x22, [sp, #32]
    abb8:	orr	w0, w0, #0x8
    abbc:	strb	w0, [x19, #248]
    abc0:	mov	x0, x19
    abc4:	ldp	x19, x20, [sp, #16]
    abc8:	ldp	x29, x30, [sp], #64
    abcc:	ret
    abd0:	ldrb	w1, [x0]
    abd4:	cmp	w1, #0x31
    abd8:	b.ne	ab14 <scols_new_table@@SMARTCOLS_2.25+0xa4>  // b.any
    abdc:	ldrb	w0, [x0, #1]
    abe0:	cbz	w0, aba4 <scols_new_table@@SMARTCOLS_2.25+0x134>
    abe4:	b	ab14 <scols_new_table@@SMARTCOLS_2.25+0xa4>
    abe8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    abec:	ldr	x0, [x0, #4008]
    abf0:	ldr	x20, [x0]
    abf4:	bl	7630 <getpid@plt>
    abf8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    abfc:	mov	w2, w0
    ac00:	add	x4, x4, #0xc68
    ac04:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ac08:	add	x3, x3, #0xb48
    ac0c:	mov	x0, x20
    ac10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ac14:	add	x1, x1, #0xb58
    ac18:	bl	80f0 <fprintf@plt>
    ac1c:	mov	x0, x19
    ac20:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ac24:	add	x1, x1, #0xc70
    ac28:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    ac2c:	b	abb0 <scols_new_table@@SMARTCOLS_2.25+0x140>

000000000000ac30 <scols_ref_table@@SMARTCOLS_2.25>:
    ac30:	cbz	x0, ac40 <scols_ref_table@@SMARTCOLS_2.25+0x10>
    ac34:	ldr	w1, [x0]
    ac38:	add	w1, w1, #0x1
    ac3c:	str	w1, [x0]
    ac40:	ret
    ac44:	nop
    ac48:	cmp	x1, #0x0
    ac4c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    ac50:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    ac54:	b.eq	acb4 <scols_ref_table@@SMARTCOLS_2.25+0x84>  // b.none
    ac58:	ldr	x4, [x1, #8]
    ac5c:	str	xzr, [x2]
    ac60:	cbz	x4, ac98 <scols_ref_table@@SMARTCOLS_2.25+0x68>
    ac64:	ldr	x3, [x1]
    ac68:	cmp	x4, x3
    ac6c:	mov	w0, #0x1                   	// #1
    ac70:	b.eq	ac94 <scols_ref_table@@SMARTCOLS_2.25+0x64>  // b.none
    ac74:	sub	x0, x3, #0x30
    ac78:	ldp	x4, x3, [x3]
    ac7c:	str	x0, [x2]
    ac80:	ldr	w2, [x1, #16]
    ac84:	mov	w0, #0x0                   	// #0
    ac88:	cmp	w2, #0x0
    ac8c:	csel	x4, x4, x3, eq  // eq = none
    ac90:	str	x4, [x1]
    ac94:	ret
    ac98:	add	x4, x0, #0x80
    ac9c:	ldr	w5, [x1, #16]
    aca0:	ldp	x3, x0, [x0, #128]
    aca4:	cmp	w5, #0x0
    aca8:	csel	x3, x3, x0, eq  // eq = none
    acac:	stp	x3, x4, [x1]
    acb0:	b	ac68 <scols_ref_table@@SMARTCOLS_2.25+0x38>
    acb4:	mov	w0, #0xffffffea            	// #-22
    acb8:	ret
    acbc:	nop

000000000000acc0 <scols_table_set_name@@SMARTCOLS_2.27>:
    acc0:	cbz	x0, ad08 <scols_table_set_name@@SMARTCOLS_2.27+0x48>
    acc4:	stp	x29, x30, [sp, #-32]!
    acc8:	mov	x29, sp
    accc:	stp	x19, x20, [sp, #16]
    acd0:	mov	x20, x0
    acd4:	mov	x19, x1
    acd8:	cbz	x1, acec <scols_table_set_name@@SMARTCOLS_2.27+0x2c>
    acdc:	mov	x0, x1
    ace0:	bl	7930 <strdup@plt>
    ace4:	mov	x19, x0
    ace8:	cbz	x0, ad10 <scols_table_set_name@@SMARTCOLS_2.27+0x50>
    acec:	ldr	x0, [x20, #8]
    acf0:	bl	7b50 <free@plt>
    acf4:	str	x19, [x20, #8]
    acf8:	mov	w0, #0x0                   	// #0
    acfc:	ldp	x19, x20, [sp, #16]
    ad00:	ldp	x29, x30, [sp], #32
    ad04:	ret
    ad08:	mov	w0, #0xffffffea            	// #-22
    ad0c:	ret
    ad10:	mov	w0, #0xfffffff4            	// #-12
    ad14:	b	acfc <scols_table_set_name@@SMARTCOLS_2.27+0x3c>

000000000000ad18 <scols_table_get_name@@SMARTCOLS_2.29>:
    ad18:	ldr	x0, [x0, #8]
    ad1c:	ret

000000000000ad20 <scols_table_get_title@@SMARTCOLS_2.28>:
    ad20:	add	x0, x0, #0xb8
    ad24:	ret

000000000000ad28 <scols_table_remove_column@@SMARTCOLS_2.25>:
    ad28:	cmp	x0, #0x0
    ad2c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    ad30:	b.eq	ae28 <scols_table_remove_column@@SMARTCOLS_2.25+0x100>  // b.none
    ad34:	stp	x29, x30, [sp, #-48]!
    ad38:	mov	x29, sp
    ad3c:	stp	x19, x20, [sp, #16]
    ad40:	mov	x19, x0
    ad44:	mov	x20, x1
    ad48:	add	x0, x0, #0x70
    ad4c:	ldr	x1, [x19, #112]
    ad50:	cmp	x1, x0
    ad54:	b.ne	ae20 <scols_table_remove_column@@SMARTCOLS_2.25+0xf8>  // b.any
    ad58:	ldr	w0, [x20, #80]
    ad5c:	tbnz	w0, #1, adb4 <scols_table_remove_column@@SMARTCOLS_2.25+0x8c>
    ad60:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ad64:	ldr	x0, [x0, #4016]
    ad68:	ldr	w0, [x0]
    ad6c:	tbnz	w0, #4, add0 <scols_table_remove_column@@SMARTCOLS_2.25+0xa8>
    ad70:	mov	x1, x20
    ad74:	mov	x0, x20
    ad78:	ldr	x3, [x20, #208]
    ad7c:	ldr	x4, [x1, #200]!
    ad80:	ldr	x2, [x19, #16]
    ad84:	dup	v0.2d, x1
    ad88:	str	x3, [x4, #8]
    ad8c:	str	x4, [x3]
    ad90:	sub	x1, x2, #0x1
    ad94:	stur	q0, [x20, #200]
    ad98:	str	x1, [x19, #16]
    ad9c:	str	xzr, [x20, #216]
    ada0:	bl	8070 <scols_unref_column@plt>
    ada4:	mov	w0, #0x0                   	// #0
    ada8:	ldp	x19, x20, [sp, #16]
    adac:	ldp	x29, x30, [sp], #48
    adb0:	ret
    adb4:	ldr	x0, [x19, #24]
    adb8:	sub	x0, x0, #0x1
    adbc:	str	x0, [x19, #24]
    adc0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    adc4:	ldr	x0, [x0, #4016]
    adc8:	ldr	w0, [x0]
    adcc:	tbz	w0, #4, ad70 <scols_table_remove_column@@SMARTCOLS_2.25+0x48>
    add0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    add4:	str	x21, [sp, #32]
    add8:	ldr	x0, [x0, #4008]
    addc:	ldr	x21, [x0]
    ade0:	bl	7630 <getpid@plt>
    ade4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ade8:	mov	w2, w0
    adec:	add	x4, x4, #0xc40
    adf0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    adf4:	add	x3, x3, #0xb48
    adf8:	mov	x0, x21
    adfc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ae00:	add	x1, x1, #0xb58
    ae04:	bl	80f0 <fprintf@plt>
    ae08:	mov	x0, x19
    ae0c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ae10:	add	x1, x1, #0xc88
    ae14:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    ae18:	ldr	x21, [sp, #32]
    ae1c:	b	ad70 <scols_table_remove_column@@SMARTCOLS_2.25+0x48>
    ae20:	mov	w0, #0xffffffea            	// #-22
    ae24:	b	ada8 <scols_table_remove_column@@SMARTCOLS_2.25+0x80>
    ae28:	mov	w0, #0xffffffea            	// #-22
    ae2c:	ret

000000000000ae30 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    ae30:	cbz	x0, aef0 <scols_table_remove_columns@@SMARTCOLS_2.25+0xc0>
    ae34:	stp	x29, x30, [sp, #-32]!
    ae38:	mov	x29, sp
    ae3c:	stp	x19, x20, [sp, #16]
    ae40:	mov	x19, x0
    ae44:	add	x0, x0, #0x70
    ae48:	ldr	x1, [x19, #112]
    ae4c:	cmp	x1, x0
    ae50:	b.ne	aee8 <scols_table_remove_columns@@SMARTCOLS_2.25+0xb8>  // b.any
    ae54:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ae58:	ldr	x0, [x0, #4016]
    ae5c:	ldr	w0, [x0]
    ae60:	tbnz	w0, #4, aea0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x70>
    ae64:	ldr	x1, [x19, #96]
    ae68:	add	x20, x19, #0x60
    ae6c:	cmp	x1, x20
    ae70:	b.eq	ae90 <scols_table_remove_columns@@SMARTCOLS_2.25+0x60>  // b.none
    ae74:	nop
    ae78:	sub	x1, x1, #0xc8
    ae7c:	mov	x0, x19
    ae80:	bl	8160 <scols_table_remove_column@plt>
    ae84:	ldr	x1, [x19, #96]
    ae88:	cmp	x1, x20
    ae8c:	b.ne	ae78 <scols_table_remove_columns@@SMARTCOLS_2.25+0x48>  // b.any
    ae90:	mov	w0, #0x0                   	// #0
    ae94:	ldp	x19, x20, [sp, #16]
    ae98:	ldp	x29, x30, [sp], #32
    ae9c:	ret
    aea0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    aea4:	ldr	x0, [x0, #4008]
    aea8:	ldr	x20, [x0]
    aeac:	bl	7630 <getpid@plt>
    aeb0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    aeb4:	mov	w2, w0
    aeb8:	add	x4, x4, #0xc40
    aebc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    aec0:	add	x3, x3, #0xb48
    aec4:	mov	x0, x20
    aec8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    aecc:	add	x1, x1, #0xb58
    aed0:	bl	80f0 <fprintf@plt>
    aed4:	mov	x0, x19
    aed8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    aedc:	add	x1, x1, #0xc98
    aee0:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    aee4:	b	ae64 <scols_table_remove_columns@@SMARTCOLS_2.25+0x34>
    aee8:	mov	w0, #0xffffffea            	// #-22
    aeec:	b	ae94 <scols_table_remove_columns@@SMARTCOLS_2.25+0x64>
    aef0:	mov	w0, #0xffffffea            	// #-22
    aef4:	ret

000000000000aef8 <scols_table_next_column@@SMARTCOLS_2.25>:
    aef8:	cmp	x1, #0x0
    aefc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    af00:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    af04:	b.eq	af64 <scols_table_next_column@@SMARTCOLS_2.25+0x6c>  // b.none
    af08:	ldr	x4, [x1, #8]
    af0c:	str	xzr, [x2]
    af10:	cbz	x4, af48 <scols_table_next_column@@SMARTCOLS_2.25+0x50>
    af14:	ldr	x3, [x1]
    af18:	cmp	x4, x3
    af1c:	mov	w0, #0x1                   	// #1
    af20:	b.eq	af44 <scols_table_next_column@@SMARTCOLS_2.25+0x4c>  // b.none
    af24:	sub	x0, x3, #0xc8
    af28:	ldp	x4, x3, [x3]
    af2c:	str	x0, [x2]
    af30:	ldr	w2, [x1, #16]
    af34:	mov	w0, #0x0                   	// #0
    af38:	cmp	w2, #0x0
    af3c:	csel	x4, x4, x3, eq  // eq = none
    af40:	str	x4, [x1]
    af44:	ret
    af48:	add	x4, x0, #0x60
    af4c:	ldr	w5, [x1, #16]
    af50:	ldp	x3, x0, [x0, #96]
    af54:	cmp	w5, #0x0
    af58:	csel	x3, x3, x0, eq  // eq = none
    af5c:	stp	x3, x4, [x1]
    af60:	b	af18 <scols_table_next_column@@SMARTCOLS_2.25+0x20>
    af64:	mov	w0, #0xffffffea            	// #-22
    af68:	ret
    af6c:	nop

000000000000af70 <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    af70:	cmp	x1, #0x0
    af74:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    af78:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    af7c:	b.eq	afa0 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>  // b.none
    af80:	ldr	x3, [x2, #216]
    af84:	cmp	x3, x0
    af88:	b.ne	afa0 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>  // b.any
    af8c:	add	x3, x3, #0x60
    af90:	add	x2, x2, #0xc8
    af94:	mov	w0, #0x0                   	// #0
    af98:	stp	x2, x3, [x1]
    af9c:	ret
    afa0:	mov	w0, #0xffffffea            	// #-22
    afa4:	ret

000000000000afa8 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    afa8:	ldr	x0, [x0, #16]
    afac:	ret

000000000000afb0 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    afb0:	ldr	x0, [x0, #32]
    afb4:	ret

000000000000afb8 <scols_table_set_stream@@SMARTCOLS_2.25>:
    afb8:	stp	x29, x30, [sp, #-48]!
    afbc:	mov	x29, sp
    afc0:	stp	x19, x20, [sp, #16]
    afc4:	cbz	x0, b054 <scols_table_set_stream@@SMARTCOLS_2.25+0x9c>
    afc8:	mov	x19, x0
    afcc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    afd0:	mov	x20, x1
    afd4:	ldr	x0, [x0, #4016]
    afd8:	ldr	w0, [x0]
    afdc:	tbnz	w0, #4, aff4 <scols_table_set_stream@@SMARTCOLS_2.25+0x3c>
    afe0:	str	x20, [x19, #72]
    afe4:	mov	w0, #0x0                   	// #0
    afe8:	ldp	x19, x20, [sp, #16]
    afec:	ldp	x29, x30, [sp], #48
    aff0:	ret
    aff4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    aff8:	str	x21, [sp, #32]
    affc:	ldr	x0, [x0, #4008]
    b000:	ldr	x21, [x0]
    b004:	bl	7630 <getpid@plt>
    b008:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b00c:	mov	w2, w0
    b010:	add	x4, x4, #0xc40
    b014:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b018:	add	x3, x3, #0xb48
    b01c:	mov	x0, x21
    b020:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b024:	add	x1, x1, #0xb58
    b028:	bl	80f0 <fprintf@plt>
    b02c:	mov	x0, x19
    b030:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b034:	add	x1, x1, #0xcb8
    b038:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b03c:	ldr	x21, [sp, #32]
    b040:	str	x20, [x19, #72]
    b044:	mov	w0, #0x0                   	// #0
    b048:	ldp	x19, x20, [sp, #16]
    b04c:	ldp	x29, x30, [sp], #48
    b050:	ret
    b054:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b058:	add	x3, x3, #0xfd0
    b05c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b060:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b064:	add	x3, x3, #0x38
    b068:	add	x1, x1, #0xc08
    b06c:	add	x0, x0, #0xcb0
    b070:	mov	w2, #0x219                 	// #537
    b074:	str	x21, [sp, #32]
    b078:	bl	7fc0 <__assert_fail@plt>
    b07c:	nop

000000000000b080 <scols_table_get_stream@@SMARTCOLS_2.25>:
    b080:	ldr	x0, [x0, #72]
    b084:	ret

000000000000b088 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    b088:	cbz	x0, b128 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0xa0>
    b08c:	stp	x29, x30, [sp, #-48]!
    b090:	mov	x29, sp
    b094:	stp	x19, x20, [sp, #16]
    b098:	mov	x19, x0
    b09c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b0a0:	mov	x20, x1
    b0a4:	ldr	x0, [x0, #4016]
    b0a8:	ldr	w0, [x0]
    b0ac:	tbnz	w0, #4, b0c4 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x3c>
    b0b0:	str	x20, [x19, #56]
    b0b4:	mov	w0, #0x0                   	// #0
    b0b8:	ldp	x19, x20, [sp, #16]
    b0bc:	ldp	x29, x30, [sp], #48
    b0c0:	ret
    b0c4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b0c8:	str	x21, [sp, #32]
    b0cc:	ldr	x0, [x0, #4008]
    b0d0:	ldr	x21, [x0]
    b0d4:	bl	7630 <getpid@plt>
    b0d8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b0dc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b0e0:	add	x4, x4, #0xc40
    b0e4:	add	x3, x3, #0xb48
    b0e8:	mov	w2, w0
    b0ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b0f0:	mov	x0, x21
    b0f4:	add	x1, x1, #0xb58
    b0f8:	bl	80f0 <fprintf@plt>
    b0fc:	mov	x2, x20
    b100:	mov	x0, x19
    b104:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b108:	add	x1, x1, #0xcd8
    b10c:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b110:	ldr	x21, [sp, #32]
    b114:	str	x20, [x19, #56]
    b118:	mov	w0, #0x0                   	// #0
    b11c:	ldp	x19, x20, [sp, #16]
    b120:	ldp	x29, x30, [sp], #48
    b124:	ret
    b128:	mov	w0, #0xffffffea            	// #-22
    b12c:	ret

000000000000b130 <scols_table_get_column@@SMARTCOLS_2.25>:
    b130:	cbz	x0, b1b8 <scols_table_get_column@@SMARTCOLS_2.25+0x88>
    b134:	stp	x29, x30, [sp, #-80]!
    b138:	mov	x29, sp
    b13c:	stp	x19, x20, [sp, #16]
    b140:	mov	x19, x0
    b144:	mov	x20, x1
    b148:	ldr	x0, [x0, #16]
    b14c:	cmp	x0, x1
    b150:	b.ls	b198 <scols_table_get_column@@SMARTCOLS_2.25+0x68>  // b.plast
    b154:	stp	x21, x22, [sp, #32]
    b158:	add	x21, sp, #0x38
    b15c:	mov	x0, x21
    b160:	add	x22, sp, #0x30
    b164:	mov	w1, #0x0                   	// #0
    b168:	bl	73b0 <scols_reset_iter@plt>
    b16c:	b	b180 <scols_table_get_column@@SMARTCOLS_2.25+0x50>
    b170:	ldr	x0, [sp, #48]
    b174:	ldr	x2, [x0, #8]
    b178:	cmp	x2, x20
    b17c:	b.eq	b1a8 <scols_table_get_column@@SMARTCOLS_2.25+0x78>  // b.none
    b180:	mov	x2, x22
    b184:	mov	x1, x21
    b188:	mov	x0, x19
    b18c:	bl	7e70 <scols_table_next_column@plt>
    b190:	cbz	w0, b170 <scols_table_get_column@@SMARTCOLS_2.25+0x40>
    b194:	ldp	x21, x22, [sp, #32]
    b198:	mov	x0, #0x0                   	// #0
    b19c:	ldp	x19, x20, [sp, #16]
    b1a0:	ldp	x29, x30, [sp], #80
    b1a4:	ret
    b1a8:	ldp	x19, x20, [sp, #16]
    b1ac:	ldp	x21, x22, [sp, #32]
    b1b0:	ldp	x29, x30, [sp], #80
    b1b4:	ret
    b1b8:	mov	x0, #0x0                   	// #0
    b1bc:	ret

000000000000b1c0 <scols_table_add_line@@SMARTCOLS_2.25>:
    b1c0:	cmp	x0, #0x0
    b1c4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b1c8:	b.eq	b2c0 <scols_table_add_line@@SMARTCOLS_2.25+0x100>  // b.none
    b1cc:	stp	x29, x30, [sp, #-48]!
    b1d0:	mov	x29, sp
    b1d4:	stp	x19, x20, [sp, #16]
    b1d8:	mov	x20, x0
    b1dc:	mov	x19, x1
    b1e0:	ldr	x0, [x1, #48]
    b1e4:	stp	x21, x22, [sp, #32]
    b1e8:	add	x21, x1, #0x30
    b1ec:	cmp	x21, x0
    b1f0:	b.ne	b2b8 <scols_table_add_line@@SMARTCOLS_2.25+0xf8>  // b.any
    b1f4:	ldr	x0, [x1, #40]
    b1f8:	ldr	x1, [x20, #16]
    b1fc:	cmp	x1, x0
    b200:	b.hi	b254 <scols_table_add_line@@SMARTCOLS_2.25+0x94>  // b.pmore
    b204:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b208:	ldr	x1, [x1, #4016]
    b20c:	ldr	w0, [x1]
    b210:	tbnz	w0, #4, b270 <scols_table_add_line@@SMARTCOLS_2.25+0xb0>
    b214:	ldr	x2, [x20, #120]
    b218:	str	x21, [x20, #120]
    b21c:	ldr	x1, [x20, #32]
    b220:	add	x0, x20, #0x70
    b224:	stp	x0, x2, [x19, #48]
    b228:	mov	x0, x19
    b22c:	add	x3, x1, #0x1
    b230:	str	x21, [x2]
    b234:	str	x3, [x20, #32]
    b238:	str	x1, [x19, #8]
    b23c:	bl	7c20 <scols_ref_line@plt>
    b240:	mov	w0, #0x0                   	// #0
    b244:	ldp	x19, x20, [sp, #16]
    b248:	ldp	x21, x22, [sp, #32]
    b24c:	ldp	x29, x30, [sp], #48
    b250:	ret
    b254:	mov	x0, x19
    b258:	bl	75e0 <scols_line_alloc_cells@plt>
    b25c:	cbnz	w0, b244 <scols_table_add_line@@SMARTCOLS_2.25+0x84>
    b260:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b264:	ldr	x1, [x1, #4016]
    b268:	ldr	w0, [x1]
    b26c:	tbz	w0, #4, b214 <scols_table_add_line@@SMARTCOLS_2.25+0x54>
    b270:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b274:	ldr	x0, [x0, #4008]
    b278:	ldr	x22, [x0]
    b27c:	bl	7630 <getpid@plt>
    b280:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b284:	mov	w2, w0
    b288:	add	x4, x4, #0xc40
    b28c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b290:	add	x3, x3, #0xb48
    b294:	mov	x0, x22
    b298:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b29c:	add	x1, x1, #0xb58
    b2a0:	bl	80f0 <fprintf@plt>
    b2a4:	mov	x0, x20
    b2a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b2ac:	add	x1, x1, #0xcf8
    b2b0:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b2b4:	b	b214 <scols_table_add_line@@SMARTCOLS_2.25+0x54>
    b2b8:	mov	w0, #0xffffffea            	// #-22
    b2bc:	b	b244 <scols_table_add_line@@SMARTCOLS_2.25+0x84>
    b2c0:	mov	w0, #0xffffffea            	// #-22
    b2c4:	ret

000000000000b2c8 <scols_table_remove_line@@SMARTCOLS_2.25>:
    b2c8:	cmp	x0, #0x0
    b2cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b2d0:	b.eq	b388 <scols_table_remove_line@@SMARTCOLS_2.25+0xc0>  // b.none
    b2d4:	stp	x29, x30, [sp, #-48]!
    b2d8:	mov	x29, sp
    b2dc:	stp	x19, x20, [sp, #16]
    b2e0:	mov	x20, x0
    b2e4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b2e8:	mov	x19, x1
    b2ec:	ldr	x0, [x0, #4016]
    b2f0:	ldr	w0, [x0]
    b2f4:	tbnz	w0, #4, b338 <scols_table_remove_line@@SMARTCOLS_2.25+0x70>
    b2f8:	mov	x1, x19
    b2fc:	mov	x0, x19
    b300:	ldr	x3, [x19, #56]
    b304:	ldr	x4, [x1, #48]!
    b308:	ldr	x2, [x20, #32]
    b30c:	dup	v0.2d, x1
    b310:	str	x3, [x4, #8]
    b314:	str	x4, [x3]
    b318:	sub	x1, x2, #0x1
    b31c:	str	q0, [x19, #48]
    b320:	str	x1, [x20, #32]
    b324:	bl	78b0 <scols_unref_line@plt>
    b328:	mov	w0, #0x0                   	// #0
    b32c:	ldp	x19, x20, [sp, #16]
    b330:	ldp	x29, x30, [sp], #48
    b334:	ret
    b338:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b33c:	str	x21, [sp, #32]
    b340:	ldr	x0, [x0, #4008]
    b344:	ldr	x21, [x0]
    b348:	bl	7630 <getpid@plt>
    b34c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b350:	mov	w2, w0
    b354:	add	x4, x4, #0xc40
    b358:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b35c:	add	x3, x3, #0xb48
    b360:	mov	x0, x21
    b364:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b368:	add	x1, x1, #0xb58
    b36c:	bl	80f0 <fprintf@plt>
    b370:	mov	x0, x20
    b374:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b378:	add	x1, x1, #0xd08
    b37c:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b380:	ldr	x21, [sp, #32]
    b384:	b	b2f8 <scols_table_remove_line@@SMARTCOLS_2.25+0x30>
    b388:	mov	w0, #0xffffffea            	// #-22
    b38c:	ret

000000000000b390 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    b390:	cbz	x0, b474 <scols_table_remove_lines@@SMARTCOLS_2.25+0xe4>
    b394:	stp	x29, x30, [sp, #-48]!
    b398:	mov	x29, sp
    b39c:	stp	x19, x20, [sp, #16]
    b3a0:	mov	x20, x0
    b3a4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b3a8:	ldr	x0, [x0, #4016]
    b3ac:	ldr	w0, [x0]
    b3b0:	str	x21, [sp, #32]
    b3b4:	tbnz	w0, #4, b42c <scols_table_remove_lines@@SMARTCOLS_2.25+0x9c>
    b3b8:	ldr	x19, [x20, #112]
    b3bc:	add	x21, x20, #0x70
    b3c0:	cmp	x19, x21
    b3c4:	b.eq	b3fc <scols_table_remove_lines@@SMARTCOLS_2.25+0x6c>  // b.none
    b3c8:	ldr	x2, [x19, #64]
    b3cc:	sub	x19, x19, #0x30
    b3d0:	mov	x0, x20
    b3d4:	mov	x1, x19
    b3d8:	cbz	x2, b40c <scols_table_remove_lines@@SMARTCOLS_2.25+0x7c>
    b3dc:	mov	x0, x2
    b3e0:	bl	7ca0 <scols_line_remove_child@plt>
    b3e4:	mov	x1, x19
    b3e8:	mov	x0, x20
    b3ec:	bl	7290 <scols_table_remove_line@plt>
    b3f0:	ldr	x19, [x20, #112]
    b3f4:	cmp	x19, x21
    b3f8:	b.ne	b3c8 <scols_table_remove_lines@@SMARTCOLS_2.25+0x38>  // b.any
    b3fc:	ldp	x19, x20, [sp, #16]
    b400:	ldr	x21, [sp, #32]
    b404:	ldp	x29, x30, [sp], #48
    b408:	ret
    b40c:	bl	7290 <scols_table_remove_line@plt>
    b410:	ldr	x19, [x20, #112]
    b414:	cmp	x19, x21
    b418:	b.ne	b3c8 <scols_table_remove_lines@@SMARTCOLS_2.25+0x38>  // b.any
    b41c:	ldp	x19, x20, [sp, #16]
    b420:	ldr	x21, [sp, #32]
    b424:	ldp	x29, x30, [sp], #48
    b428:	ret
    b42c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b430:	ldr	x0, [x0, #4008]
    b434:	ldr	x19, [x0]
    b438:	bl	7630 <getpid@plt>
    b43c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b440:	mov	w2, w0
    b444:	add	x4, x4, #0xc40
    b448:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b44c:	add	x3, x3, #0xb48
    b450:	mov	x0, x19
    b454:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b458:	add	x1, x1, #0xb58
    b45c:	bl	80f0 <fprintf@plt>
    b460:	mov	x0, x20
    b464:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b468:	add	x1, x1, #0xd18
    b46c:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b470:	b	b3b8 <scols_table_remove_lines@@SMARTCOLS_2.25+0x28>
    b474:	ret

000000000000b478 <scols_unref_table@@SMARTCOLS_2.25>:
    b478:	cbz	x0, b55c <scols_unref_table@@SMARTCOLS_2.25+0xe4>
    b47c:	stp	x29, x30, [sp, #-48]!
    b480:	mov	x29, sp
    b484:	stp	x19, x20, [sp, #16]
    b488:	mov	x19, x0
    b48c:	ldr	w0, [x0]
    b490:	sub	w0, w0, #0x1
    b494:	str	w0, [x19]
    b498:	cmp	w0, #0x0
    b49c:	b.le	b4ac <scols_unref_table@@SMARTCOLS_2.25+0x34>
    b4a0:	ldp	x19, x20, [sp, #16]
    b4a4:	ldp	x29, x30, [sp], #48
    b4a8:	ret
    b4ac:	stp	x21, x22, [sp, #32]
    b4b0:	adrp	x22, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b4b4:	ldr	x0, [x22, #4016]
    b4b8:	ldr	w0, [x0]
    b4bc:	tbnz	w0, #4, b5ac <scols_unref_table@@SMARTCOLS_2.25+0x134>
    b4c0:	ldr	x20, [x19, #128]
    b4c4:	add	x21, x19, #0x80
    b4c8:	cmp	x21, x20
    b4cc:	b.eq	b4f8 <scols_unref_table@@SMARTCOLS_2.25+0x80>  // b.none
    b4d0:	sub	x20, x20, #0x30
    b4d4:	mov	x0, x20
    b4d8:	bl	139a0 <scols_get_library_version@@SMARTCOLS_2.25+0x24f0>
    b4dc:	mov	x0, x20
    b4e0:	bl	13b40 <scols_get_library_version@@SMARTCOLS_2.25+0x2690>
    b4e4:	mov	x0, x20
    b4e8:	bl	13a88 <scols_get_library_version@@SMARTCOLS_2.25+0x25d8>
    b4ec:	ldr	x20, [x19, #128]
    b4f0:	cmp	x20, x21
    b4f4:	b.ne	b4d0 <scols_unref_table@@SMARTCOLS_2.25+0x58>  // b.any
    b4f8:	mov	x0, x19
    b4fc:	bl	7db0 <scols_table_remove_lines@plt>
    b500:	mov	x0, x19
    b504:	bl	7a70 <scols_table_remove_columns@plt>
    b508:	ldr	x0, [x19, #176]
    b50c:	bl	7330 <scols_unref_symbols@plt>
    b510:	add	x0, x19, #0xb8
    b514:	bl	7c00 <scols_reset_cell@plt>
    b518:	ldr	x0, [x19, #144]
    b51c:	bl	7b50 <free@plt>
    b520:	ldr	x0, [x19, #88]
    b524:	bl	7b50 <free@plt>
    b528:	ldr	x0, [x19, #80]
    b52c:	bl	7b50 <free@plt>
    b530:	ldr	x0, [x19, #8]
    b534:	bl	7b50 <free@plt>
    b538:	mov	x0, x19
    b53c:	bl	7b50 <free@plt>
    b540:	ldr	x22, [x22, #4016]
    b544:	ldr	w0, [x22]
    b548:	tbnz	w0, #4, b560 <scols_unref_table@@SMARTCOLS_2.25+0xe8>
    b54c:	ldp	x19, x20, [sp, #16]
    b550:	ldp	x21, x22, [sp, #32]
    b554:	ldp	x29, x30, [sp], #48
    b558:	ret
    b55c:	ret
    b560:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b564:	ldr	x0, [x0, #4008]
    b568:	ldr	x19, [x0]
    b56c:	bl	7630 <getpid@plt>
    b570:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b574:	mov	w2, w0
    b578:	add	x4, x4, #0xc40
    b57c:	mov	x0, x19
    b580:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b584:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b588:	add	x3, x3, #0xb48
    b58c:	add	x1, x1, #0xb58
    b590:	bl	80f0 <fprintf@plt>
    b594:	ldp	x19, x20, [sp, #16]
    b598:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b59c:	ldp	x21, x22, [sp, #32]
    b5a0:	add	x0, x0, #0xc38
    b5a4:	ldp	x29, x30, [sp], #48
    b5a8:	b	aa18 <scols_copy_line@@SMARTCOLS_2.25+0xb10>
    b5ac:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b5b0:	ldr	x0, [x0, #4008]
    b5b4:	ldr	x20, [x0]
    b5b8:	bl	7630 <getpid@plt>
    b5bc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b5c0:	mov	w2, w0
    b5c4:	add	x4, x4, #0xc40
    b5c8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b5cc:	add	x3, x3, #0xb48
    b5d0:	mov	x0, x20
    b5d4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b5d8:	add	x1, x1, #0xb58
    b5dc:	bl	80f0 <fprintf@plt>
    b5e0:	mov	x0, x19
    b5e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b5e8:	add	x1, x1, #0xd30
    b5ec:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b5f0:	b	b4c0 <scols_unref_table@@SMARTCOLS_2.25+0x48>
    b5f4:	nop

000000000000b5f8 <scols_table_next_line@@SMARTCOLS_2.25>:
    b5f8:	cmp	x1, #0x0
    b5fc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    b600:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    b604:	b.eq	b664 <scols_table_next_line@@SMARTCOLS_2.25+0x6c>  // b.none
    b608:	ldr	x4, [x1, #8]
    b60c:	str	xzr, [x2]
    b610:	cbz	x4, b648 <scols_table_next_line@@SMARTCOLS_2.25+0x50>
    b614:	ldr	x3, [x1]
    b618:	cmp	x4, x3
    b61c:	mov	w0, #0x1                   	// #1
    b620:	b.eq	b644 <scols_table_next_line@@SMARTCOLS_2.25+0x4c>  // b.none
    b624:	sub	x0, x3, #0x30
    b628:	ldp	x4, x3, [x3]
    b62c:	str	x0, [x2]
    b630:	ldr	w2, [x1, #16]
    b634:	mov	w0, #0x0                   	// #0
    b638:	cmp	w2, #0x0
    b63c:	csel	x4, x4, x3, eq  // eq = none
    b640:	str	x4, [x1]
    b644:	ret
    b648:	add	x4, x0, #0x70
    b64c:	ldr	w5, [x1, #16]
    b650:	ldp	x3, x0, [x0, #112]
    b654:	cmp	w5, #0x0
    b658:	csel	x3, x3, x0, eq  // eq = none
    b65c:	stp	x3, x4, [x1]
    b660:	b	b618 <scols_table_next_line@@SMARTCOLS_2.25+0x20>
    b664:	mov	w0, #0xffffffea            	// #-22
    b668:	ret
    b66c:	nop

000000000000b670 <scols_table_add_column@@SMARTCOLS_2.25>:
    b670:	cmp	x0, #0x0
    b674:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b678:	b.eq	b7dc <scols_table_add_column@@SMARTCOLS_2.25+0x16c>  // b.none
    b67c:	stp	x29, x30, [sp, #-80]!
    b680:	mov	x29, sp
    b684:	stp	x19, x20, [sp, #16]
    b688:	mov	x19, x0
    b68c:	mov	x20, x1
    b690:	ldr	x0, [x1, #216]
    b694:	cbnz	x0, b7c8 <scols_table_add_column@@SMARTCOLS_2.25+0x158>
    b698:	ldr	x0, [x1, #200]
    b69c:	stp	x21, x22, [sp, #32]
    b6a0:	add	x21, x1, #0xc8
    b6a4:	cmp	x21, x0
    b6a8:	b.ne	b7d0 <scols_table_add_column@@SMARTCOLS_2.25+0x160>  // b.any
    b6ac:	ldr	w0, [x1, #80]
    b6b0:	tbnz	w0, #1, b754 <scols_table_add_column@@SMARTCOLS_2.25+0xe4>
    b6b4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b6b8:	ldr	x0, [x0, #4016]
    b6bc:	ldr	w0, [x0]
    b6c0:	tbnz	w0, #4, b770 <scols_table_add_column@@SMARTCOLS_2.25+0x100>
    b6c4:	ldr	x2, [x19, #104]
    b6c8:	str	x21, [x19, #104]
    b6cc:	ldr	x1, [x19, #16]
    b6d0:	add	x0, x19, #0x60
    b6d4:	stp	x0, x2, [x20, #200]
    b6d8:	mov	x0, x20
    b6dc:	add	x3, x1, #0x1
    b6e0:	str	x21, [x2]
    b6e4:	str	x3, [x19, #16]
    b6e8:	str	x1, [x20, #8]
    b6ec:	str	x19, [x20, #216]
    b6f0:	bl	8050 <scols_ref_column@plt>
    b6f4:	ldr	x1, [x19, #112]
    b6f8:	add	x0, x19, #0x70
    b6fc:	cmp	x1, x0
    b700:	b.eq	b740 <scols_table_add_column@@SMARTCOLS_2.25+0xd0>  // b.none
    b704:	add	x20, sp, #0x38
    b708:	add	x21, sp, #0x30
    b70c:	mov	x0, x20
    b710:	mov	w1, #0x0                   	// #0
    b714:	bl	73b0 <scols_reset_iter@plt>
    b718:	b	b72c <scols_table_add_column@@SMARTCOLS_2.25+0xbc>
    b71c:	ldr	x1, [x19, #16]
    b720:	ldr	x0, [sp, #48]
    b724:	bl	75e0 <scols_line_alloc_cells@plt>
    b728:	cbnz	w0, b7b8 <scols_table_add_column@@SMARTCOLS_2.25+0x148>
    b72c:	mov	x2, x21
    b730:	mov	x1, x20
    b734:	mov	x0, x19
    b738:	bl	7d20 <scols_table_next_line@plt>
    b73c:	cbz	w0, b71c <scols_table_add_column@@SMARTCOLS_2.25+0xac>
    b740:	ldp	x21, x22, [sp, #32]
    b744:	mov	w0, #0x0                   	// #0
    b748:	ldp	x19, x20, [sp, #16]
    b74c:	ldp	x29, x30, [sp], #80
    b750:	ret
    b754:	ldr	x0, [x19, #24]
    b758:	add	x0, x0, #0x1
    b75c:	str	x0, [x19, #24]
    b760:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b764:	ldr	x0, [x0, #4016]
    b768:	ldr	w0, [x0]
    b76c:	tbz	w0, #4, b6c4 <scols_table_add_column@@SMARTCOLS_2.25+0x54>
    b770:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b774:	ldr	x0, [x0, #4008]
    b778:	ldr	x22, [x0]
    b77c:	bl	7630 <getpid@plt>
    b780:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b784:	mov	w2, w0
    b788:	add	x4, x4, #0xc40
    b78c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b790:	add	x3, x3, #0xb48
    b794:	mov	x0, x22
    b798:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b79c:	add	x1, x1, #0xb58
    b7a0:	bl	80f0 <fprintf@plt>
    b7a4:	mov	x0, x19
    b7a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b7ac:	add	x1, x1, #0xd40
    b7b0:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b7b4:	b	b6c4 <scols_table_add_column@@SMARTCOLS_2.25+0x54>
    b7b8:	ldp	x19, x20, [sp, #16]
    b7bc:	ldp	x21, x22, [sp, #32]
    b7c0:	ldp	x29, x30, [sp], #80
    b7c4:	ret
    b7c8:	mov	w0, #0xffffffea            	// #-22
    b7cc:	b	b748 <scols_table_add_column@@SMARTCOLS_2.25+0xd8>
    b7d0:	mov	w0, #0xffffffea            	// #-22
    b7d4:	ldp	x21, x22, [sp, #32]
    b7d8:	b	b748 <scols_table_add_column@@SMARTCOLS_2.25+0xd8>
    b7dc:	mov	w0, #0xffffffea            	// #-22
    b7e0:	ret
    b7e4:	nop

000000000000b7e8 <scols_table_new_column@@SMARTCOLS_2.25>:
    b7e8:	stp	x29, x30, [sp, #-64]!
    b7ec:	mov	x29, sp
    b7f0:	stp	x19, x20, [sp, #16]
    b7f4:	cbz	x0, b910 <scols_table_new_column@@SMARTCOLS_2.25+0x128>
    b7f8:	mov	x20, x0
    b7fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b800:	stp	x21, x22, [sp, #32]
    b804:	mov	x22, x1
    b808:	mov	w21, w2
    b80c:	ldr	x0, [x0, #4016]
    b810:	ldr	w0, [x0]
    b814:	str	d8, [sp, #48]
    b818:	fmov	d8, d0
    b81c:	tbnz	w0, #4, b8ac <scols_table_new_column@@SMARTCOLS_2.25+0xc4>
    b820:	bl	72a0 <scols_new_column@plt>
    b824:	mov	x19, x0
    b828:	cbz	x0, b908 <scols_table_new_column@@SMARTCOLS_2.25+0x120>
    b82c:	bl	77e0 <scols_column_get_header@plt>
    b830:	cbz	x0, b888 <scols_table_new_column@@SMARTCOLS_2.25+0xa0>
    b834:	mov	x1, x22
    b838:	bl	7910 <scols_cell_set_data@plt>
    b83c:	cbnz	w0, b888 <scols_table_new_column@@SMARTCOLS_2.25+0xa0>
    b840:	fmov	d0, d8
    b844:	mov	x0, x19
    b848:	bl	7240 <scols_column_set_whint@plt>
    b84c:	mov	w1, w21
    b850:	mov	x0, x19
    b854:	bl	7570 <scols_column_set_flags@plt>
    b858:	mov	x1, x19
    b85c:	mov	x0, x20
    b860:	bl	73e0 <scols_table_add_column@plt>
    b864:	cbnz	w0, b888 <scols_table_new_column@@SMARTCOLS_2.25+0xa0>
    b868:	mov	x0, x19
    b86c:	bl	8070 <scols_unref_column@plt>
    b870:	mov	x0, x19
    b874:	ldr	d8, [sp, #48]
    b878:	ldp	x19, x20, [sp, #16]
    b87c:	ldp	x21, x22, [sp, #32]
    b880:	ldp	x29, x30, [sp], #64
    b884:	ret
    b888:	mov	x0, x19
    b88c:	mov	x19, #0x0                   	// #0
    b890:	bl	8070 <scols_unref_column@plt>
    b894:	mov	x0, x19
    b898:	ldr	d8, [sp, #48]
    b89c:	ldp	x19, x20, [sp, #16]
    b8a0:	ldp	x21, x22, [sp, #32]
    b8a4:	ldp	x29, x30, [sp], #64
    b8a8:	ret
    b8ac:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b8b0:	ldr	x0, [x0, #4008]
    b8b4:	ldr	x19, [x0]
    b8b8:	bl	7630 <getpid@plt>
    b8bc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b8c0:	mov	w2, w0
    b8c4:	add	x4, x4, #0xc40
    b8c8:	mov	x0, x19
    b8cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b8d0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b8d4:	add	x3, x3, #0xb48
    b8d8:	add	x1, x1, #0xb58
    b8dc:	bl	80f0 <fprintf@plt>
    b8e0:	fmov	d0, d8
    b8e4:	mov	w3, w21
    b8e8:	mov	x2, x22
    b8ec:	mov	x0, x20
    b8f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    b8f4:	add	x1, x1, #0xd50
    b8f8:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    b8fc:	bl	72a0 <scols_new_column@plt>
    b900:	mov	x19, x0
    b904:	cbnz	x0, b82c <scols_table_new_column@@SMARTCOLS_2.25+0x44>
    b908:	ldp	x21, x22, [sp, #32]
    b90c:	ldr	d8, [sp, #48]
    b910:	mov	x19, #0x0                   	// #0
    b914:	mov	x0, x19
    b918:	ldp	x19, x20, [sp, #16]
    b91c:	ldp	x29, x30, [sp], #64
    b920:	ret
    b924:	nop

000000000000b928 <scols_table_move_column@@SMARTCOLS_2.30>:
    b928:	cmp	x0, #0x0
    b92c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    b930:	b.eq	bb34 <scols_table_move_column@@SMARTCOLS_2.30+0x20c>  // b.none
    b934:	stp	x29, x30, [sp, #-128]!
    b938:	mov	x29, sp
    b93c:	stp	x19, x20, [sp, #16]
    b940:	mov	x20, x0
    b944:	mov	x19, x1
    b948:	stp	x21, x22, [sp, #32]
    b94c:	mov	x21, x2
    b950:	stp	x23, x24, [sp, #48]
    b954:	ldr	x23, [x2, #8]
    b958:	str	x25, [sp, #64]
    b95c:	cbz	x1, ba38 <scols_table_move_column@@SMARTCOLS_2.30+0x110>
    b960:	ldr	x0, [x1, #8]
    b964:	add	x0, x0, #0x1
    b968:	cmp	x0, x23
    b96c:	b.eq	ba1c <scols_table_move_column@@SMARTCOLS_2.30+0xf4>  // b.none
    b970:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    b974:	add	x25, x2, #0xc8
    b978:	ldr	x0, [x0, #4016]
    b97c:	ldr	w0, [x0]
    b980:	tbnz	w0, #4, ba68 <scols_table_move_column@@SMARTCOLS_2.30+0x140>
    b984:	ldp	x1, x0, [x2, #200]
    b988:	str	x0, [x1, #8]
    b98c:	str	x1, [x0]
    b990:	str	x25, [x2, #200]
    b994:	add	x2, x19, #0xc8
    b998:	ldr	x3, [x2]
    b99c:	add	x22, sp, #0x68
    b9a0:	mov	x0, x22
    b9a4:	add	x24, sp, #0x58
    b9a8:	mov	w1, #0x0                   	// #0
    b9ac:	mov	x19, #0x0                   	// #0
    b9b0:	str	x25, [x3, #8]
    b9b4:	stp	x3, x2, [x21, #200]
    b9b8:	str	x25, [x2]
    b9bc:	bl	73b0 <scols_reset_iter@plt>
    b9c0:	b	b9d0 <scols_table_move_column@@SMARTCOLS_2.30+0xa8>
    b9c4:	ldr	x0, [sp, #88]
    b9c8:	str	x19, [x0, #8]
    b9cc:	add	x19, x19, #0x1
    b9d0:	mov	x2, x24
    b9d4:	mov	x1, x22
    b9d8:	mov	x0, x20
    b9dc:	bl	7e70 <scols_table_next_column@plt>
    b9e0:	cbz	w0, b9c4 <scols_table_move_column@@SMARTCOLS_2.30+0x9c>
    b9e4:	mov	x0, x22
    b9e8:	add	x19, sp, #0x60
    b9ec:	mov	w1, #0x0                   	// #0
    b9f0:	bl	73b0 <scols_reset_iter@plt>
    b9f4:	b	ba08 <scols_table_move_column@@SMARTCOLS_2.30+0xe0>
    b9f8:	ldr	x1, [x21, #8]
    b9fc:	mov	x2, x23
    ba00:	ldr	x0, [sp, #96]
    ba04:	bl	98e8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x128>
    ba08:	mov	x2, x19
    ba0c:	mov	x1, x22
    ba10:	mov	x0, x20
    ba14:	bl	7d20 <scols_table_next_line@plt>
    ba18:	cbz	w0, b9f8 <scols_table_move_column@@SMARTCOLS_2.30+0xd0>
    ba1c:	mov	w0, #0x0                   	// #0
    ba20:	ldp	x19, x20, [sp, #16]
    ba24:	ldp	x21, x22, [sp, #32]
    ba28:	ldp	x23, x24, [sp, #48]
    ba2c:	ldr	x25, [sp, #64]
    ba30:	ldp	x29, x30, [sp], #128
    ba34:	ret
    ba38:	cbz	x23, ba1c <scols_table_move_column@@SMARTCOLS_2.30+0xf4>
    ba3c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ba40:	add	x25, x2, #0xc8
    ba44:	ldr	x0, [x0, #4016]
    ba48:	ldr	w0, [x0]
    ba4c:	tbnz	w0, #4, bacc <scols_table_move_column@@SMARTCOLS_2.30+0x1a4>
    ba50:	ldp	x1, x0, [x2, #200]
    ba54:	str	x0, [x1, #8]
    ba58:	str	x1, [x0]
    ba5c:	str	x25, [x2, #200]
    ba60:	add	x2, x20, #0x60
    ba64:	b	b998 <scols_table_move_column@@SMARTCOLS_2.30+0x70>
    ba68:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ba6c:	ldr	x0, [x0, #4008]
    ba70:	ldr	x22, [x0]
    ba74:	bl	7630 <getpid@plt>
    ba78:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ba7c:	mov	w2, w0
    ba80:	add	x4, x4, #0xc40
    ba84:	mov	x0, x22
    ba88:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ba8c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ba90:	add	x3, x3, #0xb48
    ba94:	add	x1, x1, #0xb58
    ba98:	bl	80f0 <fprintf@plt>
    ba9c:	ldr	x3, [x19, #8]
    baa0:	mov	x0, x20
    baa4:	ldr	x2, [x21, #8]
    baa8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    baac:	add	x1, x1, #0xd78
    bab0:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bab4:	ldp	x1, x0, [x21, #200]
    bab8:	ldr	x23, [x21, #8]
    babc:	str	x0, [x1, #8]
    bac0:	str	x1, [x0]
    bac4:	str	x25, [x21, #200]
    bac8:	b	b994 <scols_table_move_column@@SMARTCOLS_2.30+0x6c>
    bacc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bad0:	ldr	x0, [x0, #4008]
    bad4:	ldr	x19, [x0]
    bad8:	bl	7630 <getpid@plt>
    badc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bae0:	mov	w2, w0
    bae4:	add	x4, x4, #0xc40
    bae8:	mov	x0, x19
    baec:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    baf0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    baf4:	add	x3, x3, #0xb48
    baf8:	add	x1, x1, #0xb58
    bafc:	bl	80f0 <fprintf@plt>
    bb00:	ldr	x2, [x21, #8]
    bb04:	mov	x0, x20
    bb08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bb0c:	mov	x3, #0x0                   	// #0
    bb10:	add	x1, x1, #0xd78
    bb14:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bb18:	ldp	x1, x0, [x21, #200]
    bb1c:	add	x2, x20, #0x60
    bb20:	ldr	x23, [x21, #8]
    bb24:	str	x0, [x1, #8]
    bb28:	str	x1, [x0]
    bb2c:	str	x25, [x21, #200]
    bb30:	b	b998 <scols_table_move_column@@SMARTCOLS_2.30+0x70>
    bb34:	mov	w0, #0xffffffea            	// #-22
    bb38:	ret
    bb3c:	nop

000000000000bb40 <scols_table_new_line@@SMARTCOLS_2.25>:
    bb40:	stp	x29, x30, [sp, #-48]!
    bb44:	mov	x29, sp
    bb48:	stp	x19, x20, [sp, #16]
    bb4c:	cbz	x0, bba8 <scols_table_new_line@@SMARTCOLS_2.25+0x68>
    bb50:	mov	x20, x0
    bb54:	str	x21, [sp, #32]
    bb58:	mov	x21, x1
    bb5c:	bl	7420 <scols_new_line@plt>
    bb60:	mov	x19, x0
    bb64:	cbz	x0, bba4 <scols_table_new_line@@SMARTCOLS_2.25+0x64>
    bb68:	mov	x0, x20
    bb6c:	mov	x1, x19
    bb70:	bl	7f60 <scols_table_add_line@plt>
    bb74:	cbnz	w0, bbbc <scols_table_new_line@@SMARTCOLS_2.25+0x7c>
    bb78:	cbz	x21, bb88 <scols_table_new_line@@SMARTCOLS_2.25+0x48>
    bb7c:	mov	x0, x21
    bb80:	mov	x1, x19
    bb84:	bl	7de0 <scols_line_add_child@plt>
    bb88:	mov	x0, x19
    bb8c:	bl	78b0 <scols_unref_line@plt>
    bb90:	ldr	x21, [sp, #32]
    bb94:	mov	x0, x19
    bb98:	ldp	x19, x20, [sp, #16]
    bb9c:	ldp	x29, x30, [sp], #48
    bba0:	ret
    bba4:	ldr	x21, [sp, #32]
    bba8:	mov	x19, #0x0                   	// #0
    bbac:	mov	x0, x19
    bbb0:	ldp	x19, x20, [sp, #16]
    bbb4:	ldp	x29, x30, [sp], #48
    bbb8:	ret
    bbbc:	mov	x0, x19
    bbc0:	mov	x19, #0x0                   	// #0
    bbc4:	bl	78b0 <scols_unref_line@plt>
    bbc8:	ldr	x21, [sp, #32]
    bbcc:	b	bb94 <scols_table_new_line@@SMARTCOLS_2.25+0x54>

000000000000bbd0 <scols_table_get_line@@SMARTCOLS_2.25>:
    bbd0:	cbz	x0, bc5c <scols_table_get_line@@SMARTCOLS_2.25+0x8c>
    bbd4:	stp	x29, x30, [sp, #-80]!
    bbd8:	mov	x29, sp
    bbdc:	stp	x19, x20, [sp, #16]
    bbe0:	mov	x19, x0
    bbe4:	mov	x20, x1
    bbe8:	mov	x0, #0x0                   	// #0
    bbec:	ldr	x1, [x19, #32]
    bbf0:	cmp	x1, x20
    bbf4:	b.ls	bc40 <scols_table_get_line@@SMARTCOLS_2.25+0x70>  // b.plast
    bbf8:	stp	x21, x22, [sp, #32]
    bbfc:	add	x21, sp, #0x38
    bc00:	mov	x0, x21
    bc04:	add	x22, sp, #0x30
    bc08:	mov	w1, #0x0                   	// #0
    bc0c:	bl	73b0 <scols_reset_iter@plt>
    bc10:	b	bc24 <scols_table_get_line@@SMARTCOLS_2.25+0x54>
    bc14:	ldr	x0, [sp, #48]
    bc18:	ldr	x2, [x0, #8]
    bc1c:	cmp	x20, x2
    bc20:	b.eq	bc4c <scols_table_get_line@@SMARTCOLS_2.25+0x7c>  // b.none
    bc24:	mov	x2, x22
    bc28:	mov	x1, x21
    bc2c:	mov	x0, x19
    bc30:	bl	7d20 <scols_table_next_line@plt>
    bc34:	cbz	w0, bc14 <scols_table_get_line@@SMARTCOLS_2.25+0x44>
    bc38:	ldp	x21, x22, [sp, #32]
    bc3c:	mov	x0, #0x0                   	// #0
    bc40:	ldp	x19, x20, [sp, #16]
    bc44:	ldp	x29, x30, [sp], #80
    bc48:	ret
    bc4c:	ldp	x19, x20, [sp, #16]
    bc50:	ldp	x21, x22, [sp, #32]
    bc54:	ldp	x29, x30, [sp], #80
    bc58:	ret
    bc5c:	mov	x0, #0x0                   	// #0
    bc60:	ret
    bc64:	nop

000000000000bc68 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    bc68:	cbz	x0, bd78 <scols_table_set_symbols@@SMARTCOLS_2.25+0x110>
    bc6c:	stp	x29, x30, [sp, #-48]!
    bc70:	mov	x29, sp
    bc74:	stp	x19, x20, [sp, #16]
    bc78:	mov	x19, x0
    bc7c:	mov	x20, x1
    bc80:	ldr	x0, [x0, #176]
    bc84:	cbz	x0, bca0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x38>
    bc88:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bc8c:	ldr	x1, [x1, #4016]
    bc90:	ldr	w1, [x1]
    bc94:	tbnz	w1, #4, bd24 <scols_table_set_symbols@@SMARTCOLS_2.25+0xbc>
    bc98:	bl	7330 <scols_unref_symbols@plt>
    bc9c:	str	xzr, [x19, #176]
    bca0:	mov	w0, #0x0                   	// #0
    bca4:	cbz	x20, bcc8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x60>
    bca8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bcac:	ldr	x0, [x0, #4016]
    bcb0:	ldr	w0, [x0]
    bcb4:	tbnz	w0, #4, bcd4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x6c>
    bcb8:	str	x20, [x19, #176]
    bcbc:	mov	x0, x20
    bcc0:	bl	76b0 <scols_ref_symbols@plt>
    bcc4:	mov	w0, #0x0                   	// #0
    bcc8:	ldp	x19, x20, [sp, #16]
    bccc:	ldp	x29, x30, [sp], #48
    bcd0:	ret
    bcd4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bcd8:	str	x21, [sp, #32]
    bcdc:	ldr	x0, [x0, #4008]
    bce0:	ldr	x21, [x0]
    bce4:	bl	7630 <getpid@plt>
    bce8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bcec:	mov	w2, w0
    bcf0:	add	x4, x4, #0xc40
    bcf4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bcf8:	add	x3, x3, #0xb48
    bcfc:	mov	x0, x21
    bd00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bd04:	add	x1, x1, #0xb58
    bd08:	bl	80f0 <fprintf@plt>
    bd0c:	mov	x0, x19
    bd10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bd14:	add	x1, x1, #0xdb8
    bd18:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bd1c:	ldr	x21, [sp, #32]
    bd20:	b	bcb8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x50>
    bd24:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bd28:	str	x21, [sp, #32]
    bd2c:	ldr	x0, [x0, #4008]
    bd30:	ldr	x21, [x0]
    bd34:	bl	7630 <getpid@plt>
    bd38:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bd3c:	mov	w2, w0
    bd40:	add	x4, x4, #0xc40
    bd44:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bd48:	add	x3, x3, #0xb48
    bd4c:	mov	x0, x21
    bd50:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bd54:	add	x1, x1, #0xb58
    bd58:	bl	80f0 <fprintf@plt>
    bd5c:	mov	x0, x19
    bd60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bd64:	add	x1, x1, #0xd98
    bd68:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bd6c:	ldr	x21, [sp, #32]
    bd70:	ldr	x0, [x19, #176]
    bd74:	b	bc98 <scols_table_set_symbols@@SMARTCOLS_2.25+0x30>
    bd78:	mov	w0, #0xffffffea            	// #-22
    bd7c:	ret

000000000000bd80 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    bd80:	ldr	x0, [x0, #176]
    bd84:	ret

000000000000bd88 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    bd88:	cbz	x0, be3c <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xb4>
    bd8c:	stp	x29, x30, [sp, #-48]!
    bd90:	mov	x29, sp
    bd94:	stp	x19, x20, [sp, #16]
    bd98:	mov	x19, x0
    bd9c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bda0:	mov	w20, w1
    bda4:	ldr	x0, [x0, #4016]
    bda8:	ldr	w0, [x0]
    bdac:	tbnz	w0, #4, bdd4 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x4c>
    bdb0:	ldrb	w1, [x19, #249]
    bdb4:	cmp	w20, #0x0
    bdb8:	cset	w2, ne  // ne = any
    bdbc:	mov	w0, #0x0                   	// #0
    bdc0:	bfi	w1, w2, #5, #1
    bdc4:	strb	w1, [x19, #249]
    bdc8:	ldp	x19, x20, [sp, #16]
    bdcc:	ldp	x29, x30, [sp], #48
    bdd0:	ret
    bdd4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bdd8:	str	x21, [sp, #32]
    bddc:	ldr	x0, [x0, #4008]
    bde0:	ldr	x21, [x0]
    bde4:	bl	7630 <getpid@plt>
    bde8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bdec:	mov	w2, w0
    bdf0:	add	x4, x4, #0xc40
    bdf4:	mov	x0, x21
    bdf8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bdfc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    be00:	add	x3, x3, #0xb48
    be04:	add	x1, x1, #0xb58
    be08:	bl	80f0 <fprintf@plt>
    be0c:	cmp	w20, #0x0
    be10:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    be14:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    be18:	add	x0, x0, #0xdd0
    be1c:	add	x2, x2, #0xdc8
    be20:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    be24:	csel	x2, x2, x0, ne  // ne = any
    be28:	add	x1, x1, #0xdd8
    be2c:	mov	x0, x19
    be30:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    be34:	ldr	x21, [sp, #32]
    be38:	b	bdb0 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x28>
    be3c:	mov	w0, #0xffffffea            	// #-22
    be40:	ret
    be44:	nop

000000000000be48 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    be48:	ldrb	w0, [x0, #249]
    be4c:	ubfx	x0, x0, #5, #1
    be50:	ret
    be54:	nop

000000000000be58 <scols_table_enable_colors@@SMARTCOLS_2.25>:
    be58:	cbz	x0, bf1c <scols_table_enable_colors@@SMARTCOLS_2.25+0xc4>
    be5c:	stp	x29, x30, [sp, #-48]!
    be60:	mov	x29, sp
    be64:	stp	x19, x20, [sp, #16]
    be68:	mov	x19, x0
    be6c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    be70:	mov	w20, w1
    be74:	ldr	x0, [x0, #4016]
    be78:	ldr	w0, [x0]
    be7c:	tbnz	w0, #4, be9c <scols_table_enable_colors@@SMARTCOLS_2.25+0x44>
    be80:	ldrb	w1, [x19, #248]
    be84:	mov	w0, #0x0                   	// #0
    be88:	bfi	w1, w20, #1, #1
    be8c:	strb	w1, [x19, #248]
    be90:	ldp	x19, x20, [sp, #16]
    be94:	ldp	x29, x30, [sp], #48
    be98:	ret
    be9c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bea0:	str	x21, [sp, #32]
    bea4:	ldr	x0, [x0, #4008]
    bea8:	ldr	x21, [x0]
    beac:	bl	7630 <getpid@plt>
    beb0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    beb4:	mov	w2, w0
    beb8:	add	x4, x4, #0xc40
    bebc:	mov	x0, x21
    bec0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bec4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bec8:	add	x3, x3, #0xb48
    becc:	add	x1, x1, #0xb58
    bed0:	bl	80f0 <fprintf@plt>
    bed4:	cmp	w20, #0x0
    bed8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bedc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bee0:	add	x0, x0, #0xdd0
    bee4:	add	x2, x2, #0xdc8
    bee8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    beec:	csel	x2, x2, x0, ne  // ne = any
    bef0:	add	x1, x1, #0xde8
    bef4:	mov	x0, x19
    bef8:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    befc:	ldrb	w1, [x19, #248]
    bf00:	mov	w0, #0x0                   	// #0
    bf04:	ldr	x21, [sp, #32]
    bf08:	bfi	w1, w20, #1, #1
    bf0c:	strb	w1, [x19, #248]
    bf10:	ldp	x19, x20, [sp, #16]
    bf14:	ldp	x29, x30, [sp], #48
    bf18:	ret
    bf1c:	mov	w0, #0xffffffea            	// #-22
    bf20:	ret
    bf24:	nop

000000000000bf28 <scols_table_enable_raw@@SMARTCOLS_2.25>:
    bf28:	cbz	x0, bff8 <scols_table_enable_raw@@SMARTCOLS_2.25+0xd0>
    bf2c:	stp	x29, x30, [sp, #-48]!
    bf30:	mov	x29, sp
    bf34:	stp	x19, x20, [sp, #16]
    bf38:	mov	x19, x0
    bf3c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bf40:	mov	w20, w1
    bf44:	ldr	x0, [x0, #4016]
    bf48:	ldr	w0, [x0]
    bf4c:	tbnz	w0, #4, bf8c <scols_table_enable_raw@@SMARTCOLS_2.25+0x64>
    bf50:	cbz	w20, bf6c <scols_table_enable_raw@@SMARTCOLS_2.25+0x44>
    bf54:	mov	w1, #0x1                   	// #1
    bf58:	mov	w0, #0x0                   	// #0
    bf5c:	str	w1, [x19, #224]
    bf60:	ldp	x19, x20, [sp, #16]
    bf64:	ldp	x29, x30, [sp], #48
    bf68:	ret
    bf6c:	ldr	w1, [x19, #224]
    bf70:	mov	w0, #0x0                   	// #0
    bf74:	cmp	w1, #0x1
    bf78:	b.ne	bf60 <scols_table_enable_raw@@SMARTCOLS_2.25+0x38>  // b.any
    bf7c:	str	wzr, [x19, #224]
    bf80:	ldp	x19, x20, [sp, #16]
    bf84:	ldp	x29, x30, [sp], #48
    bf88:	ret
    bf8c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    bf90:	str	x21, [sp, #32]
    bf94:	ldr	x0, [x0, #4008]
    bf98:	ldr	x21, [x0]
    bf9c:	bl	7630 <getpid@plt>
    bfa0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bfa4:	mov	w2, w0
    bfa8:	add	x4, x4, #0xc40
    bfac:	mov	x0, x21
    bfb0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bfb4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bfb8:	add	x3, x3, #0xb48
    bfbc:	add	x1, x1, #0xb58
    bfc0:	bl	80f0 <fprintf@plt>
    bfc4:	cmp	w20, #0x0
    bfc8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bfcc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bfd0:	add	x0, x0, #0xdd0
    bfd4:	add	x2, x2, #0xdc8
    bfd8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    bfdc:	csel	x2, x2, x0, ne  // ne = any
    bfe0:	add	x1, x1, #0xdf8
    bfe4:	mov	x0, x19
    bfe8:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    bfec:	ldr	x21, [sp, #32]
    bff0:	cbz	w20, bf6c <scols_table_enable_raw@@SMARTCOLS_2.25+0x44>
    bff4:	b	bf54 <scols_table_enable_raw@@SMARTCOLS_2.25+0x2c>
    bff8:	mov	w0, #0xffffffea            	// #-22
    bffc:	ret

000000000000c000 <scols_table_enable_json@@SMARTCOLS_2.27>:
    c000:	cbz	x0, c0d0 <scols_table_enable_json@@SMARTCOLS_2.27+0xd0>
    c004:	stp	x29, x30, [sp, #-48]!
    c008:	mov	x29, sp
    c00c:	stp	x19, x20, [sp, #16]
    c010:	mov	x19, x0
    c014:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c018:	mov	w20, w1
    c01c:	ldr	x0, [x0, #4016]
    c020:	ldr	w0, [x0]
    c024:	tbnz	w0, #4, c064 <scols_table_enable_json@@SMARTCOLS_2.27+0x64>
    c028:	cbz	w20, c044 <scols_table_enable_json@@SMARTCOLS_2.27+0x44>
    c02c:	mov	w1, #0x3                   	// #3
    c030:	mov	w0, #0x0                   	// #0
    c034:	str	w1, [x19, #224]
    c038:	ldp	x19, x20, [sp, #16]
    c03c:	ldp	x29, x30, [sp], #48
    c040:	ret
    c044:	ldr	w1, [x19, #224]
    c048:	mov	w0, #0x0                   	// #0
    c04c:	cmp	w1, #0x3
    c050:	b.ne	c038 <scols_table_enable_json@@SMARTCOLS_2.27+0x38>  // b.any
    c054:	str	wzr, [x19, #224]
    c058:	ldp	x19, x20, [sp, #16]
    c05c:	ldp	x29, x30, [sp], #48
    c060:	ret
    c064:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c068:	str	x21, [sp, #32]
    c06c:	ldr	x0, [x0, #4008]
    c070:	ldr	x21, [x0]
    c074:	bl	7630 <getpid@plt>
    c078:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c07c:	mov	w2, w0
    c080:	add	x4, x4, #0xc40
    c084:	mov	x0, x21
    c088:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c08c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c090:	add	x3, x3, #0xb48
    c094:	add	x1, x1, #0xb58
    c098:	bl	80f0 <fprintf@plt>
    c09c:	cmp	w20, #0x0
    c0a0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c0a4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c0a8:	add	x0, x0, #0xdd0
    c0ac:	add	x2, x2, #0xdc8
    c0b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c0b4:	csel	x2, x2, x0, ne  // ne = any
    c0b8:	add	x1, x1, #0xe00
    c0bc:	mov	x0, x19
    c0c0:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c0c4:	ldr	x21, [sp, #32]
    c0c8:	cbz	w20, c044 <scols_table_enable_json@@SMARTCOLS_2.27+0x44>
    c0cc:	b	c02c <scols_table_enable_json@@SMARTCOLS_2.27+0x2c>
    c0d0:	mov	w0, #0xffffffea            	// #-22
    c0d4:	ret

000000000000c0d8 <scols_table_enable_export@@SMARTCOLS_2.25>:
    c0d8:	cbz	x0, c1a8 <scols_table_enable_export@@SMARTCOLS_2.25+0xd0>
    c0dc:	stp	x29, x30, [sp, #-48]!
    c0e0:	mov	x29, sp
    c0e4:	stp	x19, x20, [sp, #16]
    c0e8:	mov	x19, x0
    c0ec:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c0f0:	mov	w20, w1
    c0f4:	ldr	x0, [x0, #4016]
    c0f8:	ldr	w0, [x0]
    c0fc:	tbnz	w0, #4, c13c <scols_table_enable_export@@SMARTCOLS_2.25+0x64>
    c100:	cbz	w20, c11c <scols_table_enable_export@@SMARTCOLS_2.25+0x44>
    c104:	mov	w1, #0x2                   	// #2
    c108:	mov	w0, #0x0                   	// #0
    c10c:	str	w1, [x19, #224]
    c110:	ldp	x19, x20, [sp, #16]
    c114:	ldp	x29, x30, [sp], #48
    c118:	ret
    c11c:	ldr	w1, [x19, #224]
    c120:	mov	w0, #0x0                   	// #0
    c124:	cmp	w1, #0x2
    c128:	b.ne	c110 <scols_table_enable_export@@SMARTCOLS_2.25+0x38>  // b.any
    c12c:	str	wzr, [x19, #224]
    c130:	ldp	x19, x20, [sp, #16]
    c134:	ldp	x29, x30, [sp], #48
    c138:	ret
    c13c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c140:	str	x21, [sp, #32]
    c144:	ldr	x0, [x0, #4008]
    c148:	ldr	x21, [x0]
    c14c:	bl	7630 <getpid@plt>
    c150:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c154:	mov	w2, w0
    c158:	add	x4, x4, #0xc40
    c15c:	mov	x0, x21
    c160:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c164:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c168:	add	x3, x3, #0xb48
    c16c:	add	x1, x1, #0xb58
    c170:	bl	80f0 <fprintf@plt>
    c174:	cmp	w20, #0x0
    c178:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c17c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c180:	add	x0, x0, #0xdd0
    c184:	add	x2, x2, #0xdc8
    c188:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c18c:	csel	x2, x2, x0, ne  // ne = any
    c190:	add	x1, x1, #0xe10
    c194:	mov	x0, x19
    c198:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c19c:	ldr	x21, [sp, #32]
    c1a0:	cbz	w20, c11c <scols_table_enable_export@@SMARTCOLS_2.25+0x44>
    c1a4:	b	c104 <scols_table_enable_export@@SMARTCOLS_2.25+0x2c>
    c1a8:	mov	w0, #0xffffffea            	// #-22
    c1ac:	ret

000000000000c1b0 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    c1b0:	cbz	x0, c264 <scols_table_enable_ascii@@SMARTCOLS_2.25+0xb4>
    c1b4:	stp	x29, x30, [sp, #-48]!
    c1b8:	mov	x29, sp
    c1bc:	stp	x19, x20, [sp, #16]
    c1c0:	mov	x19, x0
    c1c4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c1c8:	mov	w20, w1
    c1cc:	ldr	x0, [x0, #4016]
    c1d0:	ldr	w0, [x0]
    c1d4:	tbnz	w0, #4, c1fc <scols_table_enable_ascii@@SMARTCOLS_2.25+0x4c>
    c1d8:	ldrb	w1, [x19, #248]
    c1dc:	cmp	w20, #0x0
    c1e0:	cset	w2, ne  // ne = any
    c1e4:	mov	w0, #0x0                   	// #0
    c1e8:	bfxil	w1, w2, #0, #1
    c1ec:	strb	w1, [x19, #248]
    c1f0:	ldp	x19, x20, [sp, #16]
    c1f4:	ldp	x29, x30, [sp], #48
    c1f8:	ret
    c1fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c200:	str	x21, [sp, #32]
    c204:	ldr	x0, [x0, #4008]
    c208:	ldr	x21, [x0]
    c20c:	bl	7630 <getpid@plt>
    c210:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c214:	mov	w2, w0
    c218:	add	x4, x4, #0xc40
    c21c:	mov	x0, x21
    c220:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c224:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c228:	add	x3, x3, #0xb48
    c22c:	add	x1, x1, #0xb58
    c230:	bl	80f0 <fprintf@plt>
    c234:	cmp	w20, #0x0
    c238:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c23c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c240:	add	x0, x0, #0xdd0
    c244:	add	x2, x2, #0xdc8
    c248:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c24c:	csel	x2, x2, x0, ne  // ne = any
    c250:	add	x1, x1, #0xe20
    c254:	mov	x0, x19
    c258:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c25c:	ldr	x21, [sp, #32]
    c260:	b	c1d8 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x28>
    c264:	mov	w0, #0xffffffea            	// #-22
    c268:	ret
    c26c:	nop

000000000000c270 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    c270:	cbz	x0, c324 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xb4>
    c274:	stp	x29, x30, [sp, #-48]!
    c278:	mov	x29, sp
    c27c:	stp	x19, x20, [sp, #16]
    c280:	mov	x19, x0
    c284:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c288:	mov	w20, w1
    c28c:	ldr	x0, [x0, #4016]
    c290:	ldr	w0, [x0]
    c294:	tbnz	w0, #4, c2bc <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x4c>
    c298:	ldrb	w1, [x19, #249]
    c29c:	cmp	w20, #0x0
    c2a0:	cset	w2, ne  // ne = any
    c2a4:	mov	w0, #0x0                   	// #0
    c2a8:	bfi	w1, w2, #3, #1
    c2ac:	strb	w1, [x19, #249]
    c2b0:	ldp	x19, x20, [sp, #16]
    c2b4:	ldp	x29, x30, [sp], #48
    c2b8:	ret
    c2bc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c2c0:	str	x21, [sp, #32]
    c2c4:	ldr	x0, [x0, #4008]
    c2c8:	ldr	x21, [x0]
    c2cc:	bl	7630 <getpid@plt>
    c2d0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c2d4:	mov	w2, w0
    c2d8:	add	x4, x4, #0xc40
    c2dc:	mov	x0, x21
    c2e0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c2e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c2e8:	add	x3, x3, #0xb48
    c2ec:	add	x1, x1, #0xb58
    c2f0:	bl	80f0 <fprintf@plt>
    c2f4:	cmp	w20, #0x0
    c2f8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c2fc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c300:	add	x0, x0, #0xdd0
    c304:	add	x2, x2, #0xdc8
    c308:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c30c:	csel	x2, x2, x0, ne  // ne = any
    c310:	add	x1, x1, #0xe30
    c314:	mov	x0, x19
    c318:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c31c:	ldr	x21, [sp, #32]
    c320:	b	c298 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x28>
    c324:	mov	w0, #0xffffffea            	// #-22
    c328:	ret
    c32c:	nop

000000000000c330 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    c330:	cbz	x0, c3e4 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xb4>
    c334:	stp	x29, x30, [sp, #-48]!
    c338:	mov	x29, sp
    c33c:	stp	x19, x20, [sp, #16]
    c340:	mov	x19, x0
    c344:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c348:	mov	w20, w1
    c34c:	ldr	x0, [x0, #4016]
    c350:	ldr	w0, [x0]
    c354:	tbnz	w0, #4, c37c <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x4c>
    c358:	ldrb	w1, [x19, #248]
    c35c:	cmp	w20, #0x0
    c360:	cset	w2, ne  // ne = any
    c364:	mov	w0, #0x0                   	// #0
    c368:	bfi	w1, w2, #7, #1
    c36c:	strb	w1, [x19, #248]
    c370:	ldp	x19, x20, [sp, #16]
    c374:	ldp	x29, x30, [sp], #48
    c378:	ret
    c37c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c380:	str	x21, [sp, #32]
    c384:	ldr	x0, [x0, #4008]
    c388:	ldr	x21, [x0]
    c38c:	bl	7630 <getpid@plt>
    c390:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c394:	mov	w2, w0
    c398:	add	x4, x4, #0xc40
    c39c:	mov	x0, x21
    c3a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c3a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c3a8:	add	x3, x3, #0xb48
    c3ac:	add	x1, x1, #0xb58
    c3b0:	bl	80f0 <fprintf@plt>
    c3b4:	cmp	w20, #0x0
    c3b8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c3bc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c3c0:	add	x0, x0, #0xdd0
    c3c4:	add	x2, x2, #0xdc8
    c3c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c3cc:	csel	x2, x2, x0, ne  // ne = any
    c3d0:	add	x1, x1, #0xe40
    c3d4:	mov	x0, x19
    c3d8:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c3dc:	ldr	x21, [sp, #32]
    c3e0:	b	c358 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x28>
    c3e4:	mov	w0, #0xffffffea            	// #-22
    c3e8:	ret
    c3ec:	nop

000000000000c3f0 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    c3f0:	cbz	x0, c4b4 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xc4>
    c3f4:	stp	x29, x30, [sp, #-48]!
    c3f8:	mov	x29, sp
    c3fc:	stp	x19, x20, [sp, #16]
    c400:	mov	x19, x0
    c404:	ldrb	w0, [x0, #248]
    c408:	tbnz	w0, #6, c4ac <scols_table_enable_maxout@@SMARTCOLS_2.25+0xbc>
    c40c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c410:	mov	w20, w1
    c414:	ldr	x0, [x0, #4016]
    c418:	ldr	w0, [x0]
    c41c:	tbnz	w0, #4, c444 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x54>
    c420:	ldrb	w1, [x19, #248]
    c424:	cmp	w20, #0x0
    c428:	cset	w2, ne  // ne = any
    c42c:	mov	w0, #0x0                   	// #0
    c430:	bfi	w1, w2, #5, #1
    c434:	strb	w1, [x19, #248]
    c438:	ldp	x19, x20, [sp, #16]
    c43c:	ldp	x29, x30, [sp], #48
    c440:	ret
    c444:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c448:	str	x21, [sp, #32]
    c44c:	ldr	x0, [x0, #4008]
    c450:	ldr	x21, [x0]
    c454:	bl	7630 <getpid@plt>
    c458:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c45c:	mov	w2, w0
    c460:	add	x4, x4, #0xc40
    c464:	mov	x0, x21
    c468:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c46c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c470:	add	x3, x3, #0xb48
    c474:	add	x1, x1, #0xb58
    c478:	bl	80f0 <fprintf@plt>
    c47c:	cmp	w20, #0x0
    c480:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c484:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c488:	add	x0, x0, #0xdd0
    c48c:	add	x2, x2, #0xdc8
    c490:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c494:	csel	x2, x2, x0, ne  // ne = any
    c498:	add	x1, x1, #0xe58
    c49c:	mov	x0, x19
    c4a0:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c4a4:	ldr	x21, [sp, #32]
    c4a8:	b	c420 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x30>
    c4ac:	mov	w0, #0xffffffea            	// #-22
    c4b0:	b	c438 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x48>
    c4b4:	mov	w0, #0xffffffea            	// #-22
    c4b8:	ret
    c4bc:	nop

000000000000c4c0 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    c4c0:	cbz	x0, c584 <scols_table_enable_minout@@SMARTCOLS_2.35+0xc4>
    c4c4:	stp	x29, x30, [sp, #-48]!
    c4c8:	mov	x29, sp
    c4cc:	stp	x19, x20, [sp, #16]
    c4d0:	mov	x19, x0
    c4d4:	ldrb	w0, [x0, #248]
    c4d8:	tbnz	w0, #5, c57c <scols_table_enable_minout@@SMARTCOLS_2.35+0xbc>
    c4dc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c4e0:	mov	w20, w1
    c4e4:	ldr	x0, [x0, #4016]
    c4e8:	ldr	w0, [x0]
    c4ec:	tbnz	w0, #4, c514 <scols_table_enable_minout@@SMARTCOLS_2.35+0x54>
    c4f0:	ldrb	w1, [x19, #248]
    c4f4:	cmp	w20, #0x0
    c4f8:	cset	w2, ne  // ne = any
    c4fc:	mov	w0, #0x0                   	// #0
    c500:	bfi	w1, w2, #6, #1
    c504:	strb	w1, [x19, #248]
    c508:	ldp	x19, x20, [sp, #16]
    c50c:	ldp	x29, x30, [sp], #48
    c510:	ret
    c514:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c518:	str	x21, [sp, #32]
    c51c:	ldr	x0, [x0, #4008]
    c520:	ldr	x21, [x0]
    c524:	bl	7630 <getpid@plt>
    c528:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c52c:	mov	w2, w0
    c530:	add	x4, x4, #0xc40
    c534:	mov	x0, x21
    c538:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c53c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c540:	add	x3, x3, #0xb48
    c544:	add	x1, x1, #0xb58
    c548:	bl	80f0 <fprintf@plt>
    c54c:	cmp	w20, #0x0
    c550:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c554:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c558:	add	x0, x0, #0xdd0
    c55c:	add	x2, x2, #0xdc8
    c560:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c564:	csel	x2, x2, x0, ne  // ne = any
    c568:	add	x1, x1, #0xe68
    c56c:	mov	x0, x19
    c570:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c574:	ldr	x21, [sp, #32]
    c578:	b	c4f0 <scols_table_enable_minout@@SMARTCOLS_2.35+0x30>
    c57c:	mov	w0, #0xffffffea            	// #-22
    c580:	b	c508 <scols_table_enable_minout@@SMARTCOLS_2.35+0x48>
    c584:	mov	w0, #0xffffffea            	// #-22
    c588:	ret
    c58c:	nop

000000000000c590 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    c590:	cbz	x0, c644 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xb4>
    c594:	stp	x29, x30, [sp, #-48]!
    c598:	mov	x29, sp
    c59c:	stp	x19, x20, [sp, #16]
    c5a0:	mov	x19, x0
    c5a4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c5a8:	mov	w20, w1
    c5ac:	ldr	x0, [x0, #4016]
    c5b0:	ldr	w0, [x0]
    c5b4:	tbnz	w0, #4, c5dc <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x4c>
    c5b8:	ldrb	w1, [x19, #249]
    c5bc:	cmp	w20, #0x0
    c5c0:	cset	w2, ne  // ne = any
    c5c4:	mov	w0, #0x0                   	// #0
    c5c8:	bfi	w1, w2, #6, #1
    c5cc:	strb	w1, [x19, #249]
    c5d0:	ldp	x19, x20, [sp, #16]
    c5d4:	ldp	x29, x30, [sp], #48
    c5d8:	ret
    c5dc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c5e0:	str	x21, [sp, #32]
    c5e4:	ldr	x0, [x0, #4008]
    c5e8:	ldr	x21, [x0]
    c5ec:	bl	7630 <getpid@plt>
    c5f0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c5f4:	mov	w2, w0
    c5f8:	add	x4, x4, #0xc40
    c5fc:	mov	x0, x21
    c600:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c604:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c608:	add	x3, x3, #0xb48
    c60c:	add	x1, x1, #0xb58
    c610:	bl	80f0 <fprintf@plt>
    c614:	cmp	w20, #0x0
    c618:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c61c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c620:	add	x0, x0, #0xdd0
    c624:	add	x2, x2, #0xdc8
    c628:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c62c:	csel	x2, x2, x0, ne  // ne = any
    c630:	add	x1, x1, #0xe78
    c634:	mov	x0, x19
    c638:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c63c:	ldr	x21, [sp, #32]
    c640:	b	c5b8 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x28>
    c644:	mov	w0, #0xffffffea            	// #-22
    c648:	ret
    c64c:	nop

000000000000c650 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    c650:	ldrb	w0, [x0, #249]
    c654:	ubfx	x0, x0, #6, #1
    c658:	ret
    c65c:	nop

000000000000c660 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    c660:	cbz	x0, c714 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xb4>
    c664:	stp	x29, x30, [sp, #-48]!
    c668:	mov	x29, sp
    c66c:	stp	x19, x20, [sp, #16]
    c670:	mov	x19, x0
    c674:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c678:	mov	w20, w1
    c67c:	ldr	x0, [x0, #4016]
    c680:	ldr	w0, [x0]
    c684:	tbnz	w0, #4, c6ac <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x4c>
    c688:	ldrb	w1, [x19, #249]
    c68c:	cmp	w20, #0x0
    c690:	cset	w2, ne  // ne = any
    c694:	mov	w0, #0x0                   	// #0
    c698:	bfi	w1, w2, #4, #1
    c69c:	strb	w1, [x19, #249]
    c6a0:	ldp	x19, x20, [sp, #16]
    c6a4:	ldp	x29, x30, [sp], #48
    c6a8:	ret
    c6ac:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c6b0:	str	x21, [sp, #32]
    c6b4:	ldr	x0, [x0, #4008]
    c6b8:	ldr	x21, [x0]
    c6bc:	bl	7630 <getpid@plt>
    c6c0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c6c4:	mov	w2, w0
    c6c8:	add	x4, x4, #0xc40
    c6cc:	mov	x0, x21
    c6d0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c6d4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c6d8:	add	x3, x3, #0xb48
    c6dc:	add	x1, x1, #0xb58
    c6e0:	bl	80f0 <fprintf@plt>
    c6e4:	cmp	w20, #0x0
    c6e8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c6ec:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c6f0:	add	x0, x0, #0xdd0
    c6f4:	add	x2, x2, #0xdc8
    c6f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c6fc:	csel	x2, x2, x0, ne  // ne = any
    c700:	add	x1, x1, #0xe88
    c704:	mov	x0, x19
    c708:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c70c:	ldr	x21, [sp, #32]
    c710:	b	c688 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x28>
    c714:	mov	w0, #0xffffffea            	// #-22
    c718:	ret
    c71c:	nop

000000000000c720 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    c720:	ldrb	w0, [x0, #249]
    c724:	ubfx	x0, x0, #4, #1
    c728:	ret
    c72c:	nop

000000000000c730 <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    c730:	ldrb	w0, [x0, #248]
    c734:	ubfx	x0, x0, #1, #1
    c738:	ret
    c73c:	nop

000000000000c740 <scols_table_is_empty@@SMARTCOLS_2.25>:
    c740:	ldr	x0, [x0, #32]
    c744:	cmp	x0, #0x0
    c748:	cset	w0, eq  // eq = none
    c74c:	ret

000000000000c750 <scols_table_is_ascii@@SMARTCOLS_2.25>:
    c750:	ldrb	w0, [x0, #248]
    c754:	and	w0, w0, #0x1
    c758:	ret
    c75c:	nop

000000000000c760 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    c760:	stp	x29, x30, [sp, #-48]!
    c764:	mov	x29, sp
    c768:	stp	x19, x20, [sp, #16]
    c76c:	cbz	x0, c998 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x238>
    c770:	mov	x20, x0
    c774:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c778:	ldr	x0, [x0, #4016]
    c77c:	ldr	w0, [x0]
    c780:	tbnz	w0, #4, c948 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x1e8>
    c784:	bl	7b40 <scols_new_symbols@plt>
    c788:	mov	x19, x0
    c78c:	cbz	x0, c990 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x230>
    c790:	mov	x0, x20
    c794:	stp	x21, x22, [sp, #32]
    c798:	bl	7600 <scols_table_is_ascii@plt>
    c79c:	cbz	w0, c88c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x12c>
    c7a0:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c7a4:	add	x21, x21, #0xf20
    c7a8:	mov	x1, x21
    c7ac:	mov	x0, x19
    c7b0:	bl	7260 <scols_symbols_set_branch@plt>
    c7b4:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c7b8:	mov	x0, x19
    c7bc:	add	x22, x22, #0xf30
    c7c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c7c4:	add	x1, x1, #0xf28
    c7c8:	bl	8060 <scols_symbols_set_vertical@plt>
    c7cc:	mov	x1, x22
    c7d0:	mov	x0, x19
    c7d4:	bl	7dd0 <scols_symbols_set_right@plt>
    c7d8:	mov	x0, x19
    c7dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c7e0:	add	x1, x1, #0xf38
    c7e4:	bl	75f0 <scols_symbols_set_group_horizontal@plt>
    c7e8:	mov	x0, x19
    c7ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c7f0:	add	x1, x1, #0xf40
    c7f4:	bl	7690 <scols_symbols_set_group_vertical@plt>
    c7f8:	mov	x0, x19
    c7fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c800:	add	x1, x1, #0xf48
    c804:	bl	8000 <scols_symbols_set_group_first_member@plt>
    c808:	mov	x0, x19
    c80c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c810:	add	x1, x1, #0xf50
    c814:	bl	7bf0 <scols_symbols_set_group_last_member@plt>
    c818:	mov	x0, x19
    c81c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c820:	add	x1, x1, #0xf58
    c824:	bl	79f0 <scols_symbols_set_group_middle_member@plt>
    c828:	mov	x1, x22
    c82c:	mov	x0, x19
    c830:	bl	7df0 <scols_symbols_set_group_last_child@plt>
    c834:	mov	x1, x21
    c838:	mov	x0, x19
    c83c:	bl	7960 <scols_symbols_set_group_middle_child@plt>
    c840:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c844:	add	x21, x21, #0xf60
    c848:	mov	x1, x21
    c84c:	mov	x0, x19
    c850:	bl	7ba0 <scols_symbols_set_title_padding@plt>
    c854:	mov	x1, x21
    c858:	mov	x0, x19
    c85c:	bl	7e30 <scols_symbols_set_cell_padding@plt>
    c860:	mov	x1, x19
    c864:	mov	x0, x20
    c868:	bl	7a40 <scols_table_set_symbols@plt>
    c86c:	mov	w20, w0
    c870:	mov	x0, x19
    c874:	bl	7330 <scols_unref_symbols@plt>
    c878:	ldp	x21, x22, [sp, #32]
    c87c:	mov	w0, w20
    c880:	ldp	x19, x20, [sp, #16]
    c884:	ldp	x29, x30, [sp], #48
    c888:	ret
    c88c:	mov	w0, #0xe                   	// #14
    c890:	bl	7640 <nl_langinfo@plt>
    c894:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c898:	add	x1, x1, #0xeb0
    c89c:	bl	7ab0 <strcmp@plt>
    c8a0:	cbnz	w0, c7a0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x40>
    c8a4:	mov	x0, x19
    c8a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c8ac:	add	x1, x1, #0xeb8
    c8b0:	bl	7260 <scols_symbols_set_branch@plt>
    c8b4:	mov	x0, x19
    c8b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c8bc:	add	x1, x1, #0xec0
    c8c0:	bl	8060 <scols_symbols_set_vertical@plt>
    c8c4:	mov	x0, x19
    c8c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c8cc:	add	x1, x1, #0xec8
    c8d0:	bl	7dd0 <scols_symbols_set_right@plt>
    c8d4:	mov	x0, x19
    c8d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c8dc:	add	x1, x1, #0xed0
    c8e0:	bl	75f0 <scols_symbols_set_group_horizontal@plt>
    c8e4:	mov	x0, x19
    c8e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c8ec:	add	x1, x1, #0xed8
    c8f0:	bl	7690 <scols_symbols_set_group_vertical@plt>
    c8f4:	mov	x0, x19
    c8f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c8fc:	add	x1, x1, #0xee0
    c900:	bl	8000 <scols_symbols_set_group_first_member@plt>
    c904:	mov	x0, x19
    c908:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c90c:	add	x1, x1, #0xef0
    c910:	bl	7bf0 <scols_symbols_set_group_last_member@plt>
    c914:	mov	x0, x19
    c918:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c91c:	add	x1, x1, #0xf00
    c920:	bl	79f0 <scols_symbols_set_group_middle_member@plt>
    c924:	mov	x0, x19
    c928:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c92c:	add	x1, x1, #0xf10
    c930:	bl	7df0 <scols_symbols_set_group_last_child@plt>
    c934:	mov	x0, x19
    c938:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c93c:	add	x1, x1, #0xf18
    c940:	bl	7960 <scols_symbols_set_group_middle_child@plt>
    c944:	b	c840 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xe0>
    c948:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    c94c:	ldr	x0, [x0, #4008]
    c950:	ldr	x19, [x0]
    c954:	bl	7630 <getpid@plt>
    c958:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c95c:	mov	w2, w0
    c960:	add	x4, x4, #0xc40
    c964:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c968:	add	x3, x3, #0xb48
    c96c:	mov	x0, x19
    c970:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c974:	add	x1, x1, #0xb58
    c978:	bl	80f0 <fprintf@plt>
    c97c:	mov	x0, x20
    c980:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    c984:	add	x1, x1, #0xe98
    c988:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    c98c:	b	c784 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x24>
    c990:	mov	w20, #0xfffffff4            	// #-12
    c994:	b	c87c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x11c>
    c998:	mov	w20, #0xffffffea            	// #-22
    c99c:	b	c87c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x11c>

000000000000c9a0 <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    c9a0:	ldrb	w0, [x0, #249]
    c9a4:	ubfx	x0, x0, #3, #1
    c9a8:	ret
    c9ac:	nop

000000000000c9b0 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    c9b0:	ldrb	w0, [x0, #248]
    c9b4:	ubfx	x0, x0, #7, #1
    c9b8:	ret
    c9bc:	nop

000000000000c9c0 <scols_table_is_export@@SMARTCOLS_2.25>:
    c9c0:	ldr	w0, [x0, #224]
    c9c4:	cmp	w0, #0x2
    c9c8:	cset	w0, eq  // eq = none
    c9cc:	ret

000000000000c9d0 <scols_table_is_raw@@SMARTCOLS_2.25>:
    c9d0:	ldr	w0, [x0, #224]
    c9d4:	cmp	w0, #0x1
    c9d8:	cset	w0, eq  // eq = none
    c9dc:	ret

000000000000c9e0 <scols_table_is_json@@SMARTCOLS_2.27>:
    c9e0:	ldr	w0, [x0, #224]
    c9e4:	cmp	w0, #0x3
    c9e8:	cset	w0, eq  // eq = none
    c9ec:	ret

000000000000c9f0 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    c9f0:	ldrb	w0, [x0, #248]
    c9f4:	ubfx	x0, x0, #5, #1
    c9f8:	ret
    c9fc:	nop

000000000000ca00 <scols_table_is_minout@@SMARTCOLS_2.35>:
    ca00:	ldrb	w0, [x0, #248]
    ca04:	ubfx	x0, x0, #6, #1
    ca08:	ret
    ca0c:	nop

000000000000ca10 <scols_table_is_tree@@SMARTCOLS_2.25>:
    ca10:	ldr	x0, [x0, #24]
    ca14:	cmp	x0, #0x0
    ca18:	cset	w0, ne  // ne = any
    ca1c:	ret

000000000000ca20 <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    ca20:	cbz	x0, ca68 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x48>
    ca24:	stp	x29, x30, [sp, #-32]!
    ca28:	mov	x29, sp
    ca2c:	stp	x19, x20, [sp, #16]
    ca30:	mov	x20, x0
    ca34:	mov	x19, x1
    ca38:	cbz	x1, ca4c <scols_table_set_column_separator@@SMARTCOLS_2.25+0x2c>
    ca3c:	mov	x0, x1
    ca40:	bl	7930 <strdup@plt>
    ca44:	mov	x19, x0
    ca48:	cbz	x0, ca70 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x50>
    ca4c:	ldr	x0, [x20, #80]
    ca50:	bl	7b50 <free@plt>
    ca54:	str	x19, [x20, #80]
    ca58:	mov	w0, #0x0                   	// #0
    ca5c:	ldp	x19, x20, [sp, #16]
    ca60:	ldp	x29, x30, [sp], #32
    ca64:	ret
    ca68:	mov	w0, #0xffffffea            	// #-22
    ca6c:	ret
    ca70:	mov	w0, #0xfffffff4            	// #-12
    ca74:	b	ca5c <scols_table_set_column_separator@@SMARTCOLS_2.25+0x3c>

000000000000ca78 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    ca78:	cbz	x0, cac0 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x48>
    ca7c:	stp	x29, x30, [sp, #-32]!
    ca80:	mov	x29, sp
    ca84:	stp	x19, x20, [sp, #16]
    ca88:	mov	x20, x0
    ca8c:	mov	x19, x1
    ca90:	cbz	x1, caa4 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x2c>
    ca94:	mov	x0, x1
    ca98:	bl	7930 <strdup@plt>
    ca9c:	mov	x19, x0
    caa0:	cbz	x0, cac8 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x50>
    caa4:	ldr	x0, [x20, #88]
    caa8:	bl	7b50 <free@plt>
    caac:	str	x19, [x20, #88]
    cab0:	mov	w0, #0x0                   	// #0
    cab4:	ldp	x19, x20, [sp, #16]
    cab8:	ldp	x29, x30, [sp], #32
    cabc:	ret
    cac0:	mov	w0, #0xffffffea            	// #-22
    cac4:	ret
    cac8:	mov	w0, #0xfffffff4            	// #-12
    cacc:	b	cab4 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x3c>

000000000000cad0 <scols_copy_table@@SMARTCOLS_2.25>:
    cad0:	stp	x29, x30, [sp, #-112]!
    cad4:	mov	x29, sp
    cad8:	stp	x19, x20, [sp, #16]
    cadc:	cbz	x0, cc7c <scols_copy_table@@SMARTCOLS_2.25+0x1ac>
    cae0:	stp	x21, x22, [sp, #32]
    cae4:	mov	x21, x0
    cae8:	bl	7920 <scols_new_table@plt>
    caec:	mov	x19, x0
    caf0:	cbz	x0, cc78 <scols_copy_table@@SMARTCOLS_2.25+0x1a8>
    caf4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    caf8:	ldr	x0, [x0, #4016]
    cafc:	ldr	w0, [x0]
    cb00:	tbnz	w0, #4, cc30 <scols_copy_table@@SMARTCOLS_2.25+0x160>
    cb04:	ldr	x1, [x21, #176]
    cb08:	cbz	x1, cb14 <scols_copy_table@@SMARTCOLS_2.25+0x44>
    cb0c:	mov	x0, x19
    cb10:	bl	7a40 <scols_table_set_symbols@plt>
    cb14:	add	x22, sp, #0x58
    cb18:	add	x20, sp, #0x50
    cb1c:	mov	x0, x22
    cb20:	mov	w1, #0x0                   	// #0
    cb24:	bl	73b0 <scols_reset_iter@plt>
    cb28:	b	cb54 <scols_copy_table@@SMARTCOLS_2.25+0x84>
    cb2c:	ldr	x0, [sp, #80]
    cb30:	bl	7d10 <scols_copy_column@plt>
    cb34:	mov	x1, x0
    cb38:	str	x1, [sp, #80]
    cb3c:	mov	x0, x19
    cb40:	cbz	x1, cc10 <scols_copy_table@@SMARTCOLS_2.25+0x140>
    cb44:	bl	73e0 <scols_table_add_column@plt>
    cb48:	cbnz	w0, cc10 <scols_copy_table@@SMARTCOLS_2.25+0x140>
    cb4c:	ldr	x0, [sp, #80]
    cb50:	bl	8070 <scols_unref_column@plt>
    cb54:	mov	x2, x20
    cb58:	mov	x1, x22
    cb5c:	mov	x0, x21
    cb60:	bl	7e70 <scols_table_next_column@plt>
    cb64:	cbz	w0, cb2c <scols_copy_table@@SMARTCOLS_2.25+0x5c>
    cb68:	mov	x0, x22
    cb6c:	mov	w1, #0x0                   	// #0
    cb70:	str	x23, [sp, #48]
    cb74:	add	x23, sp, #0x48
    cb78:	bl	73b0 <scols_reset_iter@plt>
    cb7c:	b	cbcc <scols_copy_table@@SMARTCOLS_2.25+0xfc>
    cb80:	ldr	x0, [sp, #72]
    cb84:	bl	76e0 <scols_copy_line@plt>
    cb88:	mov	x20, x0
    cb8c:	cbz	x0, cc0c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    cb90:	mov	x1, x0
    cb94:	mov	x0, x19
    cb98:	bl	7f60 <scols_table_add_line@plt>
    cb9c:	cbnz	w0, cc0c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    cba0:	ldr	x1, [sp, #72]
    cba4:	mov	x0, x19
    cba8:	ldr	x1, [x1, #112]
    cbac:	cbz	x1, cbc4 <scols_copy_table@@SMARTCOLS_2.25+0xf4>
    cbb0:	ldr	x1, [x1, #8]
    cbb4:	bl	7720 <scols_table_get_line@plt>
    cbb8:	cbz	x0, cbc4 <scols_copy_table@@SMARTCOLS_2.25+0xf4>
    cbbc:	mov	x1, x20
    cbc0:	bl	7de0 <scols_line_add_child@plt>
    cbc4:	mov	x0, x20
    cbc8:	bl	78b0 <scols_unref_line@plt>
    cbcc:	mov	x2, x23
    cbd0:	mov	x1, x22
    cbd4:	mov	x0, x21
    cbd8:	bl	7d20 <scols_table_next_line@plt>
    cbdc:	cbz	w0, cb80 <scols_copy_table@@SMARTCOLS_2.25+0xb0>
    cbe0:	ldr	x1, [x21, #80]
    cbe4:	mov	x0, x19
    cbe8:	bl	7d40 <scols_table_set_column_separator@plt>
    cbec:	cbnz	w0, cc0c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    cbf0:	ldr	x1, [x21, #88]
    cbf4:	mov	x0, x19
    cbf8:	bl	7ec0 <scols_table_set_line_separator@plt>
    cbfc:	cbnz	w0, cc0c <scols_copy_table@@SMARTCOLS_2.25+0x13c>
    cc00:	ldp	x21, x22, [sp, #32]
    cc04:	ldr	x23, [sp, #48]
    cc08:	b	cc20 <scols_copy_table@@SMARTCOLS_2.25+0x150>
    cc0c:	ldr	x23, [sp, #48]
    cc10:	mov	x0, x19
    cc14:	bl	7d30 <scols_unref_table@plt>
    cc18:	mov	x19, #0x0                   	// #0
    cc1c:	ldp	x21, x22, [sp, #32]
    cc20:	mov	x0, x19
    cc24:	ldp	x19, x20, [sp, #16]
    cc28:	ldp	x29, x30, [sp], #112
    cc2c:	ret
    cc30:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    cc34:	ldr	x0, [x0, #4008]
    cc38:	ldr	x20, [x0]
    cc3c:	bl	7630 <getpid@plt>
    cc40:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    cc44:	mov	w2, w0
    cc48:	add	x4, x4, #0xc40
    cc4c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    cc50:	add	x3, x3, #0xb48
    cc54:	mov	x0, x20
    cc58:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    cc5c:	add	x1, x1, #0xb58
    cc60:	bl	80f0 <fprintf@plt>
    cc64:	mov	x0, x21
    cc68:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    cc6c:	add	x1, x1, #0xb38
    cc70:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    cc74:	b	cb04 <scols_copy_table@@SMARTCOLS_2.25+0x34>
    cc78:	ldp	x21, x22, [sp, #32]
    cc7c:	mov	x19, #0x0                   	// #0
    cc80:	mov	x0, x19
    cc84:	ldp	x19, x20, [sp, #16]
    cc88:	ldp	x29, x30, [sp], #112
    cc8c:	ret

000000000000cc90 <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    cc90:	ldr	x0, [x0, #80]
    cc94:	ret

000000000000cc98 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    cc98:	ldr	x0, [x0, #88]
    cc9c:	ret

000000000000cca0 <scols_sort_table@@SMARTCOLS_2.25>:
    cca0:	cmp	x0, #0x0
    cca4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    cca8:	b.eq	d0dc <scols_sort_table@@SMARTCOLS_2.25+0x43c>  // b.none
    ccac:	stp	x29, x30, [sp, #-336]!
    ccb0:	mov	x29, sp
    ccb4:	stp	x25, x26, [sp, #64]
    ccb8:	mov	x25, x0
    ccbc:	ldr	x0, [x1, #128]
    ccc0:	stp	x21, x22, [sp, #32]
    ccc4:	mov	x22, x1
    ccc8:	cbz	x0, d0e4 <scols_sort_table@@SMARTCOLS_2.25+0x444>
    cccc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ccd0:	stp	x19, x20, [sp, #16]
    ccd4:	ldr	x0, [x0, #4016]
    ccd8:	ldr	w0, [x0]
    ccdc:	tbnz	w0, #4, d064 <scols_sort_table@@SMARTCOLS_2.25+0x3c4>
    cce0:	ldr	x0, [x25, #112]
    cce4:	add	x1, x25, #0x70
    cce8:	str	x1, [sp, #136]
    ccec:	cmp	x1, x0
    ccf0:	b.eq	cf48 <scols_sort_table@@SMARTCOLS_2.25+0x2a8>  // b.none
    ccf4:	add	x1, sp, #0x200
    ccf8:	stp	xzr, xzr, [sp, #168]
    ccfc:	stp	xzr, xzr, [sp, #184]
    cd00:	stp	xzr, xzr, [sp, #200]
    cd04:	stp	xzr, xzr, [sp, #216]
    cd08:	stp	xzr, xzr, [sp, #232]
    cd0c:	stp	xzr, xzr, [sp, #248]
    cd10:	stp	xzr, xzr, [x1, #-248]
    cd14:	stp	xzr, xzr, [x1, #-232]
    cd18:	stp	xzr, xzr, [x1, #-216]
    cd1c:	add	x1, sp, #0x230
    cd20:	ldr	x0, [x25, #120]
    cd24:	stp	xzr, xzr, [x1, #-248]
    cd28:	str	xzr, [sp, #328]
    cd2c:	str	xzr, [x0]
    cd30:	ldr	x20, [x25, #112]
    cd34:	cbz	x20, d0d0 <scols_sort_table@@SMARTCOLS_2.25+0x430>
    cd38:	stp	x23, x24, [sp, #48]
    cd3c:	mov	x21, #0x0                   	// #0
    cd40:	add	x24, sp, #0xa8
    cd44:	stp	x27, x28, [sp, #80]
    cd48:	mov	x26, #0x0                   	// #0
    cd4c:	add	x27, sp, #0x98
    cd50:	ldr	x19, [x20]
    cd54:	str	xzr, [x20]
    cd58:	cbz	x21, ce5c <scols_sort_table@@SMARTCOLS_2.25+0x1bc>
    cd5c:	nop
    cd60:	mov	x3, x24
    cd64:	mov	x23, #0x0                   	// #0
    cd68:	cbz	x20, ce00 <scols_sort_table@@SMARTCOLS_2.25+0x160>
    cd6c:	mov	x4, x27
    cd70:	sub	x5, x21, #0x30
    cd74:	sub	x28, x20, #0x30
    cd78:	ldr	x1, [x22, #8]
    cd7c:	mov	x0, x5
    cd80:	stp	x5, x4, [sp, #112]
    cd84:	str	x3, [sp, #128]
    cd88:	bl	80e0 <scols_line_get_cell@plt>
    cd8c:	ldr	x1, [x22, #8]
    cd90:	mov	x2, x0
    cd94:	mov	x0, x28
    cd98:	str	x2, [sp, #104]
    cd9c:	bl	80e0 <scols_line_get_cell@plt>
    cda0:	mov	x1, x0
    cda4:	ldr	x2, [sp, #104]
    cda8:	ldr	x7, [x22, #128]
    cdac:	mov	x0, x2
    cdb0:	ldr	x2, [x22, #136]
    cdb4:	blr	x7
    cdb8:	cmp	w0, #0x0
    cdbc:	ldp	x5, x4, [sp, #112]
    cdc0:	ldr	x3, [sp, #128]
    cdc4:	b.le	cde4 <scols_sort_table@@SMARTCOLS_2.25+0x144>
    cdc8:	str	x20, [x4]
    cdcc:	mov	x4, x20
    cdd0:	ldr	x0, [x20]
    cdd4:	cbz	x0, ce08 <scols_sort_table@@SMARTCOLS_2.25+0x168>
    cdd8:	mov	x20, x0
    cddc:	sub	x28, x0, #0x30
    cde0:	b	cd78 <scols_sort_table@@SMARTCOLS_2.25+0xd8>
    cde4:	str	x21, [x4]
    cde8:	mov	x4, x21
    cdec:	ldr	x0, [x21]
    cdf0:	cbz	x0, cee8 <scols_sort_table@@SMARTCOLS_2.25+0x248>
    cdf4:	mov	x21, x0
    cdf8:	sub	x5, x0, #0x30
    cdfc:	b	cd78 <scols_sort_table@@SMARTCOLS_2.25+0xd8>
    ce00:	mov	x20, x27
    ce04:	nop
    ce08:	str	x21, [x20]
    ce0c:	str	xzr, [x3]
    ce10:	add	x23, x23, #0x1
    ce14:	ldr	x21, [x3, #8]!
    ce18:	ldr	x20, [sp, #152]
    ce1c:	cbnz	x21, cd68 <scols_sort_table@@SMARTCOLS_2.25+0xc8>
    ce20:	cmp	x23, x26
    ce24:	b.ls	ce40 <scols_sort_table@@SMARTCOLS_2.25+0x1a0>  // b.plast
    ce28:	cmp	x23, #0x14
    ce2c:	mov	x26, x23
    ce30:	b.ne	ce40 <scols_sort_table@@SMARTCOLS_2.25+0x1a0>  // b.any
    ce34:	mov	x26, #0x13                  	// #19
    ce38:	mov	x23, x26
    ce3c:	nop
    ce40:	str	x20, [x24, x23, lsl #3]
    ce44:	cbz	x19, ce68 <scols_sort_table@@SMARTCOLS_2.25+0x1c8>
    ce48:	mov	x20, x19
    ce4c:	ldr	x21, [sp, #168]
    ce50:	ldr	x19, [x20]
    ce54:	str	xzr, [x20]
    ce58:	cbnz	x21, cd60 <scols_sort_table@@SMARTCOLS_2.25+0xc0>
    ce5c:	mov	x23, #0x0                   	// #0
    ce60:	str	x20, [x24, x23, lsl #3]
    ce64:	cbnz	x19, ce48 <scols_sort_table@@SMARTCOLS_2.25+0x1a8>
    ce68:	ldr	x21, [x24, x26, lsl #3]
    ce6c:	cbz	x26, cef0 <scols_sort_table@@SMARTCOLS_2.25+0x250>
    ce70:	add	x28, sp, #0x98
    ce74:	mov	x23, #0x1                   	// #1
    ce78:	add	x0, x24, x23, lsl #3
    ce7c:	ldur	x20, [x0, #-8]
    ce80:	cbz	x20, cfd0 <scols_sort_table@@SMARTCOLS_2.25+0x330>
    ce84:	cbz	x19, cfc0 <scols_sort_table@@SMARTCOLS_2.25+0x320>
    ce88:	mov	x27, x28
    ce8c:	mov	x2, x22
    ce90:	mov	x1, x19
    ce94:	mov	x0, x20
    ce98:	bl	a180 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    ce9c:	cmp	w0, #0x0
    cea0:	b.le	ced0 <scols_sort_table@@SMARTCOLS_2.25+0x230>
    cea4:	str	x19, [x27]
    cea8:	mov	x27, x19
    ceac:	ldr	x0, [x19]
    ceb0:	cbz	x0, d050 <scols_sort_table@@SMARTCOLS_2.25+0x3b0>
    ceb4:	mov	x19, x0
    ceb8:	mov	x2, x22
    cebc:	mov	x1, x19
    cec0:	mov	x0, x20
    cec4:	bl	a180 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    cec8:	cmp	w0, #0x0
    cecc:	b.gt	cea4 <scols_sort_table@@SMARTCOLS_2.25+0x204>
    ced0:	str	x20, [x27]
    ced4:	mov	x27, x20
    ced8:	ldr	x0, [x20]
    cedc:	cbz	x0, cfc8 <scols_sort_table@@SMARTCOLS_2.25+0x328>
    cee0:	mov	x20, x0
    cee4:	b	ce8c <scols_sort_table@@SMARTCOLS_2.25+0x1ec>
    cee8:	str	x20, [x21]
    ceec:	b	ce0c <scols_sort_table@@SMARTCOLS_2.25+0x16c>
    cef0:	mov	x0, x21
    cef4:	ldr	x21, [sp, #136]
    cef8:	cbz	x0, d0b8 <scols_sort_table@@SMARTCOLS_2.25+0x418>
    cefc:	ldp	x23, x24, [sp, #48]
    cf00:	mov	x21, x0
    cf04:	ldp	x27, x28, [sp, #80]
    cf08:	ldr	x19, [sp, #136]
    cf0c:	nop
    cf10:	str	x21, [x19]
    cf14:	nop
    cf18:	mov	x1, x21
    cf1c:	mov	x0, x21
    cf20:	mov	x2, x22
    cf24:	bl	a180 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    cf28:	mov	x0, x19
    cf2c:	ldr	x19, [x19]
    cf30:	ldr	x21, [x19]
    cf34:	str	x0, [x19, #8]
    cf38:	cbnz	x21, cf18 <scols_sort_table@@SMARTCOLS_2.25+0x278>
    cf3c:	ldr	x0, [sp, #136]
    cf40:	str	x0, [x19]
    cf44:	str	x19, [x25, #120]
    cf48:	mov	x0, x25
    cf4c:	bl	73a0 <scols_table_is_tree@plt>
    cf50:	cbnz	w0, cf68 <scols_sort_table@@SMARTCOLS_2.25+0x2c8>
    cf54:	ldp	x19, x20, [sp, #16]
    cf58:	ldp	x21, x22, [sp, #32]
    cf5c:	ldp	x25, x26, [sp, #64]
    cf60:	ldp	x29, x30, [sp], #336
    cf64:	ret
    cf68:	stp	x23, x24, [sp, #48]
    cf6c:	add	x24, sp, #0xa8
    cf70:	mov	x0, x24
    cf74:	add	x19, sp, #0x98
    cf78:	mov	w1, #0x0                   	// #0
    cf7c:	bl	73b0 <scols_reset_iter@plt>
    cf80:	b	cf90 <scols_sort_table@@SMARTCOLS_2.25+0x2f0>
    cf84:	ldr	x0, [sp, #152]
    cf88:	mov	x1, x22
    cf8c:	bl	a310 <scols_copy_line@@SMARTCOLS_2.25+0x408>
    cf90:	mov	x2, x19
    cf94:	mov	x1, x24
    cf98:	mov	x0, x25
    cf9c:	bl	7d20 <scols_table_next_line@plt>
    cfa0:	cbz	w0, cf84 <scols_sort_table@@SMARTCOLS_2.25+0x2e4>
    cfa4:	mov	w0, #0x0                   	// #0
    cfa8:	ldp	x19, x20, [sp, #16]
    cfac:	ldp	x21, x22, [sp, #32]
    cfb0:	ldp	x23, x24, [sp, #48]
    cfb4:	ldp	x25, x26, [sp, #64]
    cfb8:	ldp	x29, x30, [sp], #336
    cfbc:	ret
    cfc0:	mov	x19, x20
    cfc4:	mov	x20, x28
    cfc8:	str	x19, [x20]
    cfcc:	ldr	x19, [sp, #152]
    cfd0:	cmp	x26, x23
    cfd4:	add	x23, x23, #0x1
    cfd8:	b.ne	ce78 <scols_sort_table@@SMARTCOLS_2.25+0x1d8>  // b.any
    cfdc:	cmp	x21, #0x0
    cfe0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    cfe4:	b.eq	cef0 <scols_sort_table@@SMARTCOLS_2.25+0x250>  // b.none
    cfe8:	ldr	x20, [sp, #136]
    cfec:	mov	x2, x22
    cff0:	mov	x1, x19
    cff4:	mov	x0, x21
    cff8:	bl	a180 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    cffc:	cmp	w0, #0x0
    d000:	b.le	d034 <scols_sort_table@@SMARTCOLS_2.25+0x394>
    d004:	str	x19, [x20]
    d008:	str	x20, [x19, #8]
    d00c:	mov	x20, x19
    d010:	ldr	x0, [x19]
    d014:	cbz	x0, d0ac <scols_sort_table@@SMARTCOLS_2.25+0x40c>
    d018:	mov	x19, x0
    d01c:	mov	x2, x22
    d020:	mov	x1, x19
    d024:	mov	x0, x21
    d028:	bl	a180 <scols_copy_line@@SMARTCOLS_2.25+0x278>
    d02c:	cmp	w0, #0x0
    d030:	b.gt	d004 <scols_sort_table@@SMARTCOLS_2.25+0x364>
    d034:	str	x21, [x20]
    d038:	str	x20, [x21, #8]
    d03c:	mov	x20, x21
    d040:	ldr	x0, [x21]
    d044:	cbz	x0, d0b8 <scols_sort_table@@SMARTCOLS_2.25+0x418>
    d048:	mov	x21, x0
    d04c:	b	cfec <scols_sort_table@@SMARTCOLS_2.25+0x34c>
    d050:	mov	x19, x20
    d054:	mov	x20, x27
    d058:	str	x19, [x20]
    d05c:	ldr	x19, [sp, #152]
    d060:	b	cfd0 <scols_sort_table@@SMARTCOLS_2.25+0x330>
    d064:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d068:	ldr	x0, [x0, #4008]
    d06c:	ldr	x19, [x0]
    d070:	bl	7630 <getpid@plt>
    d074:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d078:	mov	w2, w0
    d07c:	add	x4, x4, #0xc40
    d080:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d084:	add	x3, x3, #0xb48
    d088:	mov	x0, x19
    d08c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d090:	add	x1, x1, #0xb58
    d094:	bl	80f0 <fprintf@plt>
    d098:	mov	x0, x25
    d09c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d0a0:	add	x1, x1, #0xf68
    d0a4:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    d0a8:	b	cce0 <scols_sort_table@@SMARTCOLS_2.25+0x40>
    d0ac:	ldp	x23, x24, [sp, #48]
    d0b0:	ldp	x27, x28, [sp, #80]
    d0b4:	b	cf10 <scols_sort_table@@SMARTCOLS_2.25+0x270>
    d0b8:	ldp	x23, x24, [sp, #48]
    d0bc:	ldp	x27, x28, [sp, #80]
    d0c0:	mov	x0, x21
    d0c4:	mov	x21, x19
    d0c8:	mov	x19, x0
    d0cc:	b	cf10 <scols_sort_table@@SMARTCOLS_2.25+0x270>
    d0d0:	mov	x19, #0x0                   	// #0
    d0d4:	ldr	x21, [sp, #136]
    d0d8:	b	d0c0 <scols_sort_table@@SMARTCOLS_2.25+0x420>
    d0dc:	mov	w0, #0xffffffea            	// #-22
    d0e0:	ret
    d0e4:	mov	w0, #0xffffffea            	// #-22
    d0e8:	b	cf58 <scols_sort_table@@SMARTCOLS_2.25+0x2b8>
    d0ec:	nop

000000000000d0f0 <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    d0f0:	cbz	x0, d1e8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xf8>
    d0f4:	stp	x29, x30, [sp, #-80]!
    d0f8:	mov	x29, sp
    d0fc:	stp	x19, x20, [sp, #16]
    d100:	mov	x19, x0
    d104:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d108:	ldr	x0, [x0, #4016]
    d10c:	ldr	w0, [x0]
    d110:	str	x21, [sp, #32]
    d114:	tbnz	w0, #4, d1a0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb0>
    d118:	add	x20, sp, #0x38
    d11c:	add	x21, sp, #0x30
    d120:	mov	x0, x20
    d124:	mov	w1, #0x0                   	// #0
    d128:	bl	73b0 <scols_reset_iter@plt>
    d12c:	nop
    d130:	mov	x2, x21
    d134:	mov	x1, x20
    d138:	mov	x0, x19
    d13c:	bl	7d20 <scols_table_next_line@plt>
    d140:	cbnz	w0, d18c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x9c>
    d144:	ldr	x1, [sp, #48]
    d148:	ldr	x2, [x1, #112]
    d14c:	cbnz	x2, d130 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x40>
    d150:	ldr	x6, [x1, #64]
    d154:	add	x7, x1, #0x40
    d158:	cmp	x7, x6
    d15c:	b.eq	d130 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x40>  // b.none
    d160:	sub	x0, x6, #0x50
    d164:	bl	a040 <scols_copy_line@@SMARTCOLS_2.25+0x138>
    d168:	ldr	x6, [x6]
    d16c:	mov	x1, x0
    d170:	cmp	x7, x6
    d174:	b.ne	d160 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x70>  // b.any
    d178:	mov	x2, x21
    d17c:	mov	x1, x20
    d180:	mov	x0, x19
    d184:	bl	7d20 <scols_table_next_line@plt>
    d188:	cbz	w0, d144 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x54>
    d18c:	mov	w0, #0x0                   	// #0
    d190:	ldp	x19, x20, [sp, #16]
    d194:	ldr	x21, [sp, #32]
    d198:	ldp	x29, x30, [sp], #80
    d19c:	ret
    d1a0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d1a4:	ldr	x0, [x0, #4008]
    d1a8:	ldr	x20, [x0]
    d1ac:	bl	7630 <getpid@plt>
    d1b0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d1b4:	mov	w2, w0
    d1b8:	add	x4, x4, #0xc40
    d1bc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d1c0:	add	x3, x3, #0xb48
    d1c4:	mov	x0, x20
    d1c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d1cc:	add	x1, x1, #0xb58
    d1d0:	bl	80f0 <fprintf@plt>
    d1d4:	mov	x0, x19
    d1d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d1dc:	add	x1, x1, #0xf78
    d1e0:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    d1e4:	b	d118 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x28>
    d1e8:	mov	w0, #0xffffffea            	// #-22
    d1ec:	ret

000000000000d1f0 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    d1f0:	mov	x2, x0
    d1f4:	cbz	x0, d204 <scols_table_set_termforce@@SMARTCOLS_2.29+0x14>
    d1f8:	mov	w0, #0x0                   	// #0
    d1fc:	str	w1, [x2, #64]
    d200:	ret
    d204:	mov	w0, #0xffffffea            	// #-22
    d208:	ret
    d20c:	nop

000000000000d210 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    d210:	ldr	w0, [x0, #64]
    d214:	ret

000000000000d218 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    d218:	stp	x29, x30, [sp, #-48]!
    d21c:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d220:	mov	x29, sp
    d224:	ldr	x2, [x2, #4016]
    d228:	stp	x19, x20, [sp, #16]
    d22c:	mov	x19, x0
    d230:	mov	x20, x1
    d234:	ldr	w0, [x2]
    d238:	tbnz	w0, #4, d250 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x38>
    d23c:	str	x20, [x19, #40]
    d240:	mov	w0, #0x0                   	// #0
    d244:	ldp	x19, x20, [sp, #16]
    d248:	ldp	x29, x30, [sp], #48
    d24c:	ret
    d250:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d254:	str	x21, [sp, #32]
    d258:	ldr	x0, [x0, #4008]
    d25c:	ldr	x21, [x0]
    d260:	bl	7630 <getpid@plt>
    d264:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d268:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d26c:	add	x4, x4, #0xc40
    d270:	add	x3, x3, #0xb48
    d274:	mov	w2, w0
    d278:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d27c:	mov	x0, x21
    d280:	add	x1, x1, #0xb58
    d284:	bl	80f0 <fprintf@plt>
    d288:	mov	x2, x20
    d28c:	mov	x0, x19
    d290:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d294:	add	x1, x1, #0xf90
    d298:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    d29c:	ldr	x21, [sp, #32]
    d2a0:	str	x20, [x19, #40]
    d2a4:	mov	w0, #0x0                   	// #0
    d2a8:	ldp	x19, x20, [sp, #16]
    d2ac:	ldp	x29, x30, [sp], #48
    d2b0:	ret
    d2b4:	nop

000000000000d2b8 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    d2b8:	ldr	x0, [x0, #40]
    d2bc:	ret

000000000000d2c0 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    d2c0:	stp	x29, x30, [sp, #-48]!
    d2c4:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d2c8:	mov	x29, sp
    d2cc:	ldr	x2, [x2, #4016]
    d2d0:	stp	x19, x20, [sp, #16]
    d2d4:	mov	x19, x0
    d2d8:	mov	x20, x1
    d2dc:	ldr	w0, [x2]
    d2e0:	tbnz	w0, #4, d2f8 <scols_table_set_termheight@@SMARTCOLS_2.31+0x38>
    d2e4:	str	x20, [x19, #48]
    d2e8:	mov	w0, #0x0                   	// #0
    d2ec:	ldp	x19, x20, [sp, #16]
    d2f0:	ldp	x29, x30, [sp], #48
    d2f4:	ret
    d2f8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d2fc:	str	x21, [sp, #32]
    d300:	ldr	x0, [x0, #4008]
    d304:	ldr	x21, [x0]
    d308:	bl	7630 <getpid@plt>
    d30c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d310:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d314:	add	x4, x4, #0xc40
    d318:	add	x3, x3, #0xb48
    d31c:	mov	w2, w0
    d320:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d324:	mov	x0, x21
    d328:	add	x1, x1, #0xb58
    d32c:	bl	80f0 <fprintf@plt>
    d330:	mov	x2, x20
    d334:	mov	x0, x19
    d338:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d33c:	add	x1, x1, #0xfb0
    d340:	bl	a0b0 <scols_copy_line@@SMARTCOLS_2.25+0x1a8>
    d344:	ldr	x21, [sp, #32]
    d348:	str	x20, [x19, #48]
    d34c:	mov	w0, #0x0                   	// #0
    d350:	ldp	x19, x20, [sp, #16]
    d354:	ldp	x29, x30, [sp], #48
    d358:	ret
    d35c:	nop

000000000000d360 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    d360:	ldr	x0, [x0, #48]
    d364:	ret
    d368:	stp	x29, x30, [sp, #-272]!
    d36c:	mov	x29, sp
    d370:	stp	x19, x20, [sp, #16]
    d374:	mov	x20, x1
    d378:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d37c:	str	q0, [sp, #96]
    d380:	str	q1, [sp, #112]
    d384:	str	q2, [sp, #128]
    d388:	str	q3, [sp, #144]
    d38c:	str	q4, [sp, #160]
    d390:	str	q5, [sp, #176]
    d394:	str	q6, [sp, #192]
    d398:	str	q7, [sp, #208]
    d39c:	stp	x2, x3, [sp, #224]
    d3a0:	stp	x4, x5, [sp, #240]
    d3a4:	stp	x6, x7, [sp, #256]
    d3a8:	cbz	x0, d3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c>
    d3ac:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d3b0:	ldr	x1, [x1, #4016]
    d3b4:	ldr	w1, [x1]
    d3b8:	tbz	w1, #24, d418 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb8>
    d3bc:	ldr	x19, [x19, #4008]
    d3c0:	add	x0, sp, #0x110
    d3c4:	add	x5, sp, #0x110
    d3c8:	stp	x0, x5, [sp, #64]
    d3cc:	mov	w3, #0xffffff80            	// #-128
    d3d0:	add	x2, sp, #0xe0
    d3d4:	mov	w4, #0xffffffd0            	// #-48
    d3d8:	str	x2, [sp, #80]
    d3dc:	mov	x1, x20
    d3e0:	stp	w4, w3, [sp, #88]
    d3e4:	add	x2, sp, #0x20
    d3e8:	ldp	x4, x5, [sp, #64]
    d3ec:	ldr	x0, [x19]
    d3f0:	stp	x4, x5, [sp, #32]
    d3f4:	ldp	x4, x5, [sp, #80]
    d3f8:	stp	x4, x5, [sp, #48]
    d3fc:	bl	7fa0 <vfprintf@plt>
    d400:	ldr	x1, [x19]
    d404:	mov	w0, #0xa                   	// #10
    d408:	bl	74e0 <fputc@plt>
    d40c:	ldp	x19, x20, [sp, #16]
    d410:	ldp	x29, x30, [sp], #272
    d414:	ret
    d418:	ldr	x3, [x19, #4008]
    d41c:	mov	x2, x0
    d420:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d424:	add	x1, x1, #0xb30
    d428:	ldr	x0, [x3]
    d42c:	bl	80f0 <fprintf@plt>
    d430:	b	d3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c>
    d434:	nop
    d438:	stp	x29, x30, [sp, #-48]!
    d43c:	mov	x29, sp
    d440:	stp	x19, x20, [sp, #16]
    d444:	cbz	x1, d4ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c>
    d448:	mov	x20, x2
    d44c:	cbz	x2, d510 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b0>
    d450:	mov	x19, x1
    d454:	ldr	x1, [x1, #112]
    d458:	cbz	x1, d4c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x160>
    d45c:	str	x21, [sp, #32]
    d460:	mov	x21, x0
    d464:	bl	d438 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    d468:	cbnz	w0, d4b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x150>
    d46c:	ldr	x0, [x19, #112]
    d470:	cbz	x0, d484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x124>
    d474:	ldr	x0, [x0, #72]
    d478:	add	x19, x19, #0x50
    d47c:	cmp	x0, x19
    d480:	b.eq	d4d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x170>  // b.none
    d484:	ldr	x1, [x21, #176]
    d488:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d48c:	add	x0, x0, #0xf28
    d490:	ldr	x21, [sp, #32]
    d494:	ldr	x1, [x1, #16]
    d498:	cmp	x1, #0x0
    d49c:	csel	x1, x0, x1, eq  // eq = none
    d4a0:	mov	x0, x20
    d4a4:	ldp	x19, x20, [sp, #16]
    d4a8:	ldp	x29, x30, [sp], #48
    d4ac:	b	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    d4b0:	ldp	x19, x20, [sp, #16]
    d4b4:	ldr	x21, [sp, #32]
    d4b8:	ldp	x29, x30, [sp], #48
    d4bc:	ret
    d4c0:	mov	w0, #0x0                   	// #0
    d4c4:	ldp	x19, x20, [sp, #16]
    d4c8:	ldp	x29, x30, [sp], #48
    d4cc:	ret
    d4d0:	mov	x0, x20
    d4d4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d4d8:	ldp	x19, x20, [sp, #16]
    d4dc:	add	x1, x1, #0x20
    d4e0:	ldr	x21, [sp, #32]
    d4e4:	ldp	x29, x30, [sp], #48
    d4e8:	b	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    d4ec:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d4f0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d4f4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d4f8:	add	x3, x3, #0x2b0
    d4fc:	add	x1, x1, #0x28
    d500:	add	x0, x0, #0x48
    d504:	mov	w2, #0x63                  	// #99
    d508:	str	x21, [sp, #32]
    d50c:	bl	7fc0 <__assert_fail@plt>
    d510:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d514:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d518:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d51c:	add	x3, x3, #0x2b0
    d520:	add	x1, x1, #0x28
    d524:	add	x0, x0, #0x50
    d528:	mov	w2, #0x64                  	// #100
    d52c:	str	x21, [sp, #32]
    d530:	bl	7fc0 <__assert_fail@plt>
    d534:	nop
    d538:	stp	x29, x30, [sp, #-48]!
    d53c:	mov	x29, sp
    d540:	stp	x19, x20, [sp, #16]
    d544:	mov	x20, x0
    d548:	mov	x19, x1
    d54c:	stp	x21, x22, [sp, #32]
    d550:	mov	x21, x2
    d554:	cbz	x1, d584 <scols_table_get_termheight@@SMARTCOLS_2.31+0x224>
    d558:	ldrsb	w0, [x1]
    d55c:	cbz	w0, d5a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x248>
    d560:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d564:	ldr	x0, [x0, #4016]
    d568:	ldr	w0, [x0]
    d56c:	tbnz	w0, #5, d5b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x250>
    d570:	cbz	x21, d600 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a0>
    d574:	mov	x0, x19
    d578:	bl	7930 <strdup@plt>
    d57c:	mov	x19, x0
    d580:	cbz	x0, d5f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x298>
    d584:	ldr	x0, [x20, #120]
    d588:	bl	7b50 <free@plt>
    d58c:	stp	x19, x21, [x20, #104]
    d590:	mov	w0, #0x0                   	// #0
    d594:	str	x19, [x20, #120]
    d598:	ldp	x19, x20, [sp, #16]
    d59c:	ldp	x21, x22, [sp, #32]
    d5a0:	ldp	x29, x30, [sp], #48
    d5a4:	ret
    d5a8:	mov	x19, #0x0                   	// #0
    d5ac:	b	d584 <scols_table_get_termheight@@SMARTCOLS_2.31+0x224>
    d5b0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d5b4:	ldr	x0, [x0, #4008]
    d5b8:	ldr	x22, [x0]
    d5bc:	bl	7630 <getpid@plt>
    d5c0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d5c4:	mov	w2, w0
    d5c8:	add	x4, x4, #0xb68
    d5cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d5d0:	add	x3, x3, #0xb48
    d5d4:	mov	x0, x22
    d5d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d5dc:	add	x1, x1, #0xb58
    d5e0:	bl	80f0 <fprintf@plt>
    d5e4:	mov	x0, x20
    d5e8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d5ec:	add	x1, x1, #0x58
    d5f0:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    d5f4:	b	d570 <scols_table_get_termheight@@SMARTCOLS_2.31+0x210>
    d5f8:	mov	w0, #0xfffffff4            	// #-12
    d5fc:	b	d598 <scols_table_get_termheight@@SMARTCOLS_2.31+0x238>
    d600:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d604:	add	x3, x3, #0x2b0
    d608:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d60c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    d610:	add	x3, x3, #0x20
    d614:	add	x1, x1, #0x28
    d618:	add	x0, x0, #0x70
    d61c:	mov	w2, #0x156                 	// #342
    d620:	bl	7fc0 <__assert_fail@plt>
    d624:	nop
    d628:	stp	x29, x30, [sp, #-32]!
    d62c:	mov	x29, sp
    d630:	stp	x19, x20, [sp, #16]
    d634:	ldr	x20, [x0, #200]
    d638:	sub	x19, x20, #0xc8
    d63c:	mov	x0, x19
    d640:	bl	7f30 <scols_column_is_hidden@plt>
    d644:	cbnz	w0, d654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f4>
    d648:	ldp	x19, x20, [sp, #16]
    d64c:	ldp	x29, x30, [sp], #32
    d650:	ret
    d654:	ldr	x1, [x20, #16]
    d658:	mov	w0, #0x1                   	// #1
    d65c:	ldr	x1, [x1, #104]
    d660:	cmp	x1, x20
    d664:	b.eq	d648 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e8>  // b.none
    d668:	mov	x0, x19
    d66c:	bl	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    d670:	cmp	w0, #0x0
    d674:	cset	w0, ne  // ne = any
    d678:	ldp	x19, x20, [sp, #16]
    d67c:	ldp	x29, x30, [sp], #32
    d680:	ret
    d684:	nop
    d688:	stp	x29, x30, [sp, #-96]!
    d68c:	cmp	x0, #0x0
    d690:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    d694:	mov	x29, sp
    d698:	str	x1, [sp, #56]
    d69c:	b.eq	d768 <scols_table_get_termheight@@SMARTCOLS_2.31+0x408>  // b.none
    d6a0:	stp	x19, x20, [sp, #16]
    d6a4:	mov	x20, x2
    d6a8:	mov	x19, x0
    d6ac:	ldr	x2, [x1, #216]
    d6b0:	add	x0, x1, #0xc8
    d6b4:	ldr	x2, [x2, #104]
    d6b8:	cmp	x2, x0
    d6bc:	b.eq	d824 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c4>  // b.none
    d6c0:	stp	x21, x22, [sp, #32]
    d6c4:	ldr	x22, [x1, #200]
    d6c8:	sub	x21, x22, #0xc8
    d6cc:	mov	x0, x21
    d6d0:	bl	7f30 <scols_column_is_hidden@plt>
    d6d4:	cbnz	w0, d774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x414>
    d6d8:	cbz	x20, d760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x400>
    d6dc:	add	x21, sp, #0x48
    d6e0:	mov	w1, #0x0                   	// #0
    d6e4:	mov	x0, x21
    d6e8:	bl	73b0 <scols_reset_iter@plt>
    d6ec:	ldr	x2, [sp, #56]
    d6f0:	mov	x1, x21
    d6f4:	mov	x0, x19
    d6f8:	add	x22, sp, #0x38
    d6fc:	bl	76f0 <scols_table_set_columns_iter@plt>
    d700:	mov	x1, x21
    d704:	mov	x2, x22
    d708:	mov	x0, x19
    d70c:	bl	7e70 <scols_table_next_column@plt>
    d710:	mov	x2, x22
    d714:	mov	x1, x21
    d718:	mov	x0, x19
    d71c:	bl	7e70 <scols_table_next_column@plt>
    d720:	cbnz	w0, d820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>
    d724:	ldr	x0, [sp, #56]
    d728:	bl	7f30 <scols_column_is_hidden@plt>
    d72c:	cbnz	w0, d710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b0>
    d730:	ldr	x0, [sp, #56]
    d734:	bl	7d50 <scols_column_is_tree@plt>
    d738:	cbnz	w0, d760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x400>
    d73c:	ldr	x1, [sp, #56]
    d740:	mov	x0, x20
    d744:	ldr	x1, [x1, #8]
    d748:	bl	80e0 <scols_line_get_cell@plt>
    d74c:	cbz	x0, d710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b0>
    d750:	bl	74f0 <scols_cell_get_data@plt>
    d754:	cbz	x0, d710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b0>
    d758:	ldrsb	w0, [x0]
    d75c:	cbz	w0, d710 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b0>
    d760:	ldp	x19, x20, [sp, #16]
    d764:	ldp	x21, x22, [sp, #32]
    d768:	mov	w0, #0x0                   	// #0
    d76c:	ldp	x29, x30, [sp], #96
    d770:	ret
    d774:	ldr	x0, [x21, #216]
    d778:	ldr	x0, [x0, #104]
    d77c:	cmp	x0, x22
    d780:	b.eq	d820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>  // b.none
    d784:	ldr	x22, [x21, #200]
    d788:	sub	x21, x22, #0xc8
    d78c:	mov	x0, x21
    d790:	bl	7f30 <scols_column_is_hidden@plt>
    d794:	cbz	w0, d6d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    d798:	ldr	x0, [x22, #16]
    d79c:	ldr	x0, [x0, #104]
    d7a0:	cmp	x0, x22
    d7a4:	b.eq	d820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>  // b.none
    d7a8:	ldr	x22, [x22]
    d7ac:	sub	x21, x22, #0xc8
    d7b0:	mov	x0, x21
    d7b4:	bl	7f30 <scols_column_is_hidden@plt>
    d7b8:	cbz	w0, d6d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    d7bc:	ldr	x0, [x22, #16]
    d7c0:	ldr	x0, [x0, #104]
    d7c4:	cmp	x0, x22
    d7c8:	b.eq	d820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>  // b.none
    d7cc:	ldr	x22, [x22]
    d7d0:	sub	x21, x22, #0xc8
    d7d4:	mov	x0, x21
    d7d8:	bl	7f30 <scols_column_is_hidden@plt>
    d7dc:	cbz	w0, d6d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    d7e0:	ldr	x0, [x22, #16]
    d7e4:	ldr	x0, [x0, #104]
    d7e8:	cmp	x0, x22
    d7ec:	b.eq	d820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>  // b.none
    d7f0:	ldr	x22, [x22]
    d7f4:	sub	x21, x22, #0xc8
    d7f8:	mov	x0, x21
    d7fc:	bl	7f30 <scols_column_is_hidden@plt>
    d800:	cbz	w0, d6d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    d804:	ldr	x0, [x22, #16]
    d808:	ldr	x0, [x0, #104]
    d80c:	cmp	x0, x22
    d810:	b.eq	d820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>  // b.none
    d814:	mov	x0, x21
    d818:	bl	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    d81c:	cbz	w0, d6d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    d820:	ldp	x21, x22, [sp, #32]
    d824:	mov	w0, #0x1                   	// #1
    d828:	ldp	x19, x20, [sp, #16]
    d82c:	ldp	x29, x30, [sp], #96
    d830:	ret
    d834:	nop
    d838:	stp	x29, x30, [sp, #-112]!
    d83c:	adrp	x4, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    d840:	mov	x29, sp
    d844:	ldr	x4, [x4, #4016]
    d848:	stp	x19, x20, [sp, #16]
    d84c:	mov	x20, x1
    d850:	stp	x21, x22, [sp, #32]
    d854:	mov	x19, x0
    d858:	ldr	w1, [x4]
    d85c:	stp	x23, x24, [sp, #48]
    d860:	mov	x21, x2
    d864:	mov	x22, x3
    d868:	str	xzr, [sp, #72]
    d86c:	tbnz	w1, #5, da0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6ac>
    d870:	cbz	x21, d880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    d874:	mov	x0, x20
    d878:	bl	7d50 <scols_column_is_tree@plt>
    d87c:	cbnz	w0, da54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6f4>
    d880:	mov	x0, x19
    d884:	bl	7c80 <scols_table_is_minout@plt>
    d888:	cbz	w0, d8a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x540>
    d88c:	mov	x2, x21
    d890:	mov	x1, x20
    d894:	mov	x0, x19
    d898:	bl	d688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x328>
    d89c:	cbnz	w0, d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>
    d8a0:	mov	x0, x19
    d8a4:	add	x23, x20, #0xc8
    d8a8:	bl	7890 <scols_table_is_maxout@plt>
    d8ac:	cbz	w0, d95c <scols_table_get_termheight@@SMARTCOLS_2.31+0x5fc>
    d8b0:	ldr	x1, [x20, #16]
    d8b4:	ldr	x0, [sp, #72]
    d8b8:	cmp	x1, x0
    d8bc:	b.ls	d90c <scols_table_get_termheight@@SMARTCOLS_2.31+0x5ac>  // b.plast
    d8c0:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    d8c4:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d8c8:	add	x21, x21, #0xd78
    d8cc:	add	x22, x22, #0xf60
    d8d0:	ldrb	w1, [x19, #248]
    d8d4:	mov	x0, x21
    d8d8:	tbnz	w1, #3, d8ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x58c>
    d8dc:	ldr	x0, [x19, #176]
    d8e0:	ldr	x0, [x0, #96]
    d8e4:	cmp	x0, #0x0
    d8e8:	csel	x0, x22, x0, eq  // eq = none
    d8ec:	ldr	x1, [x19, #72]
    d8f0:	bl	72f0 <fputs@plt>
    d8f4:	ldr	x2, [sp, #72]
    d8f8:	ldr	x0, [x20, #16]
    d8fc:	add	x2, x2, #0x1
    d900:	str	x2, [sp, #72]
    d904:	cmp	x2, x0
    d908:	b.cc	d8d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x570>  // b.lo, b.ul, b.last
    d90c:	ldr	x0, [x20, #216]
    d910:	ldr	x0, [x0, #104]
    d914:	cmp	x0, x23
    d918:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    d91c:	ldr	x21, [x20, #200]
    d920:	sub	x20, x21, #0xc8
    d924:	mov	x0, x20
    d928:	bl	7f30 <scols_column_is_hidden@plt>
    d92c:	cbnz	w0, db64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x804>
    d930:	ldp	x1, x2, [x19, #72]
    d934:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    d938:	add	x0, x0, #0xf60
    d93c:	cmp	x2, #0x0
    d940:	csel	x0, x0, x2, eq  // eq = none
    d944:	bl	72f0 <fputs@plt>
    d948:	ldp	x19, x20, [sp, #16]
    d94c:	ldp	x21, x22, [sp, #32]
    d950:	ldp	x23, x24, [sp, #48]
    d954:	ldp	x29, x30, [sp], #112
    d958:	ret
    d95c:	ldr	x0, [x20, #216]
    d960:	ldr	x0, [x0, #104]
    d964:	cmp	x0, x23
    d968:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    d96c:	ldr	x22, [x20, #200]
    d970:	sub	x21, x22, #0xc8
    d974:	mov	x0, x21
    d978:	bl	7f30 <scols_column_is_hidden@plt>
    d97c:	cbz	w0, d8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x550>
    d980:	ldr	x0, [x22, #16]
    d984:	ldr	x0, [x0, #104]
    d988:	cmp	x0, x22
    d98c:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    d990:	ldr	x22, [x22]
    d994:	sub	x21, x22, #0xc8
    d998:	mov	x0, x21
    d99c:	bl	7f30 <scols_column_is_hidden@plt>
    d9a0:	cbz	w0, d8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x550>
    d9a4:	ldr	x0, [x22, #16]
    d9a8:	ldr	x0, [x0, #104]
    d9ac:	cmp	x0, x22
    d9b0:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    d9b4:	ldr	x22, [x22]
    d9b8:	sub	x21, x22, #0xc8
    d9bc:	mov	x0, x21
    d9c0:	bl	7f30 <scols_column_is_hidden@plt>
    d9c4:	cbz	w0, d8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x550>
    d9c8:	ldr	x0, [x22, #16]
    d9cc:	ldr	x0, [x0, #104]
    d9d0:	cmp	x0, x22
    d9d4:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    d9d8:	ldr	x22, [x22]
    d9dc:	sub	x21, x22, #0xc8
    d9e0:	mov	x0, x21
    d9e4:	bl	7f30 <scols_column_is_hidden@plt>
    d9e8:	cbz	w0, d8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x550>
    d9ec:	ldr	x0, [x22, #16]
    d9f0:	ldr	x0, [x0, #104]
    d9f4:	cmp	x0, x22
    d9f8:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    d9fc:	mov	x0, x21
    da00:	bl	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    da04:	cbz	w0, d8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x550>
    da08:	b	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>
    da0c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    da10:	ldr	x0, [x0, #4008]
    da14:	ldr	x23, [x0]
    da18:	bl	7630 <getpid@plt>
    da1c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    da20:	mov	w2, w0
    da24:	add	x4, x4, #0xb68
    da28:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    da2c:	add	x3, x3, #0xb48
    da30:	mov	x0, x23
    da34:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    da38:	add	x1, x1, #0xb58
    da3c:	bl	80f0 <fprintf@plt>
    da40:	mov	x0, x20
    da44:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    da48:	add	x1, x1, #0x78
    da4c:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    da50:	b	d870 <scols_table_get_termheight@@SMARTCOLS_2.31+0x510>
    da54:	ldr	x0, [x21, #112]
    da58:	cbz	x0, db18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7b8>
    da5c:	mov	x0, x22
    da60:	bl	11598 <scols_get_library_version@@SMARTCOLS_2.25+0xe8>
    da64:	mov	x22, x0
    da68:	cbz	x0, d880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    da6c:	mov	x2, x0
    da70:	mov	x1, x21
    da74:	mov	x0, x19
    da78:	bl	d438 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    da7c:	ldr	x1, [x21, #64]
    da80:	add	x0, x21, #0x40
    da84:	cmp	x1, x0
    da88:	b.eq	daec <scols_table_get_termheight@@SMARTCOLS_2.31+0x78c>  // b.none
    da8c:	add	x23, sp, #0x58
    da90:	add	x24, sp, #0x50
    da94:	mov	x0, x23
    da98:	mov	w1, #0x0                   	// #0
    da9c:	bl	73b0 <scols_reset_iter@plt>
    daa0:	mov	x2, x24
    daa4:	mov	x1, x23
    daa8:	mov	x0, x19
    daac:	bl	7e70 <scols_table_next_column@plt>
    dab0:	cbnz	w0, daec <scols_table_get_termheight@@SMARTCOLS_2.31+0x78c>
    dab4:	ldr	x0, [sp, #80]
    dab8:	bl	7f30 <scols_column_is_hidden@plt>
    dabc:	cbnz	w0, daa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x740>
    dac0:	ldr	x0, [sp, #80]
    dac4:	ldr	x0, [x0, #104]
    dac8:	cbz	x0, daa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x740>
    dacc:	ldr	x2, [x19, #176]
    dad0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    dad4:	add	x1, x1, #0xf28
    dad8:	mov	x0, x22
    dadc:	ldr	x2, [x2, #16]
    dae0:	cmp	x2, #0x0
    dae4:	csel	x1, x1, x2, eq  // eq = none
    dae8:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    daec:	add	x2, sp, #0x48
    daf0:	mov	x1, x22
    daf4:	mov	x0, x19
    daf8:	mov	x3, #0x0                   	// #0
    dafc:	bl	118d0 <scols_get_library_version@@SMARTCOLS_2.25+0x420>
    db00:	cbz	x0, db0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x7ac>
    db04:	ldr	x1, [sp, #72]
    db08:	cbnz	x1, dc14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b4>
    db0c:	mov	x0, x22
    db10:	bl	11648 <scols_get_library_version@@SMARTCOLS_2.25+0x198>
    db14:	b	d880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    db18:	ldr	x1, [x21, #64]
    db1c:	add	x0, x21, #0x40
    db20:	cmp	x1, x0
    db24:	b.eq	d880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>  // b.none
    db28:	ldr	x0, [x19, #176]
    db2c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    db30:	ldr	x1, [x19, #72]
    db34:	add	x22, x22, #0xf28
    db38:	ldr	x0, [x0, #16]
    db3c:	cmp	x0, #0x0
    db40:	csel	x0, x22, x0, eq  // eq = none
    db44:	bl	72f0 <fputs@plt>
    db48:	ldr	x0, [x19, #176]
    db4c:	ldr	x0, [x0, #16]
    db50:	cmp	x0, #0x0
    db54:	csel	x0, x22, x0, eq  // eq = none
    db58:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
    db5c:	str	x0, [sp, #72]
    db60:	b	d880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    db64:	ldr	x0, [x20, #216]
    db68:	ldr	x0, [x0, #104]
    db6c:	cmp	x0, x21
    db70:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    db74:	ldr	x21, [x20, #200]
    db78:	sub	x20, x21, #0xc8
    db7c:	mov	x0, x20
    db80:	bl	7f30 <scols_column_is_hidden@plt>
    db84:	cbz	w0, d930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5d0>
    db88:	ldr	x0, [x21, #16]
    db8c:	ldr	x0, [x0, #104]
    db90:	cmp	x0, x21
    db94:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    db98:	ldr	x21, [x21]
    db9c:	sub	x20, x21, #0xc8
    dba0:	mov	x0, x20
    dba4:	bl	7f30 <scols_column_is_hidden@plt>
    dba8:	cbz	w0, d930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5d0>
    dbac:	ldr	x0, [x21, #16]
    dbb0:	ldr	x0, [x0, #104]
    dbb4:	cmp	x0, x21
    dbb8:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    dbbc:	ldr	x21, [x21]
    dbc0:	sub	x20, x21, #0xc8
    dbc4:	mov	x0, x20
    dbc8:	bl	7f30 <scols_column_is_hidden@plt>
    dbcc:	cbz	w0, d930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5d0>
    dbd0:	ldr	x0, [x21, #16]
    dbd4:	ldr	x0, [x0, #104]
    dbd8:	cmp	x0, x21
    dbdc:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    dbe0:	ldr	x21, [x21]
    dbe4:	sub	x20, x21, #0xc8
    dbe8:	mov	x0, x20
    dbec:	bl	7f30 <scols_column_is_hidden@plt>
    dbf0:	cbz	w0, d930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5d0>
    dbf4:	ldr	x0, [x21, #16]
    dbf8:	ldr	x0, [x0, #104]
    dbfc:	cmp	x0, x21
    dc00:	b.eq	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>  // b.none
    dc04:	mov	x0, x20
    dc08:	bl	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    dc0c:	cbz	w0, d930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5d0>
    dc10:	b	d948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>
    dc14:	ldr	x1, [x19, #72]
    dc18:	bl	72f0 <fputs@plt>
    dc1c:	b	db0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x7ac>
    dc20:	stp	x29, x30, [sp, #-128]!
    dc24:	mov	x29, sp
    dc28:	stp	x19, x20, [sp, #16]
    dc2c:	stp	x21, x22, [sp, #32]
    dc30:	stp	x23, x24, [sp, #48]
    dc34:	stp	x25, x26, [sp, #64]
    dc38:	str	xzr, [sp, #120]
    dc3c:	cbz	x0, e860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1500>
    dc40:	mov	x21, x1
    dc44:	cbz	x1, e838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14d8>
    dc48:	mov	x23, x2
    dc4c:	mov	x20, x0
    dc50:	mov	x25, x3
    dc54:	mov	x22, x4
    dc58:	mov	x0, x4
    dc5c:	bl	118a0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
    dc60:	ldr	x2, [x21, #216]
    dc64:	cmp	x0, #0x0
    dc68:	mov	x19, x0
    dc6c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    dc70:	add	x1, x1, #0xd08
    dc74:	add	x0, x21, #0xc8
    dc78:	csel	x19, x1, x19, eq  // eq = none
    dc7c:	ldr	x1, [x2, #104]
    dc80:	cmp	x1, x0
    dc84:	b.eq	decc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb6c>  // b.none
    dc88:	ldr	x26, [x21, #200]
    dc8c:	sub	x24, x26, #0xc8
    dc90:	mov	x0, x24
    dc94:	bl	7f30 <scols_column_is_hidden@plt>
    dc98:	cbnz	w0, de18 <scols_table_get_termheight@@SMARTCOLS_2.31+0xab8>
    dc9c:	mov	w24, #0x0                   	// #0
    dca0:	ldr	w0, [x20, #224]
    dca4:	cmp	w0, #0x2
    dca8:	b.eq	dedc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb7c>  // b.none
    dcac:	cmp	w0, #0x3
    dcb0:	b.eq	dfd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc74>  // b.none
    dcb4:	cmp	w0, #0x1
    dcb8:	b.eq	e128 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>  // b.none
    dcbc:	ldrb	w0, [x20, #248]
    dcc0:	stp	x27, x28, [sp, #80]
    dcc4:	mov	x27, #0x0                   	// #0
    dcc8:	tbz	w0, #1, dce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x988>
    dccc:	cbz	x25, e3d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1070>
    dcd0:	ldr	x27, [x25, #8]
    dcd4:	cmp	x23, #0x0
    dcd8:	ccmp	x27, #0x0, #0x0, ne  // ne = any
    dcdc:	b.ne	dce4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x984>  // b.any
    dce0:	ldr	x27, [x23, #24]
    dce4:	cbz	x27, e3d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1074>
    dce8:	mov	x0, x21
    dcec:	add	x28, sp, #0x78
    dcf0:	bl	7320 <scols_column_get_safechars@plt>
    dcf4:	mov	x3, x0
    dcf8:	mov	x2, x28
    dcfc:	mov	x1, x22
    dd00:	mov	x0, x20
    dd04:	bl	118d0 <scols_get_library_version@@SMARTCOLS_2.25+0x420>
    dd08:	mov	x19, x0
    dd0c:	cbz	x0, e2d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    dd10:	bl	72c0 <strlen@plt>
    dd14:	mov	x26, x0
    dd18:	ldrsb	w1, [x19]
    dd1c:	ldr	x25, [x21, #16]
    dd20:	cbnz	w1, e280 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf20>
    dd24:	ldr	x0, [sp, #120]
    dd28:	cbz	w24, dd34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9d4>
    dd2c:	cmp	x25, x0
    dd30:	b.hi	e62c <scols_table_get_termheight@@SMARTCOLS_2.31+0x12cc>  // b.pmore
    dd34:	cmp	x25, x0
    dd38:	b.cc	e448 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10e8>  // b.lo, b.ul, b.last
    dd3c:	cmn	x26, #0x1
    dd40:	b.eq	e440 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10e0>  // b.none
    dd44:	ldrsb	w0, [x19]
    dd48:	cbnz	w0, e4dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x117c>
    dd4c:	mov	x0, x20
    dd50:	bl	7c80 <scols_table_is_minout@plt>
    dd54:	cbz	w0, dd6c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0c>
    dd58:	mov	x2, x23
    dd5c:	mov	x1, x21
    dd60:	mov	x0, x20
    dd64:	bl	d688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x328>
    dd68:	cbnz	w0, e3b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1050>
    dd6c:	mov	x0, x20
    dd70:	bl	7890 <scols_table_is_maxout@plt>
    dd74:	cmp	w0, #0x0
    dd78:	csel	w0, w24, wzr, eq  // eq = none
    dd7c:	cbnz	w0, e3b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1050>
    dd80:	ldr	x19, [sp, #120]
    dd84:	cmp	x19, x25
    dd88:	b.cs	ddd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>  // b.hs, b.nlast
    dd8c:	adrp	x26, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    dd90:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    dd94:	add	x26, x26, #0xd78
    dd98:	add	x27, x27, #0xf60
    dd9c:	nop
    dda0:	ldrb	w1, [x20, #248]
    dda4:	mov	x0, x26
    dda8:	tbnz	w1, #3, ddbc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa5c>
    ddac:	ldr	x0, [x20, #176]
    ddb0:	ldr	x0, [x0, #96]
    ddb4:	cmp	x0, #0x0
    ddb8:	csel	x0, x27, x0, eq  // eq = none
    ddbc:	ldr	x1, [x20, #72]
    ddc0:	add	x19, x19, #0x1
    ddc4:	bl	72f0 <fputs@plt>
    ddc8:	cmp	x19, x25
    ddcc:	b.ne	dda0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa40>  // b.any
    ddd0:	ldr	x19, [sp, #120]
    ddd4:	cmp	x25, x19
    ddd8:	b.cc	e31c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfbc>  // b.lo, b.ul, b.last
    dddc:	cbnz	w24, e3b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1050>
    dde0:	ldp	x1, x2, [x20, #72]
    dde4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    dde8:	add	x0, x0, #0xf60
    ddec:	cmp	x2, #0x0
    ddf0:	csel	x0, x0, x2, eq  // eq = none
    ddf4:	bl	72f0 <fputs@plt>
    ddf8:	ldp	x27, x28, [sp, #80]
    ddfc:	mov	w0, #0x0                   	// #0
    de00:	ldp	x19, x20, [sp, #16]
    de04:	ldp	x21, x22, [sp, #32]
    de08:	ldp	x23, x24, [sp, #48]
    de0c:	ldp	x25, x26, [sp, #64]
    de10:	ldp	x29, x30, [sp], #128
    de14:	ret
    de18:	ldr	x0, [x24, #216]
    de1c:	ldr	x0, [x0, #104]
    de20:	cmp	x0, x26
    de24:	b.eq	decc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb6c>  // b.none
    de28:	ldr	x26, [x24, #200]
    de2c:	sub	x24, x26, #0xc8
    de30:	mov	x0, x24
    de34:	bl	7f30 <scols_column_is_hidden@plt>
    de38:	cbz	w0, dc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x93c>
    de3c:	ldr	x0, [x26, #16]
    de40:	ldr	x0, [x0, #104]
    de44:	cmp	x0, x26
    de48:	b.eq	decc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb6c>  // b.none
    de4c:	ldr	x26, [x26]
    de50:	sub	x24, x26, #0xc8
    de54:	mov	x0, x24
    de58:	bl	7f30 <scols_column_is_hidden@plt>
    de5c:	cbz	w0, dc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x93c>
    de60:	ldr	x0, [x26, #16]
    de64:	ldr	x0, [x0, #104]
    de68:	cmp	x0, x26
    de6c:	b.eq	decc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb6c>  // b.none
    de70:	ldr	x26, [x26]
    de74:	sub	x24, x26, #0xc8
    de78:	mov	x0, x24
    de7c:	bl	7f30 <scols_column_is_hidden@plt>
    de80:	cbz	w0, dc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x93c>
    de84:	ldr	x0, [x26, #16]
    de88:	ldr	x0, [x0, #104]
    de8c:	cmp	x0, x26
    de90:	b.eq	decc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb6c>  // b.none
    de94:	ldr	x26, [x26]
    de98:	sub	x24, x26, #0xc8
    de9c:	mov	x0, x24
    dea0:	bl	7f30 <scols_column_is_hidden@plt>
    dea4:	cbz	w0, dc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x93c>
    dea8:	ldr	x0, [x26, #16]
    deac:	ldr	x0, [x0, #104]
    deb0:	cmp	x0, x26
    deb4:	b.eq	decc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb6c>  // b.none
    deb8:	mov	x0, x24
    debc:	bl	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    dec0:	cmp	w0, #0x0
    dec4:	cset	w24, ne  // ne = any
    dec8:	b	dca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x940>
    decc:	ldr	w0, [x20, #224]
    ded0:	mov	w24, #0x1                   	// #1
    ded4:	cmp	w0, #0x2
    ded8:	b.ne	dcac <scols_table_get_termheight@@SMARTCOLS_2.31+0x94c>  // b.any
    dedc:	ldr	x22, [x20, #72]
    dee0:	add	x0, x21, #0xa8
    dee4:	bl	74f0 <scols_cell_get_data@plt>
    dee8:	mov	x2, x0
    deec:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    def0:	mov	x0, x22
    def4:	add	x1, x1, #0xb0
    def8:	bl	80f0 <fprintf@plt>
    defc:	ldr	x22, [x20, #72]
    df00:	mov	w0, #0x22                  	// #34
    df04:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    df08:	mov	w25, #0x4002                	// #16386
    df0c:	mov	x1, x22
    df10:	bl	74e0 <fputc@plt>
    df14:	ldrsb	w26, [x19]
    df18:	add	x23, x23, #0xa8
    df1c:	cbnz	w26, df3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xbdc>
    df20:	b	df90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc30>
    df24:	mov	w2, w21
    df28:	mov	x1, x23
    df2c:	mov	x0, x22
    df30:	bl	80f0 <fprintf@plt>
    df34:	ldrsb	w26, [x19, #1]!
    df38:	cbz	w26, df90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc30>
    df3c:	and	w21, w26, #0xff
    df40:	mov	w1, #0xfd                  	// #253
    df44:	sub	w0, w21, #0x5c
    df48:	sub	w2, w21, #0x22
    df4c:	and	w0, w0, #0xfffffffb
    df50:	tst	w2, w1
    df54:	and	w0, w0, #0xff
    df58:	ccmp	w0, #0x0, #0x4, ne  // ne = any
    df5c:	b.eq	df24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc4>  // b.none
    df60:	bl	7ae0 <__ctype_b_loc@plt>
    df64:	ldr	x0, [x0]
    df68:	ubfiz	x1, x21, #1, #8
    df6c:	ldrh	w0, [x0, x1]
    df70:	and	w0, w25, w0
    df74:	cmp	w0, #0x4, lsl #12
    df78:	b.ne	df24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc4>  // b.any
    df7c:	mov	w0, w26
    df80:	mov	x1, x22
    df84:	bl	74e0 <fputc@plt>
    df88:	ldrsb	w26, [x19, #1]!
    df8c:	cbnz	w26, df3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xbdc>
    df90:	mov	x1, x22
    df94:	mov	w0, #0x22                  	// #34
    df98:	bl	74e0 <fputc@plt>
    df9c:	cbnz	w24, ddfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    dfa0:	ldp	x1, x2, [x20, #72]
    dfa4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    dfa8:	add	x0, x0, #0xf60
    dfac:	cmp	x2, #0x0
    dfb0:	csel	x0, x0, x2, eq  // eq = none
    dfb4:	bl	72f0 <fputs@plt>
    dfb8:	mov	w0, #0x0                   	// #0
    dfbc:	ldp	x19, x20, [sp, #16]
    dfc0:	ldp	x21, x22, [sp, #32]
    dfc4:	ldp	x23, x24, [sp, #48]
    dfc8:	ldp	x25, x26, [sp, #64]
    dfcc:	ldp	x29, x30, [sp], #128
    dfd0:	ret
    dfd4:	add	x0, x21, #0xa8
    dfd8:	bl	74f0 <scols_cell_get_data@plt>
    dfdc:	ldr	x23, [x20, #72]
    dfe0:	mov	x22, x0
    dfe4:	mov	w0, #0x22                  	// #34
    dfe8:	mov	x1, x23
    dfec:	bl	74e0 <fputc@plt>
    dff0:	cbz	x22, e0a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd44>
    dff4:	ldrsb	w3, [x22]
    dff8:	cbz	w3, e0a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd44>
    dffc:	adrp	x26, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e000:	mov	w25, #0x5c                  	// #92
    e004:	add	x26, x26, #0xe0
    e008:	stp	x27, x28, [sp, #80]
    e00c:	adrp	x27, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e010:	add	x27, x27, #0xc8
    e014:	b	e048 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce8>
    e018:	cmp	w3, #0x8
    e01c:	b.eq	e3dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x107c>  // b.none
    e020:	cmp	w3, #0x9
    e024:	b.ne	e414 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10b4>  // b.any
    e028:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e02c:	mov	x3, x23
    e030:	add	x0, x0, #0xc0
    e034:	mov	x2, #0x2                   	// #2
    e038:	mov	x1, #0x1                   	// #1
    e03c:	bl	7cb0 <fwrite@plt>
    e040:	ldrsb	w3, [x22, #1]!
    e044:	cbz	w3, e0a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd40>
    e048:	and	x28, x3, #0xff
    e04c:	cmp	w28, #0x22
    e050:	ccmp	w28, w25, #0x4, ne  // ne = any
    e054:	b.eq	e10c <scols_table_get_termheight@@SMARTCOLS_2.31+0xdac>  // b.none
    e058:	cmp	w28, #0x1f
    e05c:	b.hi	e0f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd94>  // b.pmore
    e060:	cmp	w3, #0xa
    e064:	b.eq	e428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10c8>  // b.none
    e068:	b.le	e018 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcb8>
    e06c:	cmp	w3, #0xc
    e070:	b.eq	e3f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1098>  // b.none
    e074:	cmp	w3, #0xd
    e078:	b.ne	e414 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10b4>  // b.any
    e07c:	mov	x3, x23
    e080:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e084:	mov	x2, #0x2                   	// #2
    e088:	add	x0, x0, #0xd8
    e08c:	mov	x1, #0x1                   	// #1
    e090:	bl	7cb0 <fwrite@plt>
    e094:	ldrsb	w3, [x22, #1]!
    e098:	cbnz	w3, e048 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce8>
    e09c:	nop
    e0a0:	ldp	x27, x28, [sp, #80]
    e0a4:	mov	x1, x23
    e0a8:	mov	w0, #0x22                  	// #34
    e0ac:	bl	74e0 <fputc@plt>
    e0b0:	ldr	x1, [x20, #72]
    e0b4:	mov	w0, #0x3a                  	// #58
    e0b8:	bl	74e0 <fputc@plt>
    e0bc:	ldr	w0, [x21, #76]
    e0c0:	cmp	w0, #0x1
    e0c4:	b.eq	e2f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf90>  // b.none
    e0c8:	cmp	w0, #0x2
    e0cc:	b.eq	e258 <scols_table_get_termheight@@SMARTCOLS_2.31+0xef8>  // b.none
    e0d0:	cbz	w0, e19c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe3c>
    e0d4:	cbnz	w24, ddfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    e0d8:	ldr	x3, [x20, #72]
    e0dc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e0e0:	mov	x2, #0x2                   	// #2
    e0e4:	mov	x1, #0x1                   	// #1
    e0e8:	add	x0, x0, #0xf8
    e0ec:	bl	7cb0 <fwrite@plt>
    e0f0:	b	ddfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    e0f4:	bl	7580 <__ctype_tolower_loc@plt>
    e0f8:	ldr	x0, [x0]
    e0fc:	mov	x1, x23
    e100:	ldr	w0, [x0, x28, lsl #2]
    e104:	bl	74e0 <fputc@plt>
    e108:	b	e040 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce0>
    e10c:	mov	x1, x23
    e110:	mov	w0, #0x5c                  	// #92
    e114:	bl	74e0 <fputc@plt>
    e118:	mov	x1, x23
    e11c:	mov	w0, w28
    e120:	bl	74e0 <fputc@plt>
    e124:	b	e040 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce0>
    e128:	ldrsb	w21, [x19]
    e12c:	ldr	x25, [x20, #72]
    e130:	cbz	w21, df9c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc3c>
    e134:	adrp	x22, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e138:	bl	7ae0 <__ctype_b_loc@plt>
    e13c:	add	x22, x22, #0xa8
    e140:	mov	x23, x0
    e144:	mov	w26, #0x4002                	// #16386
    e148:	b	e160 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe00>
    e14c:	mov	x1, x22
    e150:	mov	x0, x25
    e154:	bl	80f0 <fprintf@plt>
    e158:	ldrsb	w21, [x19, #1]!
    e15c:	cbz	w21, df9c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc3c>
    e160:	ldr	x1, [x23]
    e164:	ubfiz	x0, x21, #1, #8
    e168:	cmp	w21, #0x5c
    e16c:	and	w2, w21, #0xff
    e170:	ldrh	w0, [x1, x0]
    e174:	and	w1, w0, #0x1
    e178:	csinc	w1, w1, wzr, ne  // ne = any
    e17c:	cbnz	w1, e14c <scols_table_get_termheight@@SMARTCOLS_2.31+0xdec>
    e180:	and	w0, w0, w26
    e184:	cmp	w0, #0x4, lsl #12
    e188:	b.ne	e14c <scols_table_get_termheight@@SMARTCOLS_2.31+0xdec>  // b.any
    e18c:	mov	w0, w21
    e190:	mov	x1, x25
    e194:	bl	74e0 <fputc@plt>
    e198:	b	e158 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdf8>
    e19c:	ldrsb	w0, [x19]
    e1a0:	ldr	x22, [x20, #72]
    e1a4:	mov	x3, x22
    e1a8:	cbz	w0, e300 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfa0>
    e1ac:	mov	x1, x22
    e1b0:	mov	w0, #0x22                  	// #34
    e1b4:	bl	74e0 <fputc@plt>
    e1b8:	ldrsb	w0, [x19]
    e1bc:	cbz	w0, e654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12f4>
    e1c0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e1c4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e1c8:	add	x26, x2, #0xc8
    e1cc:	add	x25, x1, #0xe0
    e1d0:	mov	w23, #0x5c                  	// #92
    e1d4:	b	e208 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea8>
    e1d8:	cmp	w0, #0x8
    e1dc:	b.eq	e6c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1368>  // b.none
    e1e0:	cmp	w0, #0x9
    e1e4:	b.ne	e6b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>  // b.any
    e1e8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e1ec:	mov	x3, x22
    e1f0:	add	x0, x0, #0xc0
    e1f4:	mov	x2, #0x2                   	// #2
    e1f8:	mov	x1, #0x1                   	// #1
    e1fc:	bl	7cb0 <fwrite@plt>
    e200:	ldrsb	w0, [x19, #1]!
    e204:	cbz	w0, e654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12f4>
    e208:	and	w21, w0, #0xff
    e20c:	cmp	w21, #0x22
    e210:	ccmp	w21, w23, #0x4, ne  // ne = any
    e214:	b.eq	e610 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b0>  // b.none
    e218:	cmp	w21, #0x1f
    e21c:	b.hi	e604 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12a4>  // b.pmore
    e220:	cmp	w0, #0xa
    e224:	b.eq	e680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1320>  // b.none
    e228:	b.le	e1d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe78>
    e22c:	cmp	w0, #0xc
    e230:	b.eq	e698 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1338>  // b.none
    e234:	cmp	w0, #0xd
    e238:	b.ne	e6b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1354>  // b.any
    e23c:	mov	x3, x22
    e240:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e244:	mov	x2, #0x2                   	// #2
    e248:	mov	x1, #0x1                   	// #1
    e24c:	add	x0, x0, #0xd8
    e250:	bl	7cb0 <fwrite@plt>
    e254:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    e258:	ldrsb	w1, [x19]
    e25c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e260:	add	x0, x0, #0x90
    e264:	cmp	w1, #0x30
    e268:	ccmp	w1, #0x0, #0x4, ne  // ne = any
    e26c:	b.ne	e5ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x128c>  // b.any
    e270:	ldr	x1, [x20, #72]
    e274:	bl	72f0 <fputs@plt>
    e278:	cbnz	w24, ddfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    e27c:	b	e0d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd78>
    e280:	mov	x0, x21
    e284:	bl	77d0 <scols_column_is_customwrap@plt>
    e288:	cbz	w0, dd24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c4>
    e28c:	ldp	x3, x2, [x21, #152]
    e290:	mov	x1, x19
    e294:	mov	x0, x21
    e298:	blr	x3
    e29c:	mov	x1, x0
    e2a0:	cbz	x0, dd24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c4>
    e2a4:	sub	x3, x0, x19
    e2a8:	mov	x0, x21
    e2ac:	sub	x2, x26, x3
    e2b0:	str	x3, [sp, #104]
    e2b4:	bl	d538 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d8>
    e2b8:	ldr	x3, [sp, #104]
    e2bc:	mov	x0, x19
    e2c0:	mov	x2, #0x0                   	// #0
    e2c4:	mov	x26, x3
    e2c8:	mov	x1, x3
    e2cc:	bl	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x2698>
    e2d0:	str	x0, [sp, #120]
    e2d4:	b	dd28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c8>
    e2d8:	adrp	x19, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e2dc:	mov	x26, #0x0                   	// #0
    e2e0:	add	x19, x19, #0xd08
    e2e4:	ldr	x25, [x21, #16]
    e2e8:	ldr	x0, [sp, #120]
    e2ec:	b	dd28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c8>
    e2f0:	ldrsb	w0, [x19]
    e2f4:	ldr	x1, [x20, #72]
    e2f8:	cbnz	w0, e580 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1220>
    e2fc:	mov	x3, x1
    e300:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e304:	mov	x2, #0x4                   	// #4
    e308:	add	x0, x0, #0xf0
    e30c:	mov	x1, #0x1                   	// #1
    e310:	bl	7cb0 <fwrite@plt>
    e314:	cbnz	w24, ddfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    e318:	b	e0d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd78>
    e31c:	mov	x0, x21
    e320:	bl	7ee0 <scols_column_is_trunc@plt>
    e324:	cbnz	w0, dddc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa7c>
    e328:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    e32c:	ldr	x0, [x19, #4016]
    e330:	ldr	w0, [x0]
    e334:	tbnz	w0, #5, e768 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1408>
    e338:	mov	x0, x22
    e33c:	bl	118b8 <scols_get_library_version@@SMARTCOLS_2.25+0x408>
    e340:	ldr	x19, [x19, #4016]
    e344:	mov	x22, x0
    e348:	ldr	w0, [x19]
    e34c:	tbnz	w0, #3, e720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13c0>
    e350:	ldr	x2, [x20, #88]
    e354:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e358:	ldr	x1, [x20, #72]
    e35c:	cmp	x2, #0x0
    e360:	add	x0, x0, #0xa0
    e364:	mov	x19, #0x0                   	// #0
    e368:	csel	x0, x0, x2, eq  // eq = none
    e36c:	bl	72f0 <fputs@plt>
    e370:	ldr	x0, [x20, #232]
    e374:	add	x0, x0, #0x1
    e378:	str	x0, [x20, #232]
    e37c:	nop
    e380:	mov	x1, x19
    e384:	mov	x0, x20
    e388:	bl	8110 <scols_table_get_column@plt>
    e38c:	mov	x1, x0
    e390:	mov	x3, x22
    e394:	mov	x2, x23
    e398:	mov	x0, x20
    e39c:	bl	d838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d8>
    e3a0:	ldr	x1, [x21, #8]
    e3a4:	add	x19, x19, #0x1
    e3a8:	cmp	x19, x1
    e3ac:	b.ls	e380 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1020>  // b.plast
    e3b0:	mov	w0, #0x0                   	// #0
    e3b4:	ldp	x19, x20, [sp, #16]
    e3b8:	ldp	x21, x22, [sp, #32]
    e3bc:	ldp	x23, x24, [sp, #48]
    e3c0:	ldp	x25, x26, [sp, #64]
    e3c4:	ldp	x27, x28, [sp, #80]
    e3c8:	ldp	x29, x30, [sp], #128
    e3cc:	ret
    e3d0:	cbnz	x23, dce0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x980>
    e3d4:	ldr	x27, [x21, #88]
    e3d8:	b	dce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x988>
    e3dc:	mov	x3, x23
    e3e0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e3e4:	mov	x2, #0x2                   	// #2
    e3e8:	mov	x1, #0x1                   	// #1
    e3ec:	add	x0, x0, #0xb8
    e3f0:	bl	7cb0 <fwrite@plt>
    e3f4:	b	e040 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce0>
    e3f8:	mov	x3, x23
    e3fc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e400:	mov	x2, #0x2                   	// #2
    e404:	mov	x1, #0x1                   	// #1
    e408:	add	x0, x0, #0xd0
    e40c:	bl	7cb0 <fwrite@plt>
    e410:	b	e040 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce0>
    e414:	mov	w2, w28
    e418:	mov	x1, x26
    e41c:	mov	x0, x23
    e420:	bl	80f0 <fprintf@plt>
    e424:	b	e040 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce0>
    e428:	mov	x3, x23
    e42c:	mov	x0, x27
    e430:	mov	x2, #0x2                   	// #2
    e434:	mov	x1, #0x1                   	// #1
    e438:	bl	7cb0 <fwrite@plt>
    e43c:	b	e040 <scols_table_get_termheight@@SMARTCOLS_2.31+0xce0>
    e440:	str	xzr, [sp, #120]
    e444:	b	dd4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9ec>
    e448:	mov	x0, x21
    e44c:	bl	7ee0 <scols_column_is_trunc@plt>
    e450:	cbnz	w0, e668 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1308>
    e454:	ldr	x0, [sp, #120]
    e458:	cmp	x0, x25
    e45c:	b.ls	dd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9dc>  // b.plast
    e460:	mov	x0, x21
    e464:	bl	7870 <scols_column_is_wrap@plt>
    e468:	cbz	w0, dd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9dc>
    e46c:	mov	x0, x21
    e470:	bl	77d0 <scols_column_is_customwrap@plt>
    e474:	cbnz	w0, dd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9dc>
    e478:	mov	x2, x26
    e47c:	mov	x1, x19
    e480:	mov	x0, x21
    e484:	bl	d538 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d8>
    e488:	mov	x1, x28
    e48c:	mov	x0, x19
    e490:	str	x25, [sp, #120]
    e494:	bl	17f08 <scols_init_debug@@SMARTCOLS_2.25+0x2da8>
    e498:	mov	x26, x0
    e49c:	sub	x0, x0, #0x1
    e4a0:	cmn	x0, #0x3
    e4a4:	b.hi	dd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9dc>  // b.pmore
    e4a8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    e4ac:	ldr	x0, [x0, #4016]
    e4b0:	ldr	w0, [x0]
    e4b4:	tbnz	w0, #5, e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>
    e4b8:	ldr	x0, [x21, #112]
    e4bc:	cmp	x26, x0
    e4c0:	b.cs	e824 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14c4>  // b.hs, b.nlast
    e4c4:	ldr	x1, [x21, #104]
    e4c8:	sub	x0, x0, x26
    e4cc:	str	x0, [x21, #112]
    e4d0:	add	x0, x1, x26
    e4d4:	str	x0, [x21, #104]
    e4d8:	b	dd44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9e4>
    e4dc:	mov	x0, x21
    e4e0:	bl	7b20 <scols_column_is_right@plt>
    e4e4:	cbz	w0, e590 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1230>
    e4e8:	ldr	x1, [x20, #72]
    e4ec:	cbz	x27, e704 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13a4>
    e4f0:	mov	x0, x27
    e4f4:	bl	72f0 <fputs@plt>
    e4f8:	ldr	x28, [sp, #120]
    e4fc:	ldr	x1, [x20, #72]
    e500:	cmp	x28, x25
    e504:	b.cs	e7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1468>  // b.hs, b.nlast
    e508:	adrp	x26, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    e50c:	add	x26, x26, #0xd78
    e510:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e514:	add	x0, x0, #0xf60
    e518:	str	x0, [sp, #104]
    e51c:	nop
    e520:	ldrb	w3, [x20, #248]
    e524:	mov	x0, x26
    e528:	tbnz	w3, #3, e540 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11e0>
    e52c:	ldr	x0, [x20, #176]
    e530:	ldr	x2, [sp, #104]
    e534:	ldr	x0, [x0, #96]
    e538:	cmp	x0, #0x0
    e53c:	csel	x0, x2, x0, eq  // eq = none
    e540:	bl	72f0 <fputs@plt>
    e544:	add	x28, x28, #0x1
    e548:	cmp	x28, x25
    e54c:	ldr	x1, [x20, #72]
    e550:	b.cc	e520 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11c0>  // b.lo, b.ul, b.last
    e554:	mov	x0, x19
    e558:	bl	72f0 <fputs@plt>
    e55c:	cbz	x27, e578 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1218>
    e560:	ldr	x3, [x20, #72]
    e564:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e568:	mov	x2, #0x4                   	// #4
    e56c:	add	x0, x0, #0x120
    e570:	mov	x1, #0x1                   	// #1
    e574:	bl	7cb0 <fwrite@plt>
    e578:	str	x25, [sp, #120]
    e57c:	b	dd4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9ec>
    e580:	mov	x0, x19
    e584:	bl	72f0 <fputs@plt>
    e588:	cbnz	w24, ddfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    e58c:	b	e0d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd78>
    e590:	cbz	x27, e7b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1458>
    e594:	mov	x0, x22
    e598:	bl	119a8 <scols_get_library_version@@SMARTCOLS_2.25+0x4f8>
    e59c:	mov	x28, x0
    e5a0:	mov	x0, x21
    e5a4:	bl	7d50 <scols_column_is_tree@plt>
    e5a8:	cbz	w0, e6fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x139c>
    e5ac:	cmp	x28, #0x0
    e5b0:	ccmp	x28, x26, #0x2, ne  // ne = any
    e5b4:	ldr	x1, [x20, #72]
    e5b8:	b.cc	e6e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1384>  // b.lo, b.ul, b.last
    e5bc:	mov	x0, x27
    e5c0:	bl	72f0 <fputs@plt>
    e5c4:	ldr	x1, [x20, #72]
    e5c8:	mov	x0, x19
    e5cc:	bl	72f0 <fputs@plt>
    e5d0:	ldr	x3, [x20, #72]
    e5d4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e5d8:	mov	x2, #0x4                   	// #4
    e5dc:	mov	x1, #0x1                   	// #1
    e5e0:	add	x0, x0, #0x120
    e5e4:	bl	7cb0 <fwrite@plt>
    e5e8:	b	dd4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9ec>
    e5ec:	and	w1, w1, #0xffffffdf
    e5f0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e5f4:	cmp	w1, #0x4e
    e5f8:	add	x1, x2, #0x98
    e5fc:	csel	x0, x0, x1, eq  // eq = none
    e600:	b	e270 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf10>
    e604:	mov	x1, x22
    e608:	bl	74e0 <fputc@plt>
    e60c:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    e610:	mov	x1, x22
    e614:	mov	w0, #0x5c                  	// #92
    e618:	bl	74e0 <fputc@plt>
    e61c:	mov	x1, x22
    e620:	mov	w0, w21
    e624:	bl	74e0 <fputc@plt>
    e628:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    e62c:	mov	x0, x20
    e630:	bl	7890 <scols_table_is_maxout@plt>
    e634:	cbz	w0, e640 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e0>
    e638:	ldr	x0, [sp, #120]
    e63c:	b	dd34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9d4>
    e640:	mov	x0, x21
    e644:	bl	7b20 <scols_column_is_right@plt>
    e648:	cbnz	w0, e638 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d8>
    e64c:	ldr	x25, [sp, #120]
    e650:	b	dd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9dc>
    e654:	mov	x1, x22
    e658:	mov	w0, #0x22                  	// #34
    e65c:	bl	74e0 <fputc@plt>
    e660:	cbnz	w24, ddfc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    e664:	b	e0d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd78>
    e668:	mov	x1, x28
    e66c:	mov	x0, x19
    e670:	str	x25, [sp, #120]
    e674:	bl	17f08 <scols_init_debug@@SMARTCOLS_2.25+0x2da8>
    e678:	mov	x26, x0
    e67c:	b	e454 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10f4>
    e680:	mov	x3, x22
    e684:	mov	x0, x26
    e688:	mov	x2, #0x2                   	// #2
    e68c:	mov	x1, #0x1                   	// #1
    e690:	bl	7cb0 <fwrite@plt>
    e694:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    e698:	mov	x3, x22
    e69c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e6a0:	mov	x2, #0x2                   	// #2
    e6a4:	mov	x1, #0x1                   	// #1
    e6a8:	add	x0, x0, #0xd0
    e6ac:	bl	7cb0 <fwrite@plt>
    e6b0:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    e6b4:	mov	w2, w21
    e6b8:	mov	x1, x25
    e6bc:	mov	x0, x22
    e6c0:	bl	80f0 <fprintf@plt>
    e6c4:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    e6c8:	mov	x3, x22
    e6cc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e6d0:	mov	x2, #0x2                   	// #2
    e6d4:	mov	x1, #0x1                   	// #1
    e6d8:	add	x0, x0, #0xb8
    e6dc:	bl	7cb0 <fwrite@plt>
    e6e0:	b	e200 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>
    e6e4:	mov	x0, x19
    e6e8:	add	x19, x19, x28
    e6ec:	mov	x3, x1
    e6f0:	mov	x2, x28
    e6f4:	mov	x1, #0x1                   	// #1
    e6f8:	bl	7cb0 <fwrite@plt>
    e6fc:	ldr	x1, [x20, #72]
    e700:	b	e5bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x125c>
    e704:	ldr	x28, [sp, #120]
    e708:	cmp	x28, x25
    e70c:	b.cc	e508 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a8>  // b.lo, b.ul, b.last
    e710:	mov	x0, x19
    e714:	bl	72f0 <fputs@plt>
    e718:	str	x25, [sp, #120]
    e71c:	b	dd4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9ec>
    e720:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    e724:	ldr	x0, [x0, #4008]
    e728:	ldr	x19, [x0]
    e72c:	bl	7630 <getpid@plt>
    e730:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e734:	mov	w2, w0
    e738:	add	x4, x4, #0xba0
    e73c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e740:	add	x3, x3, #0xb48
    e744:	mov	x0, x19
    e748:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e74c:	add	x1, x1, #0xb58
    e750:	bl	80f0 <fprintf@plt>
    e754:	mov	x0, x23
    e758:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e75c:	add	x1, x1, #0x150
    e760:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    e764:	b	e350 <scols_table_get_termheight@@SMARTCOLS_2.31+0xff0>
    e768:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    e76c:	ldr	x0, [x0, #4008]
    e770:	ldr	x24, [x0]
    e774:	bl	7630 <getpid@plt>
    e778:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e77c:	mov	w2, w0
    e780:	add	x4, x4, #0xb68
    e784:	mov	x0, x24
    e788:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e78c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e790:	add	x3, x3, #0xb48
    e794:	add	x1, x1, #0xb58
    e798:	bl	80f0 <fprintf@plt>
    e79c:	ldr	x2, [sp, #120]
    e7a0:	mov	x3, x25
    e7a4:	mov	x0, x21
    e7a8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e7ac:	add	x1, x1, #0x128
    e7b0:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    e7b4:	b	e338 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfd8>
    e7b8:	ldr	x1, [x20, #72]
    e7bc:	mov	x0, x19
    e7c0:	bl	72f0 <fputs@plt>
    e7c4:	b	dd4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9ec>
    e7c8:	mov	x0, x19
    e7cc:	bl	72f0 <fputs@plt>
    e7d0:	b	e560 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1200>
    e7d4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    e7d8:	ldr	x0, [x0, #4008]
    e7dc:	ldr	x28, [x0]
    e7e0:	bl	7630 <getpid@plt>
    e7e4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e7e8:	mov	w2, w0
    e7ec:	add	x4, x4, #0xb68
    e7f0:	mov	x0, x28
    e7f4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e7f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e7fc:	add	x3, x3, #0xb48
    e800:	add	x1, x1, #0xb58
    e804:	bl	80f0 <fprintf@plt>
    e808:	ldr	x2, [x21, #112]
    e80c:	mov	x3, x26
    e810:	mov	x0, x21
    e814:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e818:	add	x1, x1, #0x100
    e81c:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    e820:	b	e4b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1158>
    e824:	ldr	x0, [x21, #120]
    e828:	bl	7b50 <free@plt>
    e82c:	stp	xzr, xzr, [x21, #104]
    e830:	str	xzr, [x21, #120]
    e834:	b	dd44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9e4>
    e838:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e83c:	add	x3, x3, #0x2b0
    e840:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e844:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e848:	add	x3, x3, #0x38
    e84c:	add	x1, x1, #0x28
    e850:	add	x0, x0, #0xc30
    e854:	mov	w2, #0x1be                 	// #446
    e858:	stp	x27, x28, [sp, #80]
    e85c:	bl	7fc0 <__assert_fail@plt>
    e860:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e864:	add	x3, x3, #0x2b0
    e868:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    e86c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e870:	add	x3, x3, #0x38
    e874:	add	x1, x1, #0x28
    e878:	add	x0, x0, #0xcb0
    e87c:	mov	w2, #0x1bd                 	// #445
    e880:	stp	x27, x28, [sp, #80]
    e884:	bl	7fc0 <__assert_fail@plt>
    e888:	stp	x29, x30, [sp, #-112]!
    e88c:	mov	x29, sp
    e890:	cbz	x0, ee80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b20>
    e894:	stp	x19, x20, [sp, #16]
    e898:	stp	x23, x24, [sp, #48]
    e89c:	mov	x23, x1
    e8a0:	cbz	x1, edf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a98>
    e8a4:	stp	x21, x22, [sp, #32]
    e8a8:	mov	x20, x2
    e8ac:	cbz	x2, ee54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af4>
    e8b0:	mov	x22, x3
    e8b4:	cbz	x3, ee28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ac8>
    e8b8:	mov	x19, x0
    e8bc:	ldr	x1, [x2, #8]
    e8c0:	ldr	x0, [x0, #16]
    e8c4:	cmp	x1, x0
    e8c8:	b.hi	eeb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b58>  // b.pmore
    e8cc:	mov	x0, x3
    e8d0:	bl	116e8 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    e8d4:	ldr	x1, [x20, #8]
    e8d8:	mov	x0, x23
    e8dc:	bl	80e0 <scols_line_get_cell@plt>
    e8e0:	mov	x21, x0
    e8e4:	cbz	x0, e91c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15bc>
    e8e8:	bl	74f0 <scols_cell_get_data@plt>
    e8ec:	mov	x21, x0
    e8f0:	mov	x0, x20
    e8f4:	bl	7d50 <scols_column_is_tree@plt>
    e8f8:	cbnz	w0, e928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15c8>
    e8fc:	cbz	x21, e970 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>
    e900:	mov	x1, x21
    e904:	mov	x0, x22
    e908:	ldp	x19, x20, [sp, #16]
    e90c:	ldp	x21, x22, [sp, #32]
    e910:	ldp	x23, x24, [sp, #48]
    e914:	ldp	x29, x30, [sp], #112
    e918:	b	11848 <scols_get_library_version@@SMARTCOLS_2.25+0x398>
    e91c:	mov	x0, x20
    e920:	bl	7d50 <scols_column_is_tree@plt>
    e924:	cbz	w0, e970 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>
    e928:	mov	x0, x19
    e92c:	bl	7c70 <scols_table_is_json@plt>
    e930:	cbnz	w0, e93c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15dc>
    e934:	ldrb	w0, [x20, #224]
    e938:	tbnz	w0, #1, e9b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1650>
    e93c:	ldr	x0, [x23, #112]
    e940:	cbz	x0, e988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1628>
    e944:	mov	x0, x19
    e948:	bl	7c70 <scols_table_is_json@plt>
    e94c:	cbz	w0, ea9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x173c>
    e950:	ldr	x0, [x23, #112]
    e954:	cbz	x0, e988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1628>
    e958:	mov	x0, x19
    e95c:	bl	7c70 <scols_table_is_json@plt>
    e960:	cbnz	w0, e96c <scols_table_get_termheight@@SMARTCOLS_2.31+0x160c>
    e964:	mov	x0, x22
    e968:	bl	11888 <scols_get_library_version@@SMARTCOLS_2.25+0x3d8>
    e96c:	cbnz	x21, e994 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1634>
    e970:	mov	w0, #0x0                   	// #0
    e974:	ldp	x19, x20, [sp, #16]
    e978:	ldp	x21, x22, [sp, #32]
    e97c:	ldp	x23, x24, [sp, #48]
    e980:	ldp	x29, x30, [sp], #112
    e984:	ret
    e988:	ldrb	w0, [x20, #224]
    e98c:	tbnz	w0, #1, e958 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15f8>
    e990:	cbz	x21, e970 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1610>
    e994:	mov	x1, x21
    e998:	mov	x0, x22
    e99c:	ldp	x19, x20, [sp, #16]
    e9a0:	ldp	x21, x22, [sp, #32]
    e9a4:	ldp	x23, x24, [sp, #48]
    e9a8:	ldp	x29, x30, [sp], #112
    e9ac:	b	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e9b0:	ldrb	w0, [x19, #248]
    e9b4:	tbz	w0, #3, eaf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1790>
    e9b8:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    e9bc:	add	x24, x24, #0xd78
    e9c0:	ldr	x2, [x19, #128]
    e9c4:	add	x1, x19, #0x80
    e9c8:	cmp	x2, x1
    e9cc:	b.eq	e93c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15dc>  // b.none
    e9d0:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    e9d4:	ldr	x1, [x1, #4016]
    e9d8:	ldr	w1, [x1]
    e9dc:	tbnz	w1, #3, eb0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x17ac>
    e9e0:	tbnz	w0, #4, e93c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15dc>
    e9e4:	ldr	x0, [x19, #152]
    e9e8:	cbz	x0, ea8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x172c>
    e9ec:	stp	x25, x26, [sp, #64]
    e9f0:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e9f4:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    e9f8:	add	x1, x25, #0xf20
    e9fc:	mov	x25, #0x0                   	// #0
    ea00:	stp	x27, x28, [sp, #80]
    ea04:	mov	x28, #0x0                   	// #0
    ea08:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ea0c:	str	x1, [sp, #96]
    ea10:	add	x1, x26, #0xf38
    ea14:	mov	x26, #0x0                   	// #0
    ea18:	str	x1, [sp, #104]
    ea1c:	nop
    ea20:	ldr	x1, [x19, #144]
    ea24:	add	x28, x28, #0x3
    ea28:	ldr	x1, [x1, x25]
    ea2c:	cbz	x1, ec8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x192c>
    ea30:	ldr	w4, [x1, #64]
    ea34:	cmp	w4, #0x4
    ea38:	b.eq	ecc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1960>  // b.none
    ea3c:	b.gt	eb60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1800>
    ea40:	cmp	w4, #0x2
    ea44:	b.eq	ed60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a00>  // b.none
    ea48:	cmp	w4, #0x3
    ea4c:	b.ne	ebac <scols_table_get_termheight@@SMARTCOLS_2.31+0x184c>  // b.any
    ea50:	ldr	x2, [x19, #176]
    ea54:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ea58:	add	x1, x1, #0x170
    ea5c:	mov	x0, x22
    ea60:	ldr	x2, [x2, #56]
    ea64:	cmp	x2, #0x0
    ea68:	csel	x1, x1, x2, eq  // eq = none
    ea6c:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea70:	ldr	x0, [x19, #152]
    ea74:	nop
    ea78:	add	x25, x25, #0x18
    ea7c:	cmp	x28, x0
    ea80:	b.cc	ea20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c0>  // b.lo, b.ul, b.last
    ea84:	ldp	x25, x26, [sp, #64]
    ea88:	ldp	x27, x28, [sp, #80]
    ea8c:	mov	x1, x24
    ea90:	mov	x0, x22
    ea94:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea98:	b	e93c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15dc>
    ea9c:	ldr	x1, [x23, #112]
    eaa0:	mov	x2, x22
    eaa4:	mov	x0, x19
    eaa8:	bl	d438 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    eaac:	cbnz	w0, e974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1614>
    eab0:	ldr	x0, [x23, #112]
    eab4:	ldr	x1, [x19, #176]
    eab8:	cbz	x0, edbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>
    eabc:	ldr	x2, [x0, #72]
    eac0:	add	x0, x23, #0x50
    eac4:	cmp	x2, x0
    eac8:	b.ne	edbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>  // b.any
    eacc:	ldr	x2, [x1, #24]
    ead0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ead4:	add	x1, x0, #0xf30
    ead8:	mov	x0, x22
    eadc:	cmp	x2, #0x0
    eae0:	csel	x1, x1, x2, eq  // eq = none
    eae4:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eae8:	cbnz	w0, e974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1614>
    eaec:	b	e950 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15f0>
    eaf0:	ldr	x2, [x19, #176]
    eaf4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    eaf8:	add	x1, x1, #0xf60
    eafc:	ldr	x24, [x2, #96]
    eb00:	cmp	x24, #0x0
    eb04:	csel	x24, x1, x24, eq  // eq = none
    eb08:	b	e9c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1660>
    eb0c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    eb10:	stp	x25, x26, [sp, #64]
    eb14:	ldr	x0, [x0, #4008]
    eb18:	ldr	x25, [x0]
    eb1c:	bl	7630 <getpid@plt>
    eb20:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    eb24:	mov	w2, w0
    eb28:	add	x4, x4, #0xba0
    eb2c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    eb30:	add	x3, x3, #0xb48
    eb34:	mov	x0, x25
    eb38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    eb3c:	add	x1, x1, #0xb58
    eb40:	bl	80f0 <fprintf@plt>
    eb44:	mov	x0, x23
    eb48:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    eb4c:	add	x1, x1, #0x190
    eb50:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    eb54:	ldrb	w0, [x19, #248]
    eb58:	ldp	x25, x26, [sp, #64]
    eb5c:	b	e9e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1680>
    eb60:	cmp	w4, #0x6
    eb64:	b.eq	ed88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a28>  // b.none
    eb68:	cmp	w4, #0x7
    eb6c:	b.ne	ebdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x187c>  // b.any
    eb70:	mov	x1, x24
    eb74:	mov	x0, x22
    eb78:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eb7c:	ldr	x2, [x19, #176]
    eb80:	add	x1, x27, #0xf40
    eb84:	mov	x0, x22
    eb88:	ldr	x2, [x2, #32]
    eb8c:	cmp	x2, #0x0
    eb90:	csel	x1, x1, x2, eq  // eq = none
    eb94:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eb98:	mov	x1, x24
    eb9c:	mov	x0, x22
    eba0:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eba4:	ldr	x0, [x19, #152]
    eba8:	b	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1718>
    ebac:	cmp	w4, #0x1
    ebb0:	b.ne	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1718>  // b.any
    ebb4:	ldr	x2, [x19, #176]
    ebb8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ebbc:	add	x1, x1, #0xf48
    ebc0:	mov	x0, x22
    ebc4:	ldr	x2, [x2, #48]
    ebc8:	cmp	x2, #0x0
    ebcc:	csel	x1, x1, x2, eq  // eq = none
    ebd0:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ebd4:	ldr	x0, [x19, #152]
    ebd8:	b	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1718>
    ebdc:	cmp	w4, #0x5
    ebe0:	b.ne	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1718>  // b.any
    ebe4:	ldrb	w0, [x19, #248]
    ebe8:	tbnz	w0, #3, edec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8c>
    ebec:	ldr	x1, [x19, #176]
    ebf0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ebf4:	add	x0, x0, #0xf60
    ebf8:	ldr	x1, [x1, #96]
    ebfc:	cmp	x1, #0x0
    ec00:	csel	x1, x0, x1, eq  // eq = none
    ec04:	mov	x0, x22
    ec08:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ec0c:	ldr	x2, [x19, #176]
    ec10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ec14:	add	x1, x1, #0xf30
    ec18:	mov	x0, x22
    ec1c:	ldr	x2, [x2, #72]
    ec20:	cmp	x2, #0x0
    ec24:	csel	x1, x1, x2, eq  // eq = none
    ec28:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ec2c:	ldp	x2, x0, [x19, #144]
    ec30:	cmp	x28, x0
    ec34:	b.cs	ed28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19c8>  // b.hs, b.nlast
    ec38:	sub	x4, x25, x26, lsl #3
    ec3c:	mov	x1, x26
    ec40:	add	x4, x4, #0x18
    ec44:	add	x4, x2, x4
    ec48:	b	ec60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1900>
    ec4c:	add	x1, x1, #0x1
    ec50:	sub	x2, x1, x26
    ec54:	add	x2, x2, x28
    ec58:	cmp	x2, x0
    ec5c:	b.cs	ed30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d0>  // b.hs, b.nlast
    ec60:	ldr	x2, [x4, x1, lsl #3]
    ec64:	cbz	x2, ec4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x18ec>
    ec68:	ldr	x2, [x19, #176]
    ec6c:	mov	x26, x1
    ec70:	ldr	x24, [x2, #40]
    ec74:	cbz	x24, ec80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1920>
    ec78:	add	x25, x25, #0x18
    ec7c:	b	ea20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c0>
    ec80:	add	x25, x25, #0x18
    ec84:	ldr	x24, [sp, #104]
    ec88:	b	ea20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c0>
    ec8c:	ldrb	w0, [x19, #248]
    ec90:	tbnz	w0, #3, ede0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a80>
    ec94:	ldr	x1, [x19, #176]
    ec98:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ec9c:	add	x0, x0, #0xf60
    eca0:	ldr	x2, [x1, #96]
    eca4:	cmp	x2, #0x0
    eca8:	csel	x2, x0, x2, eq  // eq = none
    ecac:	mov	x0, x22
    ecb0:	mov	x1, #0x3                   	// #3
    ecb4:	bl	117d8 <scols_get_library_version@@SMARTCOLS_2.25+0x328>
    ecb8:	ldr	x0, [x19, #152]
    ecbc:	b	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1718>
    ecc0:	mov	x1, x24
    ecc4:	mov	x0, x22
    ecc8:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eccc:	ldr	x1, [x19, #176]
    ecd0:	mov	x0, x22
    ecd4:	ldr	x2, [sp, #96]
    ecd8:	ldr	x1, [x1, #80]
    ecdc:	cmp	x1, #0x0
    ece0:	csel	x1, x2, x1, eq  // eq = none
    ece4:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ece8:	ldp	x2, x0, [x19, #144]
    ecec:	cmp	x28, x0
    ecf0:	b.cs	ed28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19c8>  // b.hs, b.nlast
    ecf4:	sub	x4, x25, x26, lsl #3
    ecf8:	mov	x1, x26
    ecfc:	add	x4, x4, #0x18
    ed00:	add	x4, x2, x4
    ed04:	b	ed1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19bc>
    ed08:	add	x1, x1, #0x1
    ed0c:	sub	x2, x1, x26
    ed10:	add	x2, x2, x28
    ed14:	cmp	x2, x0
    ed18:	b.cs	ed30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d0>  // b.hs, b.nlast
    ed1c:	ldr	x2, [x4, x1, lsl #3]
    ed20:	cbz	x2, ed08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a8>
    ed24:	b	ec68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1908>
    ed28:	mov	x1, x26
    ed2c:	nop
    ed30:	ldr	x3, [x19, #176]
    ed34:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ed38:	add	x2, x2, #0xf38
    ed3c:	add	x1, x1, #0x1
    ed40:	mov	x0, x22
    ed44:	ldr	x3, [x3, #40]
    ed48:	cmp	x3, #0x0
    ed4c:	csel	x2, x2, x3, eq  // eq = none
    ed50:	bl	117d8 <scols_get_library_version@@SMARTCOLS_2.25+0x328>
    ed54:	ldp	x25, x26, [sp, #64]
    ed58:	ldp	x27, x28, [sp, #80]
    ed5c:	b	e93c <scols_table_get_termheight@@SMARTCOLS_2.31+0x15dc>
    ed60:	ldr	x2, [x19, #176]
    ed64:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ed68:	add	x1, x1, #0xf58
    ed6c:	mov	x0, x22
    ed70:	ldr	x2, [x2, #64]
    ed74:	cmp	x2, #0x0
    ed78:	csel	x1, x1, x2, eq  // eq = none
    ed7c:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ed80:	ldr	x0, [x19, #152]
    ed84:	b	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1718>
    ed88:	ldr	x2, [x19, #176]
    ed8c:	add	x1, x27, #0xf40
    ed90:	mov	x0, x22
    ed94:	ldr	x2, [x2, #32]
    ed98:	cmp	x2, #0x0
    ed9c:	csel	x1, x1, x2, eq  // eq = none
    eda0:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eda4:	mov	x2, x24
    eda8:	mov	x0, x22
    edac:	mov	x1, #0x2                   	// #2
    edb0:	bl	117d8 <scols_get_library_version@@SMARTCOLS_2.25+0x328>
    edb4:	ldr	x0, [x19, #152]
    edb8:	b	ea78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1718>
    edbc:	ldr	x2, [x1, #8]
    edc0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    edc4:	add	x1, x0, #0xf20
    edc8:	mov	x0, x22
    edcc:	cmp	x2, #0x0
    edd0:	csel	x1, x1, x2, eq  // eq = none
    edd4:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    edd8:	cbnz	w0, e974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1614>
    eddc:	b	e950 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15f0>
    ede0:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    ede4:	add	x2, x2, #0xd78
    ede8:	b	ecac <scols_table_get_termheight@@SMARTCOLS_2.31+0x194c>
    edec:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    edf0:	add	x1, x1, #0xd78
    edf4:	b	ec04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18a4>
    edf8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    edfc:	add	x3, x3, #0x2b0
    ee00:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee04:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee08:	add	x3, x3, #0x48
    ee0c:	add	x1, x1, #0x28
    ee10:	add	x0, x0, #0x48
    ee14:	mov	w2, #0x25d                 	// #605
    ee18:	stp	x21, x22, [sp, #32]
    ee1c:	stp	x25, x26, [sp, #64]
    ee20:	stp	x27, x28, [sp, #80]
    ee24:	bl	7fc0 <__assert_fail@plt>
    ee28:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee2c:	add	x3, x3, #0x2b0
    ee30:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee34:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee38:	add	x3, x3, #0x48
    ee3c:	add	x1, x1, #0x28
    ee40:	add	x0, x0, #0x50
    ee44:	mov	w2, #0x25f                 	// #607
    ee48:	stp	x25, x26, [sp, #64]
    ee4c:	stp	x27, x28, [sp, #80]
    ee50:	bl	7fc0 <__assert_fail@plt>
    ee54:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee58:	add	x3, x3, #0x2b0
    ee5c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee60:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ee64:	add	x3, x3, #0x48
    ee68:	add	x1, x1, #0x28
    ee6c:	add	x0, x0, #0xc30
    ee70:	mov	w2, #0x25e                 	// #606
    ee74:	stp	x25, x26, [sp, #64]
    ee78:	stp	x27, x28, [sp, #80]
    ee7c:	bl	7fc0 <__assert_fail@plt>
    ee80:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee84:	add	x3, x3, #0x2b0
    ee88:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ee8c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ee90:	add	x3, x3, #0x48
    ee94:	add	x1, x1, #0x28
    ee98:	add	x0, x0, #0xcb0
    ee9c:	mov	w2, #0x25c                 	// #604
    eea0:	stp	x19, x20, [sp, #16]
    eea4:	stp	x21, x22, [sp, #32]
    eea8:	stp	x23, x24, [sp, #48]
    eeac:	stp	x25, x26, [sp, #64]
    eeb0:	stp	x27, x28, [sp, #80]
    eeb4:	bl	7fc0 <__assert_fail@plt>
    eeb8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    eebc:	add	x3, x3, #0x2b0
    eec0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    eec4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    eec8:	add	x3, x3, #0x48
    eecc:	add	x1, x1, #0x28
    eed0:	add	x0, x0, #0x178
    eed4:	mov	w2, #0x260                 	// #608
    eed8:	stp	x25, x26, [sp, #64]
    eedc:	stp	x27, x28, [sp, #80]
    eee0:	bl	7fc0 <__assert_fail@plt>
    eee4:	nop
    eee8:	stp	x29, x30, [sp, #-192]!
    eeec:	mov	x29, sp
    eef0:	stp	x19, x20, [sp, #16]
    eef4:	stp	x21, x22, [sp, #32]
    eef8:	stp	x23, x24, [sp, #48]
    eefc:	stp	x25, x26, [sp, #64]
    ef00:	str	x2, [sp, #112]
    ef04:	cbz	x1, f674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2314>
    ef08:	mov	x19, x0
    ef0c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ef10:	mov	x26, x1
    ef14:	ldr	x0, [x0, #4016]
    ef18:	ldr	w0, [x0]
    ef1c:	tbnz	w0, #3, f624 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22c4>
    ef20:	add	x23, sp, #0xa8
    ef24:	add	x24, sp, #0x98
    ef28:	mov	x0, x23
    ef2c:	mov	w1, #0x0                   	// #0
    ef30:	mov	w20, #0x1                   	// #1
    ef34:	str	wzr, [sp, #108]
    ef38:	bl	73b0 <scols_reset_iter@plt>
    ef3c:	nop
    ef40:	mov	x2, x24
    ef44:	mov	x1, x23
    ef48:	mov	x0, x19
    ef4c:	bl	7e70 <scols_table_next_column@plt>
    ef50:	cbnz	w0, efec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c8c>
    ef54:	ldr	x0, [sp, #152]
    ef58:	bl	7f30 <scols_column_is_hidden@plt>
    ef5c:	cbnz	w0, ef40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1be0>
    ef60:	ldr	x3, [sp, #112]
    ef64:	mov	x1, x26
    ef68:	ldr	x2, [sp, #152]
    ef6c:	mov	x0, x19
    ef70:	bl	e888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1528>
    ef74:	cbz	w0, ef94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c34>
    ef78:	mov	w0, #0x0                   	// #0
    ef7c:	ldp	x19, x20, [sp, #16]
    ef80:	ldp	x21, x22, [sp, #32]
    ef84:	ldp	x23, x24, [sp, #48]
    ef88:	ldp	x25, x26, [sp, #64]
    ef8c:	ldp	x29, x30, [sp], #192
    ef90:	ret
    ef94:	ldr	x21, [sp, #152]
    ef98:	mov	x0, x26
    ef9c:	ldr	x1, [x21, #8]
    efa0:	bl	80e0 <scols_line_get_cell@plt>
    efa4:	mov	x3, x0
    efa8:	ldr	x4, [sp, #112]
    efac:	mov	x2, x26
    efb0:	mov	x1, x21
    efb4:	mov	x0, x19
    efb8:	bl	dc20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c0>
    efbc:	cbnz	w0, ef78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c18>
    efc0:	ldr	x0, [sp, #152]
    efc4:	mov	x2, x24
    efc8:	mov	x1, x23
    efcc:	ldr	x0, [x0, #104]
    efd0:	cmp	x0, #0x0
    efd4:	ldr	w0, [sp, #108]
    efd8:	csel	w0, w0, w20, eq  // eq = none
    efdc:	str	w0, [sp, #108]
    efe0:	mov	x0, x19
    efe4:	bl	7e70 <scols_table_next_column@plt>
    efe8:	cbz	w0, ef54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bf4>
    efec:	stp	x27, x28, [sp, #80]
    eff0:	adrp	x27, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
    eff4:	add	x27, x27, #0xd78
    eff8:	mov	w0, #0x0                   	// #0
    effc:	nop
    f000:	cmp	w0, #0x0
    f004:	ldr	w0, [sp, #108]
    f008:	and	w28, w0, #0x1
    f00c:	csel	w28, w28, wzr, eq  // eq = none
    f010:	cbz	w28, f288 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f28>
    f014:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f018:	ldr	x0, [x0, #4008]
    f01c:	str	x0, [sp, #128]
    f020:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f024:	ldr	x0, [x0, #4016]
    f028:	ldr	w0, [x0]
    f02c:	tbnz	w0, #3, f464 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2104>
    f030:	ldr	x2, [x19, #88]
    f034:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f038:	ldr	x1, [x19, #72]
    f03c:	cmp	x2, #0x0
    f040:	add	x0, x0, #0xa0
    f044:	str	wzr, [sp, #108]
    f048:	csel	x0, x0, x2, eq  // eq = none
    f04c:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f050:	bl	72f0 <fputs@plt>
    f054:	add	x25, x25, #0xf60
    f058:	ldr	x2, [x19, #232]
    f05c:	mov	x0, x23
    f060:	mov	w1, #0x0                   	// #0
    f064:	add	x2, x2, #0x1
    f068:	str	x2, [x19, #232]
    f06c:	bl	73b0 <scols_reset_iter@plt>
    f070:	mov	x2, x24
    f074:	mov	x1, x23
    f078:	mov	x0, x19
    f07c:	bl	7e70 <scols_table_next_column@plt>
    f080:	cbnz	w0, f280 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f20>
    f084:	ldr	x0, [sp, #152]
    f088:	bl	7f30 <scols_column_is_hidden@plt>
    f08c:	cbnz	w0, f070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d10>
    f090:	ldr	x20, [sp, #152]
    f094:	ldr	x0, [x20, #104]
    f098:	cbz	x0, f2c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f64>
    f09c:	ldr	x1, [x20, #8]
    f0a0:	mov	x0, x26
    f0a4:	mov	x22, #0x0                   	// #0
    f0a8:	bl	80e0 <scols_line_get_cell@plt>
    f0ac:	ldrb	w1, [x19, #248]
    f0b0:	tbz	w1, #1, f0d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d70>
    f0b4:	cbz	x0, f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d60>
    f0b8:	ldr	x22, [x0, #8]
    f0bc:	cbnz	x22, f0d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d70>
    f0c0:	ldr	x22, [x26, #24]
    f0c4:	cbnz	x22, f0d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d70>
    f0c8:	ldr	x22, [x20, #88]
    f0cc:	nop
    f0d0:	ldr	x0, [x20, #104]
    f0d4:	ldr	x21, [x20, #16]
    f0d8:	str	x21, [sp, #160]
    f0dc:	cbz	x0, f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>
    f0e0:	cbz	x21, f66c <scols_table_get_termheight@@SMARTCOLS_2.31+0x230c>
    f0e4:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f0e8:	ldr	x1, [x1, #4016]
    f0ec:	ldr	w1, [x1]
    f0f0:	tbnz	w1, #5, f2f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f90>
    f0f4:	bl	7930 <strdup@plt>
    f0f8:	mov	x28, x0
    f0fc:	cbz	x0, f2a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f48>
    f100:	mov	x0, x20
    f104:	bl	77d0 <scols_column_is_customwrap@plt>
    f108:	cbz	w0, f290 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f30>
    f10c:	ldp	x3, x2, [x20, #152]
    f110:	mov	x1, x28
    f114:	mov	x0, x20
    f118:	blr	x3
    f11c:	cbz	x0, f290 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f30>
    f120:	sub	x5, x0, x28
    f124:	mov	x2, #0x0                   	// #0
    f128:	mov	x1, x5
    f12c:	mov	x0, x28
    f130:	str	x5, [sp, #120]
    f134:	bl	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x2698>
    f138:	str	x0, [sp, #160]
    f13c:	ldr	x5, [sp, #120]
    f140:	cmn	x5, #0x1
    f144:	b.eq	f2a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f48>  // b.none
    f148:	cbnz	x5, f33c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fdc>
    f14c:	ldr	x1, [x19, #72]
    f150:	cbz	x22, f2e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f84>
    f154:	mov	x0, x22
    f158:	bl	72f0 <fputs@plt>
    f15c:	ldr	x1, [x19, #72]
    f160:	mov	x0, x28
    f164:	bl	72f0 <fputs@plt>
    f168:	ldr	x3, [x19, #72]
    f16c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f170:	mov	x2, #0x4                   	// #4
    f174:	add	x0, x0, #0x120
    f178:	mov	x1, #0x1                   	// #1
    f17c:	bl	7cb0 <fwrite@plt>
    f180:	mov	x0, x28
    f184:	bl	7b50 <free@plt>
    f188:	mov	x0, x19
    f18c:	bl	7c80 <scols_table_is_minout@plt>
    f190:	cbz	w0, f1a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e48>
    f194:	mov	x2, x26
    f198:	mov	x1, x20
    f19c:	mov	x0, x19
    f1a0:	bl	d688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x328>
    f1a4:	cbnz	w0, f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>
    f1a8:	mov	x0, x19
    f1ac:	add	x22, x20, #0xc8
    f1b0:	bl	7890 <scols_table_is_maxout@plt>
    f1b4:	cbnz	w0, f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f1b8:	ldr	x0, [x20, #216]
    f1bc:	ldr	x0, [x0, #104]
    f1c0:	cmp	x0, x22
    f1c4:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f1c8:	ldr	x2, [x20, #200]
    f1cc:	str	x2, [sp, #120]
    f1d0:	sub	x28, x2, #0xc8
    f1d4:	mov	x0, x28
    f1d8:	bl	7f30 <scols_column_is_hidden@plt>
    f1dc:	ldr	x2, [sp, #120]
    f1e0:	cbnz	w0, f52c <scols_table_get_termheight@@SMARTCOLS_2.31+0x21cc>
    f1e4:	ldr	x28, [sp, #160]
    f1e8:	cmp	x21, x28
    f1ec:	b.ls	f220 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>  // b.plast
    f1f0:	ldrb	w1, [x19, #248]
    f1f4:	mov	x0, x27
    f1f8:	tbnz	w1, #3, f20c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eac>
    f1fc:	ldr	x0, [x19, #176]
    f200:	ldr	x0, [x0, #96]
    f204:	cmp	x0, #0x0
    f208:	csel	x0, x25, x0, eq  // eq = none
    f20c:	ldr	x1, [x19, #72]
    f210:	add	x28, x28, #0x1
    f214:	bl	72f0 <fputs@plt>
    f218:	cmp	x21, x28
    f21c:	b.ne	f1f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e90>  // b.any
    f220:	ldr	x0, [x20, #216]
    f224:	ldr	x0, [x0, #104]
    f228:	cmp	x0, x22
    f22c:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f230:	ldr	x21, [x20, #200]
    f234:	sub	x20, x21, #0xc8
    f238:	mov	x0, x20
    f23c:	bl	7f30 <scols_column_is_hidden@plt>
    f240:	cbnz	w0, f36c <scols_table_get_termheight@@SMARTCOLS_2.31+0x200c>
    f244:	ldp	x1, x0, [x19, #72]
    f248:	cmp	x0, #0x0
    f24c:	csel	x0, x25, x0, eq  // eq = none
    f250:	bl	72f0 <fputs@plt>
    f254:	ldr	x0, [sp, #152]
    f258:	mov	x2, x24
    f25c:	mov	x1, x23
    f260:	ldr	x0, [x0, #104]
    f264:	cmp	x0, #0x0
    f268:	ldr	w0, [sp, #108]
    f26c:	csinc	w0, w0, wzr, eq  // eq = none
    f270:	str	w0, [sp, #108]
    f274:	mov	x0, x19
    f278:	bl	7e70 <scols_table_next_column@plt>
    f27c:	cbz	w0, f084 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d24>
    f280:	ldr	w0, [sp, #108]
    f284:	cbnz	w0, f020 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cc0>
    f288:	ldp	x27, x28, [sp, #80]
    f28c:	b	ef78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c18>
    f290:	add	x1, sp, #0xa0
    f294:	mov	x0, x28
    f298:	bl	17f08 <scols_init_debug@@SMARTCOLS_2.25+0x2da8>
    f29c:	mov	x5, x0
    f2a0:	cmn	x5, #0x1
    f2a4:	b.ne	f148 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1de8>  // b.any
    f2a8:	mov	x0, x28
    f2ac:	bl	7b50 <free@plt>
    f2b0:	bl	7fd0 <__errno_location@plt>
    f2b4:	ldr	w0, [x0]
    f2b8:	cbz	w0, f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>
    f2bc:	neg	w0, w0
    f2c0:	b	f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca0>
    f2c4:	ldr	x0, [sp, #112]
    f2c8:	bl	118b8 <scols_get_library_version@@SMARTCOLS_2.25+0x408>
    f2cc:	mov	x3, x0
    f2d0:	mov	x2, x26
    f2d4:	mov	x1, x20
    f2d8:	mov	x0, x19
    f2dc:	bl	d838 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4d8>
    f2e0:	b	f070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d10>
    f2e4:	mov	x0, x28
    f2e8:	bl	72f0 <fputs@plt>
    f2ec:	b	f180 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e20>
    f2f0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f2f4:	ldr	x0, [x0, #4008]
    f2f8:	ldr	x28, [x0]
    f2fc:	bl	7630 <getpid@plt>
    f300:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f304:	mov	w2, w0
    f308:	add	x4, x4, #0xb68
    f30c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f310:	add	x3, x3, #0xb48
    f314:	mov	x0, x28
    f318:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f31c:	add	x1, x1, #0xb58
    f320:	bl	80f0 <fprintf@plt>
    f324:	mov	x0, x20
    f328:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f32c:	add	x1, x1, #0x1b8
    f330:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f334:	ldr	x0, [x20, #104]
    f338:	b	f0f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d94>
    f33c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f340:	ldr	x0, [x0, #4016]
    f344:	ldr	w0, [x0]
    f348:	tbnz	w0, #5, f4a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2148>
    f34c:	ldr	x0, [x20, #112]
    f350:	cmp	x5, x0
    f354:	b.cs	f518 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21b8>  // b.hs, b.nlast
    f358:	ldr	x1, [x20, #104]
    f35c:	sub	x0, x0, x5
    f360:	add	x5, x1, x5
    f364:	stp	x5, x0, [x20, #104]
    f368:	b	f14c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dec>
    f36c:	ldr	x0, [x21, #16]
    f370:	ldr	x0, [x0, #104]
    f374:	cmp	x0, x21
    f378:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f37c:	ldr	x21, [x21]
    f380:	sub	x20, x21, #0xc8
    f384:	mov	x0, x20
    f388:	bl	7f30 <scols_column_is_hidden@plt>
    f38c:	cbz	w0, f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    f390:	ldr	x0, [x21, #16]
    f394:	ldr	x0, [x0, #104]
    f398:	cmp	x0, x21
    f39c:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f3a0:	ldr	x21, [x21]
    f3a4:	sub	x20, x21, #0xc8
    f3a8:	mov	x0, x20
    f3ac:	bl	7f30 <scols_column_is_hidden@plt>
    f3b0:	cbz	w0, f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    f3b4:	ldr	x0, [x21, #16]
    f3b8:	ldr	x0, [x0, #104]
    f3bc:	cmp	x0, x21
    f3c0:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f3c4:	ldr	x21, [x21]
    f3c8:	sub	x20, x21, #0xc8
    f3cc:	mov	x0, x20
    f3d0:	bl	7f30 <scols_column_is_hidden@plt>
    f3d4:	cbz	w0, f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    f3d8:	ldr	x0, [x21, #16]
    f3dc:	ldr	x0, [x0, #104]
    f3e0:	cmp	x0, x21
    f3e4:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f3e8:	ldr	x21, [x21]
    f3ec:	sub	x20, x21, #0xc8
    f3f0:	mov	x0, x20
    f3f4:	bl	7f30 <scols_column_is_hidden@plt>
    f3f8:	cbz	w0, f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    f3fc:	ldr	x0, [x21, #16]
    f400:	ldr	x0, [x0, #104]
    f404:	cmp	x0, x21
    f408:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f40c:	ldr	x21, [x21]
    f410:	sub	x20, x21, #0xc8
    f414:	mov	x0, x20
    f418:	bl	7f30 <scols_column_is_hidden@plt>
    f41c:	cbz	w0, f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    f420:	ldr	x0, [x21, #16]
    f424:	ldr	x0, [x0, #104]
    f428:	cmp	x0, x21
    f42c:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f430:	ldr	x21, [x21]
    f434:	sub	x20, x21, #0xc8
    f438:	mov	x0, x20
    f43c:	bl	7f30 <scols_column_is_hidden@plt>
    f440:	cbz	w0, f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    f444:	ldr	x0, [x21, #16]
    f448:	ldr	x0, [x0, #104]
    f44c:	cmp	x0, x21
    f450:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f454:	mov	x0, x20
    f458:	bl	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    f45c:	cbz	w0, f244 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee4>
    f460:	b	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>
    f464:	ldr	x0, [sp, #128]
    f468:	ldr	x20, [x0]
    f46c:	bl	7630 <getpid@plt>
    f470:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f474:	mov	w2, w0
    f478:	add	x4, x4, #0xba0
    f47c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f480:	add	x3, x3, #0xb48
    f484:	mov	x0, x20
    f488:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f48c:	add	x1, x1, #0xb58
    f490:	bl	80f0 <fprintf@plt>
    f494:	mov	x0, x26
    f498:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f49c:	add	x1, x1, #0x1b8
    f4a0:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f4a4:	b	f030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cd0>
    f4a8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f4ac:	str	x5, [sp, #136]
    f4b0:	ldr	x0, [x0, #4008]
    f4b4:	ldr	x1, [x0]
    f4b8:	str	x1, [sp, #120]
    f4bc:	bl	7630 <getpid@plt>
    f4c0:	mov	w2, w0
    f4c4:	ldr	x1, [sp, #120]
    f4c8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f4cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f4d0:	add	x4, x4, #0xb68
    f4d4:	add	x3, x3, #0xb48
    f4d8:	mov	x0, x1
    f4dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f4e0:	add	x1, x1, #0xb58
    f4e4:	bl	80f0 <fprintf@plt>
    f4e8:	ldr	x2, [x20, #112]
    f4ec:	mov	x0, x20
    f4f0:	ldr	x5, [sp, #136]
    f4f4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f4f8:	add	x1, x1, #0x100
    f4fc:	str	x5, [sp, #120]
    f500:	mov	x3, x5
    f504:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f508:	ldr	x0, [x20, #112]
    f50c:	ldr	x5, [sp, #120]
    f510:	cmp	x5, x0
    f514:	b.cc	f358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ff8>  // b.lo, b.ul, b.last
    f518:	ldr	x0, [x20, #120]
    f51c:	bl	7b50 <free@plt>
    f520:	stp	xzr, xzr, [x20, #104]
    f524:	str	xzr, [x20, #120]
    f528:	b	f14c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dec>
    f52c:	ldr	x0, [x28, #216]
    f530:	ldr	x0, [x0, #104]
    f534:	cmp	x0, x2
    f538:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f53c:	ldr	x28, [x28, #200]
    f540:	sub	x0, x28, #0xc8
    f544:	str	x0, [sp, #120]
    f548:	bl	7f30 <scols_column_is_hidden@plt>
    f54c:	cbz	w0, f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f550:	ldr	x1, [sp, #120]
    f554:	ldr	x0, [x1, #216]
    f558:	ldr	x0, [x0, #104]
    f55c:	cmp	x0, x28
    f560:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f564:	ldr	x2, [x1, #200]
    f568:	str	x2, [sp, #120]
    f56c:	sub	x28, x2, #0xc8
    f570:	mov	x0, x28
    f574:	bl	7f30 <scols_column_is_hidden@plt>
    f578:	ldr	x2, [sp, #120]
    f57c:	cbz	w0, f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f580:	ldr	x0, [x28, #216]
    f584:	ldr	x0, [x0, #104]
    f588:	cmp	x0, x2
    f58c:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f590:	ldr	x2, [x28, #200]
    f594:	str	x2, [sp, #120]
    f598:	sub	x28, x2, #0xc8
    f59c:	mov	x0, x28
    f5a0:	bl	7f30 <scols_column_is_hidden@plt>
    f5a4:	ldr	x2, [sp, #120]
    f5a8:	cbz	w0, f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f5ac:	ldr	x0, [x28, #216]
    f5b0:	ldr	x0, [x0, #104]
    f5b4:	cmp	x0, x2
    f5b8:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f5bc:	ldr	x2, [x28, #200]
    f5c0:	str	x2, [sp, #120]
    f5c4:	sub	x28, x2, #0xc8
    f5c8:	mov	x0, x28
    f5cc:	bl	7f30 <scols_column_is_hidden@plt>
    f5d0:	ldr	x2, [sp, #120]
    f5d4:	cbz	w0, f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f5d8:	ldr	x0, [x28, #216]
    f5dc:	ldr	x0, [x0, #104]
    f5e0:	cmp	x0, x2
    f5e4:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f5e8:	ldr	x2, [x28, #200]
    f5ec:	str	x2, [sp, #120]
    f5f0:	sub	x28, x2, #0xc8
    f5f4:	mov	x0, x28
    f5f8:	bl	7f30 <scols_column_is_hidden@plt>
    f5fc:	ldr	x2, [sp, #120]
    f600:	cbz	w0, f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f604:	ldr	x0, [x28, #216]
    f608:	ldr	x0, [x0, #104]
    f60c:	cmp	x0, x2
    f610:	b.eq	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>  // b.none
    f614:	mov	x0, x28
    f618:	bl	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    f61c:	cbz	w0, f1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    f620:	b	f254 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef4>
    f624:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f628:	ldr	x0, [x0, #4008]
    f62c:	ldr	x20, [x0]
    f630:	bl	7630 <getpid@plt>
    f634:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f638:	mov	w2, w0
    f63c:	add	x4, x4, #0xba0
    f640:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f644:	add	x3, x3, #0xb48
    f648:	mov	x0, x20
    f64c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f650:	add	x1, x1, #0xb58
    f654:	bl	80f0 <fprintf@plt>
    f658:	mov	x0, x26
    f65c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f660:	add	x1, x1, #0x1a8
    f664:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f668:	b	ef20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc0>
    f66c:	mov	w0, #0xffffffea            	// #-22
    f670:	b	f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca0>
    f674:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f678:	add	x3, x3, #0x2b0
    f67c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f680:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f684:	add	x3, x3, #0x60
    f688:	add	x1, x1, #0x28
    f68c:	add	x0, x0, #0x48
    f690:	mov	w2, #0x290                 	// #656
    f694:	stp	x27, x28, [sp, #80]
    f698:	bl	7fc0 <__assert_fail@plt>
    f69c:	nop
    f6a0:	stp	x29, x30, [sp, #-48]!
    f6a4:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f6a8:	mov	x29, sp
    f6ac:	ldr	x2, [x2, #4016]
    f6b0:	stp	x19, x20, [sp, #16]
    f6b4:	mov	x19, x1
    f6b8:	stp	x21, x22, [sp, #32]
    f6bc:	mov	x20, x3
    f6c0:	ldr	w1, [x2]
    f6c4:	mov	x21, x0
    f6c8:	tbnz	w1, #3, f71c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23bc>
    f6cc:	mov	x0, x21
    f6d0:	bl	10a20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36c0>
    f6d4:	mov	x2, x20
    f6d8:	mov	x1, x19
    f6dc:	mov	x0, x21
    f6e0:	bl	eee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b88>
    f6e4:	mov	w22, w0
    f6e8:	cbnz	w0, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a8>
    f6ec:	cbz	x19, f764 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2404>
    f6f0:	ldr	x1, [x19, #64]
    f6f4:	add	x0, x19, #0x40
    f6f8:	cmp	x1, x0
    f6fc:	b.eq	f810 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24b0>  // b.none
    f700:	mov	x0, x21
    f704:	bl	10900 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35a0>
    f708:	mov	w0, w22
    f70c:	ldp	x19, x20, [sp, #16]
    f710:	ldp	x21, x22, [sp, #32]
    f714:	ldp	x29, x30, [sp], #48
    f718:	ret
    f71c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f720:	ldr	x0, [x0, #4008]
    f724:	ldr	x22, [x0]
    f728:	bl	7630 <getpid@plt>
    f72c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f730:	mov	w2, w0
    f734:	add	x4, x4, #0xba0
    f738:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f73c:	add	x3, x3, #0xb48
    f740:	mov	x0, x22
    f744:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    f748:	add	x1, x1, #0xb58
    f74c:	bl	80f0 <fprintf@plt>
    f750:	mov	x0, x19
    f754:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    f758:	add	x1, x1, #0x1d0
    f75c:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    f760:	b	f6cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x236c>
    f764:	mov	x1, #0x0                   	// #0
    f768:	mov	x0, x21
    f76c:	bl	14970 <scols_line_link_group@@SMARTCOLS_2.34+0x420>
    f770:	mov	w20, w0
    f774:	mov	x0, x21
    f778:	bl	7c70 <scols_table_is_json@plt>
    f77c:	mov	w1, w0
    f780:	cbz	w0, f860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2500>
    f784:	cbz	x21, f7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2484>
    f788:	mov	w2, w20
    f78c:	mov	x0, x21
    f790:	mov	w1, #0x0                   	// #0
    f794:	bl	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3720>
    f798:	mov	w0, w22
    f79c:	ldp	x19, x20, [sp, #16]
    f7a0:	ldp	x21, x22, [sp, #32]
    f7a4:	ldp	x29, x30, [sp], #48
    f7a8:	ret
    f7ac:	ldr	x3, [x3, #72]
    f7b0:	mov	w2, w20
    f7b4:	mov	w1, #0x1                   	// #1
    f7b8:	mov	x0, #0x0                   	// #0
    f7bc:	cmp	x3, x4
    f7c0:	b.ne	f788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2428>  // b.any
    f7c4:	bl	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3720>
    f7c8:	mov	w20, #0x0                   	// #0
    f7cc:	ldr	x1, [x19, #112]
    f7d0:	mov	x0, #0x0                   	// #0
    f7d4:	cbz	x1, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a8>
    f7d8:	bl	109a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3648>
    f7dc:	ldr	x19, [x19, #112]
    f7e0:	cbz	x19, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a8>
    f7e4:	add	x4, x19, #0x50
    f7e8:	cbz	x19, f788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2428>
    f7ec:	ldr	x3, [x19, #112]
    f7f0:	cbnz	x3, f7ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x244c>
    f7f4:	ldr	x0, [x19, #120]
    f7f8:	cbnz	x0, f788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2428>
    f7fc:	mov	w2, w20
    f800:	mov	w1, #0x0                   	// #0
    f804:	mov	x0, #0x0                   	// #0
    f808:	bl	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3720>
    f80c:	b	f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a8>
    f810:	mov	x1, x19
    f814:	mov	x0, x21
    f818:	bl	14970 <scols_line_link_group@@SMARTCOLS_2.34+0x420>
    f81c:	mov	w20, w0
    f820:	mov	x0, x21
    f824:	bl	7c70 <scols_table_is_json@plt>
    f828:	mov	w1, w0
    f82c:	cbnz	w0, f888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2528>
    f830:	ldr	x0, [x19, #112]
    f834:	cbz	x0, f848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24e8>
    f838:	ldr	x2, [x0, #72]
    f83c:	add	x0, x19, #0x50
    f840:	cmp	x2, x0
    f844:	b.eq	f880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2520>  // b.none
    f848:	ldr	x0, [x19, #120]
    f84c:	cbz	x0, f860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2500>
    f850:	ldr	x0, [x0, #40]
    f854:	add	x19, x19, #0x50
    f858:	cmp	x0, x19
    f85c:	cset	w1, eq  // eq = none
    f860:	mov	w2, w20
    f864:	mov	x0, x21
    f868:	bl	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3720>
    f86c:	mov	w0, w22
    f870:	ldp	x19, x20, [sp, #16]
    f874:	ldp	x21, x22, [sp, #32]
    f878:	ldp	x29, x30, [sp], #48
    f87c:	ret
    f880:	mov	w1, #0x1                   	// #1
    f884:	b	f860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2500>
    f888:	cbnz	x21, f8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2568>
    f88c:	b	f7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2484>
    f890:	ldr	x4, [x0, #72]
    f894:	mov	w2, w20
    f898:	mov	x0, x21
    f89c:	mov	w1, #0x1                   	// #1
    f8a0:	cmp	x4, x3
    f8a4:	b.ne	f788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2428>  // b.any
    f8a8:	bl	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3720>
    f8ac:	mov	w20, #0x0                   	// #0
    f8b0:	ldr	x1, [x19, #112]
    f8b4:	mov	x0, x21
    f8b8:	cbz	x1, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a8>
    f8bc:	bl	109a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3648>
    f8c0:	ldr	x19, [x19, #112]
    f8c4:	cbz	x19, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23a8>
    f8c8:	ldr	x0, [x19, #112]
    f8cc:	add	x3, x19, #0x50
    f8d0:	cbnz	x0, f890 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2530>
    f8d4:	ldr	x0, [x19, #120]
    f8d8:	cbnz	x0, f788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2428>
    f8dc:	ldr	x3, [x21, #168]
    f8e0:	mov	w2, w20
    f8e4:	mov	x0, x21
    f8e8:	mov	w1, #0x1                   	// #1
    f8ec:	cmp	x3, x19
    f8f0:	b.ne	f788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2428>  // b.any
    f8f4:	b	f8a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2548>
    f8f8:	stp	x29, x30, [sp, #-80]!
    f8fc:	mov	x29, sp
    f900:	stp	x19, x20, [sp, #16]
    f904:	stp	x21, x22, [sp, #32]
    f908:	str	xzr, [sp, #72]
    f90c:	cbz	x0, fc74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2914>
    f910:	ldr	x21, [x0, #184]
    f914:	mov	x19, x0
    f918:	cbz	x21, fb3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27dc>
    f91c:	str	x23, [sp, #48]
    f920:	adrp	x23, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    f924:	ldr	x0, [x23, #4016]
    f928:	ldr	w0, [x0]
    f92c:	tbnz	w0, #4, fb54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27f4>
    f930:	mov	x0, x21
    f934:	bl	72c0 <strlen@plt>
    f938:	ldrb	w1, [x19, #249]
    f93c:	tbz	w1, #4, fa14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b4>
    f940:	add	x20, x0, #0x1
    f944:	mov	x0, x21
    f948:	str	x20, [sp, #72]
    f94c:	bl	7930 <strdup@plt>
    f950:	mov	x22, x0
    f954:	cbz	x0, fc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x293c>
    f958:	ldrb	w0, [x19, #248]
    f95c:	mov	x1, #0x50                  	// #80
    f960:	tbz	w0, #2, f968 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2608>
    f964:	ldr	x1, [x19, #40]
    f968:	add	x20, x20, x1
    f96c:	mov	x0, x20
    f970:	str	x1, [sp, #64]
    f974:	bl	76a0 <malloc@plt>
    f978:	mov	x21, x0
    f97c:	cbz	x0, fc08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28a8>
    f980:	add	x0, x19, #0xb8
    f984:	bl	7a60 <scols_cell_get_alignment@plt>
    f988:	cmp	w0, #0x1
    f98c:	b.eq	fba0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2840>  // b.none
    f990:	cmp	w0, #0x2
    f994:	b.ne	fbb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>  // b.any
    f998:	ldr	x0, [x19, #176]
    f99c:	mov	w4, #0x1                   	// #1
    f9a0:	ldr	x0, [x0, #88]
    f9a4:	mov	w6, #0x20                  	// #32
    f9a8:	cbz	x0, f9b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2650>
    f9ac:	ldrsb	w6, [x0]
    f9b0:	mov	x2, x20
    f9b4:	add	x3, sp, #0x40
    f9b8:	mov	x1, x21
    f9bc:	mov	x0, x22
    f9c0:	mov	w5, #0x0                   	// #0
    f9c4:	mov	w20, #0xffffffea            	// #-22
    f9c8:	bl	18038 <scols_init_debug@@SMARTCOLS_2.25+0x2ed8>
    f9cc:	cmn	w0, #0x1
    f9d0:	b.eq	faf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2798>  // b.none
    f9d4:	ldrb	w0, [x19, #248]
    f9d8:	ldr	x1, [x19, #72]
    f9dc:	tbz	w0, #1, fae0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2780>
    f9e0:	ldr	x0, [x19, #192]
    f9e4:	cbz	x0, fae0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2780>
    f9e8:	bl	72f0 <fputs@plt>
    f9ec:	ldr	x1, [x19, #72]
    f9f0:	mov	x0, x21
    f9f4:	bl	72f0 <fputs@plt>
    f9f8:	ldr	x3, [x19, #72]
    f9fc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    fa00:	mov	x2, #0x4                   	// #4
    fa04:	mov	x1, #0x1                   	// #1
    fa08:	add	x0, x0, #0x120
    fa0c:	bl	7cb0 <fwrite@plt>
    fa10:	b	fae8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2788>
    fa14:	bl	17dd0 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
    fa18:	add	x20, x0, #0x1
    fa1c:	cbz	x0, fb2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27cc>
    fa20:	mov	x0, x20
    fa24:	bl	76a0 <malloc@plt>
    fa28:	mov	x22, x0
    fa2c:	cbz	x0, fc9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x293c>
    fa30:	mov	x2, x0
    fa34:	add	x1, sp, #0x48
    fa38:	ldr	x0, [x19, #184]
    fa3c:	mov	x3, #0x0                   	// #0
    fa40:	bl	179e8 <scols_init_debug@@SMARTCOLS_2.25+0x2888>
    fa44:	mov	x21, x0
    fa48:	cbz	x0, fc08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28a8>
    fa4c:	ldr	x0, [sp, #72]
    fa50:	sub	x0, x0, #0x1
    fa54:	cmn	x0, #0x3
    fa58:	b.ls	f958 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25f8>  // b.plast
    fa5c:	mov	x0, x22
    fa60:	bl	7b50 <free@plt>
    fa64:	mov	x21, #0x0                   	// #0
    fa68:	mov	x0, x21
    fa6c:	bl	7b50 <free@plt>
    fa70:	mov	w20, #0xffffffea            	// #-22
    fa74:	ldr	x23, [x23, #4016]
    fa78:	ldr	w0, [x23]
    fa7c:	tbz	w0, #4, fb14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27b4>
    fa80:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    fa84:	ldr	x0, [x0, #4008]
    fa88:	ldr	x21, [x0]
    fa8c:	bl	7630 <getpid@plt>
    fa90:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fa94:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fa98:	add	x4, x4, #0xc40
    fa9c:	add	x3, x3, #0xb48
    faa0:	mov	w2, w0
    faa4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    faa8:	mov	x0, x21
    faac:	add	x1, x1, #0xb58
    fab0:	bl	80f0 <fprintf@plt>
    fab4:	mov	x0, x19
    fab8:	mov	w2, w20
    fabc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    fac0:	add	x1, x1, #0x218
    fac4:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    fac8:	mov	w0, w20
    facc:	ldp	x19, x20, [sp, #16]
    fad0:	ldp	x21, x22, [sp, #32]
    fad4:	ldr	x23, [sp, #48]
    fad8:	ldp	x29, x30, [sp], #80
    fadc:	ret
    fae0:	mov	x0, x21
    fae4:	bl	72f0 <fputs@plt>
    fae8:	ldr	x1, [x19, #72]
    faec:	mov	w0, #0xa                   	// #10
    faf0:	mov	w20, #0x0                   	// #0
    faf4:	bl	74e0 <fputc@plt>
    faf8:	mov	x0, x22
    fafc:	bl	7b50 <free@plt>
    fb00:	mov	x0, x21
    fb04:	bl	7b50 <free@plt>
    fb08:	ldr	x23, [x23, #4016]
    fb0c:	ldr	w0, [x23]
    fb10:	tbnz	w0, #4, fa80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2720>
    fb14:	ldr	x23, [sp, #48]
    fb18:	mov	w0, w20
    fb1c:	ldp	x19, x20, [sp, #16]
    fb20:	ldp	x21, x22, [sp, #32]
    fb24:	ldp	x29, x30, [sp], #80
    fb28:	ret
    fb2c:	ldr	x23, [x23, #4016]
    fb30:	ldr	w0, [x23]
    fb34:	tbnz	w0, #4, fc10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b0>
    fb38:	ldr	x23, [sp, #48]
    fb3c:	mov	w20, #0x0                   	// #0
    fb40:	mov	w0, w20
    fb44:	ldp	x19, x20, [sp, #16]
    fb48:	ldp	x21, x22, [sp, #32]
    fb4c:	ldp	x29, x30, [sp], #80
    fb50:	ret
    fb54:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    fb58:	ldr	x0, [x0, #4008]
    fb5c:	ldr	x20, [x0]
    fb60:	bl	7630 <getpid@plt>
    fb64:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fb68:	mov	w2, w0
    fb6c:	add	x4, x4, #0xc40
    fb70:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fb74:	add	x3, x3, #0xb48
    fb78:	mov	x0, x20
    fb7c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fb80:	add	x1, x1, #0xb58
    fb84:	bl	80f0 <fprintf@plt>
    fb88:	mov	x0, x19
    fb8c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    fb90:	add	x1, x1, #0x1e8
    fb94:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    fb98:	ldr	x21, [x19, #184]
    fb9c:	b	f930 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25d0>
    fba0:	ldr	x0, [x19, #176]
    fba4:	mov	w4, #0x2                   	// #2
    fba8:	ldr	x0, [x0, #88]
    fbac:	b	f9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2644>
    fbb0:	ldp	x0, x1, [sp, #64]
    fbb4:	cmp	x1, x0
    fbb8:	b.cc	fbcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x286c>  // b.lo, b.ul, b.last
    fbbc:	ldr	x0, [x19, #176]
    fbc0:	mov	w4, #0x0                   	// #0
    fbc4:	ldr	x0, [x0, #88]
    fbc8:	b	f9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2644>
    fbcc:	mov	x0, x19
    fbd0:	bl	7890 <scols_table_is_maxout@plt>
    fbd4:	cbnz	w0, fbbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x285c>
    fbd8:	bl	7ae0 <__ctype_b_loc@plt>
    fbdc:	ldr	x2, [x19, #176]
    fbe0:	ldr	x1, [x0]
    fbe4:	ldr	x0, [x2, #88]
    fbe8:	cbz	x0, fc60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2900>
    fbec:	ldrsb	w6, [x0]
    fbf0:	ldrh	w1, [x1, w6, sxtw #1]
    fbf4:	tbz	w1, #0, fc6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x290c>
    fbf8:	ldr	x1, [sp, #72]
    fbfc:	mov	w4, #0x0                   	// #0
    fc00:	str	x1, [sp, #64]
    fc04:	b	f9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2644>
    fc08:	mov	w20, #0xffffffea            	// #-22
    fc0c:	b	faf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2798>
    fc10:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    fc14:	mov	w20, #0x0                   	// #0
    fc18:	ldr	x0, [x0, #4008]
    fc1c:	ldr	x21, [x0]
    fc20:	bl	7630 <getpid@plt>
    fc24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fc28:	mov	w2, w0
    fc2c:	add	x4, x4, #0xc40
    fc30:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fc34:	add	x3, x3, #0xb48
    fc38:	mov	x0, x21
    fc3c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fc40:	add	x1, x1, #0xb58
    fc44:	bl	80f0 <fprintf@plt>
    fc48:	mov	x0, x19
    fc4c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    fc50:	add	x1, x1, #0x1f8
    fc54:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    fc58:	ldr	x23, [sp, #48]
    fc5c:	b	fb18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27b8>
    fc60:	ldrh	w1, [x1, #64]
    fc64:	tbnz	w1, #0, fbf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2898>
    fc68:	mov	w6, #0x20                  	// #32
    fc6c:	mov	w4, #0x0                   	// #0
    fc70:	b	f9b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2650>
    fc74:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    fc78:	add	x3, x3, #0x2b0
    fc7c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    fc80:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fc84:	add	x3, x3, #0x70
    fc88:	add	x1, x1, #0x28
    fc8c:	add	x0, x0, #0xcb0
    fc90:	mov	w2, #0x2bf                 	// #703
    fc94:	str	x23, [sp, #48]
    fc98:	bl	7fc0 <__assert_fail@plt>
    fc9c:	mov	x22, #0x0                   	// #0
    fca0:	mov	x21, #0x0                   	// #0
    fca4:	mov	w20, #0xfffffff4            	// #-12
    fca8:	b	faf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2798>
    fcac:	nop
    fcb0:	stp	x29, x30, [sp, #-112]!
    fcb4:	mov	x29, sp
    fcb8:	stp	x19, x20, [sp, #16]
    fcbc:	cbz	x0, ff40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2be0>
    fcc0:	ldrh	w2, [x0, #248]
    fcc4:	mov	x19, x0
    fcc8:	and	w2, w2, #0x180
    fccc:	cmp	w2, #0x100
    fcd0:	b.eq	fce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2988>  // b.none
    fcd4:	stp	x21, x22, [sp, #32]
    fcd8:	mov	x21, x1
    fcdc:	bl	7390 <scols_table_is_noheadings@plt>
    fce0:	cbz	w0, fcfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x299c>
    fce4:	ldp	x21, x22, [sp, #32]
    fce8:	mov	w20, #0x0                   	// #0
    fcec:	mov	w0, w20
    fcf0:	ldp	x19, x20, [sp, #16]
    fcf4:	ldp	x29, x30, [sp], #112
    fcf8:	ret
    fcfc:	mov	x0, x19
    fd00:	bl	7ea0 <scols_table_is_export@plt>
    fd04:	cbnz	w0, fce4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2984>
    fd08:	mov	x0, x19
    fd0c:	bl	7c70 <scols_table_is_json@plt>
    fd10:	cbnz	w0, fce4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2984>
    fd14:	ldr	x1, [x19, #112]
    fd18:	add	x0, x19, #0x70
    fd1c:	cmp	x1, x0
    fd20:	b.eq	fce4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2984>  // b.none
    fd24:	stp	x25, x26, [sp, #64]
    fd28:	adrp	x25, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    fd2c:	ldr	x0, [x25, #4016]
    fd30:	stp	x23, x24, [sp, #48]
    fd34:	ldr	w0, [x0]
    fd38:	tbnz	w0, #4, fef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b98>
    fd3c:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fd40:	add	x23, sp, #0x50
    fd44:	add	x24, x24, #0xf60
    fd48:	add	x22, sp, #0x58
    fd4c:	mov	x0, x22
    fd50:	mov	w1, #0x0                   	// #0
    fd54:	bl	73b0 <scols_reset_iter@plt>
    fd58:	mov	x2, x23
    fd5c:	mov	x1, x22
    fd60:	mov	x0, x19
    fd64:	bl	7e70 <scols_table_next_column@plt>
    fd68:	cbnz	w0, fec8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b68>
    fd6c:	ldr	x0, [sp, #80]
    fd70:	bl	7f30 <scols_column_is_hidden@plt>
    fd74:	cbnz	w0, fd58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f8>
    fd78:	mov	x0, x21
    fd7c:	bl	116e8 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
    fd80:	ldr	x0, [sp, #80]
    fd84:	ldrb	w1, [x0, #224]
    fd88:	tbnz	w1, #1, fe00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    fd8c:	add	x0, x0, #0xa8
    fd90:	bl	74f0 <scols_cell_get_data@plt>
    fd94:	mov	x1, x0
    fd98:	mov	x0, x21
    fd9c:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    fda0:	mov	w20, w0
    fda4:	cbz	w0, fddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a7c>
    fda8:	ldr	x0, [x19, #232]
    fdac:	ldr	x2, [x19, #48]
    fdb0:	ldrb	w1, [x19, #249]
    fdb4:	ldrsb	w3, [x19, #248]
    fdb8:	add	x0, x2, x0
    fdbc:	str	x0, [x19, #240]
    fdc0:	orr	w0, w1, #0x1
    fdc4:	strb	w0, [x19, #249]
    fdc8:	tbnz	w3, #31, fe60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b00>
    fdcc:	ldp	x21, x22, [sp, #32]
    fdd0:	ldp	x23, x24, [sp, #48]
    fdd4:	ldp	x25, x26, [sp, #64]
    fdd8:	b	fcec <scols_table_get_termheight@@SMARTCOLS_2.31+0x298c>
    fddc:	ldr	x1, [sp, #80]
    fde0:	mov	x4, x21
    fde4:	mov	x0, x19
    fde8:	mov	x2, #0x0                   	// #0
    fdec:	add	x3, x1, #0xa8
    fdf0:	bl	dc20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c0>
    fdf4:	mov	w20, w0
    fdf8:	cbz	w0, fd58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f8>
    fdfc:	b	fda8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a48>
    fe00:	mov	x0, x19
    fe04:	bl	73a0 <scols_table_is_tree@plt>
    fe08:	cbnz	w0, fe14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ab4>
    fe0c:	ldr	x0, [sp, #80]
    fe10:	b	fd8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a2c>
    fe14:	ldr	x0, [sp, #80]
    fe18:	bl	7d50 <scols_column_is_tree@plt>
    fe1c:	cbz	w0, fe0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aac>
    fe20:	ldr	x0, [x19, #152]
    fe24:	cmn	x0, #0x1
    fe28:	b.eq	fe0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aac>  // b.none
    fe2c:	mov	x26, #0x0                   	// #0
    fe30:	b	fe48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ae8>
    fe34:	ldr	x0, [x19, #152]
    fe38:	add	x26, x26, #0x1
    fe3c:	add	x0, x0, #0x1
    fe40:	cmp	x26, x0
    fe44:	b.cs	fe0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aac>  // b.hs, b.nlast
    fe48:	mov	x1, x24
    fe4c:	mov	x0, x21
    fe50:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    fe54:	mov	w20, w0
    fe58:	cbz	w0, fe34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    fe5c:	b	fda8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a48>
    fe60:	ldr	x25, [x25, #4016]
    fe64:	ldr	w0, [x25]
    fe68:	tbz	w0, #4, fdcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a6c>
    fe6c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    fe70:	ldr	x0, [x0, #4008]
    fe74:	ldr	x21, [x0]
    fe78:	bl	7630 <getpid@plt>
    fe7c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fe80:	mov	w2, w0
    fe84:	add	x4, x4, #0xc40
    fe88:	mov	x0, x21
    fe8c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fe90:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    fe94:	add	x3, x3, #0xb48
    fe98:	add	x1, x1, #0xb58
    fe9c:	bl	80f0 <fprintf@plt>
    fea0:	ldp	x3, x2, [x19, #232]
    fea4:	mov	x0, x19
    fea8:	mov	w4, w20
    feac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    feb0:	add	x1, x1, #0x248
    feb4:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    feb8:	ldp	x21, x22, [sp, #32]
    febc:	ldp	x23, x24, [sp, #48]
    fec0:	ldp	x25, x26, [sp, #64]
    fec4:	b	fcec <scols_table_get_termheight@@SMARTCOLS_2.31+0x298c>
    fec8:	ldr	x2, [x19, #88]
    fecc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    fed0:	ldr	x1, [x19, #72]
    fed4:	cmp	x2, #0x0
    fed8:	add	x0, x0, #0xa0
    fedc:	mov	w20, #0x0                   	// #0
    fee0:	csel	x0, x0, x2, eq  // eq = none
    fee4:	bl	72f0 <fputs@plt>
    fee8:	ldr	x0, [x19, #232]
    feec:	add	x0, x0, #0x1
    fef0:	str	x0, [x19, #232]
    fef4:	b	fdac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4c>
    fef8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    fefc:	ldr	x0, [x0, #4008]
    ff00:	ldr	x20, [x0]
    ff04:	bl	7630 <getpid@plt>
    ff08:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ff0c:	mov	w2, w0
    ff10:	add	x4, x4, #0xc40
    ff14:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ff18:	add	x3, x3, #0xb48
    ff1c:	mov	x0, x20
    ff20:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ff24:	add	x1, x1, #0xb58
    ff28:	bl	80f0 <fprintf@plt>
    ff2c:	mov	x0, x19
    ff30:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ff34:	add	x1, x1, #0x238
    ff38:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    ff3c:	b	fd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29dc>
    ff40:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ff44:	add	x3, x3, #0x2b0
    ff48:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
    ff4c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
    ff50:	add	x3, x3, #0x88
    ff54:	add	x1, x1, #0x28
    ff58:	add	x0, x0, #0xcb0
    ff5c:	mov	w2, #0x324                 	// #804
    ff60:	stp	x21, x22, [sp, #32]
    ff64:	stp	x23, x24, [sp, #48]
    ff68:	stp	x25, x26, [sp, #64]
    ff6c:	bl	7fc0 <__assert_fail@plt>
    ff70:	stp	x29, x30, [sp, #-112]!
    ff74:	mov	x29, sp
    ff78:	stp	x19, x20, [sp, #16]
    ff7c:	stp	x21, x22, [sp, #32]
    ff80:	stp	x23, x24, [sp, #48]
    ff84:	stp	x25, x26, [sp, #64]
    ff88:	str	x27, [sp, #80]
    ff8c:	cbz	x0, 10120 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dc0>
    ff90:	mov	x19, x0
    ff94:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
    ff98:	mov	x25, x1
    ff9c:	mov	x21, x2
    ffa0:	ldr	x0, [x0, #4016]
    ffa4:	mov	x24, x3
    ffa8:	ldr	w0, [x0]
    ffac:	tbnz	w0, #4, 100b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d54>
    ffb0:	add	x26, sp, #0x68
    ffb4:	nop
    ffb8:	mov	x2, x26
    ffbc:	mov	x1, x21
    ffc0:	mov	x0, x19
    ffc4:	bl	7d20 <scols_table_next_line@plt>
    ffc8:	cbnz	w0, 100fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d9c>
    ffcc:	cbz	x21, 10050 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf0>
    ffd0:	ldr	x22, [x21, #8]
    ffd4:	cbz	x22, 10050 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf0>
    ffd8:	ldr	x23, [x21]
    ffdc:	cbz	x23, 10050 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf0>
    ffe0:	cmp	x22, x23
    ffe4:	mov	x0, x19
    ffe8:	cset	w27, eq  // eq = none
    ffec:	bl	10a20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36c0>
    fff0:	ldr	x1, [sp, #104]
    fff4:	mov	x2, x25
    fff8:	mov	x0, x19
    fffc:	bl	eee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b88>
   10000:	mov	w20, w0
   10004:	mov	w2, w27
   10008:	mov	w1, w27
   1000c:	mov	x0, x19
   10010:	bl	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3720>
   10014:	cbz	x24, 10024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cc4>
   10018:	ldr	x0, [sp, #104]
   1001c:	cmp	x0, x24
   10020:	b.eq	10030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cd0>  // b.none
   10024:	cmp	x22, x23
   10028:	b.ne	1008c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d2c>  // b.any
   1002c:	cbz	w20, ffb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c58>
   10030:	mov	w0, w20
   10034:	ldp	x19, x20, [sp, #16]
   10038:	ldp	x21, x22, [sp, #32]
   1003c:	ldp	x23, x24, [sp, #48]
   10040:	ldp	x25, x26, [sp, #64]
   10044:	ldr	x27, [sp, #80]
   10048:	ldp	x29, x30, [sp], #112
   1004c:	ret
   10050:	mov	x0, x19
   10054:	bl	10a20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36c0>
   10058:	ldr	x1, [sp, #104]
   1005c:	mov	x2, x25
   10060:	mov	x0, x19
   10064:	bl	eee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b88>
   10068:	mov	w20, w0
   1006c:	mov	w2, #0x0                   	// #0
   10070:	mov	x0, x19
   10074:	mov	w1, #0x0                   	// #0
   10078:	bl	10a80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3720>
   1007c:	cbz	x24, 1008c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d2c>
   10080:	ldr	x0, [sp, #104]
   10084:	cmp	x0, x24
   10088:	b.eq	10030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cd0>  // b.none
   1008c:	ldrsb	w0, [x19, #248]
   10090:	tbz	w0, #31, 100a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d40>
   10094:	ldp	x0, x1, [x19, #232]
   10098:	cmp	x1, x0
   1009c:	b.hi	1002c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ccc>  // b.pmore
   100a0:	mov	x1, x25
   100a4:	mov	x0, x19
   100a8:	bl	fcb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2950>
   100ac:	cbz	w20, ffb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c58>
   100b0:	b	10030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cd0>
   100b4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   100b8:	ldr	x0, [x0, #4008]
   100bc:	ldr	x20, [x0]
   100c0:	bl	7630 <getpid@plt>
   100c4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   100c8:	mov	w2, w0
   100cc:	add	x4, x4, #0xc40
   100d0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   100d4:	add	x3, x3, #0xb48
   100d8:	mov	x0, x20
   100dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   100e0:	add	x1, x1, #0xb58
   100e4:	bl	80f0 <fprintf@plt>
   100e8:	mov	x0, x19
   100ec:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   100f0:	add	x1, x1, #0x270
   100f4:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
   100f8:	b	ffb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c50>
   100fc:	mov	w20, #0x0                   	// #0
   10100:	mov	w0, w20
   10104:	ldp	x19, x20, [sp, #16]
   10108:	ldp	x21, x22, [sp, #32]
   1010c:	ldp	x23, x24, [sp, #48]
   10110:	ldp	x25, x26, [sp, #64]
   10114:	ldr	x27, [sp, #80]
   10118:	ldp	x29, x30, [sp], #112
   1011c:	ret
   10120:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10124:	add	x3, x3, #0x2b0
   10128:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1012c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10130:	add	x3, x3, #0xa0
   10134:	add	x1, x1, #0x28
   10138:	add	x0, x0, #0xcb0
   1013c:	mov	w2, #0x35c                 	// #860
   10140:	bl	7fc0 <__assert_fail@plt>
   10144:	nop
   10148:	stp	x29, x30, [sp, #-80]!
   1014c:	mov	x29, sp
   10150:	stp	x19, x20, [sp, #16]
   10154:	add	x19, sp, #0x38
   10158:	mov	x20, x0
   1015c:	mov	x0, x19
   10160:	str	x21, [sp, #32]
   10164:	mov	x21, x1
   10168:	mov	w1, #0x0                   	// #0
   1016c:	bl	73b0 <scols_reset_iter@plt>
   10170:	mov	x1, x21
   10174:	mov	x2, x19
   10178:	mov	x0, x20
   1017c:	mov	x3, #0x0                   	// #0
   10180:	bl	ff70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c10>
   10184:	ldp	x19, x20, [sp, #16]
   10188:	ldr	x21, [sp, #32]
   1018c:	ldp	x29, x30, [sp], #80
   10190:	ret
   10194:	nop
   10198:	stp	x29, x30, [sp, #-48]!
   1019c:	mov	x29, sp
   101a0:	stp	x19, x20, [sp, #16]
   101a4:	cbz	x0, 1024c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2eec>
   101a8:	mov	x19, x0
   101ac:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   101b0:	mov	x20, x1
   101b4:	ldr	x0, [x0, #4016]
   101b8:	ldr	w0, [x0]
   101bc:	tbnz	w0, #4, 101e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e80>
   101c0:	mov	x3, x20
   101c4:	mov	x0, x19
   101c8:	ldp	x19, x20, [sp, #16]
   101cc:	adrp	x2, f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca0>
   101d0:	ldp	x29, x30, [sp], #48
   101d4:	add	x2, x2, #0x6a0
   101d8:	mov	x1, #0x0                   	// #0
   101dc:	b	14b08 <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
   101e0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   101e4:	str	x21, [sp, #32]
   101e8:	ldr	x0, [x0, #4008]
   101ec:	ldr	x21, [x0]
   101f0:	bl	7630 <getpid@plt>
   101f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   101f8:	mov	w2, w0
   101fc:	add	x4, x4, #0xc40
   10200:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10204:	add	x3, x3, #0xb48
   10208:	mov	x0, x21
   1020c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10210:	add	x1, x1, #0xb58
   10214:	bl	80f0 <fprintf@plt>
   10218:	mov	x0, x19
   1021c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10220:	add	x1, x1, #0x280
   10224:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
   10228:	mov	x3, x20
   1022c:	mov	x0, x19
   10230:	ldp	x19, x20, [sp, #16]
   10234:	adrp	x2, f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca0>
   10238:	ldr	x21, [sp, #32]
   1023c:	add	x2, x2, #0x6a0
   10240:	ldp	x29, x30, [sp], #48
   10244:	mov	x1, #0x0                   	// #0
   10248:	b	14b08 <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
   1024c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10250:	add	x3, x3, #0x2b0
   10254:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10258:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1025c:	add	x3, x3, #0xb8
   10260:	add	x1, x1, #0x28
   10264:	add	x0, x0, #0xcb0
   10268:	mov	w2, #0x3ad                 	// #941
   1026c:	str	x21, [sp, #32]
   10270:	bl	7fc0 <__assert_fail@plt>
   10274:	nop
   10278:	stp	x29, x30, [sp, #-32]!
   1027c:	mov	x29, sp
   10280:	str	x19, [sp, #16]
   10284:	mov	x19, x0
   10288:	cbz	x0, 1029c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f3c>
   1028c:	mov	x0, x1
   10290:	bl	11648 <scols_get_library_version@@SMARTCOLS_2.25+0x198>
   10294:	ldrb	w0, [x19, #249]
   10298:	tbnz	w0, #1, 102a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f48>
   1029c:	ldr	x19, [sp, #16]
   102a0:	ldp	x29, x30, [sp], #32
   102a4:	ret
   102a8:	mov	x0, x19
   102ac:	mov	x1, #0x0                   	// #0
   102b0:	bl	7a40 <scols_table_set_symbols@plt>
   102b4:	ldrb	w0, [x19, #249]
   102b8:	and	w0, w0, #0xfffffffd
   102bc:	strb	w0, [x19, #249]
   102c0:	ldr	x19, [sp, #16]
   102c4:	ldp	x29, x30, [sp], #32
   102c8:	ret
   102cc:	nop
   102d0:	stp	x29, x30, [sp, #-128]!
   102d4:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   102d8:	mov	x29, sp
   102dc:	ldr	x2, [x2, #4016]
   102e0:	stp	x21, x22, [sp, #32]
   102e4:	mov	x22, x0
   102e8:	stp	x19, x20, [sp, #16]
   102ec:	ldr	w0, [x2]
   102f0:	str	x27, [sp, #80]
   102f4:	mov	x27, x1
   102f8:	tbnz	w0, #4, 10554 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31f4>
   102fc:	ldr	x0, [x22, #176]
   10300:	str	xzr, [x27]
   10304:	cbz	x0, 105a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3244>
   10308:	stp	x23, x24, [sp, #48]
   1030c:	stp	x25, x26, [sp, #64]
   10310:	ldrb	w0, [x22, #249]
   10314:	and	w0, w0, #0xfffffffd
   10318:	strb	w0, [x22, #249]
   1031c:	ldr	w0, [x22, #224]
   10320:	cbz	w0, 104e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3188>
   10324:	ldrb	w0, [x22, #248]
   10328:	mov	x23, #0x2000                	// #8192
   1032c:	tbnz	w0, #2, 10518 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31b8>
   10330:	ldrb	w0, [x22, #248]
   10334:	and	w0, w0, #0x7f
   10338:	strb	w0, [x22, #248]
   1033c:	mov	x0, x22
   10340:	mov	x25, #0x0                   	// #0
   10344:	bl	73a0 <scols_table_is_tree@plt>
   10348:	cbnz	w0, 10458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30f8>
   1034c:	ldr	w0, [x22, #224]
   10350:	cmp	w0, #0x2
   10354:	b.eq	10484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3124>  // b.none
   10358:	cmp	w0, #0x3
   1035c:	b.eq	10658 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32f8>  // b.none
   10360:	cmp	w0, #0x1
   10364:	b.eq	10610 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32b0>  // b.none
   10368:	add	x24, sp, #0x68
   1036c:	add	x26, sp, #0x60
   10370:	mov	x0, x24
   10374:	mov	w1, #0x0                   	// #0
   10378:	bl	73b0 <scols_reset_iter@plt>
   1037c:	mov	x2, x26
   10380:	mov	x1, x24
   10384:	mov	x0, x22
   10388:	bl	7d20 <scols_table_next_line@plt>
   1038c:	cbnz	w0, 103f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3098>
   10390:	ldr	x21, [sp, #96]
   10394:	cbz	x21, 10684 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3324>
   10398:	ldr	x0, [x21, #40]
   1039c:	mov	x19, #0x0                   	// #0
   103a0:	mov	x20, #0x0                   	// #0
   103a4:	cbz	x0, 10450 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30f0>
   103a8:	mov	x1, x20
   103ac:	mov	x0, x21
   103b0:	bl	80e0 <scols_line_get_cell@plt>
   103b4:	cbz	x0, 103c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3068>
   103b8:	bl	74f0 <scols_cell_get_data@plt>
   103bc:	cbz	x0, 103c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3068>
   103c0:	bl	72c0 <strlen@plt>
   103c4:	add	x19, x19, x0
   103c8:	ldr	x0, [x21, #40]
   103cc:	add	x20, x20, #0x1
   103d0:	cmp	x20, x0
   103d4:	b.cc	103a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3048>  // b.lo, b.ul, b.last
   103d8:	add	x19, x25, x19
   103dc:	cmp	x23, x19
   103e0:	mov	x2, x26
   103e4:	csel	x23, x23, x19, cs  // cs = hs, nlast
   103e8:	mov	x1, x24
   103ec:	mov	x0, x22
   103f0:	bl	7d20 <scols_table_next_line@plt>
   103f4:	cbz	w0, 10390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3030>
   103f8:	add	x0, x23, #0x1
   103fc:	bl	11598 <scols_get_library_version@@SMARTCOLS_2.25+0xe8>
   10400:	str	x0, [x27]
   10404:	cbz	x0, 10648 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32e8>
   10408:	ldr	x1, [x22, #128]
   1040c:	add	x0, x22, #0x80
   10410:	cmp	x1, x0
   10414:	b.eq	10424 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30c4>  // b.none
   10418:	mov	x0, x22
   1041c:	bl	73a0 <scols_table_is_tree@plt>
   10420:	cbnz	w0, 10624 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32c4>
   10424:	ldr	w0, [x22, #224]
   10428:	cbz	w0, 105cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x326c>
   1042c:	mov	w19, #0x0                   	// #0
   10430:	mov	w0, w19
   10434:	ldp	x19, x20, [sp, #16]
   10438:	ldp	x21, x22, [sp, #32]
   1043c:	ldp	x23, x24, [sp, #48]
   10440:	ldp	x25, x26, [sp, #64]
   10444:	ldr	x27, [sp, #80]
   10448:	ldp	x29, x30, [sp], #128
   1044c:	ret
   10450:	mov	x19, x25
   10454:	b	103dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x307c>
   10458:	ldr	x0, [x22, #176]
   1045c:	mov	x25, #0x2                   	// #2
   10460:	ldr	x19, [x22, #32]
   10464:	ldr	x0, [x0, #16]
   10468:	cbz	x0, 10474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3114>
   1046c:	bl	72c0 <strlen@plt>
   10470:	mov	x25, x0
   10474:	ldr	w0, [x22, #224]
   10478:	mul	x25, x19, x25
   1047c:	cmp	w0, #0x2
   10480:	b.ne	10358 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ff8>  // b.any
   10484:	add	x24, sp, #0x68
   10488:	add	x26, sp, #0x60
   1048c:	mov	x0, x24
   10490:	mov	w1, #0x0                   	// #0
   10494:	bl	73b0 <scols_reset_iter@plt>
   10498:	mov	x2, x26
   1049c:	mov	x1, x24
   104a0:	mov	x0, x22
   104a4:	bl	7e70 <scols_table_next_column@plt>
   104a8:	cbnz	w0, 10370 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3010>
   104ac:	ldr	x0, [sp, #96]
   104b0:	bl	7f30 <scols_column_is_hidden@plt>
   104b4:	cbnz	w0, 10498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3138>
   104b8:	ldr	x0, [sp, #96]
   104bc:	add	x0, x0, #0xa8
   104c0:	bl	74f0 <scols_cell_get_data@plt>
   104c4:	bl	72c0 <strlen@plt>
   104c8:	add	x0, x0, #0x2
   104cc:	add	x25, x25, x0
   104d0:	mov	x2, x26
   104d4:	mov	x1, x24
   104d8:	mov	x0, x22
   104dc:	bl	7e70 <scols_table_next_column@plt>
   104e0:	cbz	w0, 104ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x314c>
   104e4:	b	10370 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3010>
   104e8:	ldr	w1, [x22, #64]
   104ec:	cmp	w1, #0x1
   104f0:	b.eq	10500 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31a0>  // b.none
   104f4:	cmp	w1, #0x2
   104f8:	mov	w0, #0x1                   	// #1
   104fc:	b.ne	10630 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32d0>  // b.any
   10500:	ldrb	w1, [x22, #248]
   10504:	bfi	w1, w0, #2, #1
   10508:	strb	w1, [x22, #248]
   1050c:	ldrb	w0, [x22, #248]
   10510:	mov	x23, #0x2000                	// #8192
   10514:	tbz	w0, #2, 10330 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fd0>
   10518:	mov	x0, x22
   1051c:	bl	7bc0 <scols_table_get_termwidth@plt>
   10520:	ldr	x1, [x22, #56]
   10524:	mov	x23, x0
   10528:	cmp	x1, #0x0
   1052c:	ccmp	x1, x0, #0x2, ne  // ne = any
   10530:	b.cc	10670 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3310>  // b.lo, b.ul, b.last
   10534:	ldrb	w0, [x22, #248]
   10538:	tbz	w0, #2, 10330 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fd0>
   1053c:	ldr	w0, [x22, #224]
   10540:	cbnz	w0, 10330 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fd0>
   10544:	mov	x0, x22
   10548:	bl	73a0 <scols_table_is_tree@plt>
   1054c:	cbz	w0, 1033c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fdc>
   10550:	b	10330 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fd0>
   10554:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10558:	ldr	x0, [x0, #4008]
   1055c:	ldr	x19, [x0]
   10560:	bl	7630 <getpid@plt>
   10564:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10568:	mov	w2, w0
   1056c:	add	x4, x4, #0xc40
   10570:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10574:	add	x3, x3, #0xb48
   10578:	mov	x0, x19
   1057c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10580:	add	x1, x1, #0xb58
   10584:	bl	80f0 <fprintf@plt>
   10588:	mov	x0, x22
   1058c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10590:	add	x1, x1, #0x298
   10594:	bl	d368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
   10598:	ldr	x0, [x22, #176]
   1059c:	str	xzr, [x27]
   105a0:	cbnz	x0, 10308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fa8>
   105a4:	mov	x0, x22
   105a8:	bl	7eb0 <scols_table_set_default_symbols@plt>
   105ac:	mov	w19, w0
   105b0:	cbnz	w0, 10668 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3308>
   105b4:	stp	x23, x24, [sp, #48]
   105b8:	stp	x25, x26, [sp, #64]
   105bc:	ldrb	w0, [x22, #249]
   105c0:	orr	w0, w0, #0x2
   105c4:	strb	w0, [x22, #249]
   105c8:	b	1031c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fbc>
   105cc:	ldr	x1, [x27]
   105d0:	mov	x0, x22
   105d4:	bl	121f8 <scols_get_library_version@@SMARTCOLS_2.25+0xd48>
   105d8:	mov	w19, w0
   105dc:	cbz	w0, 1042c <scols_table_get_termheight@@SMARTCOLS_2.31+0x30cc>
   105e0:	ldp	x23, x24, [sp, #48]
   105e4:	ldp	x25, x26, [sp, #64]
   105e8:	ldr	x0, [x27]
   105ec:	mov	x1, x0
   105f0:	mov	x0, x22
   105f4:	bl	10278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f18>
   105f8:	mov	w0, w19
   105fc:	ldp	x19, x20, [sp, #16]
   10600:	ldp	x21, x22, [sp, #32]
   10604:	ldr	x27, [sp, #80]
   10608:	ldp	x29, x30, [sp], #128
   1060c:	ret
   10610:	ldr	x0, [x22, #16]
   10614:	add	x24, sp, #0x68
   10618:	add	x26, sp, #0x60
   1061c:	add	x25, x25, x0
   10620:	b	10370 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3010>
   10624:	mov	x0, x22
   10628:	bl	13c38 <scols_get_library_version@@SMARTCOLS_2.25+0x2788>
   1062c:	b	10424 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30c4>
   10630:	bl	7d80 <isatty@plt>
   10634:	and	w0, w0, #0x1
   10638:	ldrb	w1, [x22, #248]
   1063c:	bfi	w1, w0, #2, #1
   10640:	strb	w1, [x22, #248]
   10644:	b	1050c <scols_table_get_termheight@@SMARTCOLS_2.31+0x31ac>
   10648:	mov	w19, #0xfffffff4            	// #-12
   1064c:	ldp	x23, x24, [sp, #48]
   10650:	ldp	x25, x26, [sp, #64]
   10654:	b	105ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x328c>
   10658:	ldr	x0, [x22, #32]
   1065c:	add	x0, x0, x0, lsl #1
   10660:	add	x25, x25, x0
   10664:	b	10484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3124>
   10668:	ldr	x0, [x27]
   1066c:	b	105ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x328c>
   10670:	sub	x23, x0, x1
   10674:	mov	x0, x22
   10678:	mov	x1, x23
   1067c:	bl	75d0 <scols_table_set_termwidth@plt>
   10680:	b	10534 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31d4>
   10684:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10688:	add	x3, x3, #0x2b0
   1068c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10690:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10694:	add	x3, x3, #0xd0
   10698:	add	x1, x1, #0x28
   1069c:	add	x0, x0, #0x48
   106a0:	mov	w2, #0x3b7                 	// #951
   106a4:	bl	7fc0 <__assert_fail@plt>
   106a8:	stp	x29, x30, [sp, #-48]!
   106ac:	mov	x29, sp
   106b0:	stp	x19, x20, [sp, #16]
   106b4:	mov	x20, x0
   106b8:	ldr	w0, [x0, #216]
   106bc:	tbnz	w0, #31, 106f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3398>
   106c0:	str	x21, [sp, #32]
   106c4:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   106c8:	add	x21, x21, #0x390
   106cc:	mov	w19, #0x0                   	// #0
   106d0:	ldr	x3, [x20, #72]
   106d4:	mov	x0, x21
   106d8:	mov	x2, #0x3                   	// #3
   106dc:	mov	x1, #0x1                   	// #1
   106e0:	add	w19, w19, #0x1
   106e4:	bl	7cb0 <fwrite@plt>
   106e8:	ldr	w0, [x20, #216]
   106ec:	cmp	w0, w19
   106f0:	b.ge	106d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3370>  // b.tcont
   106f4:	ldr	x21, [sp, #32]
   106f8:	ldp	x19, x20, [sp, #16]
   106fc:	ldp	x29, x30, [sp], #48
   10700:	ret
   10704:	nop
   10708:	stp	x29, x30, [sp, #-80]!
   1070c:	mov	x29, sp
   10710:	stp	x19, x20, [sp, #16]
   10714:	mov	x19, x0
   10718:	str	wzr, [x0, #216]
   1071c:	bl	7c70 <scols_table_is_json@plt>
   10720:	cbnz	w0, 10730 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33d0>
   10724:	ldp	x19, x20, [sp, #16]
   10728:	ldp	x29, x30, [sp], #80
   1072c:	ret
   10730:	ldr	x1, [x19, #72]
   10734:	mov	w0, #0x7b                  	// #123
   10738:	stp	x21, x22, [sp, #32]
   1073c:	stp	x23, x24, [sp, #48]
   10740:	bl	74e0 <fputc@plt>
   10744:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10748:	ldr	x2, [x19, #88]
   1074c:	add	x0, x0, #0xa0
   10750:	ldr	x1, [x19, #72]
   10754:	cmp	x2, #0x0
   10758:	csel	x0, x0, x2, eq  // eq = none
   1075c:	bl	72f0 <fputs@plt>
   10760:	mov	x0, x19
   10764:	bl	106a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3348>
   10768:	ldr	x22, [x19, #8]
   1076c:	mov	w0, #0x22                  	// #34
   10770:	ldr	x23, [x19, #72]
   10774:	mov	x1, x23
   10778:	bl	74e0 <fputc@plt>
   1077c:	cbz	x22, 1080c <scols_table_get_termheight@@SMARTCOLS_2.31+0x34ac>
   10780:	str	x25, [sp, #64]
   10784:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10788:	mov	w25, #0x4002                	// #16386
   1078c:	add	x24, x24, #0xa8
   10790:	ldrsb	w21, [x22]
   10794:	cbnz	w21, 107b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3454>
   10798:	b	10808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34a8>
   1079c:	mov	w2, w20
   107a0:	mov	x1, x24
   107a4:	mov	x0, x23
   107a8:	bl	80f0 <fprintf@plt>
   107ac:	ldrsb	w21, [x22, #1]!
   107b0:	cbz	w21, 10808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34a8>
   107b4:	and	w20, w21, #0xff
   107b8:	mov	w1, #0xfd                  	// #253
   107bc:	sub	w0, w20, #0x5c
   107c0:	sub	w2, w20, #0x22
   107c4:	and	w0, w0, #0xfffffffb
   107c8:	tst	w2, w1
   107cc:	and	w0, w0, #0xff
   107d0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   107d4:	b.eq	1079c <scols_table_get_termheight@@SMARTCOLS_2.31+0x343c>  // b.none
   107d8:	bl	7ae0 <__ctype_b_loc@plt>
   107dc:	ldr	x0, [x0]
   107e0:	ubfiz	x1, x20, #1, #8
   107e4:	ldrh	w0, [x0, x1]
   107e8:	and	w0, w25, w0
   107ec:	cmp	w0, #0x4, lsl #12
   107f0:	b.ne	1079c <scols_table_get_termheight@@SMARTCOLS_2.31+0x343c>  // b.any
   107f4:	mov	w0, w21
   107f8:	mov	x1, x23
   107fc:	bl	74e0 <fputc@plt>
   10800:	ldrsb	w21, [x22, #1]!
   10804:	cbnz	w21, 107b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3454>
   10808:	ldr	x25, [sp, #64]
   1080c:	mov	x1, x23
   10810:	mov	w0, #0x22                  	// #34
   10814:	bl	74e0 <fputc@plt>
   10818:	ldr	x3, [x19, #72]
   1081c:	mov	x2, #0x3                   	// #3
   10820:	mov	x1, #0x1                   	// #1
   10824:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10828:	add	x0, x0, #0x398
   1082c:	bl	7cb0 <fwrite@plt>
   10830:	ldr	x2, [x19, #88]
   10834:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10838:	ldr	x1, [x19, #72]
   1083c:	cmp	x2, #0x0
   10840:	add	x0, x0, #0xa0
   10844:	csel	x0, x0, x2, eq  // eq = none
   10848:	bl	72f0 <fputs@plt>
   1084c:	ldr	w0, [x19, #216]
   10850:	mov	w1, #0x1                   	// #1
   10854:	ldp	x21, x22, [sp, #32]
   10858:	add	w0, w0, w1
   1085c:	ldp	x23, x24, [sp, #48]
   10860:	stp	w0, w1, [x19, #216]
   10864:	ldp	x19, x20, [sp, #16]
   10868:	ldp	x29, x30, [sp], #80
   1086c:	ret
   10870:	stp	x29, x30, [sp, #-32]!
   10874:	mov	x29, sp
   10878:	ldr	w1, [x0, #216]
   1087c:	str	x19, [sp, #16]
   10880:	mov	x19, x0
   10884:	sub	w1, w1, #0x1
   10888:	str	w1, [x0, #216]
   1088c:	bl	7c70 <scols_table_is_json@plt>
   10890:	cbnz	w0, 108a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3540>
   10894:	ldr	x19, [sp, #16]
   10898:	ldp	x29, x30, [sp], #32
   1089c:	ret
   108a0:	mov	x0, x19
   108a4:	bl	106a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3348>
   108a8:	ldr	x1, [x19, #72]
   108ac:	mov	w0, #0x5d                  	// #93
   108b0:	bl	74e0 <fputc@plt>
   108b4:	ldr	x3, [x19, #88]
   108b8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   108bc:	ldr	w2, [x19, #216]
   108c0:	add	x0, x0, #0xa0
   108c4:	ldr	x1, [x19, #72]
   108c8:	sub	w2, w2, #0x1
   108cc:	cmp	x3, #0x0
   108d0:	str	w2, [x19, #216]
   108d4:	csel	x0, x0, x3, eq  // eq = none
   108d8:	bl	72f0 <fputs@plt>
   108dc:	ldr	x1, [x19, #72]
   108e0:	mov	w0, #0x7d                  	// #125
   108e4:	bl	74e0 <fputc@plt>
   108e8:	mov	w0, #0x1                   	// #1
   108ec:	str	w0, [x19, #220]
   108f0:	ldr	x19, [sp, #16]
   108f4:	ldp	x29, x30, [sp], #32
   108f8:	ret
   108fc:	nop
   10900:	stp	x29, x30, [sp, #-32]!
   10904:	mov	x29, sp
   10908:	str	x19, [sp, #16]
   1090c:	mov	x19, x0
   10910:	bl	7c70 <scols_table_is_json@plt>
   10914:	cbnz	w0, 1095c <scols_table_get_termheight@@SMARTCOLS_2.31+0x35fc>
   10918:	ldr	x2, [x19, #88]
   1091c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10920:	ldr	x1, [x19, #72]
   10924:	cmp	x2, #0x0
   10928:	add	x0, x0, #0xa0
   1092c:	csel	x0, x0, x2, eq  // eq = none
   10930:	bl	72f0 <fputs@plt>
   10934:	ldr	x0, [x19, #232]
   10938:	mov	w2, #0x1                   	// #1
   1093c:	ldr	w1, [x19, #216]
   10940:	add	x0, x0, #0x1
   10944:	str	x0, [x19, #232]
   10948:	add	w1, w1, #0x1
   1094c:	stp	w1, w2, [x19, #216]
   10950:	ldr	x19, [sp, #16]
   10954:	ldp	x29, x30, [sp], #32
   10958:	ret
   1095c:	ldr	x1, [x19, #72]
   10960:	mov	w0, #0x2c                  	// #44
   10964:	bl	74e0 <fputc@plt>
   10968:	ldr	x2, [x19, #88]
   1096c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10970:	ldr	x1, [x19, #72]
   10974:	cmp	x2, #0x0
   10978:	add	x0, x0, #0xa0
   1097c:	csel	x0, x0, x2, eq  // eq = none
   10980:	bl	72f0 <fputs@plt>
   10984:	mov	x0, x19
   10988:	bl	106a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3348>
   1098c:	ldr	x3, [x19, #72]
   10990:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10994:	mov	x2, #0xd                   	// #13
   10998:	mov	x1, #0x1                   	// #1
   1099c:	add	x0, x0, #0x3a0
   109a0:	bl	7cb0 <fwrite@plt>
   109a4:	b	10918 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35b8>
   109a8:	stp	x29, x30, [sp, #-32]!
   109ac:	mov	x29, sp
   109b0:	ldr	w1, [x0, #216]
   109b4:	str	x19, [sp, #16]
   109b8:	mov	x19, x0
   109bc:	sub	w1, w1, #0x1
   109c0:	str	w1, [x0, #216]
   109c4:	bl	7c70 <scols_table_is_json@plt>
   109c8:	cbnz	w0, 109d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3678>
   109cc:	ldr	x19, [sp, #16]
   109d0:	ldp	x29, x30, [sp], #32
   109d4:	ret
   109d8:	mov	x0, x19
   109dc:	bl	106a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3348>
   109e0:	ldr	x1, [x19, #72]
   109e4:	mov	w0, #0x5d                  	// #93
   109e8:	bl	74e0 <fputc@plt>
   109ec:	ldr	x2, [x19, #88]
   109f0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   109f4:	ldr	x1, [x19, #72]
   109f8:	cmp	x2, #0x0
   109fc:	add	x0, x0, #0xa0
   10a00:	csel	x0, x0, x2, eq  // eq = none
   10a04:	bl	72f0 <fputs@plt>
   10a08:	mov	w0, #0x1                   	// #1
   10a0c:	str	w0, [x19, #220]
   10a10:	ldr	x19, [sp, #16]
   10a14:	ldp	x29, x30, [sp], #32
   10a18:	ret
   10a1c:	nop
   10a20:	stp	x29, x30, [sp, #-32]!
   10a24:	mov	x29, sp
   10a28:	str	x19, [sp, #16]
   10a2c:	mov	x19, x0
   10a30:	bl	7c70 <scols_table_is_json@plt>
   10a34:	cbnz	w0, 10a50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36f0>
   10a38:	ldr	w0, [x19, #216]
   10a3c:	add	w0, w0, #0x1
   10a40:	str	w0, [x19, #216]
   10a44:	ldr	x19, [sp, #16]
   10a48:	ldp	x29, x30, [sp], #32
   10a4c:	ret
   10a50:	mov	x0, x19
   10a54:	bl	106a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3348>
   10a58:	ldr	x1, [x19, #72]
   10a5c:	mov	w0, #0x7b                  	// #123
   10a60:	bl	74e0 <fputc@plt>
   10a64:	str	wzr, [x19, #220]
   10a68:	ldr	w0, [x19, #216]
   10a6c:	add	w0, w0, #0x1
   10a70:	str	w0, [x19, #216]
   10a74:	ldr	x19, [sp, #16]
   10a78:	ldp	x29, x30, [sp], #32
   10a7c:	ret
   10a80:	stp	x29, x30, [sp, #-48]!
   10a84:	mov	x29, sp
   10a88:	ldr	w3, [x0, #216]
   10a8c:	stp	x19, x20, [sp, #16]
   10a90:	mov	x19, x0
   10a94:	sub	w3, w3, #0x1
   10a98:	str	x21, [sp, #32]
   10a9c:	mov	w20, w2
   10aa0:	str	w3, [x0, #216]
   10aa4:	mov	w21, w1
   10aa8:	bl	7c70 <scols_table_is_json@plt>
   10aac:	cbz	w0, 10b14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37b4>
   10ab0:	ldr	w0, [x19, #220]
   10ab4:	cbnz	w0, 10b64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3804>
   10ab8:	ldr	x1, [x19, #72]
   10abc:	cmp	w21, #0x0
   10ac0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10ac4:	add	x2, x2, #0x3b8
   10ac8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10acc:	add	x0, x0, #0x3b0
   10ad0:	csel	x0, x0, x2, ne  // ne = any
   10ad4:	bl	72f0 <fputs@plt>
   10ad8:	ldrb	w0, [x19, #249]
   10adc:	tbnz	w0, #5, 10afc <scols_table_get_termheight@@SMARTCOLS_2.31+0x379c>
   10ae0:	ldr	x2, [x19, #88]
   10ae4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10ae8:	ldr	x1, [x19, #72]
   10aec:	cmp	x2, #0x0
   10af0:	add	x0, x0, #0xa0
   10af4:	csel	x0, x0, x2, eq  // eq = none
   10af8:	bl	72f0 <fputs@plt>
   10afc:	mov	w0, #0x1                   	// #1
   10b00:	ldr	x21, [sp, #32]
   10b04:	str	w0, [x19, #220]
   10b08:	ldp	x19, x20, [sp, #16]
   10b0c:	ldp	x29, x30, [sp], #48
   10b10:	ret
   10b14:	ldrb	w0, [x19, #249]
   10b18:	tst	x0, #0x20
   10b1c:	ccmp	w20, #0x0, #0x0, eq  // eq = none
   10b20:	b.ne	10afc <scols_table_get_termheight@@SMARTCOLS_2.31+0x379c>  // b.any
   10b24:	ldr	x2, [x19, #88]
   10b28:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10b2c:	ldr	x1, [x19, #72]
   10b30:	cmp	x2, #0x0
   10b34:	add	x0, x0, #0xa0
   10b38:	csel	x0, x0, x2, eq  // eq = none
   10b3c:	bl	72f0 <fputs@plt>
   10b40:	ldr	x0, [x19, #232]
   10b44:	ldr	x21, [sp, #32]
   10b48:	add	x0, x0, #0x1
   10b4c:	str	x0, [x19, #232]
   10b50:	mov	w0, #0x1                   	// #1
   10b54:	str	w0, [x19, #220]
   10b58:	ldp	x19, x20, [sp, #16]
   10b5c:	ldp	x29, x30, [sp], #48
   10b60:	ret
   10b64:	mov	x0, x19
   10b68:	bl	106a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3348>
   10b6c:	b	10ab8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3758>
   10b70:	stp	x29, x30, [sp, #-272]!
   10b74:	mov	x29, sp
   10b78:	stp	x19, x20, [sp, #16]
   10b7c:	mov	x20, x1
   10b80:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10b84:	str	q0, [sp, #96]
   10b88:	str	q1, [sp, #112]
   10b8c:	str	q2, [sp, #128]
   10b90:	str	q3, [sp, #144]
   10b94:	str	q4, [sp, #160]
   10b98:	str	q5, [sp, #176]
   10b9c:	str	q6, [sp, #192]
   10ba0:	str	q7, [sp, #208]
   10ba4:	stp	x2, x3, [sp, #224]
   10ba8:	stp	x4, x5, [sp, #240]
   10bac:	stp	x6, x7, [sp, #256]
   10bb0:	cbz	x0, 10bc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3864>
   10bb4:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10bb8:	ldr	x1, [x1, #4016]
   10bbc:	ldr	w1, [x1]
   10bc0:	tbz	w1, #24, 10c20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38c0>
   10bc4:	ldr	x19, [x19, #4008]
   10bc8:	add	x0, sp, #0x110
   10bcc:	add	x5, sp, #0x110
   10bd0:	stp	x0, x5, [sp, #64]
   10bd4:	mov	w3, #0xffffff80            	// #-128
   10bd8:	add	x2, sp, #0xe0
   10bdc:	mov	w4, #0xffffffd0            	// #-48
   10be0:	str	x2, [sp, #80]
   10be4:	mov	x1, x20
   10be8:	stp	w4, w3, [sp, #88]
   10bec:	add	x2, sp, #0x20
   10bf0:	ldp	x4, x5, [sp, #64]
   10bf4:	ldr	x0, [x19]
   10bf8:	stp	x4, x5, [sp, #32]
   10bfc:	ldp	x4, x5, [sp, #80]
   10c00:	stp	x4, x5, [sp, #48]
   10c04:	bl	7fa0 <vfprintf@plt>
   10c08:	ldr	x1, [x19]
   10c0c:	mov	w0, #0xa                   	// #10
   10c10:	bl	74e0 <fputc@plt>
   10c14:	ldp	x19, x20, [sp, #16]
   10c18:	ldp	x29, x30, [sp], #272
   10c1c:	ret
   10c20:	ldr	x3, [x19, #4008]
   10c24:	mov	x2, x0
   10c28:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10c2c:	add	x1, x1, #0xb30
   10c30:	ldr	x0, [x3]
   10c34:	bl	80f0 <fprintf@plt>
   10c38:	b	10bc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3864>
   10c3c:	nop

0000000000010c40 <scols_table_print_range@@SMARTCOLS_2.28>:
   10c40:	stp	x29, x30, [sp, #-80]!
   10c44:	mov	x29, sp
   10c48:	stp	x19, x20, [sp, #16]
   10c4c:	mov	x20, x0
   10c50:	stp	x21, x22, [sp, #32]
   10c54:	mov	x21, x1
   10c58:	mov	x22, x2
   10c5c:	str	xzr, [sp, #48]
   10c60:	bl	73a0 <scols_table_is_tree@plt>
   10c64:	cbnz	w0, 10d50 <scols_table_print_range@@SMARTCOLS_2.28+0x110>
   10c68:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10c6c:	ldr	x0, [x0, #4016]
   10c70:	ldr	w0, [x0]
   10c74:	tbnz	w0, #4, 10d08 <scols_table_print_range@@SMARTCOLS_2.28+0xc8>
   10c78:	add	x1, sp, #0x30
   10c7c:	mov	x0, x20
   10c80:	bl	102d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f70>
   10c84:	mov	w19, w0
   10c88:	cbnz	w0, 10cd0 <scols_table_print_range@@SMARTCOLS_2.28+0x90>
   10c8c:	cbz	x21, 10ce4 <scols_table_print_range@@SMARTCOLS_2.28+0xa4>
   10c90:	ldr	x0, [x20, #112]
   10c94:	add	x21, x21, #0x30
   10c98:	add	x1, x20, #0x70
   10c9c:	stp	x21, x1, [sp, #56]
   10ca0:	cmp	x21, x0
   10ca4:	str	wzr, [sp, #72]
   10ca8:	b.eq	10cf0 <scols_table_print_range@@SMARTCOLS_2.28+0xb0>  // b.none
   10cac:	ldr	x1, [sp, #48]
   10cb0:	mov	x3, x22
   10cb4:	add	x2, sp, #0x38
   10cb8:	mov	x0, x20
   10cbc:	bl	ff70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c10>
   10cc0:	mov	w19, w0
   10cc4:	ldr	x1, [sp, #48]
   10cc8:	mov	x0, x20
   10ccc:	bl	10278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f18>
   10cd0:	mov	w0, w19
   10cd4:	ldp	x19, x20, [sp, #16]
   10cd8:	ldp	x21, x22, [sp, #32]
   10cdc:	ldp	x29, x30, [sp], #80
   10ce0:	ret
   10ce4:	add	x0, sp, #0x38
   10ce8:	mov	w1, #0x0                   	// #0
   10cec:	bl	73b0 <scols_reset_iter@plt>
   10cf0:	ldr	x1, [sp, #48]
   10cf4:	mov	x0, x20
   10cf8:	bl	fcb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2950>
   10cfc:	mov	w19, w0
   10d00:	cbz	w0, 10cac <scols_table_print_range@@SMARTCOLS_2.28+0x6c>
   10d04:	b	10cc4 <scols_table_print_range@@SMARTCOLS_2.28+0x84>
   10d08:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10d0c:	ldr	x0, [x0, #4008]
   10d10:	ldr	x19, [x0]
   10d14:	bl	7630 <getpid@plt>
   10d18:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10d1c:	mov	w2, w0
   10d20:	add	x4, x4, #0xc40
   10d24:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10d28:	add	x3, x3, #0xb48
   10d2c:	mov	x0, x19
   10d30:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10d34:	add	x1, x1, #0xb58
   10d38:	bl	80f0 <fprintf@plt>
   10d3c:	mov	x0, x20
   10d40:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10d44:	add	x1, x1, #0x3c0
   10d48:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   10d4c:	b	10c78 <scols_table_print_range@@SMARTCOLS_2.28+0x38>
   10d50:	mov	w19, #0xffffffea            	// #-22
   10d54:	b	10cd0 <scols_table_print_range@@SMARTCOLS_2.28+0x90>

0000000000010d58 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
   10d58:	stp	x29, x30, [sp, #-80]!
   10d5c:	mov	x29, sp
   10d60:	stp	x21, x22, [sp, #32]
   10d64:	cbz	x0, 10e54 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xfc>
   10d68:	stp	x19, x20, [sp, #16]
   10d6c:	mov	x19, x0
   10d70:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10d74:	mov	x21, x1
   10d78:	mov	x22, x2
   10d7c:	ldr	x0, [x0, #4016]
   10d80:	mov	x20, x3
   10d84:	ldr	w0, [x0]
   10d88:	str	x23, [sp, #48]
   10d8c:	tbnz	w0, #4, 10dfc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xa4>
   10d90:	mov	x0, x20
   10d94:	add	x1, sp, #0x48
   10d98:	bl	8030 <open_memstream@plt>
   10d9c:	mov	x20, x0
   10da0:	cbz	x0, 10e44 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xec>
   10da4:	mov	x0, x19
   10da8:	bl	75c0 <scols_table_get_stream@plt>
   10dac:	mov	x1, x20
   10db0:	mov	x23, x0
   10db4:	mov	x0, x19
   10db8:	bl	7680 <scols_table_set_stream@plt>
   10dbc:	mov	x1, x21
   10dc0:	mov	x2, x22
   10dc4:	mov	x0, x19
   10dc8:	bl	7620 <scols_table_print_range@plt>
   10dcc:	mov	w21, w0
   10dd0:	mov	x0, x20
   10dd4:	bl	7610 <fclose@plt>
   10dd8:	mov	x1, x23
   10ddc:	mov	x0, x19
   10de0:	bl	7680 <scols_table_set_stream@plt>
   10de4:	ldp	x19, x20, [sp, #16]
   10de8:	ldr	x23, [sp, #48]
   10dec:	mov	w0, w21
   10df0:	ldp	x21, x22, [sp, #32]
   10df4:	ldp	x29, x30, [sp], #80
   10df8:	ret
   10dfc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10e00:	ldr	x0, [x0, #4008]
   10e04:	ldr	x23, [x0]
   10e08:	bl	7630 <getpid@plt>
   10e0c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10e10:	mov	w2, w0
   10e14:	add	x4, x4, #0xc40
   10e18:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10e1c:	add	x3, x3, #0xb48
   10e20:	mov	x0, x23
   10e24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10e28:	add	x1, x1, #0xb58
   10e2c:	bl	80f0 <fprintf@plt>
   10e30:	mov	x0, x19
   10e34:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10e38:	add	x1, x1, #0x3d8
   10e3c:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   10e40:	b	10d90 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x38>
   10e44:	mov	w21, #0xfffffff4            	// #-12
   10e48:	ldp	x19, x20, [sp, #16]
   10e4c:	ldr	x23, [sp, #48]
   10e50:	b	10dec <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x94>
   10e54:	mov	w21, #0xffffffea            	// #-22
   10e58:	b	10dec <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x94>
   10e5c:	nop

0000000000010e60 <scols_print_table@@SMARTCOLS_2.25>:
   10e60:	stp	x29, x30, [sp, #-96]!
   10e64:	mov	x29, sp
   10e68:	stp	x19, x20, [sp, #16]
   10e6c:	str	xzr, [sp, #88]
   10e70:	cbz	x0, 110b0 <scols_print_table@@SMARTCOLS_2.25+0x250>
   10e74:	adrp	x20, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10e78:	mov	x19, x0
   10e7c:	stp	x21, x22, [sp, #32]
   10e80:	add	x21, x0, #0x60
   10e84:	ldr	x20, [x20, #4016]
   10e88:	ldr	w0, [x20]
   10e8c:	tbnz	w0, #4, 10f44 <scols_print_table@@SMARTCOLS_2.25+0xe4>
   10e90:	ldr	x0, [x19, #96]
   10e94:	cmp	x0, x21
   10e98:	b.eq	110ac <scols_print_table@@SMARTCOLS_2.25+0x24c>  // b.none
   10e9c:	ldr	x1, [x19, #112]
   10ea0:	add	x0, x19, #0x70
   10ea4:	cmp	x1, x0
   10ea8:	b.eq	10f2c <scols_print_table@@SMARTCOLS_2.25+0xcc>  // b.none
   10eac:	ldrb	w2, [x19, #249]
   10eb0:	add	x1, sp, #0x58
   10eb4:	mov	x0, x19
   10eb8:	and	w2, w2, #0xfffffffe
   10ebc:	strb	w2, [x19, #249]
   10ec0:	bl	102d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f70>
   10ec4:	mov	w20, w0
   10ec8:	cbz	w0, 10ee0 <scols_print_table@@SMARTCOLS_2.25+0x80>
   10ecc:	ldp	x21, x22, [sp, #32]
   10ed0:	mov	w0, w20
   10ed4:	ldp	x19, x20, [sp, #16]
   10ed8:	ldp	x29, x30, [sp], #96
   10edc:	ret
   10ee0:	mov	x0, x19
   10ee4:	bl	10708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33a8>
   10ee8:	ldr	w0, [x19, #224]
   10eec:	cbz	w0, 11038 <scols_print_table@@SMARTCOLS_2.25+0x1d8>
   10ef0:	ldr	x1, [sp, #88]
   10ef4:	mov	x0, x19
   10ef8:	bl	fcb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2950>
   10efc:	mov	w20, w0
   10f00:	cbz	w0, 10fe4 <scols_print_table@@SMARTCOLS_2.25+0x184>
   10f04:	ldr	x1, [sp, #88]
   10f08:	mov	x0, x19
   10f0c:	bl	10278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f18>
   10f10:	mov	w0, w20
   10f14:	ldp	x19, x20, [sp, #16]
   10f18:	ldp	x21, x22, [sp, #32]
   10f1c:	ldp	x29, x30, [sp], #96
   10f20:	ret
   10f24:	ldp	x23, x24, [sp, #48]
   10f28:	ldp	x25, x26, [sp, #64]
   10f2c:	mov	w20, #0x0                   	// #0
   10f30:	mov	w0, w20
   10f34:	ldp	x19, x20, [sp, #16]
   10f38:	ldp	x21, x22, [sp, #32]
   10f3c:	ldp	x29, x30, [sp], #96
   10f40:	ret
   10f44:	stp	x25, x26, [sp, #64]
   10f48:	adrp	x25, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   10f4c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10f50:	ldr	x25, [x25, #4008]
   10f54:	stp	x23, x24, [sp, #48]
   10f58:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10f5c:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   10f60:	add	x24, x24, #0xc40
   10f64:	add	x23, x23, #0xb48
   10f68:	add	x22, x22, #0xb58
   10f6c:	ldr	x26, [x25]
   10f70:	bl	7630 <getpid@plt>
   10f74:	mov	x4, x24
   10f78:	mov	w2, w0
   10f7c:	mov	x3, x23
   10f80:	mov	x1, x22
   10f84:	mov	x0, x26
   10f88:	bl	80f0 <fprintf@plt>
   10f8c:	mov	x0, x19
   10f90:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   10f94:	add	x1, x1, #0x3f8
   10f98:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   10f9c:	ldr	x0, [x19, #96]
   10fa0:	cmp	x0, x21
   10fa4:	b.eq	110b8 <scols_print_table@@SMARTCOLS_2.25+0x258>  // b.none
   10fa8:	ldr	x1, [x19, #112]
   10fac:	add	x0, x19, #0x70
   10fb0:	cmp	x1, x0
   10fb4:	b.eq	11044 <scols_print_table@@SMARTCOLS_2.25+0x1e4>  // b.none
   10fb8:	ldrb	w2, [x19, #249]
   10fbc:	add	x1, sp, #0x58
   10fc0:	ldp	x23, x24, [sp, #48]
   10fc4:	and	w2, w2, #0xfffffffe
   10fc8:	ldp	x25, x26, [sp, #64]
   10fcc:	strb	w2, [x19, #249]
   10fd0:	mov	x0, x19
   10fd4:	bl	102d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f70>
   10fd8:	mov	w20, w0
   10fdc:	cbnz	w0, 10ecc <scols_print_table@@SMARTCOLS_2.25+0x6c>
   10fe0:	b	10ee0 <scols_print_table@@SMARTCOLS_2.25+0x80>
   10fe4:	mov	x0, x19
   10fe8:	bl	73a0 <scols_table_is_tree@plt>
   10fec:	ldr	x1, [sp, #88]
   10ff0:	cbz	w0, 1109c <scols_print_table@@SMARTCOLS_2.25+0x23c>
   10ff4:	mov	x0, x19
   10ff8:	bl	10198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e38>
   10ffc:	mov	w20, w0
   11000:	mov	x0, x19
   11004:	bl	10870 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3510>
   11008:	ldr	x1, [sp, #88]
   1100c:	mov	x0, x19
   11010:	bl	10278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f18>
   11014:	cbnz	w20, 10ecc <scols_print_table@@SMARTCOLS_2.25+0x6c>
   11018:	ldr	x1, [x19, #72]
   1101c:	mov	w0, #0xa                   	// #10
   11020:	bl	74e0 <fputc@plt>
   11024:	mov	w0, w20
   11028:	ldp	x19, x20, [sp, #16]
   1102c:	ldp	x21, x22, [sp, #32]
   11030:	ldp	x29, x30, [sp], #96
   11034:	ret
   11038:	mov	x0, x19
   1103c:	bl	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2598>
   11040:	b	10ef0 <scols_print_table@@SMARTCOLS_2.25+0x90>
   11044:	ldr	w0, [x20]
   11048:	tbz	w0, #4, 10f24 <scols_print_table@@SMARTCOLS_2.25+0xc4>
   1104c:	ldr	x21, [x25]
   11050:	bl	7630 <getpid@plt>
   11054:	mov	x4, x24
   11058:	mov	x3, x23
   1105c:	mov	w2, w0
   11060:	mov	x1, x22
   11064:	mov	x0, x21
   11068:	bl	80f0 <fprintf@plt>
   1106c:	mov	x0, x19
   11070:	mov	w20, #0x0                   	// #0
   11074:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11078:	add	x1, x1, #0x420
   1107c:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   11080:	mov	w0, w20
   11084:	ldp	x19, x20, [sp, #16]
   11088:	ldp	x21, x22, [sp, #32]
   1108c:	ldp	x23, x24, [sp, #48]
   11090:	ldp	x25, x26, [sp, #64]
   11094:	ldp	x29, x30, [sp], #96
   11098:	ret
   1109c:	mov	x0, x19
   110a0:	bl	10148 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2de8>
   110a4:	mov	w20, w0
   110a8:	b	11000 <scols_print_table@@SMARTCOLS_2.25+0x1a0>
   110ac:	ldp	x21, x22, [sp, #32]
   110b0:	mov	w20, #0xffffffea            	// #-22
   110b4:	b	10ed0 <scols_print_table@@SMARTCOLS_2.25+0x70>
   110b8:	ldr	w0, [x20]
   110bc:	tbz	w0, #4, 11104 <scols_print_table@@SMARTCOLS_2.25+0x2a4>
   110c0:	ldr	x21, [x25]
   110c4:	bl	7630 <getpid@plt>
   110c8:	mov	x4, x24
   110cc:	mov	x3, x23
   110d0:	mov	w2, w0
   110d4:	mov	x1, x22
   110d8:	mov	x0, x21
   110dc:	bl	80f0 <fprintf@plt>
   110e0:	mov	x0, x19
   110e4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   110e8:	mov	w20, #0xffffffea            	// #-22
   110ec:	add	x1, x1, #0x408
   110f0:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   110f4:	ldp	x21, x22, [sp, #32]
   110f8:	ldp	x23, x24, [sp, #48]
   110fc:	ldp	x25, x26, [sp, #64]
   11100:	b	10ed0 <scols_print_table@@SMARTCOLS_2.25+0x70>
   11104:	mov	w20, #0xffffffea            	// #-22
   11108:	ldp	x21, x22, [sp, #32]
   1110c:	ldp	x23, x24, [sp, #48]
   11110:	ldp	x25, x26, [sp, #64]
   11114:	b	10ed0 <scols_print_table@@SMARTCOLS_2.25+0x70>

0000000000011118 <scols_print_table_to_string@@SMARTCOLS_2.25>:
   11118:	stp	x29, x30, [sp, #-112]!
   1111c:	mov	x29, sp
   11120:	stp	x19, x20, [sp, #16]
   11124:	cbz	x0, 113b8 <scols_print_table_to_string@@SMARTCOLS_2.25+0x2a0>
   11128:	adrp	x20, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1112c:	mov	x19, x0
   11130:	stp	x21, x22, [sp, #32]
   11134:	mov	x21, x1
   11138:	ldr	x0, [x20, #4016]
   1113c:	ldr	w0, [x0]
   11140:	tbnz	w0, #4, 11228 <scols_print_table_to_string@@SMARTCOLS_2.25+0x110>
   11144:	mov	x0, x21
   11148:	add	x1, sp, #0x60
   1114c:	bl	8030 <open_memstream@plt>
   11150:	mov	x21, x0
   11154:	cbz	x0, 113ac <scols_print_table_to_string@@SMARTCOLS_2.25+0x294>
   11158:	mov	x0, x19
   1115c:	stp	x23, x24, [sp, #48]
   11160:	bl	75c0 <scols_table_get_stream@plt>
   11164:	mov	x1, x21
   11168:	mov	x23, x0
   1116c:	mov	x0, x19
   11170:	bl	7680 <scols_table_set_stream@plt>
   11174:	ldr	x22, [x20, #4016]
   11178:	str	xzr, [sp, #104]
   1117c:	add	x24, x19, #0x60
   11180:	ldr	w0, [x22]
   11184:	and	w20, w0, #0x10
   11188:	tbnz	w0, #4, 11270 <scols_print_table_to_string@@SMARTCOLS_2.25+0x158>
   1118c:	ldr	x0, [x19, #96]
   11190:	cmp	x24, x0
   11194:	b.eq	113c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0x2b0>  // b.none
   11198:	ldr	x1, [x19, #112]
   1119c:	add	x0, x19, #0x70
   111a0:	cmp	x1, x0
   111a4:	b.eq	111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>  // b.none
   111a8:	ldrb	w2, [x19, #249]
   111ac:	add	x1, sp, #0x68
   111b0:	mov	x0, x19
   111b4:	and	w2, w2, #0xfffffffe
   111b8:	strb	w2, [x19, #249]
   111bc:	bl	102d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f70>
   111c0:	mov	w20, w0
   111c4:	cbz	w0, 111f4 <scols_print_table_to_string@@SMARTCOLS_2.25+0xdc>
   111c8:	mov	x0, x21
   111cc:	bl	7610 <fclose@plt>
   111d0:	mov	x1, x23
   111d4:	mov	x0, x19
   111d8:	bl	7680 <scols_table_set_stream@plt>
   111dc:	ldp	x21, x22, [sp, #32]
   111e0:	ldp	x23, x24, [sp, #48]
   111e4:	mov	w0, w20
   111e8:	ldp	x19, x20, [sp, #16]
   111ec:	ldp	x29, x30, [sp], #112
   111f0:	ret
   111f4:	mov	x0, x19
   111f8:	bl	10708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33a8>
   111fc:	ldr	w0, [x19, #224]
   11200:	cbz	w0, 11344 <scols_print_table_to_string@@SMARTCOLS_2.25+0x22c>
   11204:	ldr	x1, [sp, #104]
   11208:	mov	x0, x19
   1120c:	bl	fcb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2950>
   11210:	mov	w20, w0
   11214:	cbz	w0, 11310 <scols_print_table_to_string@@SMARTCOLS_2.25+0x1f8>
   11218:	ldr	x1, [sp, #104]
   1121c:	mov	x0, x19
   11220:	bl	10278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f18>
   11224:	b	111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>
   11228:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1122c:	ldr	x0, [x0, #4008]
   11230:	ldr	x22, [x0]
   11234:	bl	7630 <getpid@plt>
   11238:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1123c:	mov	w2, w0
   11240:	add	x4, x4, #0xc40
   11244:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11248:	add	x3, x3, #0xb48
   1124c:	mov	x0, x22
   11250:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11254:	add	x1, x1, #0xb58
   11258:	bl	80f0 <fprintf@plt>
   1125c:	mov	x0, x19
   11260:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11264:	add	x1, x1, #0x438
   11268:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   1126c:	b	11144 <scols_print_table_to_string@@SMARTCOLS_2.25+0x2c>
   11270:	stp	x27, x28, [sp, #80]
   11274:	adrp	x28, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11278:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1127c:	ldr	x28, [x28, #4008]
   11280:	add	x27, x27, #0xc40
   11284:	stp	x25, x26, [sp, #64]
   11288:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1128c:	add	x26, x26, #0xb48
   11290:	ldr	x20, [x28]
   11294:	bl	7630 <getpid@plt>
   11298:	mov	x4, x27
   1129c:	mov	w2, w0
   112a0:	mov	x3, x26
   112a4:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   112a8:	add	x25, x25, #0xb58
   112ac:	mov	x0, x20
   112b0:	mov	x1, x25
   112b4:	bl	80f0 <fprintf@plt>
   112b8:	mov	x0, x19
   112bc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   112c0:	add	x1, x1, #0x3f8
   112c4:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   112c8:	ldr	x0, [x19, #96]
   112cc:	cmp	x24, x0
   112d0:	b.eq	113d0 <scols_print_table_to_string@@SMARTCOLS_2.25+0x2b8>  // b.none
   112d4:	ldr	x1, [x19, #112]
   112d8:	add	x0, x19, #0x70
   112dc:	cmp	x1, x0
   112e0:	b.eq	11350 <scols_print_table_to_string@@SMARTCOLS_2.25+0x238>  // b.none
   112e4:	ldrb	w2, [x19, #249]
   112e8:	add	x1, sp, #0x68
   112ec:	ldp	x25, x26, [sp, #64]
   112f0:	and	w2, w2, #0xfffffffe
   112f4:	ldp	x27, x28, [sp, #80]
   112f8:	strb	w2, [x19, #249]
   112fc:	mov	x0, x19
   11300:	bl	102d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f70>
   11304:	mov	w20, w0
   11308:	cbnz	w0, 111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>
   1130c:	b	111f4 <scols_print_table_to_string@@SMARTCOLS_2.25+0xdc>
   11310:	mov	x0, x19
   11314:	bl	73a0 <scols_table_is_tree@plt>
   11318:	ldr	x1, [sp, #104]
   1131c:	cbz	w0, 1139c <scols_print_table_to_string@@SMARTCOLS_2.25+0x284>
   11320:	mov	x0, x19
   11324:	bl	10198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e38>
   11328:	mov	w20, w0
   1132c:	mov	x0, x19
   11330:	bl	10870 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3510>
   11334:	ldr	x1, [sp, #104]
   11338:	mov	x0, x19
   1133c:	bl	10278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f18>
   11340:	b	111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>
   11344:	mov	x0, x19
   11348:	bl	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2598>
   1134c:	b	11204 <scols_print_table_to_string@@SMARTCOLS_2.25+0xec>
   11350:	ldr	w0, [x22]
   11354:	and	w20, w0, #0x10
   11358:	tbz	w0, #4, 11418 <scols_print_table_to_string@@SMARTCOLS_2.25+0x300>
   1135c:	ldr	x22, [x28]
   11360:	bl	7630 <getpid@plt>
   11364:	mov	x4, x27
   11368:	mov	x3, x26
   1136c:	mov	w2, w0
   11370:	mov	x1, x25
   11374:	mov	x0, x22
   11378:	bl	80f0 <fprintf@plt>
   1137c:	mov	x0, x19
   11380:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11384:	mov	w20, #0x0                   	// #0
   11388:	add	x1, x1, #0x420
   1138c:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   11390:	ldp	x25, x26, [sp, #64]
   11394:	ldp	x27, x28, [sp, #80]
   11398:	b	111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>
   1139c:	mov	x0, x19
   113a0:	bl	10148 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2de8>
   113a4:	mov	w20, w0
   113a8:	b	1132c <scols_print_table_to_string@@SMARTCOLS_2.25+0x214>
   113ac:	mov	w20, #0xfffffff4            	// #-12
   113b0:	ldp	x21, x22, [sp, #32]
   113b4:	b	111e4 <scols_print_table_to_string@@SMARTCOLS_2.25+0xcc>
   113b8:	mov	w20, #0xffffffea            	// #-22
   113bc:	b	111e4 <scols_print_table_to_string@@SMARTCOLS_2.25+0xcc>
   113c0:	ldp	x25, x26, [sp, #64]
   113c4:	ldp	x27, x28, [sp, #80]
   113c8:	mov	w20, #0xffffffea            	// #-22
   113cc:	b	111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>
   113d0:	ldr	w0, [x22]
   113d4:	tbz	w0, #4, 113c0 <scols_print_table_to_string@@SMARTCOLS_2.25+0x2a8>
   113d8:	ldr	x22, [x28]
   113dc:	bl	7630 <getpid@plt>
   113e0:	mov	x4, x27
   113e4:	mov	x3, x26
   113e8:	mov	w2, w0
   113ec:	mov	x1, x25
   113f0:	mov	x0, x22
   113f4:	bl	80f0 <fprintf@plt>
   113f8:	mov	x0, x19
   113fc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11400:	mov	w20, #0xffffffea            	// #-22
   11404:	add	x1, x1, #0x408
   11408:	bl	10b70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3810>
   1140c:	ldp	x25, x26, [sp, #64]
   11410:	ldp	x27, x28, [sp, #80]
   11414:	b	111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>
   11418:	ldp	x25, x26, [sp, #64]
   1141c:	ldp	x27, x28, [sp, #80]
   11420:	b	111c8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xb0>
   11424:	nop

0000000000011428 <scols_parse_version_string@@SMARTCOLS_2.25>:
   11428:	stp	x29, x30, [sp, #-48]!
   1142c:	mov	x29, sp
   11430:	stp	x19, x20, [sp, #16]
   11434:	str	x21, [sp, #32]
   11438:	cbz	x0, 11490 <scols_parse_version_string@@SMARTCOLS_2.25+0x68>
   1143c:	ldrsb	w19, [x0]
   11440:	mov	x21, x0
   11444:	mov	w20, #0x0                   	// #0
   11448:	cbz	w19, 1147c <scols_parse_version_string@@SMARTCOLS_2.25+0x54>
   1144c:	nop
   11450:	cmp	w19, #0x2e
   11454:	b.eq	11474 <scols_parse_version_string@@SMARTCOLS_2.25+0x4c>  // b.none
   11458:	bl	7ae0 <__ctype_b_loc@plt>
   1145c:	ldr	x0, [x0]
   11460:	ldrh	w0, [x0, w19, sxtw #1]
   11464:	tbz	w0, #11, 1147c <scols_parse_version_string@@SMARTCOLS_2.25+0x54>
   11468:	add	w20, w20, w20, lsl #2
   1146c:	sub	w19, w19, #0x30
   11470:	add	w20, w19, w20, lsl #1
   11474:	ldrsb	w19, [x21, #1]!
   11478:	cbnz	w19, 11450 <scols_parse_version_string@@SMARTCOLS_2.25+0x28>
   1147c:	mov	w0, w20
   11480:	ldp	x19, x20, [sp, #16]
   11484:	ldr	x21, [sp, #32]
   11488:	ldp	x29, x30, [sp], #48
   1148c:	ret
   11490:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11494:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11498:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1149c:	add	x3, x3, #0x488
   114a0:	add	x1, x1, #0x450
   114a4:	add	x0, x0, #0x470
   114a8:	mov	w2, #0x25                  	// #37
   114ac:	bl	7fc0 <__assert_fail@plt>

00000000000114b0 <scols_get_library_version@@SMARTCOLS_2.25>:
   114b0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   114b4:	cbz	x0, 114c0 <scols_get_library_version@@SMARTCOLS_2.25+0x10>
   114b8:	add	x2, x1, #0x480
   114bc:	str	x2, [x0]
   114c0:	add	x0, x1, #0x480
   114c4:	b	7230 <scols_parse_version_string@plt>
   114c8:	stp	x29, x30, [sp, #-272]!
   114cc:	mov	x29, sp
   114d0:	stp	x19, x20, [sp, #16]
   114d4:	mov	x20, x1
   114d8:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   114dc:	str	q0, [sp, #96]
   114e0:	str	q1, [sp, #112]
   114e4:	str	q2, [sp, #128]
   114e8:	str	q3, [sp, #144]
   114ec:	str	q4, [sp, #160]
   114f0:	str	q5, [sp, #176]
   114f4:	str	q6, [sp, #192]
   114f8:	str	q7, [sp, #208]
   114fc:	stp	x2, x3, [sp, #224]
   11500:	stp	x4, x5, [sp, #240]
   11504:	stp	x6, x7, [sp, #256]
   11508:	cbz	x0, 1151c <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   1150c:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11510:	ldr	x1, [x1, #4016]
   11514:	ldr	w1, [x1]
   11518:	tbz	w1, #24, 11578 <scols_get_library_version@@SMARTCOLS_2.25+0xc8>
   1151c:	ldr	x19, [x19, #4008]
   11520:	add	x0, sp, #0x110
   11524:	add	x5, sp, #0x110
   11528:	stp	x0, x5, [sp, #64]
   1152c:	mov	w3, #0xffffff80            	// #-128
   11530:	add	x2, sp, #0xe0
   11534:	mov	w4, #0xffffffd0            	// #-48
   11538:	str	x2, [sp, #80]
   1153c:	mov	x1, x20
   11540:	stp	w4, w3, [sp, #88]
   11544:	add	x2, sp, #0x20
   11548:	ldp	x4, x5, [sp, #64]
   1154c:	ldr	x0, [x19]
   11550:	stp	x4, x5, [sp, #32]
   11554:	ldp	x4, x5, [sp, #80]
   11558:	stp	x4, x5, [sp, #48]
   1155c:	bl	7fa0 <vfprintf@plt>
   11560:	ldr	x1, [x19]
   11564:	mov	w0, #0xa                   	// #10
   11568:	bl	74e0 <fputc@plt>
   1156c:	ldp	x19, x20, [sp, #16]
   11570:	ldp	x29, x30, [sp], #272
   11574:	ret
   11578:	ldr	x3, [x19, #4008]
   1157c:	mov	x2, x0
   11580:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11584:	add	x1, x1, #0xb30
   11588:	ldr	x0, [x3]
   1158c:	bl	80f0 <fprintf@plt>
   11590:	b	1151c <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   11594:	nop
   11598:	stp	x29, x30, [sp, #-48]!
   1159c:	mov	x29, sp
   115a0:	stp	x19, x20, [sp, #16]
   115a4:	mov	x20, x0
   115a8:	add	x0, x0, #0x28
   115ac:	bl	76a0 <malloc@plt>
   115b0:	mov	x19, x0
   115b4:	cbz	x0, 115d4 <scols_get_library_version@@SMARTCOLS_2.25+0x124>
   115b8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   115bc:	add	x1, x19, #0x28
   115c0:	stp	x1, x1, [x19]
   115c4:	ldr	x0, [x0, #4016]
   115c8:	stp	xzr, x20, [x19, #16]
   115cc:	ldr	w0, [x0]
   115d0:	tbnz	w0, #6, 115e4 <scols_get_library_version@@SMARTCOLS_2.25+0x134>
   115d4:	mov	x0, x19
   115d8:	ldp	x19, x20, [sp, #16]
   115dc:	ldp	x29, x30, [sp], #48
   115e0:	ret
   115e4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   115e8:	str	x21, [sp, #32]
   115ec:	ldr	x0, [x0, #4008]
   115f0:	ldr	x21, [x0]
   115f4:	bl	7630 <getpid@plt>
   115f8:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   115fc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11600:	add	x4, x4, #0x4a8
   11604:	add	x3, x3, #0xb48
   11608:	mov	w2, w0
   1160c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11610:	mov	x0, x21
   11614:	add	x1, x1, #0xb58
   11618:	bl	80f0 <fprintf@plt>
   1161c:	mov	x2, x20
   11620:	mov	x0, x19
   11624:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11628:	add	x1, x1, #0x4b0
   1162c:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   11630:	mov	x0, x19
   11634:	ldp	x19, x20, [sp, #16]
   11638:	ldr	x21, [sp, #32]
   1163c:	ldp	x29, x30, [sp], #48
   11640:	ret
   11644:	nop
   11648:	cbz	x0, 116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x230>
   1164c:	stp	x29, x30, [sp, #-32]!
   11650:	mov	x29, sp
   11654:	stp	x19, x20, [sp, #16]
   11658:	mov	x19, x0
   1165c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11660:	ldr	x0, [x0, #4016]
   11664:	ldr	w0, [x0]
   11668:	tbnz	w0, #6, 11684 <scols_get_library_version@@SMARTCOLS_2.25+0x1d4>
   1166c:	ldr	x0, [x19, #16]
   11670:	bl	7b50 <free@plt>
   11674:	mov	x0, x19
   11678:	ldp	x19, x20, [sp, #16]
   1167c:	ldp	x29, x30, [sp], #32
   11680:	b	7b50 <free@plt>
   11684:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11688:	ldr	x0, [x0, #4008]
   1168c:	ldr	x20, [x0]
   11690:	bl	7630 <getpid@plt>
   11694:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11698:	mov	w2, w0
   1169c:	add	x4, x4, #0x4a8
   116a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   116a4:	add	x3, x3, #0xb48
   116a8:	mov	x0, x20
   116ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   116b0:	add	x1, x1, #0xb58
   116b4:	bl	80f0 <fprintf@plt>
   116b8:	mov	x0, x19
   116bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   116c0:	add	x1, x1, #0xb78
   116c4:	bl	114c8 <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   116c8:	ldr	x0, [x19, #16]
   116cc:	bl	7b50 <free@plt>
   116d0:	mov	x0, x19
   116d4:	ldp	x19, x20, [sp, #16]
   116d8:	ldp	x29, x30, [sp], #32
   116dc:	b	7b50 <free@plt>
   116e0:	ret
   116e4:	nop
   116e8:	mov	x1, x0
   116ec:	cbz	x0, 1170c <scols_get_library_version@@SMARTCOLS_2.25+0x25c>
   116f0:	ldr	x2, [x1]
   116f4:	mov	w0, #0x0                   	// #0
   116f8:	strb	wzr, [x2]
   116fc:	str	xzr, [x1, #32]
   11700:	ldr	x2, [x1]
   11704:	str	x2, [x1, #8]
   11708:	ret
   1170c:	mov	w0, #0xffffffea            	// #-22
   11710:	ret
   11714:	nop
   11718:	stp	x29, x30, [sp, #-48]!
   1171c:	mov	x29, sp
   11720:	stp	x21, x22, [sp, #32]
   11724:	cbz	x0, 117cc <scols_get_library_version@@SMARTCOLS_2.25+0x31c>
   11728:	stp	x19, x20, [sp, #16]
   1172c:	mov	x20, x1
   11730:	cbz	x1, 117a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2f8>
   11734:	mov	x19, x0
   11738:	ldrsb	w0, [x1]
   1173c:	mov	w22, #0x0                   	// #0
   11740:	cbz	w0, 11794 <scols_get_library_version@@SMARTCOLS_2.25+0x2e4>
   11744:	mov	x0, x1
   11748:	bl	72c0 <strlen@plt>
   1174c:	mov	x21, x0
   11750:	ldp	x2, x0, [x19]
   11754:	ldr	x1, [x19, #24]
   11758:	sub	x2, x0, x2
   1175c:	sub	x1, x1, x2
   11760:	cmp	x21, x1
   11764:	b.cs	117c0 <scols_get_library_version@@SMARTCOLS_2.25+0x310>  // b.hs, b.nlast
   11768:	mov	x1, x20
   1176c:	add	x2, x21, #0x1
   11770:	bl	7200 <memcpy@plt>
   11774:	ldr	x0, [x19, #8]
   11778:	add	x21, x0, x21
   1177c:	str	x21, [x19, #8]
   11780:	ldp	x19, x20, [sp, #16]
   11784:	mov	w0, w22
   11788:	ldp	x21, x22, [sp, #32]
   1178c:	ldp	x29, x30, [sp], #48
   11790:	ret
   11794:	mov	w0, w22
   11798:	ldp	x19, x20, [sp, #16]
   1179c:	ldp	x21, x22, [sp, #32]
   117a0:	ldp	x29, x30, [sp], #48
   117a4:	ret
   117a8:	mov	w22, #0x0                   	// #0
   117ac:	mov	w0, w22
   117b0:	ldp	x19, x20, [sp, #16]
   117b4:	ldp	x21, x22, [sp, #32]
   117b8:	ldp	x29, x30, [sp], #48
   117bc:	ret
   117c0:	mov	w22, #0xffffffea            	// #-22
   117c4:	ldp	x19, x20, [sp, #16]
   117c8:	b	11784 <scols_get_library_version@@SMARTCOLS_2.25+0x2d4>
   117cc:	mov	w22, #0xffffffea            	// #-22
   117d0:	b	11784 <scols_get_library_version@@SMARTCOLS_2.25+0x2d4>
   117d4:	nop
   117d8:	cbz	x1, 11840 <scols_get_library_version@@SMARTCOLS_2.25+0x390>
   117dc:	stp	x29, x30, [sp, #-48]!
   117e0:	mov	x29, sp
   117e4:	stp	x19, x20, [sp, #16]
   117e8:	mov	x20, x1
   117ec:	mov	x19, #0x0                   	// #0
   117f0:	stp	x21, x22, [sp, #32]
   117f4:	mov	x21, x0
   117f8:	mov	x22, x2
   117fc:	b	11808 <scols_get_library_version@@SMARTCOLS_2.25+0x358>
   11800:	cmp	x20, x19
   11804:	b.eq	1182c <scols_get_library_version@@SMARTCOLS_2.25+0x37c>  // b.none
   11808:	mov	x1, x22
   1180c:	mov	x0, x21
   11810:	add	x19, x19, #0x1
   11814:	bl	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
   11818:	cbz	w0, 11800 <scols_get_library_version@@SMARTCOLS_2.25+0x350>
   1181c:	ldp	x19, x20, [sp, #16]
   11820:	ldp	x21, x22, [sp, #32]
   11824:	ldp	x29, x30, [sp], #48
   11828:	ret
   1182c:	mov	w0, #0x0                   	// #0
   11830:	ldp	x19, x20, [sp, #16]
   11834:	ldp	x21, x22, [sp, #32]
   11838:	ldp	x29, x30, [sp], #48
   1183c:	ret
   11840:	mov	w0, #0x0                   	// #0
   11844:	ret
   11848:	stp	x29, x30, [sp, #-32]!
   1184c:	mov	x29, sp
   11850:	stp	x19, x20, [sp, #16]
   11854:	mov	x20, x1
   11858:	mov	x19, x0
   1185c:	bl	116e8 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
   11860:	cbz	w0, 11870 <scols_get_library_version@@SMARTCOLS_2.25+0x3c0>
   11864:	ldp	x19, x20, [sp, #16]
   11868:	ldp	x29, x30, [sp], #32
   1186c:	ret
   11870:	mov	x1, x20
   11874:	mov	x0, x19
   11878:	ldp	x19, x20, [sp, #16]
   1187c:	ldp	x29, x30, [sp], #32
   11880:	b	11718 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
   11884:	nop
   11888:	cbz	x0, 11898 <scols_get_library_version@@SMARTCOLS_2.25+0x3e8>
   1188c:	ldp	x2, x1, [x0]
   11890:	sub	x1, x1, x2
   11894:	str	x1, [x0, #32]
   11898:	ret
   1189c:	nop
   118a0:	cbz	x0, 118ac <scols_get_library_version@@SMARTCOLS_2.25+0x3fc>
   118a4:	ldr	x0, [x0]
   118a8:	ret
   118ac:	mov	x0, #0x0                   	// #0
   118b0:	ret
   118b4:	nop
   118b8:	cbz	x0, 118c4 <scols_get_library_version@@SMARTCOLS_2.25+0x414>
   118bc:	ldr	x0, [x0, #24]
   118c0:	ret
   118c4:	mov	x0, #0x0                   	// #0
   118c8:	ret
   118cc:	nop
   118d0:	stp	x29, x30, [sp, #-64]!
   118d4:	mov	x29, sp
   118d8:	stp	x19, x20, [sp, #16]
   118dc:	mov	x19, x1
   118e0:	stp	x21, x22, [sp, #32]
   118e4:	mov	x21, x2
   118e8:	mov	x22, x3
   118ec:	str	x23, [sp, #48]
   118f0:	mov	x23, x0
   118f4:	mov	x0, x1
   118f8:	bl	118a0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
   118fc:	cbz	x0, 11988 <scols_get_library_version@@SMARTCOLS_2.25+0x4d8>
   11900:	ldr	x2, [x19, #16]
   11904:	mov	x20, x0
   11908:	cbz	x2, 1196c <scols_get_library_version@@SMARTCOLS_2.25+0x4bc>
   1190c:	ldrb	w0, [x23, #249]
   11910:	tbz	w0, #4, 11958 <scols_get_library_version@@SMARTCOLS_2.25+0x4a8>
   11914:	mov	x0, x20
   11918:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   1191c:	str	x0, [x21]
   11920:	mov	x1, x20
   11924:	ldr	x0, [x19, #16]
   11928:	bl	7cf0 <strcpy@plt>
   1192c:	ldr	x0, [x19, #16]
   11930:	cbz	x0, 11988 <scols_get_library_version@@SMARTCOLS_2.25+0x4d8>
   11934:	ldr	x1, [x21]
   11938:	sub	x1, x1, #0x1
   1193c:	cmn	x1, #0x3
   11940:	b.hi	11988 <scols_get_library_version@@SMARTCOLS_2.25+0x4d8>  // b.pmore
   11944:	ldp	x19, x20, [sp, #16]
   11948:	ldp	x21, x22, [sp, #32]
   1194c:	ldr	x23, [sp, #48]
   11950:	ldp	x29, x30, [sp], #64
   11954:	ret
   11958:	mov	x3, x22
   1195c:	mov	x0, x20
   11960:	mov	x1, x21
   11964:	bl	179e8 <scols_init_debug@@SMARTCOLS_2.25+0x2888>
   11968:	b	11930 <scols_get_library_version@@SMARTCOLS_2.25+0x480>
   1196c:	ldr	x0, [x19, #24]
   11970:	bl	17dd0 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   11974:	add	x0, x0, #0x1
   11978:	bl	76a0 <malloc@plt>
   1197c:	str	x0, [x19, #16]
   11980:	mov	x2, x0
   11984:	cbnz	x0, 1190c <scols_get_library_version@@SMARTCOLS_2.25+0x45c>
   11988:	str	xzr, [x21]
   1198c:	mov	x0, #0x0                   	// #0
   11990:	ldp	x19, x20, [sp, #16]
   11994:	ldp	x21, x22, [sp, #32]
   11998:	ldr	x23, [sp, #48]
   1199c:	ldp	x29, x30, [sp], #64
   119a0:	ret
   119a4:	nop
   119a8:	stp	x29, x30, [sp, #-48]!
   119ac:	mov	x29, sp
   119b0:	str	x19, [sp, #16]
   119b4:	mov	x19, x0
   119b8:	bl	118a0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
   119bc:	str	xzr, [sp, #40]
   119c0:	cbz	x0, 119f8 <scols_get_library_version@@SMARTCOLS_2.25+0x548>
   119c4:	ldr	x1, [x19, #32]
   119c8:	cbnz	x1, 119dc <scols_get_library_version@@SMARTCOLS_2.25+0x52c>
   119cc:	mov	x0, x1
   119d0:	ldr	x19, [sp, #16]
   119d4:	ldp	x29, x30, [sp], #48
   119d8:	ret
   119dc:	add	x2, sp, #0x28
   119e0:	bl	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x2698>
   119e4:	ldr	x1, [sp, #40]
   119e8:	ldr	x19, [sp, #16]
   119ec:	mov	x0, x1
   119f0:	ldp	x29, x30, [sp], #48
   119f4:	ret
   119f8:	mov	x1, #0x0                   	// #0
   119fc:	mov	x0, x1
   11a00:	ldr	x19, [sp, #16]
   11a04:	ldp	x29, x30, [sp], #48
   11a08:	ret
   11a0c:	nop
   11a10:	stp	x29, x30, [sp, #-272]!
   11a14:	mov	x29, sp
   11a18:	stp	x19, x20, [sp, #16]
   11a1c:	mov	x20, x1
   11a20:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11a24:	str	q0, [sp, #96]
   11a28:	str	q1, [sp, #112]
   11a2c:	str	q2, [sp, #128]
   11a30:	str	q3, [sp, #144]
   11a34:	str	q4, [sp, #160]
   11a38:	str	q5, [sp, #176]
   11a3c:	str	q6, [sp, #192]
   11a40:	str	q7, [sp, #208]
   11a44:	stp	x2, x3, [sp, #224]
   11a48:	stp	x4, x5, [sp, #240]
   11a4c:	stp	x6, x7, [sp, #256]
   11a50:	cbz	x0, 11a64 <scols_get_library_version@@SMARTCOLS_2.25+0x5b4>
   11a54:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11a58:	ldr	x1, [x1, #4016]
   11a5c:	ldr	w1, [x1]
   11a60:	tbz	w1, #24, 11ac0 <scols_get_library_version@@SMARTCOLS_2.25+0x610>
   11a64:	ldr	x19, [x19, #4008]
   11a68:	add	x0, sp, #0x110
   11a6c:	add	x5, sp, #0x110
   11a70:	stp	x0, x5, [sp, #64]
   11a74:	mov	w3, #0xffffff80            	// #-128
   11a78:	add	x2, sp, #0xe0
   11a7c:	mov	w4, #0xffffffd0            	// #-48
   11a80:	str	x2, [sp, #80]
   11a84:	mov	x1, x20
   11a88:	stp	w4, w3, [sp, #88]
   11a8c:	add	x2, sp, #0x20
   11a90:	ldp	x4, x5, [sp, #64]
   11a94:	ldr	x0, [x19]
   11a98:	stp	x4, x5, [sp, #32]
   11a9c:	ldp	x4, x5, [sp, #80]
   11aa0:	stp	x4, x5, [sp, #48]
   11aa4:	bl	7fa0 <vfprintf@plt>
   11aa8:	ldr	x1, [x19]
   11aac:	mov	w0, #0xa                   	// #10
   11ab0:	bl	74e0 <fputc@plt>
   11ab4:	ldp	x19, x20, [sp, #16]
   11ab8:	ldp	x29, x30, [sp], #272
   11abc:	ret
   11ac0:	ldr	x3, [x19, #4008]
   11ac4:	mov	x2, x0
   11ac8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11acc:	add	x1, x1, #0xb30
   11ad0:	ldr	x0, [x3]
   11ad4:	bl	80f0 <fprintf@plt>
   11ad8:	b	11a64 <scols_get_library_version@@SMARTCOLS_2.25+0x5b4>
   11adc:	nop
   11ae0:	stp	x29, x30, [sp, #-32]!
   11ae4:	mov	x29, sp
   11ae8:	stp	x19, x20, [sp, #16]
   11aec:	ldr	x20, [x0, #200]
   11af0:	sub	x19, x20, #0xc8
   11af4:	mov	x0, x19
   11af8:	bl	7f30 <scols_column_is_hidden@plt>
   11afc:	cbnz	w0, 11b0c <scols_get_library_version@@SMARTCOLS_2.25+0x65c>
   11b00:	ldp	x19, x20, [sp, #16]
   11b04:	ldp	x29, x30, [sp], #32
   11b08:	ret
   11b0c:	ldr	x1, [x20, #16]
   11b10:	mov	w0, #0x1                   	// #1
   11b14:	ldr	x1, [x1, #104]
   11b18:	cmp	x1, x20
   11b1c:	b.eq	11b00 <scols_get_library_version@@SMARTCOLS_2.25+0x650>  // b.none
   11b20:	mov	x0, x19
   11b24:	bl	11ae0 <scols_get_library_version@@SMARTCOLS_2.25+0x630>
   11b28:	cmp	w0, #0x0
   11b2c:	cset	w0, ne  // ne = any
   11b30:	ldp	x19, x20, [sp, #16]
   11b34:	ldp	x29, x30, [sp], #32
   11b38:	ret
   11b3c:	nop
   11b40:	stp	x29, x30, [sp, #-48]!
   11b44:	mov	x29, sp
   11b48:	stp	x19, x20, [sp, #16]
   11b4c:	mov	x19, x0
   11b50:	mov	x0, x1
   11b54:	str	x21, [sp, #32]
   11b58:	mov	x21, x1
   11b5c:	bl	118a0 <scols_get_library_version@@SMARTCOLS_2.25+0x3f0>
   11b60:	cbz	x0, 11b94 <scols_get_library_version@@SMARTCOLS_2.25+0x6e4>
   11b64:	mov	x20, x0
   11b68:	mov	x0, x19
   11b6c:	bl	77d0 <scols_column_is_customwrap@plt>
   11b70:	cbz	w0, 11c5c <scols_get_library_version@@SMARTCOLS_2.25+0x7ac>
   11b74:	ldr	x3, [x19, #144]
   11b78:	mov	x1, x20
   11b7c:	ldr	x2, [x19, #160]
   11b80:	mov	x0, x19
   11b84:	blr	x3
   11b88:	mov	x20, x0
   11b8c:	cmn	x20, #0x1
   11b90:	b.ne	11b98 <scols_get_library_version@@SMARTCOLS_2.25+0x6e8>  // b.any
   11b94:	mov	x20, #0x0                   	// #0
   11b98:	ldr	x0, [x19, #32]
   11b9c:	ldrb	w1, [x19, #224]
   11ba0:	cmp	x0, x20
   11ba4:	csel	x0, x0, x20, cs  // cs = hs, nlast
   11ba8:	str	x0, [x19, #32]
   11bac:	tbz	w1, #0, 11bc0 <scols_get_library_version@@SMARTCOLS_2.25+0x710>
   11bb0:	ldr	x0, [x19, #40]
   11bb4:	cbz	x0, 11bc0 <scols_get_library_version@@SMARTCOLS_2.25+0x710>
   11bb8:	cmp	x20, x0, lsl #1
   11bbc:	b.hi	11be8 <scols_get_library_version@@SMARTCOLS_2.25+0x738>  // b.pmore
   11bc0:	mov	x0, x19
   11bc4:	bl	7e20 <scols_column_is_noextremes@plt>
   11bc8:	cbnz	w0, 11bfc <scols_get_library_version@@SMARTCOLS_2.25+0x74c>
   11bcc:	ldr	x2, [x19, #16]
   11bd0:	mov	x0, x19
   11bd4:	cmp	x2, x20
   11bd8:	csel	x20, x2, x20, cs  // cs = hs, nlast
   11bdc:	str	x20, [x19, #16]
   11be0:	bl	7d50 <scols_column_is_tree@plt>
   11be4:	cbnz	w0, 11c30 <scols_get_library_version@@SMARTCOLS_2.25+0x780>
   11be8:	mov	w0, #0x0                   	// #0
   11bec:	ldp	x19, x20, [sp, #16]
   11bf0:	ldr	x21, [sp, #32]
   11bf4:	ldp	x29, x30, [sp], #48
   11bf8:	ret
   11bfc:	ldr	x2, [x19, #16]
   11c00:	ldr	x1, [x19, #64]
   11c04:	cmp	x2, x20
   11c08:	ldr	w0, [x19, #72]
   11c0c:	add	x1, x1, x20
   11c10:	csel	x20, x2, x20, cs  // cs = hs, nlast
   11c14:	add	w0, w0, #0x1
   11c18:	str	x20, [x19, #16]
   11c1c:	str	x1, [x19, #64]
   11c20:	str	w0, [x19, #72]
   11c24:	mov	x0, x19
   11c28:	bl	7d50 <scols_column_is_tree@plt>
   11c2c:	cbz	w0, 11be8 <scols_get_library_version@@SMARTCOLS_2.25+0x738>
   11c30:	mov	x0, x21
   11c34:	bl	119a8 <scols_get_library_version@@SMARTCOLS_2.25+0x4f8>
   11c38:	ldr	x1, [x19, #48]
   11c3c:	ldr	x21, [sp, #32]
   11c40:	cmp	x1, x0
   11c44:	csel	x1, x1, x0, cs  // cs = hs, nlast
   11c48:	str	x1, [x19, #48]
   11c4c:	mov	w0, #0x0                   	// #0
   11c50:	ldp	x19, x20, [sp, #16]
   11c54:	ldp	x29, x30, [sp], #48
   11c58:	ret
   11c5c:	mov	x0, x20
   11c60:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   11c64:	mov	x20, x0
   11c68:	b	11b8c <scols_get_library_version@@SMARTCOLS_2.25+0x6dc>
   11c6c:	nop
   11c70:	sub	sp, sp, #0x50
   11c74:	stp	x29, x30, [sp, #32]
   11c78:	add	x29, sp, #0x20
   11c7c:	stp	x19, x20, [sp, #48]
   11c80:	mov	x20, x0
   11c84:	mov	x19, x1
   11c88:	mov	x0, x1
   11c8c:	bl	7f30 <scols_column_is_hidden@plt>
   11c90:	cbnz	w0, 11d78 <scols_get_library_version@@SMARTCOLS_2.25+0x8c8>
   11c94:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11c98:	ldr	x1, [x1, #4016]
   11c9c:	ldr	w0, [x1]
   11ca0:	tbnz	w0, #5, 11cb4 <scols_get_library_version@@SMARTCOLS_2.25+0x804>
   11ca4:	ldp	x29, x30, [sp, #32]
   11ca8:	ldp	x19, x20, [sp, #48]
   11cac:	add	sp, sp, #0x50
   11cb0:	ret
   11cb4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11cb8:	str	x21, [sp, #64]
   11cbc:	ldr	x0, [x0, #4008]
   11cc0:	ldr	x21, [x0]
   11cc4:	bl	7630 <getpid@plt>
   11cc8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11ccc:	mov	w2, w0
   11cd0:	add	x4, x4, #0xb68
   11cd4:	mov	x0, x21
   11cd8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11cdc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11ce0:	add	x3, x3, #0xb48
   11ce4:	add	x1, x1, #0xb58
   11ce8:	bl	80f0 <fprintf@plt>
   11cec:	ldr	d0, [x19, #56]
   11cf0:	fmov	d1, #1.000000000000000000e+00
   11cf4:	ldp	x3, x4, [x19, #8]
   11cf8:	fcmpe	d0, d1
   11cfc:	ldr	x2, [x19, #168]
   11d00:	b.le	11ddc <scols_get_library_version@@SMARTCOLS_2.25+0x92c>
   11d04:	ldrb	w0, [x19, #224]
   11d08:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11d0c:	add	x6, x1, #0x4d0
   11d10:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11d14:	add	x1, x1, #0x4c8
   11d18:	ldr	w8, [x19, #80]
   11d1c:	tst	x0, #0x1
   11d20:	fcvtzs	w5, d0
   11d24:	csel	x1, x1, x6, ne  // ne = any
   11d28:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11d2c:	ldp	x7, x6, [x19, #32]
   11d30:	str	x1, [sp, #8]
   11d34:	tst	x8, #0x1
   11d38:	add	x8, x0, #0xd08
   11d3c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11d40:	add	x0, x0, #0x4d8
   11d44:	ldr	x1, [x19, #24]
   11d48:	csel	x0, x0, x8, ne  // ne = any
   11d4c:	str	x1, [sp]
   11d50:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11d54:	str	x0, [sp, #16]
   11d58:	add	x1, x1, #0x4f8
   11d5c:	mov	x0, x19
   11d60:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   11d64:	ldp	x29, x30, [sp, #32]
   11d68:	ldp	x19, x20, [sp, #48]
   11d6c:	ldr	x21, [sp, #64]
   11d70:	add	sp, sp, #0x50
   11d74:	ret
   11d78:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11d7c:	ldr	x0, [x0, #4016]
   11d80:	ldr	w0, [x0]
   11d84:	tbz	w0, #5, 11ca4 <scols_get_library_version@@SMARTCOLS_2.25+0x7f4>
   11d88:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11d8c:	ldr	x0, [x0, #4008]
   11d90:	ldr	x20, [x0]
   11d94:	bl	7630 <getpid@plt>
   11d98:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11d9c:	mov	w2, w0
   11da0:	add	x4, x4, #0xb68
   11da4:	mov	x0, x20
   11da8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11dac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   11db0:	add	x3, x3, #0xb48
   11db4:	add	x1, x1, #0xb58
   11db8:	bl	80f0 <fprintf@plt>
   11dbc:	mov	x0, x19
   11dc0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   11dc4:	ldp	x29, x30, [sp, #32]
   11dc8:	add	x1, x1, #0x4e0
   11dcc:	ldr	x2, [x19, #168]
   11dd0:	ldp	x19, x20, [sp, #48]
   11dd4:	add	sp, sp, #0x50
   11dd8:	b	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   11ddc:	ldr	d1, [x20]
   11de0:	ucvtf	d1, d1
   11de4:	fmul	d0, d1, d0
   11de8:	b	11d04 <scols_get_library_version@@SMARTCOLS_2.25+0x854>
   11dec:	nop
   11df0:	stp	x29, x30, [sp, #-32]!
   11df4:	mov	x29, sp
   11df8:	stp	x19, x20, [sp, #16]
   11dfc:	mov	x19, x2
   11e00:	mov	x20, x3
   11e04:	bl	e888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1528>
   11e08:	cbz	w0, 11e18 <scols_get_library_version@@SMARTCOLS_2.25+0x968>
   11e0c:	ldp	x19, x20, [sp, #16]
   11e10:	ldp	x29, x30, [sp], #32
   11e14:	ret
   11e18:	mov	x1, x20
   11e1c:	mov	x0, x19
   11e20:	ldp	x19, x20, [sp, #16]
   11e24:	ldp	x29, x30, [sp], #32
   11e28:	b	11b40 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   11e2c:	nop
   11e30:	stp	x29, x30, [sp, #-112]!
   11e34:	mov	x29, sp
   11e38:	stp	x19, x20, [sp, #16]
   11e3c:	stp	x21, x22, [sp, #32]
   11e40:	stp	x23, x24, [sp, #48]
   11e44:	cbz	x0, 121d0 <scols_get_library_version@@SMARTCOLS_2.25+0xd20>
   11e48:	mov	x20, x1
   11e4c:	cbz	x1, 121ac <scols_get_library_version@@SMARTCOLS_2.25+0xcfc>
   11e50:	ldr	x1, [x1, #24]
   11e54:	str	xzr, [x20, #16]
   11e58:	mov	x22, x2
   11e5c:	mov	x21, x0
   11e60:	mov	w24, #0x0                   	// #0
   11e64:	cbnz	x1, 11eb4 <scols_get_library_version@@SMARTCOLS_2.25+0xa04>
   11e68:	ldr	d1, [x20, #56]
   11e6c:	fmov	d0, #1.000000000000000000e+00
   11e70:	fcmpe	d1, d0
   11e74:	b.mi	12104 <scols_get_library_version@@SMARTCOLS_2.25+0xc54>  // b.first
   11e78:	add	x19, x20, #0xa8
   11e7c:	mov	x0, x19
   11e80:	bl	74f0 <scols_cell_get_data@plt>
   11e84:	cbz	x0, 120c0 <scols_get_library_version@@SMARTCOLS_2.25+0xc10>
   11e88:	mov	x0, x19
   11e8c:	bl	74f0 <scols_cell_get_data@plt>
   11e90:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   11e94:	mov	w24, #0x0                   	// #0
   11e98:	ldr	x1, [x20, #24]
   11e9c:	cmp	x1, x0
   11ea0:	csel	x0, x1, x0, cs  // cs = hs, nlast
   11ea4:	str	x0, [x20, #24]
   11ea8:	cbnz	x0, 11eb4 <scols_get_library_version@@SMARTCOLS_2.25+0xa04>
   11eac:	mov	x0, #0x1                   	// #1
   11eb0:	str	x0, [x20, #24]
   11eb4:	mov	x0, x21
   11eb8:	bl	73a0 <scols_table_is_tree@plt>
   11ebc:	cbz	w0, 11fa4 <scols_get_library_version@@SMARTCOLS_2.25+0xaf4>
   11ec0:	mov	x3, x22
   11ec4:	mov	x1, x20
   11ec8:	mov	x0, x21
   11ecc:	adrp	x2, 11000 <scols_print_table@@SMARTCOLS_2.25+0x1a0>
   11ed0:	add	x2, x2, #0xdf0
   11ed4:	bl	14b08 <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
   11ed8:	mov	w19, w0
   11edc:	cbnz	w0, 11ff0 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>
   11ee0:	mov	x0, x20
   11ee4:	bl	7d50 <scols_column_is_tree@plt>
   11ee8:	cbz	w0, 12050 <scols_get_library_version@@SMARTCOLS_2.25+0xba0>
   11eec:	ldr	x2, [x21, #128]
   11ef0:	add	x1, x21, #0x80
   11ef4:	ldr	w0, [x20, #72]
   11ef8:	cmp	x2, x1
   11efc:	b.eq	12054 <scols_get_library_version@@SMARTCOLS_2.25+0xba4>  // b.none
   11f00:	ldr	x2, [x21, #152]
   11f04:	ldr	x1, [x20, #16]
   11f08:	add	x2, x2, #0x1
   11f0c:	ldr	x5, [x20, #32]
   11f10:	add	x1, x2, x1
   11f14:	ldr	x4, [x20, #48]
   11f18:	add	x5, x5, x2
   11f1c:	str	x1, [x20, #16]
   11f20:	mov	x3, x1
   11f24:	add	x4, x4, x2
   11f28:	str	x5, [x20, #32]
   11f2c:	str	x4, [x20, #48]
   11f30:	cbnz	w0, 120f4 <scols_get_library_version@@SMARTCOLS_2.25+0xc44>
   11f34:	ldr	x0, [x20, #24]
   11f38:	cmp	x0, x3
   11f3c:	b.hi	120dc <scols_get_library_version@@SMARTCOLS_2.25+0xc2c>  // b.pmore
   11f40:	ldr	d0, [x20, #56]
   11f44:	fmov	d1, #1.000000000000000000e+00
   11f48:	fcmpe	d0, d1
   11f4c:	b.lt	11f70 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>  // b.tstop
   11f50:	fcvtzu	x0, d0
   11f54:	ldr	x1, [x20, #16]
   11f58:	cmp	x1, x0
   11f5c:	b.cs	11f70 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>  // b.hs, b.nlast
   11f60:	ldr	x1, [x20, #24]
   11f64:	cmp	x0, x1
   11f68:	b.ls	11f70 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>  // b.plast
   11f6c:	str	x0, [x20, #16]
   11f70:	ldr	x0, [x20, #32]
   11f74:	mov	w19, #0x0                   	// #0
   11f78:	cmp	x0, #0x0
   11f7c:	ccmp	w24, #0x0, #0x4, eq  // eq = none
   11f80:	b.eq	11ff0 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>  // b.none
   11f84:	ldr	x0, [x20, #24]
   11f88:	cmp	x0, #0x1
   11f8c:	b.ne	11ff0 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>  // b.any
   11f90:	ldr	x0, [x20, #16]
   11f94:	cmp	x0, #0x1
   11f98:	b.hi	11ff0 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>  // b.pmore
   11f9c:	stp	xzr, xzr, [x20, #16]
   11fa0:	b	11ff0 <scols_get_library_version@@SMARTCOLS_2.25+0xb40>
   11fa4:	add	x23, sp, #0x58
   11fa8:	mov	w1, #0x0                   	// #0
   11fac:	mov	x0, x23
   11fb0:	str	x25, [sp, #64]
   11fb4:	bl	73b0 <scols_reset_iter@plt>
   11fb8:	add	x25, sp, #0x50
   11fbc:	mov	x2, x25
   11fc0:	mov	x1, x23
   11fc4:	mov	x0, x21
   11fc8:	bl	7d20 <scols_table_next_line@plt>
   11fcc:	cbnz	w0, 12040 <scols_get_library_version@@SMARTCOLS_2.25+0xb90>
   11fd0:	ldr	x1, [sp, #80]
   11fd4:	mov	x3, x22
   11fd8:	mov	x2, x20
   11fdc:	mov	x0, x21
   11fe0:	bl	e888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1528>
   11fe4:	mov	w19, w0
   11fe8:	cbz	w0, 12018 <scols_get_library_version@@SMARTCOLS_2.25+0xb68>
   11fec:	ldr	x25, [sp, #64]
   11ff0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   11ff4:	ldr	x0, [x0, #4016]
   11ff8:	ldr	w0, [x0]
   11ffc:	tbnz	w0, #5, 1209c <scols_get_library_version@@SMARTCOLS_2.25+0xbec>
   12000:	mov	w0, w19
   12004:	ldp	x19, x20, [sp, #16]
   12008:	ldp	x21, x22, [sp, #32]
   1200c:	ldp	x23, x24, [sp, #48]
   12010:	ldp	x29, x30, [sp], #112
   12014:	ret
   12018:	mov	x1, x22
   1201c:	mov	x0, x20
   12020:	bl	11b40 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   12024:	mov	w19, w0
   12028:	cbnz	w0, 11fec <scols_get_library_version@@SMARTCOLS_2.25+0xb3c>
   1202c:	mov	x2, x25
   12030:	mov	x1, x23
   12034:	mov	x0, x21
   12038:	bl	7d20 <scols_table_next_line@plt>
   1203c:	cbz	w0, 11fd0 <scols_get_library_version@@SMARTCOLS_2.25+0xb20>
   12040:	mov	x0, x20
   12044:	ldr	x25, [sp, #64]
   12048:	bl	7d50 <scols_column_is_tree@plt>
   1204c:	cbnz	w0, 11eec <scols_get_library_version@@SMARTCOLS_2.25+0xa3c>
   12050:	ldr	w0, [x20, #72]
   12054:	cbz	w0, 120cc <scols_get_library_version@@SMARTCOLS_2.25+0xc1c>
   12058:	ldr	x1, [x20, #16]
   1205c:	mov	x3, x1
   12060:	ldr	x2, [x20, #40]
   12064:	cbnz	x2, 11f34 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>
   12068:	ldr	x2, [x20, #64]
   1206c:	sxtw	x0, w0
   12070:	cmp	x2, x0
   12074:	udiv	x0, x2, x0
   12078:	str	x0, [x20, #40]
   1207c:	b.cc	11f34 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>  // b.lo, b.ul, b.last
   12080:	ldr	x1, [x20, #32]
   12084:	cmp	x1, x0, lsl #1
   12088:	b.ls	11f34 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>  // b.plast
   1208c:	ldrb	w0, [x20, #224]
   12090:	orr	w0, w0, #0x1
   12094:	strb	w0, [x20, #224]
   12098:	b	11f34 <scols_get_library_version@@SMARTCOLS_2.25+0xa84>
   1209c:	mov	x1, x20
   120a0:	add	x0, x21, #0x28
   120a4:	bl	11c70 <scols_get_library_version@@SMARTCOLS_2.25+0x7c0>
   120a8:	mov	w0, w19
   120ac:	ldp	x19, x20, [sp, #16]
   120b0:	ldp	x21, x22, [sp, #32]
   120b4:	ldp	x23, x24, [sp, #48]
   120b8:	ldp	x29, x30, [sp], #112
   120bc:	ret
   120c0:	mov	w24, #0x1                   	// #1
   120c4:	ldr	x0, [x20, #24]
   120c8:	b	11ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x9f8>
   120cc:	ldr	x3, [x20, #16]
   120d0:	ldr	x0, [x20, #24]
   120d4:	cmp	x0, x3
   120d8:	b.ls	11f40 <scols_get_library_version@@SMARTCOLS_2.25+0xa90>  // b.plast
   120dc:	mov	x0, x20
   120e0:	bl	72d0 <scols_column_is_strict_width@plt>
   120e4:	cbnz	w0, 11f40 <scols_get_library_version@@SMARTCOLS_2.25+0xa90>
   120e8:	ldr	x0, [x20, #24]
   120ec:	str	x0, [x20, #16]
   120f0:	b	11f70 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>
   120f4:	ldr	x3, [x20, #64]
   120f8:	add	x2, x3, x2
   120fc:	str	x2, [x20, #64]
   12100:	b	1205c <scols_get_library_version@@SMARTCOLS_2.25+0xbac>
   12104:	bl	7890 <scols_table_is_maxout@plt>
   12108:	cbz	w0, 11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   1210c:	ldrb	w0, [x21, #248]
   12110:	tbz	w0, #2, 11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   12114:	ldr	d0, [x21, #40]
   12118:	ldr	d1, [x20, #56]
   1211c:	ucvtf	d0, d0
   12120:	fmul	d0, d0, d1
   12124:	fcvtzu	x0, d0
   12128:	str	x0, [x20, #24]
   1212c:	cbz	x0, 11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   12130:	ldr	x1, [x20, #216]
   12134:	add	x0, x20, #0xc8
   12138:	ldr	x1, [x1, #104]
   1213c:	cmp	x1, x0
   12140:	b.eq	11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>  // b.none
   12144:	ldr	x23, [x20, #200]
   12148:	sub	x19, x23, #0xc8
   1214c:	mov	x0, x19
   12150:	bl	7f30 <scols_column_is_hidden@plt>
   12154:	cbnz	w0, 12168 <scols_get_library_version@@SMARTCOLS_2.25+0xcb8>
   12158:	ldr	x0, [x20, #24]
   1215c:	sub	x0, x0, #0x1
   12160:	str	x0, [x20, #24]
   12164:	b	11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   12168:	ldr	x0, [x19, #216]
   1216c:	ldr	x0, [x0, #104]
   12170:	cmp	x0, x23
   12174:	b.eq	11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>  // b.none
   12178:	ldr	x23, [x19, #200]
   1217c:	sub	x19, x23, #0xc8
   12180:	mov	x0, x19
   12184:	bl	7f30 <scols_column_is_hidden@plt>
   12188:	cbz	w0, 12158 <scols_get_library_version@@SMARTCOLS_2.25+0xca8>
   1218c:	ldr	x0, [x23, #16]
   12190:	ldr	x0, [x0, #104]
   12194:	cmp	x0, x23
   12198:	b.eq	11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>  // b.none
   1219c:	mov	x0, x19
   121a0:	bl	11ae0 <scols_get_library_version@@SMARTCOLS_2.25+0x630>
   121a4:	cbz	w0, 12158 <scols_get_library_version@@SMARTCOLS_2.25+0xca8>
   121a8:	b	11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
   121ac:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   121b0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   121b4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   121b8:	add	x3, x3, #0x780
   121bc:	add	x1, x1, #0x548
   121c0:	add	x0, x0, #0xc30
   121c4:	mov	w2, #0x64                  	// #100
   121c8:	str	x25, [sp, #64]
   121cc:	bl	7fc0 <__assert_fail@plt>
   121d0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   121d4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   121d8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   121dc:	add	x3, x3, #0x780
   121e0:	add	x1, x1, #0x548
   121e4:	add	x0, x0, #0xcb0
   121e8:	mov	w2, #0x63                  	// #99
   121ec:	str	x25, [sp, #64]
   121f0:	bl	7fc0 <__assert_fail@plt>
   121f4:	nop
   121f8:	stp	x29, x30, [sp, #-176]!
   121fc:	mov	x29, sp
   12200:	stp	x19, x20, [sp, #16]
   12204:	mov	x19, x0
   12208:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1220c:	stp	x21, x22, [sp, #32]
   12210:	ldr	x0, [x0, #4016]
   12214:	stp	x23, x24, [sp, #48]
   12218:	stp	x25, x26, [sp, #64]
   1221c:	mov	x26, x1
   12220:	ldr	w0, [x0]
   12224:	stp	x27, x28, [sp, #80]
   12228:	tbnz	w0, #4, 125a4 <scols_get_library_version@@SMARTCOLS_2.25+0x10f4>
   1222c:	ldr	x2, [x19, #80]
   12230:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12234:	ldrb	w1, [x19, #248]
   12238:	add	x0, x0, #0xf60
   1223c:	cmp	x2, #0x0
   12240:	add	x21, sp, #0x80
   12244:	orr	w1, w1, #0x10
   12248:	strb	w1, [x19, #248]
   1224c:	csel	x0, x0, x2, eq  // eq = none
   12250:	add	x22, sp, #0x70
   12254:	mov	w25, #0x0                   	// #0
   12258:	mov	x23, #0x0                   	// #0
   1225c:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   12260:	mov	x20, #0x0                   	// #0
   12264:	ldr	x2, [x19, #128]
   12268:	add	x1, x19, #0x80
   1226c:	str	x0, [sp, #104]
   12270:	mov	x0, x21
   12274:	cmp	x2, x1
   12278:	mov	w1, #0x0                   	// #0
   1227c:	cset	w24, ne  // ne = any
   12280:	bl	73b0 <scols_reset_iter@plt>
   12284:	nop
   12288:	mov	x2, x22
   1228c:	mov	x1, x21
   12290:	mov	x0, x19
   12294:	bl	7e70 <scols_table_next_column@plt>
   12298:	cbnz	w0, 12340 <scols_get_library_version@@SMARTCOLS_2.25+0xe90>
   1229c:	ldr	x0, [sp, #112]
   122a0:	bl	7f30 <scols_column_is_hidden@plt>
   122a4:	cbnz	w0, 12288 <scols_get_library_version@@SMARTCOLS_2.25+0xdd8>
   122a8:	ldr	x0, [sp, #112]
   122ac:	bl	7d50 <scols_column_is_tree@plt>
   122b0:	cmp	w0, #0x0
   122b4:	ccmp	w24, #0x1, #0x0, ne  // ne = any
   122b8:	ldr	x1, [sp, #112]
   122bc:	b.eq	12500 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>  // b.none
   122c0:	mov	x2, x26
   122c4:	mov	x0, x19
   122c8:	bl	11e30 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   122cc:	mov	w28, w0
   122d0:	cbnz	w0, 12528 <scols_get_library_version@@SMARTCOLS_2.25+0x1078>
   122d4:	ldr	x0, [sp, #112]
   122d8:	add	x1, x0, #0xc8
   122dc:	ldr	x2, [x0, #216]
   122e0:	ldr	x2, [x2, #104]
   122e4:	cmp	x2, x1
   122e8:	b.eq	12414 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>  // b.none
   122ec:	ldr	x28, [x0, #200]
   122f0:	sub	x27, x28, #0xc8
   122f4:	mov	x0, x27
   122f8:	bl	7f30 <scols_column_is_hidden@plt>
   122fc:	cbnz	w0, 12420 <scols_get_library_version@@SMARTCOLS_2.25+0xf70>
   12300:	ldp	x3, x0, [sp, #104]
   12304:	ldr	x2, [x0, #16]
   12308:	mov	x1, x3
   1230c:	add	x2, x3, x2
   12310:	ldr	x3, [x0, #24]
   12314:	add	x20, x20, x2
   12318:	ldrb	w0, [x0, #224]
   1231c:	mov	x2, x22
   12320:	add	x1, x1, x3
   12324:	and	w0, w0, #0x1
   12328:	add	x23, x23, x1
   1232c:	add	w25, w25, w0
   12330:	mov	x1, x21
   12334:	mov	x0, x19
   12338:	bl	7e70 <scols_table_next_column@plt>
   1233c:	cbz	w0, 1229c <scols_get_library_version@@SMARTCOLS_2.25+0xdec>
   12340:	ldrb	w0, [x19, #248]
   12344:	tbz	w0, #2, 12568 <scols_get_library_version@@SMARTCOLS_2.25+0x10b8>
   12348:	ldr	x0, [x19, #40]
   1234c:	cmp	x0, x23
   12350:	b.cc	12ad4 <scols_get_library_version@@SMARTCOLS_2.25+0x1624>  // b.lo, b.ul, b.last
   12354:	cmp	x0, x20
   12358:	b.cs	126a8 <scols_get_library_version@@SMARTCOLS_2.25+0x11f8>  // b.hs, b.nlast
   1235c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12360:	ldr	x0, [x0, #4016]
   12364:	cbz	w25, 12750 <scols_get_library_version@@SMARTCOLS_2.25+0x12a0>
   12368:	ldr	w0, [x0]
   1236c:	tbnz	w0, #4, 12e84 <scols_get_library_version@@SMARTCOLS_2.25+0x19d4>
   12370:	mov	x24, x20
   12374:	mov	x0, x21
   12378:	mov	w1, #0x0                   	// #0
   1237c:	bl	73b0 <scols_reset_iter@plt>
   12380:	mov	x2, x22
   12384:	mov	x1, x21
   12388:	mov	x0, x19
   1238c:	bl	7e70 <scols_table_next_column@plt>
   12390:	cbnz	w0, 123f0 <scols_get_library_version@@SMARTCOLS_2.25+0xf40>
   12394:	ldr	x0, [sp, #112]
   12398:	ldrb	w1, [x0, #224]
   1239c:	tbz	w1, #0, 12380 <scols_get_library_version@@SMARTCOLS_2.25+0xed0>
   123a0:	bl	7f30 <scols_column_is_hidden@plt>
   123a4:	mov	w1, w0
   123a8:	mov	x2, x26
   123ac:	mov	x0, x19
   123b0:	cbnz	w1, 12380 <scols_get_library_version@@SMARTCOLS_2.25+0xed0>
   123b4:	ldr	x1, [sp, #112]
   123b8:	ldr	x20, [x1, #16]
   123bc:	bl	11e30 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   123c0:	mov	w28, w0
   123c4:	cbnz	w0, 12f5c <scols_get_library_version@@SMARTCOLS_2.25+0x1aac>
   123c8:	ldr	x0, [sp, #112]
   123cc:	ldr	x0, [x0, #16]
   123d0:	subs	x1, x0, x20
   123d4:	b.cs	12acc <scols_get_library_version@@SMARTCOLS_2.25+0x161c>  // b.hs, b.nlast
   123d8:	add	x24, x24, x1
   123dc:	mov	x2, x22
   123e0:	mov	x1, x21
   123e4:	mov	x0, x19
   123e8:	bl	7e70 <scols_table_next_column@plt>
   123ec:	cbz	w0, 12394 <scols_get_library_version@@SMARTCOLS_2.25+0xee4>
   123f0:	ldr	x0, [x19, #40]
   123f4:	cmp	x24, x0
   123f8:	b.cc	12fc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1b14>  // b.lo, b.ul, b.last
   123fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12400:	ldr	x0, [x0, #4016]
   12404:	ldr	w0, [x0]
   12408:	b.hi	12758 <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.pmore
   1240c:	mov	x20, x24
   12410:	b	12d6c <scols_get_library_version@@SMARTCOLS_2.25+0x18bc>
   12414:	mov	x1, #0x0                   	// #0
   12418:	ldr	x2, [x0, #16]
   1241c:	b	12310 <scols_get_library_version@@SMARTCOLS_2.25+0xe60>
   12420:	ldr	x0, [x27, #216]
   12424:	ldr	x0, [x0, #104]
   12428:	cmp	x0, x28
   1242c:	b.eq	124f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   12430:	ldr	x28, [x27, #200]
   12434:	sub	x27, x28, #0xc8
   12438:	mov	x0, x27
   1243c:	bl	7f30 <scols_column_is_hidden@plt>
   12440:	cbz	w0, 12300 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   12444:	ldr	x0, [x28, #16]
   12448:	ldr	x0, [x0, #104]
   1244c:	cmp	x0, x28
   12450:	b.eq	124f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   12454:	ldr	x28, [x28]
   12458:	sub	x27, x28, #0xc8
   1245c:	mov	x0, x27
   12460:	bl	7f30 <scols_column_is_hidden@plt>
   12464:	cbz	w0, 12300 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   12468:	ldr	x0, [x28, #16]
   1246c:	ldr	x0, [x0, #104]
   12470:	cmp	x0, x28
   12474:	b.eq	124f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   12478:	ldr	x28, [x28]
   1247c:	sub	x27, x28, #0xc8
   12480:	mov	x0, x27
   12484:	bl	7f30 <scols_column_is_hidden@plt>
   12488:	cbz	w0, 12300 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   1248c:	ldr	x0, [x28, #16]
   12490:	ldr	x0, [x0, #104]
   12494:	cmp	x0, x28
   12498:	b.eq	124f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   1249c:	ldr	x28, [x28]
   124a0:	sub	x27, x28, #0xc8
   124a4:	mov	x0, x27
   124a8:	bl	7f30 <scols_column_is_hidden@plt>
   124ac:	cbz	w0, 12300 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   124b0:	ldr	x0, [x28, #16]
   124b4:	ldr	x0, [x0, #104]
   124b8:	cmp	x0, x28
   124bc:	b.eq	124f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   124c0:	ldr	x28, [x28]
   124c4:	sub	x27, x28, #0xc8
   124c8:	mov	x0, x27
   124cc:	bl	7f30 <scols_column_is_hidden@plt>
   124d0:	cbz	w0, 12300 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   124d4:	ldr	x0, [x28, #16]
   124d8:	ldr	x0, [x0, #104]
   124dc:	cmp	x0, x28
   124e0:	b.eq	124f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1040>  // b.none
   124e4:	mov	x0, x27
   124e8:	bl	11ae0 <scols_get_library_version@@SMARTCOLS_2.25+0x630>
   124ec:	cbz	w0, 12300 <scols_get_library_version@@SMARTCOLS_2.25+0xe50>
   124f0:	ldr	x0, [sp, #112]
   124f4:	mov	x1, #0x0                   	// #0
   124f8:	ldr	x2, [x0, #16]
   124fc:	b	12310 <scols_get_library_version@@SMARTCOLS_2.25+0xe60>
   12500:	ldrb	w0, [x1, #224]
   12504:	mov	w24, #0x2                   	// #2
   12508:	mov	x2, x26
   1250c:	orr	w0, w0, w24
   12510:	strb	w0, [x1, #224]
   12514:	mov	x0, x19
   12518:	bl	11e30 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   1251c:	mov	w28, w0
   12520:	cbz	w0, 122d4 <scols_get_library_version@@SMARTCOLS_2.25+0xe24>
   12524:	nop
   12528:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1252c:	ldr	x0, [x0, #4016]
   12530:	ldr	w0, [x0]
   12534:	and	w0, w0, #0x10
   12538:	ldrb	w1, [x19, #248]
   1253c:	and	w1, w1, #0xffffffef
   12540:	strb	w1, [x19, #248]
   12544:	cbnz	w0, 125f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1140>
   12548:	mov	w0, w28
   1254c:	ldp	x19, x20, [sp, #16]
   12550:	ldp	x21, x22, [sp, #32]
   12554:	ldp	x23, x24, [sp, #48]
   12558:	ldp	x25, x26, [sp, #64]
   1255c:	ldp	x27, x28, [sp, #80]
   12560:	ldp	x29, x30, [sp], #176
   12564:	ret
   12568:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1256c:	ldr	x21, [x1, #4016]
   12570:	ldr	w1, [x21]
   12574:	and	w28, w1, #0x10
   12578:	tbnz	w1, #4, 128b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1408>
   1257c:	and	w0, w0, #0xffffffef
   12580:	strb	w0, [x19, #248]
   12584:	mov	w0, w28
   12588:	ldp	x19, x20, [sp, #16]
   1258c:	ldp	x21, x22, [sp, #32]
   12590:	ldp	x23, x24, [sp, #48]
   12594:	ldp	x25, x26, [sp, #64]
   12598:	ldp	x27, x28, [sp, #80]
   1259c:	ldp	x29, x30, [sp], #176
   125a0:	ret
   125a4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   125a8:	ldr	x0, [x0, #4008]
   125ac:	ldr	x20, [x0]
   125b0:	bl	7630 <getpid@plt>
   125b4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   125b8:	mov	w2, w0
   125bc:	add	x4, x4, #0xc40
   125c0:	mov	x0, x20
   125c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   125c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   125cc:	add	x3, x3, #0xb48
   125d0:	add	x1, x1, #0xb58
   125d4:	bl	80f0 <fprintf@plt>
   125d8:	ldr	x2, [x19, #40]
   125dc:	mov	x0, x19
   125e0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   125e4:	add	x1, x1, #0x568
   125e8:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   125ec:	b	1222c <scols_get_library_version@@SMARTCOLS_2.25+0xd7c>
   125f0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   125f4:	ldr	x0, [x0, #4008]
   125f8:	ldr	x21, [x0]
   125fc:	bl	7630 <getpid@plt>
   12600:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12604:	add	x4, x4, #0xc40
   12608:	mov	w2, w0
   1260c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12610:	mov	x0, x21
   12614:	add	x3, x3, #0xb48
   12618:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1261c:	add	x1, x1, #0xb58
   12620:	bl	80f0 <fprintf@plt>
   12624:	mov	x0, x19
   12628:	mov	x2, x20
   1262c:	mov	w3, w28
   12630:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12634:	add	x1, x1, #0x758
   12638:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   1263c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12640:	ldr	x0, [x0, #4016]
   12644:	ldr	w0, [x0]
   12648:	tbz	w0, #4, 12548 <scols_get_library_version@@SMARTCOLS_2.25+0x1098>
   1264c:	add	x20, sp, #0x98
   12650:	mov	w1, #0x0                   	// #0
   12654:	mov	x0, x20
   12658:	add	x21, sp, #0x78
   1265c:	add	x22, x19, #0x28
   12660:	bl	73b0 <scols_reset_iter@plt>
   12664:	b	12674 <scols_get_library_version@@SMARTCOLS_2.25+0x11c4>
   12668:	ldr	x1, [sp, #120]
   1266c:	mov	x0, x22
   12670:	bl	11c70 <scols_get_library_version@@SMARTCOLS_2.25+0x7c0>
   12674:	mov	x2, x21
   12678:	mov	x1, x20
   1267c:	mov	x0, x19
   12680:	bl	7e70 <scols_table_next_column@plt>
   12684:	cbz	w0, 12668 <scols_get_library_version@@SMARTCOLS_2.25+0x11b8>
   12688:	mov	w0, w28
   1268c:	ldp	x19, x20, [sp, #16]
   12690:	ldp	x21, x22, [sp, #32]
   12694:	ldp	x23, x24, [sp, #48]
   12698:	ldp	x25, x26, [sp, #64]
   1269c:	ldp	x27, x28, [sp, #80]
   126a0:	ldp	x29, x30, [sp], #176
   126a4:	ret
   126a8:	b.ls	12e64 <scols_get_library_version@@SMARTCOLS_2.25+0x19b4>  // b.plast
   126ac:	cbz	w25, 12bdc <scols_get_library_version@@SMARTCOLS_2.25+0x172c>
   126b0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   126b4:	ldr	x0, [x0, #4016]
   126b8:	ldr	w0, [x0]
   126bc:	tbnz	w0, #4, 12ecc <scols_get_library_version@@SMARTCOLS_2.25+0x1a1c>
   126c0:	mov	x24, x20
   126c4:	mov	x0, x21
   126c8:	mov	w1, #0x0                   	// #0
   126cc:	bl	73b0 <scols_reset_iter@plt>
   126d0:	mov	x2, x22
   126d4:	mov	x1, x21
   126d8:	mov	x0, x19
   126dc:	bl	7e70 <scols_table_next_column@plt>
   126e0:	cbnz	w0, 12b6c <scols_get_library_version@@SMARTCOLS_2.25+0x16bc>
   126e4:	ldr	x0, [sp, #112]
   126e8:	ldrb	w1, [x0, #224]
   126ec:	tbz	w1, #0, 126d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1220>
   126f0:	bl	7f30 <scols_column_is_hidden@plt>
   126f4:	cbnz	w0, 126d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1220>
   126f8:	ldr	x1, [sp, #112]
   126fc:	ldr	x0, [x19, #40]
   12700:	ldr	x2, [x1, #16]
   12704:	subs	x3, x0, x24
   12708:	b.ne	1272c <scols_get_library_version@@SMARTCOLS_2.25+0x127c>  // b.any
   1270c:	str	x2, [x1, #16]
   12710:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12714:	ldr	x0, [x0, #4016]
   12718:	ldr	w0, [x0]
   1271c:	and	w0, w0, #0x10
   12720:	mov	x20, x24
   12724:	mov	w28, #0x0                   	// #0
   12728:	b	12538 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   1272c:	ldr	x4, [x1, #32]
   12730:	add	x3, x3, x2
   12734:	sub	x2, x4, x2
   12738:	cmp	x3, x4
   1273c:	add	x24, x24, x2
   12740:	b.hi	12a9c <scols_get_library_version@@SMARTCOLS_2.25+0x15ec>  // b.pmore
   12744:	mov	x24, x0
   12748:	mov	x2, x3
   1274c:	b	1270c <scols_get_library_version@@SMARTCOLS_2.25+0x125c>
   12750:	ldr	w0, [x0]
   12754:	mov	x24, x20
   12758:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1275c:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12760:	mov	w25, #0x1                   	// #1
   12764:	add	x26, x26, #0xc40
   12768:	ldr	x27, [x1, #4008]
   1276c:	tbnz	w0, #4, 12868 <scols_get_library_version@@SMARTCOLS_2.25+0x13b8>
   12770:	mov	x0, x21
   12774:	mov	w1, #0x0                   	// #0
   12778:	bl	73b0 <scols_reset_iter@plt>
   1277c:	mov	x20, x24
   12780:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12784:	ldr	x23, [x0, #4016]
   12788:	mov	x2, x22
   1278c:	mov	x1, x21
   12790:	mov	x0, x19
   12794:	bl	7e70 <scols_table_next_column@plt>
   12798:	cbnz	w0, 12838 <scols_get_library_version@@SMARTCOLS_2.25+0x1388>
   1279c:	ldr	w0, [x23]
   127a0:	tbnz	w0, #4, 1290c <scols_get_library_version@@SMARTCOLS_2.25+0x145c>
   127a4:	ldr	x0, [sp, #112]
   127a8:	bl	7f30 <scols_column_is_hidden@plt>
   127ac:	mov	w28, w0
   127b0:	cbnz	w0, 12788 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   127b4:	ldr	x0, [x19, #40]
   127b8:	cmp	x0, x20
   127bc:	b.cs	129bc <scols_get_library_version@@SMARTCOLS_2.25+0x150c>  // b.hs, b.nlast
   127c0:	ldr	x0, [sp, #112]
   127c4:	ldp	x2, x1, [x0, #16]
   127c8:	cmp	x2, x1
   127cc:	b.eq	12788 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>  // b.none
   127d0:	bl	7d50 <scols_column_is_tree@plt>
   127d4:	cbnz	w0, 12954 <scols_get_library_version@@SMARTCOLS_2.25+0x14a4>
   127d8:	ldr	x0, [sp, #112]
   127dc:	ldr	x1, [x0, #16]
   127e0:	cbz	x1, 12788 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   127e4:	cbz	x20, 12788 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   127e8:	bl	7ee0 <scols_column_is_trunc@plt>
   127ec:	cbz	w0, 12968 <scols_get_library_version@@SMARTCOLS_2.25+0x14b8>
   127f0:	cmp	w25, #0x2
   127f4:	b.eq	129d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1524>  // b.none
   127f8:	cmp	w25, #0x3
   127fc:	b.eq	129cc <scols_get_library_version@@SMARTCOLS_2.25+0x151c>  // b.none
   12800:	cmp	w25, #0x1
   12804:	b.eq	12a34 <scols_get_library_version@@SMARTCOLS_2.25+0x1584>  // b.none
   12808:	ldr	x0, [sp, #112]
   1280c:	ldr	x1, [x0, #16]
   12810:	cbnz	x1, 12788 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   12814:	ldr	w1, [x0, #80]
   12818:	mov	x2, x22
   1281c:	orr	w1, w1, #0x20
   12820:	str	w1, [x0, #80]
   12824:	mov	x1, x21
   12828:	mov	x0, x19
   1282c:	bl	7e70 <scols_table_next_column@plt>
   12830:	cbz	w0, 1279c <scols_get_library_version@@SMARTCOLS_2.25+0x12ec>
   12834:	nop
   12838:	cmp	x24, x20
   1283c:	ldr	x0, [x19, #40]
   12840:	b.eq	129c4 <scols_get_library_version@@SMARTCOLS_2.25+0x1514>  // b.none
   12844:	cmp	x20, x0
   12848:	b.ls	12ab4 <scols_get_library_version@@SMARTCOLS_2.25+0x1604>  // b.plast
   1284c:	cmp	w25, #0x3
   12850:	b.gt	12aac <scols_get_library_version@@SMARTCOLS_2.25+0x15fc>
   12854:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12858:	mov	x24, x20
   1285c:	ldr	x0, [x0, #4016]
   12860:	ldr	w0, [x0]
   12864:	tbz	w0, #4, 12770 <scols_get_library_version@@SMARTCOLS_2.25+0x12c0>
   12868:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1286c:	ldr	x0, [x0, #4008]
   12870:	ldr	x20, [x0]
   12874:	bl	7630 <getpid@plt>
   12878:	mov	x4, x26
   1287c:	mov	w2, w0
   12880:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12884:	mov	x0, x20
   12888:	add	x3, x3, #0xb48
   1288c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12890:	add	x1, x1, #0xb58
   12894:	bl	80f0 <fprintf@plt>
   12898:	ldr	x4, [x19, #40]
   1289c:	mov	x3, x24
   128a0:	mov	w2, w25
   128a4:	mov	x0, x19
   128a8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   128ac:	add	x1, x1, #0x688
   128b0:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   128b4:	b	12770 <scols_get_library_version@@SMARTCOLS_2.25+0x12c0>
   128b8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   128bc:	mov	w28, #0x0                   	// #0
   128c0:	ldr	x0, [x0, #4008]
   128c4:	ldr	x22, [x0]
   128c8:	bl	7630 <getpid@plt>
   128cc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   128d0:	mov	w2, w0
   128d4:	add	x4, x4, #0xc40
   128d8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   128dc:	add	x3, x3, #0xb48
   128e0:	mov	x0, x22
   128e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   128e8:	add	x1, x1, #0xb58
   128ec:	bl	80f0 <fprintf@plt>
   128f0:	mov	x0, x19
   128f4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   128f8:	add	x1, x1, #0x590
   128fc:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12900:	ldr	w0, [x21]
   12904:	and	w0, w0, #0x10
   12908:	b	12538 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   1290c:	ldr	x28, [x27]
   12910:	bl	7630 <getpid@plt>
   12914:	mov	x4, x26
   12918:	mov	w2, w0
   1291c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12920:	mov	x0, x28
   12924:	add	x3, x3, #0xb48
   12928:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1292c:	add	x1, x1, #0xb58
   12930:	bl	80f0 <fprintf@plt>
   12934:	ldr	x0, [sp, #112]
   12938:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1293c:	add	x1, x1, #0x6c0
   12940:	ldr	x3, [x0, #16]
   12944:	ldr	x4, [x0, #48]
   12948:	ldr	x2, [x0, #168]
   1294c:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12950:	b	127a4 <scols_get_library_version@@SMARTCOLS_2.25+0x12f4>
   12954:	ldr	x0, [sp, #112]
   12958:	ldr	x1, [x0, #48]
   1295c:	cmp	x1, x20
   12960:	b.cc	127dc <scols_get_library_version@@SMARTCOLS_2.25+0x132c>  // b.lo, b.ul, b.last
   12964:	b	12788 <scols_get_library_version@@SMARTCOLS_2.25+0x12d8>
   12968:	ldr	x0, [sp, #112]
   1296c:	bl	7870 <scols_column_is_wrap@plt>
   12970:	cbnz	w0, 12a8c <scols_get_library_version@@SMARTCOLS_2.25+0x15dc>
   12974:	cmp	w25, #0x3
   12978:	ldr	x0, [sp, #112]
   1297c:	b.ne	1280c <scols_get_library_version@@SMARTCOLS_2.25+0x135c>  // b.any
   12980:	ldr	d0, [x0, #56]
   12984:	fcmpe	d0, #0.0
   12988:	b.ls	1280c <scols_get_library_version@@SMARTCOLS_2.25+0x135c>  // b.plast
   1298c:	fmov	d1, #1.000000000000000000e+00
   12990:	fcmpe	d0, d1
   12994:	b.ge	1280c <scols_get_library_version@@SMARTCOLS_2.25+0x135c>  // b.tcont
   12998:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1299c:	ldr	x1, [x1, #4016]
   129a0:	ldr	w1, [x1]
   129a4:	tbnz	w1, #4, 12b90 <scols_get_library_version@@SMARTCOLS_2.25+0x16e0>
   129a8:	ldr	x1, [x0, #16]
   129ac:	sub	x20, x20, #0x1
   129b0:	sub	x1, x1, #0x1
   129b4:	str	x1, [x0, #16]
   129b8:	b	12810 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>
   129bc:	cmp	x24, x20
   129c0:	b.ne	12528 <scols_get_library_version@@SMARTCOLS_2.25+0x1078>  // b.any
   129c4:	add	w25, w25, #0x1
   129c8:	b	12844 <scols_get_library_version@@SMARTCOLS_2.25+0x1394>
   129cc:	ldr	x0, [sp, #112]
   129d0:	b	12980 <scols_get_library_version@@SMARTCOLS_2.25+0x14d0>
   129d4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   129d8:	ldr	x0, [x0, #4016]
   129dc:	ldr	w0, [x0]
   129e0:	tbnz	w0, #4, 129ec <scols_get_library_version@@SMARTCOLS_2.25+0x153c>
   129e4:	ldr	x0, [sp, #112]
   129e8:	b	129a8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f8>
   129ec:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   129f0:	ldr	x0, [x0, #4008]
   129f4:	ldr	x28, [x0]
   129f8:	bl	7630 <getpid@plt>
   129fc:	mov	x4, x26
   12a00:	mov	w2, w0
   12a04:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12a08:	add	x3, x3, #0xb48
   12a0c:	mov	x0, x28
   12a10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12a14:	add	x1, x1, #0xb58
   12a18:	bl	80f0 <fprintf@plt>
   12a1c:	mov	x0, x19
   12a20:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12a24:	add	x1, x1, #0x710
   12a28:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12a2c:	ldr	x0, [sp, #112]
   12a30:	b	129a8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f8>
   12a34:	ldr	x0, [sp, #112]
   12a38:	ldr	d0, [x0, #56]
   12a3c:	ldr	x1, [x0, #16]
   12a40:	fcmpe	d0, #0.0
   12a44:	b.ls	12810 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>  // b.plast
   12a48:	fmov	d1, #1.000000000000000000e+00
   12a4c:	fcmpe	d0, d1
   12a50:	b.ge	12810 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>  // b.tcont
   12a54:	ldr	d1, [x19, #40]
   12a58:	ucvtf	d1, d1
   12a5c:	fmul	d0, d1, d0
   12a60:	fcvtzu	x2, d0
   12a64:	cmp	x2, x1
   12a68:	b.hi	12810 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>  // b.pmore
   12a6c:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12a70:	ldr	x2, [x2, #4016]
   12a74:	ldr	w2, [x2]
   12a78:	tbnz	w2, #4, 12d78 <scols_get_library_version@@SMARTCOLS_2.25+0x18c8>
   12a7c:	sub	x1, x1, #0x1
   12a80:	sub	x20, x20, #0x1
   12a84:	str	x1, [x0, #16]
   12a88:	b	12810 <scols_get_library_version@@SMARTCOLS_2.25+0x1360>
   12a8c:	ldr	x0, [sp, #112]
   12a90:	bl	77d0 <scols_column_is_customwrap@plt>
   12a94:	cbz	w0, 127f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1340>
   12a98:	b	12974 <scols_get_library_version@@SMARTCOLS_2.25+0x14c4>
   12a9c:	str	x4, [x1, #16]
   12aa0:	cmp	x0, x24
   12aa4:	b.ne	126d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1220>  // b.any
   12aa8:	b	12710 <scols_get_library_version@@SMARTCOLS_2.25+0x1260>
   12aac:	ldrb	w0, [x19, #249]
   12ab0:	tbnz	w0, #6, 12ccc <scols_get_library_version@@SMARTCOLS_2.25+0x181c>
   12ab4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12ab8:	mov	w28, #0x0                   	// #0
   12abc:	ldr	x0, [x0, #4016]
   12ac0:	ldr	w0, [x0]
   12ac4:	and	w0, w0, #0x10
   12ac8:	b	12538 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   12acc:	sub	w25, w25, #0x1
   12ad0:	b	12380 <scols_get_library_version@@SMARTCOLS_2.25+0xed0>
   12ad4:	mov	x0, x19
   12ad8:	bl	7890 <scols_table_is_maxout@plt>
   12adc:	cbz	w0, 12b64 <scols_get_library_version@@SMARTCOLS_2.25+0x16b4>
   12ae0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12ae4:	ldr	x0, [x0, #4016]
   12ae8:	ldr	w0, [x0]
   12aec:	tbnz	w0, #4, 12e14 <scols_get_library_version@@SMARTCOLS_2.25+0x1964>
   12af0:	mov	x0, x21
   12af4:	mov	w1, #0x0                   	// #0
   12af8:	bl	73b0 <scols_reset_iter@plt>
   12afc:	ldr	x3, [x19, #40]
   12b00:	mov	x2, x22
   12b04:	mov	x1, x21
   12b08:	mov	x0, x19
   12b0c:	cmp	x3, x23
   12b10:	b.cs	12b54 <scols_get_library_version@@SMARTCOLS_2.25+0x16a4>  // b.hs, b.nlast
   12b14:	bl	7e70 <scols_table_next_column@plt>
   12b18:	cbnz	w0, 12b54 <scols_get_library_version@@SMARTCOLS_2.25+0x16a4>
   12b1c:	ldr	x0, [sp, #112]
   12b20:	bl	7f30 <scols_column_is_hidden@plt>
   12b24:	cbnz	w0, 12afc <scols_get_library_version@@SMARTCOLS_2.25+0x164c>
   12b28:	ldr	x1, [sp, #112]
   12b2c:	sub	x23, x23, #0x1
   12b30:	ldr	x3, [x19, #40]
   12b34:	mov	x2, x22
   12b38:	ldr	x0, [x1, #24]
   12b3c:	cmp	x3, x23
   12b40:	sub	x0, x0, #0x1
   12b44:	str	x0, [x1, #24]
   12b48:	mov	x1, x21
   12b4c:	mov	x0, x19
   12b50:	b.cc	12b14 <scols_get_library_version@@SMARTCOLS_2.25+0x1664>  // b.lo, b.ul, b.last
   12b54:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12b58:	ldr	x0, [x0, #4016]
   12b5c:	ldr	w0, [x0]
   12b60:	tbnz	w0, #4, 12dc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1914>
   12b64:	ldr	x0, [x19, #40]
   12b68:	b	12354 <scols_get_library_version@@SMARTCOLS_2.25+0xea4>
   12b6c:	ldr	x0, [x19, #40]
   12b70:	cmp	x24, x0
   12b74:	b.cc	12bd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1728>  // b.lo, b.ul, b.last
   12b78:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12b7c:	cmp	x24, x0
   12b80:	ldr	x1, [x1, #4016]
   12b84:	ldr	w0, [x1]
   12b88:	b.hi	12758 <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.pmore
   12b8c:	b	1271c <scols_get_library_version@@SMARTCOLS_2.25+0x126c>
   12b90:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12b94:	ldr	x0, [x0, #4008]
   12b98:	ldr	x28, [x0]
   12b9c:	bl	7630 <getpid@plt>
   12ba0:	mov	x4, x26
   12ba4:	mov	w2, w0
   12ba8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12bac:	add	x3, x3, #0xb48
   12bb0:	mov	x0, x28
   12bb4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12bb8:	add	x1, x1, #0xb58
   12bbc:	bl	80f0 <fprintf@plt>
   12bc0:	mov	x0, x19
   12bc4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12bc8:	add	x1, x1, #0x730
   12bcc:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12bd0:	ldr	x0, [sp, #112]
   12bd4:	b	129a8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f8>
   12bd8:	mov	x20, x24
   12bdc:	mov	x0, x19
   12be0:	bl	7890 <scols_table_is_maxout@plt>
   12be4:	cbz	w0, 12c60 <scols_get_library_version@@SMARTCOLS_2.25+0x17b0>
   12be8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12bec:	ldr	x0, [x0, #4016]
   12bf0:	ldr	w0, [x0]
   12bf4:	tbnz	w0, #4, 12f74 <scols_get_library_version@@SMARTCOLS_2.25+0x1ac4>
   12bf8:	ldr	x0, [x19, #40]
   12bfc:	mov	x24, x20
   12c00:	cmp	x24, x0
   12c04:	b.cs	12b78 <scols_get_library_version@@SMARTCOLS_2.25+0x16c8>  // b.hs, b.nlast
   12c08:	mov	x0, x21
   12c0c:	mov	w1, #0x0                   	// #0
   12c10:	bl	73b0 <scols_reset_iter@plt>
   12c14:	nop
   12c18:	mov	x2, x22
   12c1c:	mov	x1, x21
   12c20:	mov	x0, x19
   12c24:	bl	7e70 <scols_table_next_column@plt>
   12c28:	cbnz	w0, 12e74 <scols_get_library_version@@SMARTCOLS_2.25+0x19c4>
   12c2c:	ldr	x0, [sp, #112]
   12c30:	bl	7f30 <scols_column_is_hidden@plt>
   12c34:	cbnz	w0, 12c18 <scols_get_library_version@@SMARTCOLS_2.25+0x1768>
   12c38:	ldr	x1, [sp, #112]
   12c3c:	add	x24, x24, #0x1
   12c40:	ldr	x2, [x19, #40]
   12c44:	ldr	x0, [x1, #16]
   12c48:	cmp	x2, x24
   12c4c:	add	x0, x0, #0x1
   12c50:	str	x0, [x1, #16]
   12c54:	b.ne	12c18 <scols_get_library_version@@SMARTCOLS_2.25+0x1768>  // b.any
   12c58:	mov	x0, x24
   12c5c:	b	12c00 <scols_get_library_version@@SMARTCOLS_2.25+0x1750>
   12c60:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12c64:	ldr	x1, [x0, #4016]
   12c68:	ldr	x0, [x19, #40]
   12c6c:	ldr	w1, [x1]
   12c70:	cmp	x0, x20
   12c74:	and	w1, w1, #0x10
   12c78:	b.ls	12fbc <scols_get_library_version@@SMARTCOLS_2.25+0x1b0c>  // b.plast
   12c7c:	ldr	x23, [x19, #104]
   12c80:	sub	x24, x23, #0xc8
   12c84:	cbnz	w1, 12f14 <scols_get_library_version@@SMARTCOLS_2.25+0x1a64>
   12c88:	mov	x0, x24
   12c8c:	bl	7b20 <scols_column_is_right@plt>
   12c90:	mov	w28, w0
   12c94:	cbnz	w0, 12d50 <scols_get_library_version@@SMARTCOLS_2.25+0x18a0>
   12c98:	ldr	x2, [x19, #40]
   12c9c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12ca0:	cmp	x2, x20
   12ca4:	ldr	x0, [x0, #4016]
   12ca8:	b.eq	12ac0 <scols_get_library_version@@SMARTCOLS_2.25+0x1610>  // b.none
   12cac:	ldur	x1, [x23, #-184]
   12cb0:	ldr	w0, [x0]
   12cb4:	add	x1, x2, x1
   12cb8:	sub	x1, x1, x20
   12cbc:	and	w0, w0, #0x10
   12cc0:	mov	x20, x2
   12cc4:	stur	x1, [x23, #-184]
   12cc8:	b	12538 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   12ccc:	mov	x0, x21
   12cd0:	mov	w1, #0x1                   	// #1
   12cd4:	bl	73b0 <scols_reset_iter@plt>
   12cd8:	mov	x2, x22
   12cdc:	mov	x1, x21
   12ce0:	mov	x0, x19
   12ce4:	bl	7e70 <scols_table_next_column@plt>
   12ce8:	cbnz	w0, 12ab4 <scols_get_library_version@@SMARTCOLS_2.25+0x1604>
   12cec:	ldr	x0, [sp, #112]
   12cf0:	bl	7f30 <scols_column_is_hidden@plt>
   12cf4:	mov	w28, w0
   12cf8:	cbnz	w0, 12cd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1828>
   12cfc:	ldr	x1, [x19, #40]
   12d00:	cmp	x1, x20
   12d04:	b.cs	12528 <scols_get_library_version@@SMARTCOLS_2.25+0x1078>  // b.hs, b.nlast
   12d08:	ldp	x3, x2, [sp, #104]
   12d0c:	ldr	x0, [x2, #16]
   12d10:	ldr	w4, [x2, #80]
   12d14:	sub	x5, x20, x0
   12d18:	add	x6, x0, x3
   12d1c:	cmp	x1, x5
   12d20:	orr	w3, w4, #0x20
   12d24:	add	x0, x1, x0
   12d28:	b.ls	12d44 <scols_get_library_version@@SMARTCOLS_2.25+0x1894>  // b.plast
   12d2c:	sub	x0, x0, x20
   12d30:	orr	w3, w4, #0x1
   12d34:	mov	x20, x1
   12d38:	str	x0, [x2, #16]
   12d3c:	str	w3, [x2, #80]
   12d40:	b	12cd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1828>
   12d44:	sub	x20, x20, x6
   12d48:	str	w3, [x2, #80]
   12d4c:	b	12cd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1828>
   12d50:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12d54:	mov	x24, x20
   12d58:	ldr	x1, [x19, #40]
   12d5c:	ldr	x0, [x0, #4016]
   12d60:	cmp	x1, x20
   12d64:	ldr	w0, [x0]
   12d68:	b.cc	12758 <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.lo, b.ul, b.last
   12d6c:	and	w0, w0, #0x10
   12d70:	mov	w28, #0x0                   	// #0
   12d74:	b	12538 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   12d78:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12d7c:	ldr	x0, [x0, #4008]
   12d80:	ldr	x28, [x0]
   12d84:	bl	7630 <getpid@plt>
   12d88:	mov	x4, x26
   12d8c:	mov	w2, w0
   12d90:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12d94:	add	x3, x3, #0xb48
   12d98:	mov	x0, x28
   12d9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12da0:	add	x1, x1, #0xb58
   12da4:	bl	80f0 <fprintf@plt>
   12da8:	mov	x0, x19
   12dac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12db0:	add	x1, x1, #0x6e8
   12db4:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12db8:	ldr	x0, [sp, #112]
   12dbc:	ldr	x1, [x0, #16]
   12dc0:	b	12a7c <scols_get_library_version@@SMARTCOLS_2.25+0x15cc>
   12dc4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12dc8:	ldr	x0, [x0, #4008]
   12dcc:	ldr	x24, [x0]
   12dd0:	bl	7630 <getpid@plt>
   12dd4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12dd8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12ddc:	add	x4, x4, #0xc40
   12de0:	add	x3, x3, #0xb48
   12de4:	mov	w2, w0
   12de8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12dec:	mov	x0, x24
   12df0:	add	x1, x1, #0xb58
   12df4:	bl	80f0 <fprintf@plt>
   12df8:	mov	x0, x19
   12dfc:	mov	x2, x23
   12e00:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12e04:	add	x1, x1, #0x5e0
   12e08:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12e0c:	ldr	x0, [x19, #40]
   12e10:	b	12354 <scols_get_library_version@@SMARTCOLS_2.25+0xea4>
   12e14:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12e18:	ldr	x0, [x0, #4008]
   12e1c:	ldr	x24, [x0]
   12e20:	bl	7630 <getpid@plt>
   12e24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12e28:	mov	w2, w0
   12e2c:	add	x4, x4, #0xc40
   12e30:	mov	x0, x24
   12e34:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12e38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12e3c:	add	x3, x3, #0xb48
   12e40:	add	x1, x1, #0xb58
   12e44:	bl	80f0 <fprintf@plt>
   12e48:	ldr	x3, [x19, #40]
   12e4c:	mov	x2, x23
   12e50:	mov	x0, x19
   12e54:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12e58:	add	x1, x1, #0x5a8
   12e5c:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12e60:	b	12af0 <scols_get_library_version@@SMARTCOLS_2.25+0x1640>
   12e64:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12e68:	ldr	x0, [x0, #4016]
   12e6c:	ldr	w0, [x0]
   12e70:	b	12d6c <scols_get_library_version@@SMARTCOLS_2.25+0x18bc>
   12e74:	ldr	x0, [x19, #40]
   12e78:	cmp	x0, x24
   12e7c:	b.hi	12c08 <scols_get_library_version@@SMARTCOLS_2.25+0x1758>  // b.pmore
   12e80:	b	12b78 <scols_get_library_version@@SMARTCOLS_2.25+0x16c8>
   12e84:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12e88:	ldr	x0, [x0, #4008]
   12e8c:	ldr	x23, [x0]
   12e90:	bl	7630 <getpid@plt>
   12e94:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12e98:	mov	w2, w0
   12e9c:	add	x4, x4, #0xc40
   12ea0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12ea4:	add	x3, x3, #0xb48
   12ea8:	mov	x0, x23
   12eac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12eb0:	add	x1, x1, #0xb58
   12eb4:	bl	80f0 <fprintf@plt>
   12eb8:	mov	x0, x19
   12ebc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12ec0:	add	x1, x1, #0x600
   12ec4:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12ec8:	b	12370 <scols_get_library_version@@SMARTCOLS_2.25+0xec0>
   12ecc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12ed0:	ldr	x0, [x0, #4008]
   12ed4:	ldr	x23, [x0]
   12ed8:	bl	7630 <getpid@plt>
   12edc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12ee0:	mov	w2, w0
   12ee4:	add	x4, x4, #0xc40
   12ee8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12eec:	add	x3, x3, #0xb48
   12ef0:	mov	x0, x23
   12ef4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12ef8:	add	x1, x1, #0xb58
   12efc:	bl	80f0 <fprintf@plt>
   12f00:	mov	x0, x19
   12f04:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12f08:	add	x1, x1, #0x620
   12f0c:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12f10:	b	126c0 <scols_get_library_version@@SMARTCOLS_2.25+0x1210>
   12f14:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12f18:	ldr	x0, [x0, #4008]
   12f1c:	ldr	x25, [x0]
   12f20:	bl	7630 <getpid@plt>
   12f24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12f28:	mov	w2, w0
   12f2c:	add	x4, x4, #0xc40
   12f30:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12f34:	add	x3, x3, #0xb48
   12f38:	mov	x0, x25
   12f3c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12f40:	add	x1, x1, #0xb58
   12f44:	bl	80f0 <fprintf@plt>
   12f48:	mov	x0, x19
   12f4c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12f50:	add	x1, x1, #0x668
   12f54:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12f58:	b	12c88 <scols_get_library_version@@SMARTCOLS_2.25+0x17d8>
   12f5c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12f60:	mov	x20, x24
   12f64:	ldr	x0, [x0, #4016]
   12f68:	ldr	w0, [x0]
   12f6c:	and	w0, w0, #0x10
   12f70:	b	12538 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>
   12f74:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12f78:	ldr	x0, [x0, #4008]
   12f7c:	ldr	x23, [x0]
   12f80:	bl	7630 <getpid@plt>
   12f84:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12f88:	mov	w2, w0
   12f8c:	add	x4, x4, #0xc40
   12f90:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12f94:	add	x3, x3, #0xb48
   12f98:	mov	x0, x23
   12f9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   12fa0:	add	x1, x1, #0xb58
   12fa4:	bl	80f0 <fprintf@plt>
   12fa8:	mov	x0, x19
   12fac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   12fb0:	add	x1, x1, #0x648
   12fb4:	bl	11a10 <scols_get_library_version@@SMARTCOLS_2.25+0x560>
   12fb8:	b	12bf8 <scols_get_library_version@@SMARTCOLS_2.25+0x1748>
   12fbc:	mov	x24, x20
   12fc0:	b	12b78 <scols_get_library_version@@SMARTCOLS_2.25+0x16c8>
   12fc4:	mov	x20, x24
   12fc8:	b	126ac <scols_get_library_version@@SMARTCOLS_2.25+0x11fc>
   12fcc:	nop
   12fd0:	stp	x29, x30, [sp, #-272]!
   12fd4:	mov	x29, sp
   12fd8:	stp	x19, x20, [sp, #16]
   12fdc:	mov	x20, x1
   12fe0:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   12fe4:	str	q0, [sp, #96]
   12fe8:	str	q1, [sp, #112]
   12fec:	str	q2, [sp, #128]
   12ff0:	str	q3, [sp, #144]
   12ff4:	str	q4, [sp, #160]
   12ff8:	str	q5, [sp, #176]
   12ffc:	str	q6, [sp, #192]
   13000:	str	q7, [sp, #208]
   13004:	stp	x2, x3, [sp, #224]
   13008:	stp	x4, x5, [sp, #240]
   1300c:	stp	x6, x7, [sp, #256]
   13010:	cbz	x0, 13024 <scols_get_library_version@@SMARTCOLS_2.25+0x1b74>
   13014:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13018:	ldr	x1, [x1, #4016]
   1301c:	ldr	w1, [x1]
   13020:	tbz	w1, #24, 13080 <scols_get_library_version@@SMARTCOLS_2.25+0x1bd0>
   13024:	ldr	x19, [x19, #4008]
   13028:	add	x0, sp, #0x110
   1302c:	add	x5, sp, #0x110
   13030:	stp	x0, x5, [sp, #64]
   13034:	mov	w3, #0xffffff80            	// #-128
   13038:	add	x2, sp, #0xe0
   1303c:	mov	w4, #0xffffffd0            	// #-48
   13040:	str	x2, [sp, #80]
   13044:	mov	x1, x20
   13048:	stp	w4, w3, [sp, #88]
   1304c:	add	x2, sp, #0x20
   13050:	ldp	x4, x5, [sp, #64]
   13054:	ldr	x0, [x19]
   13058:	stp	x4, x5, [sp, #32]
   1305c:	ldp	x4, x5, [sp, #80]
   13060:	stp	x4, x5, [sp, #48]
   13064:	bl	7fa0 <vfprintf@plt>
   13068:	ldr	x1, [x19]
   1306c:	mov	w0, #0xa                   	// #10
   13070:	bl	74e0 <fputc@plt>
   13074:	ldp	x19, x20, [sp, #16]
   13078:	ldp	x29, x30, [sp], #272
   1307c:	ret
   13080:	ldr	x3, [x19, #4008]
   13084:	mov	x2, x0
   13088:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1308c:	add	x1, x1, #0xb30
   13090:	ldr	x0, [x3]
   13094:	bl	80f0 <fprintf@plt>
   13098:	b	13024 <scols_get_library_version@@SMARTCOLS_2.25+0x1b74>
   1309c:	nop
   130a0:	stp	x29, x30, [sp, #-80]!
   130a4:	mov	x29, sp
   130a8:	stp	x19, x20, [sp, #16]
   130ac:	mov	x19, x0
   130b0:	ldr	x0, [x0, #128]
   130b4:	stp	x21, x22, [sp, #32]
   130b8:	cbz	x0, 130e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c38>
   130bc:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   130c0:	add	x1, x19, #0x60
   130c4:	str	x1, [x19, #104]
   130c8:	add	x4, x0, #0x10
   130cc:	ldr	x2, [x2, #4016]
   130d0:	ldr	x3, [x0, #24]
   130d4:	str	x1, [x0, #24]
   130d8:	ldr	w0, [x2]
   130dc:	stp	x4, x3, [x19, #96]
   130e0:	str	x1, [x3]
   130e4:	tbnz	w0, #7, 13180 <scols_get_library_version@@SMARTCOLS_2.25+0x1cd0>
   130e8:	add	x20, sp, #0x38
   130ec:	mov	w1, #0x0                   	// #0
   130f0:	mov	x0, x20
   130f4:	add	x21, sp, #0x30
   130f8:	bl	73b0 <scols_reset_iter@plt>
   130fc:	mov	x2, x21
   13100:	mov	x1, x20
   13104:	mov	x0, x19
   13108:	bl	8140 <scols_line_next_child@plt>
   1310c:	cbnz	w0, 1312c <scols_get_library_version@@SMARTCOLS_2.25+0x1c7c>
   13110:	ldr	x0, [sp, #48]
   13114:	bl	130a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bf0>
   13118:	mov	x2, x21
   1311c:	mov	x1, x20
   13120:	mov	x0, x19
   13124:	bl	8140 <scols_line_next_child@plt>
   13128:	cbz	w0, 13110 <scols_get_library_version@@SMARTCOLS_2.25+0x1c60>
   1312c:	ldr	x1, [x19, #128]
   13130:	cbz	x1, 13170 <scols_get_library_version@@SMARTCOLS_2.25+0x1cc0>
   13134:	ldr	x2, [x1, #24]
   13138:	add	x0, x19, #0x60
   1313c:	cmp	x2, x0
   13140:	b.ne	13170 <scols_get_library_version@@SMARTCOLS_2.25+0x1cc0>  // b.any
   13144:	ldp	x3, x0, [x1, #8]
   13148:	add	x2, x1, #0x10
   1314c:	mov	x1, #0x0                   	// #0
   13150:	cmp	x2, x0
   13154:	b.eq	13168 <scols_get_library_version@@SMARTCOLS_2.25+0x1cb8>  // b.none
   13158:	ldr	x0, [x0]
   1315c:	add	x1, x1, #0x1
   13160:	cmp	x2, x0
   13164:	b.ne	13158 <scols_get_library_version@@SMARTCOLS_2.25+0x1ca8>  // b.any
   13168:	cmp	x3, x1
   1316c:	b.eq	131f4 <scols_get_library_version@@SMARTCOLS_2.25+0x1d44>  // b.none
   13170:	ldp	x19, x20, [sp, #16]
   13174:	ldp	x21, x22, [sp, #32]
   13178:	ldp	x29, x30, [sp], #80
   1317c:	ret
   13180:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13184:	ldr	x0, [x0, #4008]
   13188:	ldr	x20, [x0]
   1318c:	bl	7630 <getpid@plt>
   13190:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13194:	mov	w2, w0
   13198:	add	x4, x4, #0x798
   1319c:	mov	x0, x20
   131a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   131a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   131a8:	add	x3, x3, #0xb48
   131ac:	add	x1, x1, #0xb58
   131b0:	bl	80f0 <fprintf@plt>
   131b4:	ldr	x0, [x19, #128]
   131b8:	mov	x4, #0x0                   	// #0
   131bc:	add	x2, x0, #0x10
   131c0:	ldp	x3, x1, [x0, #8]
   131c4:	cmp	x2, x1
   131c8:	b.eq	131e0 <scols_get_library_version@@SMARTCOLS_2.25+0x1d30>  // b.none
   131cc:	nop
   131d0:	ldr	x1, [x1]
   131d4:	add	x4, x4, #0x1
   131d8:	cmp	x2, x1
   131dc:	b.ne	131d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1d20>  // b.any
   131e0:	mov	x2, x19
   131e4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   131e8:	add	x1, x1, #0x7a0
   131ec:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   131f0:	b	130e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c38>
   131f4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   131f8:	ldr	x0, [x0, #4016]
   131fc:	ldr	w0, [x0]
   13200:	tbnz	w0, #7, 13244 <scols_get_library_version@@SMARTCOLS_2.25+0x1d94>
   13204:	mov	x0, x20
   13208:	mov	w1, #0x0                   	// #0
   1320c:	bl	73b0 <scols_reset_iter@plt>
   13210:	mov	x2, x21
   13214:	mov	x1, x20
   13218:	mov	x0, x19
   1321c:	bl	9cb8 <scols_line_next_child@@SMARTCOLS_2.25+0x78>
   13220:	cbnz	w0, 13170 <scols_get_library_version@@SMARTCOLS_2.25+0x1cc0>
   13224:	ldr	x0, [sp, #48]
   13228:	bl	130a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bf0>
   1322c:	mov	x2, x21
   13230:	mov	x1, x20
   13234:	mov	x0, x19
   13238:	bl	9cb8 <scols_line_next_child@@SMARTCOLS_2.25+0x78>
   1323c:	cbz	w0, 13224 <scols_get_library_version@@SMARTCOLS_2.25+0x1d74>
   13240:	b	13170 <scols_get_library_version@@SMARTCOLS_2.25+0x1cc0>
   13244:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13248:	ldr	x0, [x0, #4008]
   1324c:	ldr	x22, [x0]
   13250:	bl	7630 <getpid@plt>
   13254:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13258:	mov	w2, w0
   1325c:	add	x4, x4, #0x798
   13260:	mov	x0, x22
   13264:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13268:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1326c:	add	x3, x3, #0xb48
   13270:	add	x1, x1, #0xb58
   13274:	bl	80f0 <fprintf@plt>
   13278:	ldr	x0, [x19, #128]
   1327c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13280:	add	x1, x1, #0x7c0
   13284:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13288:	b	13204 <scols_get_library_version@@SMARTCOLS_2.25+0x1d54>
   1328c:	nop
   13290:	stp	x29, x30, [sp, #-16]!
   13294:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13298:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1329c:	mov	x29, sp
   132a0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   132a4:	add	x3, x3, #0xba0
   132a8:	add	x1, x1, #0x7d0
   132ac:	add	x0, x0, #0x7f0
   132b0:	mov	w2, #0x9d                  	// #157
   132b4:	bl	7fc0 <__assert_fail@plt>
   132b8:	stp	x29, x30, [sp, #-16]!
   132bc:	mov	x29, sp
   132c0:	tbnz	w0, #31, 132e0 <scols_get_library_version@@SMARTCOLS_2.25+0x1e30>
   132c4:	cmp	w0, #0x7
   132c8:	b.gt	13300 <scols_get_library_version@@SMARTCOLS_2.25+0x1e50>
   132cc:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   132d0:	add	x1, x1, #0x5b0
   132d4:	ldp	x29, x30, [sp], #16
   132d8:	ldr	x0, [x1, w0, sxtw #3]
   132dc:	ret
   132e0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   132e4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   132e8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   132ec:	add	x3, x3, #0xba0
   132f0:	add	x1, x1, #0x7d0
   132f4:	add	x0, x0, #0x818
   132f8:	mov	w2, #0x9c                  	// #156
   132fc:	bl	7fc0 <__assert_fail@plt>
   13300:	bl	13290 <scols_get_library_version@@SMARTCOLS_2.25+0x1de0>
   13304:	nop
   13308:	stp	x29, x30, [sp, #-112]!
   1330c:	mov	x29, sp
   13310:	stp	x23, x24, [sp, #48]
   13314:	adrp	x24, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13318:	mov	x23, x1
   1331c:	stp	x19, x20, [sp, #16]
   13320:	mov	x19, x2
   13324:	ldr	x20, [x24, #4016]
   13328:	stp	x21, x22, [sp, #32]
   1332c:	mov	x22, x0
   13330:	stp	x25, x26, [sp, #64]
   13334:	ldr	w0, [x20]
   13338:	and	w1, w0, #0x8
   1333c:	tbnz	w0, #3, 13468 <scols_get_library_version@@SMARTCOLS_2.25+0x1fb8>
   13340:	ldr	w20, [x19, #64]
   13344:	ldr	x0, [x23, #128]
   13348:	cmp	x19, x0
   1334c:	cbnz	w20, 133a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef8>
   13350:	b.eq	13380 <scols_get_library_version@@SMARTCOLS_2.25+0x1ed0>  // b.none
   13354:	cbnz	w1, 134e0 <scols_get_library_version@@SMARTCOLS_2.25+0x2030>
   13358:	cmp	w20, #0x3
   1335c:	b.eq	136f0 <scols_get_library_version@@SMARTCOLS_2.25+0x2240>  // b.none
   13360:	cbnz	w20, 13974 <scols_get_library_version@@SMARTCOLS_2.25+0x24c4>
   13364:	mov	w0, w20
   13368:	ldp	x19, x20, [sp, #16]
   1336c:	ldp	x21, x22, [sp, #32]
   13370:	ldp	x23, x24, [sp, #48]
   13374:	ldp	x25, x26, [sp, #64]
   13378:	ldp	x29, x30, [sp], #112
   1337c:	ret
   13380:	ldr	x2, [x19, #16]
   13384:	add	x0, x23, #0x60
   13388:	cmp	x2, x0
   1338c:	b.ne	13354 <scols_get_library_version@@SMARTCOLS_2.25+0x1ea4>  // b.any
   13390:	cbz	w1, 1357c <scols_get_library_version@@SMARTCOLS_2.25+0x20cc>
   13394:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13398:	mov	w25, #0x1                   	// #1
   1339c:	add	x21, x21, #0x828
   133a0:	stp	x27, x28, [sp, #80]
   133a4:	b	134f0 <scols_get_library_version@@SMARTCOLS_2.25+0x2040>
   133a8:	b.eq	1373c <scols_get_library_version@@SMARTCOLS_2.25+0x228c>  // b.none
   133ac:	ldr	x0, [x23, #120]
   133b0:	cmp	x19, x0
   133b4:	b.eq	134c0 <scols_get_library_version@@SMARTCOLS_2.25+0x2010>  // b.none
   133b8:	sub	w0, w20, #0x1
   133bc:	cmp	w0, #0x1
   133c0:	ccmp	w20, #0x6, #0x4, hi  // hi = pmore
   133c4:	b.eq	1372c <scols_get_library_version@@SMARTCOLS_2.25+0x227c>  // b.none
   133c8:	sub	w0, w20, #0x3
   133cc:	cmp	w0, #0x1
   133d0:	ccmp	w20, #0x7, #0x4, hi  // hi = pmore
   133d4:	b.ne	13354 <scols_get_library_version@@SMARTCOLS_2.25+0x1ea4>  // b.any
   133d8:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   133dc:	add	x21, x21, #0x840
   133e0:	mov	w25, #0x7                   	// #7
   133e4:	nop
   133e8:	cbnz	w1, 13724 <scols_get_library_version@@SMARTCOLS_2.25+0x2274>
   133ec:	cmp	w20, #0x5
   133f0:	b.eq	13888 <scols_get_library_version@@SMARTCOLS_2.25+0x23d8>  // b.none
   133f4:	cmp	w20, #0x3
   133f8:	b.ne	13584 <scols_get_library_version@@SMARTCOLS_2.25+0x20d4>  // b.any
   133fc:	ldr	x0, [x24, #4016]
   13400:	and	w1, w25, #0xfffffffd
   13404:	cmp	w1, #0x5
   13408:	ldr	w6, [x0]
   1340c:	b.eq	1358c <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>  // b.none
   13410:	tst	x25, #0x3
   13414:	b.eq	1358c <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>  // b.none
   13418:	tbz	w6, #3, 1397c <scols_get_library_version@@SMARTCOLS_2.25+0x24cc>
   1341c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13420:	ldr	x0, [x0, #4008]
   13424:	ldr	x19, [x0]
   13428:	bl	7630 <getpid@plt>
   1342c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13430:	mov	w2, w0
   13434:	add	x4, x4, #0xba0
   13438:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1343c:	add	x3, x3, #0xb48
   13440:	mov	x0, x19
   13444:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13448:	add	x1, x1, #0xb58
   1344c:	bl	80f0 <fprintf@plt>
   13450:	mov	x0, x23
   13454:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13458:	add	x1, x1, #0x938
   1345c:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13460:	stp	x27, x28, [sp, #80]
   13464:	bl	7a00 <abort@plt>
   13468:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1346c:	ldr	x0, [x0, #4008]
   13470:	ldr	x21, [x0]
   13474:	bl	7630 <getpid@plt>
   13478:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1347c:	mov	w2, w0
   13480:	add	x4, x4, #0xba0
   13484:	mov	x0, x21
   13488:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1348c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13490:	add	x3, x3, #0xb48
   13494:	add	x1, x1, #0xb58
   13498:	bl	80f0 <fprintf@plt>
   1349c:	ldr	x3, [x22, #152]
   134a0:	mov	x2, x19
   134a4:	mov	x0, x23
   134a8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   134ac:	add	x1, x1, #0x8b0
   134b0:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   134b4:	ldr	w1, [x20]
   134b8:	and	w1, w1, #0x8
   134bc:	b	13340 <scols_get_library_version@@SMARTCOLS_2.25+0x1e90>
   134c0:	ldr	x2, [x19, #40]
   134c4:	add	x0, x23, #0x50
   134c8:	cmp	x2, x0
   134cc:	b.eq	13700 <scols_get_library_version@@SMARTCOLS_2.25+0x2250>  // b.none
   134d0:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   134d4:	mov	w25, #0x4                   	// #4
   134d8:	add	x21, x21, #0x8a0
   134dc:	b	133e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f38>
   134e0:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   134e4:	add	x21, x21, #0x838
   134e8:	mov	w25, #0x0                   	// #0
   134ec:	stp	x27, x28, [sp, #80]
   134f0:	adrp	x28, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   134f4:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   134f8:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   134fc:	ldr	x28, [x28, #4008]
   13500:	add	x27, x27, #0xba0
   13504:	add	x26, x26, #0xb48
   13508:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1350c:	add	x20, x20, #0xb58
   13510:	ldr	x1, [x28]
   13514:	str	x1, [sp, #104]
   13518:	bl	7630 <getpid@plt>
   1351c:	mov	w2, w0
   13520:	ldr	x1, [sp, #104]
   13524:	mov	x4, x27
   13528:	mov	x3, x26
   1352c:	mov	x0, x1
   13530:	mov	x1, x20
   13534:	bl	80f0 <fprintf@plt>
   13538:	ldr	w4, [x19, #64]
   1353c:	tbnz	w4, #31, 138ec <scols_get_library_version@@SMARTCOLS_2.25+0x243c>
   13540:	cmp	w4, #0x7
   13544:	b.gt	1390c <scols_get_library_version@@SMARTCOLS_2.25+0x245c>
   13548:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1354c:	add	x2, x2, #0x5b0
   13550:	mov	x3, x21
   13554:	mov	x0, x23
   13558:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1355c:	add	x1, x1, #0x8e0
   13560:	ldr	x2, [x2, w4, sxtw #3]
   13564:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13568:	cmp	w25, #0x1
   1356c:	b.ne	1381c <scols_get_library_version@@SMARTCOLS_2.25+0x236c>  // b.any
   13570:	ldr	w0, [x19, #64]
   13574:	cbnz	w0, 13910 <scols_get_library_version@@SMARTCOLS_2.25+0x2460>
   13578:	ldp	x27, x28, [sp, #80]
   1357c:	mov	w25, #0x1                   	// #1
   13580:	mov	w20, #0x0                   	// #0
   13584:	ldr	x0, [x24, #4016]
   13588:	ldr	w6, [x0]
   1358c:	ldp	x0, x3, [x22, #144]
   13590:	cmp	w20, #0x0
   13594:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   13598:	b.ne	13614 <scols_get_library_version@@SMARTCOLS_2.25+0x2164>  // b.any
   1359c:	cbz	x3, 1368c <scols_get_library_version@@SMARTCOLS_2.25+0x21dc>
   135a0:	sub	x1, x3, #0x1
   135a4:	mov	x5, #0x0                   	// #0
   135a8:	add	x2, x0, x1, lsl #3
   135ac:	b	135c0 <scols_get_library_version@@SMARTCOLS_2.25+0x2110>
   135b0:	mov	x5, #0x0                   	// #0
   135b4:	sub	x2, x2, #0x8
   135b8:	cbz	x1, 1371c <scols_get_library_version@@SMARTCOLS_2.25+0x226c>
   135bc:	sub	x1, x1, #0x1
   135c0:	ldr	x4, [x2]
   135c4:	mov	x21, x2
   135c8:	cbnz	x4, 135b0 <scols_get_library_version@@SMARTCOLS_2.25+0x2100>
   135cc:	add	x5, x5, #0x1
   135d0:	cmp	x5, #0x3
   135d4:	b.ne	135b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2104>  // b.any
   135d8:	tbnz	w6, #7, 13644 <scols_get_library_version@@SMARTCOLS_2.25+0x2194>
   135dc:	cmp	w25, #0x0
   135e0:	mov	w20, #0x0                   	// #0
   135e4:	csel	x0, x19, xzr, ne  // ne = any
   135e8:	str	x0, [x21, #16]
   135ec:	ldp	x23, x24, [sp, #48]
   135f0:	dup	v0.2d, x0
   135f4:	mov	w0, w20
   135f8:	str	q0, [x21]
   135fc:	str	w25, [x19, #64]
   13600:	ldp	x19, x20, [sp, #16]
   13604:	ldp	x21, x22, [sp, #32]
   13608:	ldp	x25, x26, [sp, #64]
   1360c:	ldp	x29, x30, [sp], #112
   13610:	ret
   13614:	cbz	x3, 13838 <scols_get_library_version@@SMARTCOLS_2.25+0x2388>
   13618:	mov	x2, #0x0                   	// #0
   1361c:	b	13630 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>
   13620:	add	x2, x2, #0x1
   13624:	add	x0, x0, #0x8
   13628:	cmp	x2, x3
   1362c:	b.eq	13838 <scols_get_library_version@@SMARTCOLS_2.25+0x2388>  // b.none
   13630:	ldr	x1, [x0]
   13634:	mov	x21, x0
   13638:	cmp	x19, x1
   1363c:	b.ne	13620 <scols_get_library_version@@SMARTCOLS_2.25+0x2170>  // b.any
   13640:	b	135d8 <scols_get_library_version@@SMARTCOLS_2.25+0x2128>
   13644:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13648:	ldr	x0, [x0, #4008]
   1364c:	ldr	x20, [x0]
   13650:	bl	7630 <getpid@plt>
   13654:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13658:	mov	w2, w0
   1365c:	add	x4, x4, #0x798
   13660:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13664:	add	x3, x3, #0xb48
   13668:	mov	x0, x20
   1366c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13670:	add	x1, x1, #0xb58
   13674:	bl	80f0 <fprintf@plt>
   13678:	mov	x0, x19
   1367c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13680:	add	x1, x1, #0x9e8
   13684:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13688:	b	135dc <scols_get_library_version@@SMARTCOLS_2.25+0x212c>
   1368c:	mov	w20, #0x0                   	// #0
   13690:	tbnz	w6, #4, 13768 <scols_get_library_version@@SMARTCOLS_2.25+0x22b8>
   13694:	add	x1, x3, #0x3
   13698:	lsl	x1, x1, #3
   1369c:	bl	7900 <realloc@plt>
   136a0:	mov	x1, x0
   136a4:	cbz	x0, 1382c <scols_get_library_version@@SMARTCOLS_2.25+0x237c>
   136a8:	str	x0, [x22, #144]
   136ac:	cbz	w20, 13710 <scols_get_library_version@@SMARTCOLS_2.25+0x2260>
   136b0:	ldr	x0, [x24, #4016]
   136b4:	ldr	w0, [x0]
   136b8:	tbnz	w0, #4, 137c0 <scols_get_library_version@@SMARTCOLS_2.25+0x2310>
   136bc:	ldr	x2, [x22, #152]
   136c0:	add	x0, x1, #0x18
   136c4:	lsl	x2, x2, #3
   136c8:	bl	7220 <memmove@plt>
   136cc:	ldr	x21, [x22, #144]
   136d0:	stp	xzr, xzr, [x21]
   136d4:	str	xzr, [x21, #16]
   136d8:	ldr	x24, [x24, #4016]
   136dc:	ldr	x0, [x22, #152]
   136e0:	ldr	w6, [x24]
   136e4:	add	x0, x0, #0x3
   136e8:	str	x0, [x22, #152]
   136ec:	b	135d8 <scols_get_library_version@@SMARTCOLS_2.25+0x2128>
   136f0:	ldr	x0, [x24, #4016]
   136f4:	mov	w25, #0x0                   	// #0
   136f8:	ldr	w6, [x0]
   136fc:	b	1358c <scols_get_library_version@@SMARTCOLS_2.25+0x20dc>
   13700:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13704:	mov	w25, #0x5                   	// #5
   13708:	add	x21, x21, #0x858
   1370c:	b	133e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f38>
   13710:	ldr	x21, [x22, #152]
   13714:	add	x21, x0, x21, lsl #3
   13718:	b	136d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2220>
   1371c:	mov	w20, #0x1                   	// #1
   13720:	b	13690 <scols_get_library_version@@SMARTCOLS_2.25+0x21e0>
   13724:	stp	x27, x28, [sp, #80]
   13728:	b	134f0 <scols_get_library_version@@SMARTCOLS_2.25+0x2040>
   1372c:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13730:	mov	w25, #0x6                   	// #6
   13734:	add	x21, x21, #0x888
   13738:	b	133e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f38>
   1373c:	ldr	x2, [x19, #16]
   13740:	add	x0, x23, #0x60
   13744:	cmp	x0, x2
   13748:	b.eq	1395c <scols_get_library_version@@SMARTCOLS_2.25+0x24ac>  // b.none
   1374c:	ldr	x2, [x19, #24]
   13750:	cmp	x2, x0
   13754:	b.eq	1380c <scols_get_library_version@@SMARTCOLS_2.25+0x235c>  // b.none
   13758:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1375c:	mov	w25, #0x2                   	// #2
   13760:	add	x21, x21, #0x878
   13764:	b	133e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f38>
   13768:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1376c:	ldr	x0, [x0, #4008]
   13770:	ldr	x21, [x0]
   13774:	bl	7630 <getpid@plt>
   13778:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1377c:	mov	w2, w0
   13780:	add	x4, x4, #0xc40
   13784:	mov	x0, x21
   13788:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1378c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13790:	add	x3, x3, #0xb48
   13794:	add	x1, x1, #0xb58
   13798:	bl	80f0 <fprintf@plt>
   1379c:	ldr	x2, [x22, #152]
   137a0:	mov	x0, x22
   137a4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   137a8:	mov	w4, #0x1                   	// #1
   137ac:	add	x3, x2, #0x3
   137b0:	add	x1, x1, #0x958
   137b4:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   137b8:	ldp	x0, x3, [x22, #144]
   137bc:	b	13694 <scols_get_library_version@@SMARTCOLS_2.25+0x21e4>
   137c0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   137c4:	ldr	x0, [x0, #4008]
   137c8:	ldr	x20, [x0]
   137cc:	bl	7630 <getpid@plt>
   137d0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   137d4:	mov	w2, w0
   137d8:	add	x4, x4, #0xc40
   137dc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   137e0:	add	x3, x3, #0xb48
   137e4:	mov	x0, x20
   137e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   137ec:	add	x1, x1, #0xb58
   137f0:	bl	80f0 <fprintf@plt>
   137f4:	mov	x0, x22
   137f8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   137fc:	add	x1, x1, #0x998
   13800:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13804:	ldr	x1, [x22, #144]
   13808:	b	136bc <scols_get_library_version@@SMARTCOLS_2.25+0x220c>
   1380c:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13810:	mov	w25, #0x3                   	// #3
   13814:	add	x21, x21, #0x868
   13818:	b	133e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f38>
   1381c:	ldr	w20, [x19, #64]
   13820:	ldp	x27, x28, [sp, #80]
   13824:	cbz	w25, 13358 <scols_get_library_version@@SMARTCOLS_2.25+0x1ea8>
   13828:	b	133ec <scols_get_library_version@@SMARTCOLS_2.25+0x1f3c>
   1382c:	ldr	x24, [x24, #4016]
   13830:	ldr	w6, [x24]
   13834:	nop
   13838:	mov	w20, #0xfffffff4            	// #-12
   1383c:	tbz	w6, #3, 13364 <scols_get_library_version@@SMARTCOLS_2.25+0x1eb4>
   13840:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13844:	ldr	x0, [x0, #4008]
   13848:	ldr	x19, [x0]
   1384c:	bl	7630 <getpid@plt>
   13850:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13854:	mov	w2, w0
   13858:	add	x4, x4, #0xba0
   1385c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13860:	add	x3, x3, #0xb48
   13864:	mov	x0, x19
   13868:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1386c:	add	x1, x1, #0xb58
   13870:	bl	80f0 <fprintf@plt>
   13874:	mov	x0, x23
   13878:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1387c:	add	x1, x1, #0x9b8
   13880:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13884:	b	13364 <scols_get_library_version@@SMARTCOLS_2.25+0x1eb4>
   13888:	ldr	x24, [x24, #4016]
   1388c:	ldr	w0, [x24]
   13890:	tbz	w0, #3, 1397c <scols_get_library_version@@SMARTCOLS_2.25+0x24cc>
   13894:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13898:	ldr	x0, [x0, #4008]
   1389c:	ldr	x20, [x0]
   138a0:	bl	7630 <getpid@plt>
   138a4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   138a8:	mov	w2, w0
   138ac:	add	x4, x4, #0xba0
   138b0:	mov	x0, x20
   138b4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   138b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   138bc:	add	x3, x3, #0xb48
   138c0:	add	x1, x1, #0xb58
   138c4:	bl	80f0 <fprintf@plt>
   138c8:	ldr	w0, [x19, #64]
   138cc:	bl	132b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1e08>
   138d0:	mov	x2, x0
   138d4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   138d8:	mov	x0, x23
   138dc:	add	x1, x1, #0x918
   138e0:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   138e4:	stp	x27, x28, [sp, #80]
   138e8:	bl	7a00 <abort@plt>
   138ec:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   138f0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   138f4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   138f8:	add	x3, x3, #0xba0
   138fc:	add	x1, x1, #0x7d0
   13900:	add	x0, x0, #0x818
   13904:	mov	w2, #0x9c                  	// #156
   13908:	bl	7fc0 <__assert_fail@plt>
   1390c:	bl	13290 <scols_get_library_version@@SMARTCOLS_2.25+0x1de0>
   13910:	ldr	x24, [x24, #4016]
   13914:	ldr	w0, [x24]
   13918:	tbz	w0, #3, 13464 <scols_get_library_version@@SMARTCOLS_2.25+0x1fb4>
   1391c:	ldr	x21, [x28]
   13920:	bl	7630 <getpid@plt>
   13924:	mov	x4, x27
   13928:	mov	w2, w0
   1392c:	mov	x3, x26
   13930:	mov	x1, x20
   13934:	mov	x0, x21
   13938:	bl	80f0 <fprintf@plt>
   1393c:	ldr	w0, [x19, #64]
   13940:	bl	132b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1e08>
   13944:	mov	x2, x0
   13948:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1394c:	mov	x0, x23
   13950:	add	x1, x1, #0x8f8
   13954:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13958:	bl	7a00 <abort@plt>
   1395c:	stp	x27, x28, [sp, #80]
   13960:	cbz	w1, 13464 <scols_get_library_version@@SMARTCOLS_2.25+0x1fb4>
   13964:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13968:	mov	w25, #0x1                   	// #1
   1396c:	add	x21, x21, #0x828
   13970:	b	134f0 <scols_get_library_version@@SMARTCOLS_2.25+0x2040>
   13974:	mov	w25, #0x0                   	// #0
   13978:	b	13584 <scols_get_library_version@@SMARTCOLS_2.25+0x20d4>
   1397c:	stp	x27, x28, [sp, #80]
   13980:	bl	7a00 <abort@plt>
   13984:	nop
   13988:	cbz	x0, 13998 <scols_get_library_version@@SMARTCOLS_2.25+0x24e8>
   1398c:	ldr	w1, [x0]
   13990:	add	w1, w1, #0x1
   13994:	str	w1, [x0]
   13998:	ret
   1399c:	nop
   139a0:	cbz	x0, 13a80 <scols_get_library_version@@SMARTCOLS_2.25+0x25d0>
   139a4:	stp	x29, x30, [sp, #-80]!
   139a8:	mov	x29, sp
   139ac:	stp	x19, x20, [sp, #16]
   139b0:	ldr	x19, [x0, #32]
   139b4:	stp	x21, x22, [sp, #32]
   139b8:	mov	x21, x0
   139bc:	stp	x23, x24, [sp, #48]
   139c0:	add	x23, x0, #0x20
   139c4:	cmp	x19, x23
   139c8:	b.eq	13a6c <scols_get_library_version@@SMARTCOLS_2.25+0x25bc>  // b.none
   139cc:	adrp	x22, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   139d0:	adrp	x24, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   139d4:	stp	x25, x26, [sp, #64]
   139d8:	adrp	x25, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   139dc:	add	x25, x25, #0x798
   139e0:	ldr	x22, [x22, #4016]
   139e4:	ldr	x24, [x24, #4008]
   139e8:	b	13a20 <scols_get_library_version@@SMARTCOLS_2.25+0x2570>
   139ec:	ldp	x2, x1, [x19]
   139f0:	dup	v0.2d, x19
   139f4:	ldr	x0, [x20, #120]
   139f8:	str	x1, [x2, #8]
   139fc:	str	x2, [x1]
   13a00:	str	q0, [x19]
   13a04:	bl	13988 <scols_get_library_version@@SMARTCOLS_2.25+0x24d8>
   13a08:	mov	x0, x20
   13a0c:	str	xzr, [x20, #120]
   13a10:	bl	78b0 <scols_unref_line@plt>
   13a14:	ldr	x19, [x21, #32]
   13a18:	cmp	x19, x23
   13a1c:	b.eq	13a68 <scols_get_library_version@@SMARTCOLS_2.25+0x25b8>  // b.none
   13a20:	ldr	w0, [x22]
   13a24:	sub	x20, x19, #0x50
   13a28:	tbz	w0, #7, 139ec <scols_get_library_version@@SMARTCOLS_2.25+0x253c>
   13a2c:	ldr	x26, [x24]
   13a30:	bl	7630 <getpid@plt>
   13a34:	mov	x4, x25
   13a38:	mov	w2, w0
   13a3c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13a40:	add	x3, x3, #0xb48
   13a44:	mov	x0, x26
   13a48:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13a4c:	add	x1, x1, #0xb58
   13a50:	bl	80f0 <fprintf@plt>
   13a54:	mov	x0, x21
   13a58:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13a5c:	add	x1, x1, #0xbe8
   13a60:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13a64:	b	139ec <scols_get_library_version@@SMARTCOLS_2.25+0x253c>
   13a68:	ldp	x25, x26, [sp, #64]
   13a6c:	ldp	x19, x20, [sp, #16]
   13a70:	ldp	x21, x22, [sp, #32]
   13a74:	ldp	x23, x24, [sp, #48]
   13a78:	ldp	x29, x30, [sp], #80
   13a7c:	ret
   13a80:	ret
   13a84:	nop
   13a88:	cbz	x0, 13abc <scols_get_library_version@@SMARTCOLS_2.25+0x260c>
   13a8c:	stp	x29, x30, [sp, #-32]!
   13a90:	mov	x29, sp
   13a94:	stp	x19, x20, [sp, #16]
   13a98:	mov	x19, x0
   13a9c:	ldr	w0, [x0]
   13aa0:	sub	w0, w0, #0x1
   13aa4:	str	w0, [x19]
   13aa8:	cmp	w0, #0x0
   13aac:	b.le	13ac0 <scols_get_library_version@@SMARTCOLS_2.25+0x2610>
   13ab0:	ldp	x19, x20, [sp, #16]
   13ab4:	ldp	x29, x30, [sp], #32
   13ab8:	ret
   13abc:	ret
   13ac0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13ac4:	ldr	x0, [x0, #4016]
   13ac8:	ldr	w0, [x0]
   13acc:	tbnz	w0, #7, 13af4 <scols_get_library_version@@SMARTCOLS_2.25+0x2644>
   13ad0:	mov	x0, x19
   13ad4:	bl	139a0 <scols_get_library_version@@SMARTCOLS_2.25+0x24f0>
   13ad8:	ldp	x2, x1, [x19, #48]
   13adc:	mov	x0, x19
   13ae0:	ldp	x19, x20, [sp, #16]
   13ae4:	str	x1, [x2, #8]
   13ae8:	str	x2, [x1]
   13aec:	ldp	x29, x30, [sp], #32
   13af0:	b	7b50 <free@plt>
   13af4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13af8:	ldr	x0, [x0, #4008]
   13afc:	ldr	x20, [x0]
   13b00:	bl	7630 <getpid@plt>
   13b04:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13b08:	mov	w2, w0
   13b0c:	add	x4, x4, #0x798
   13b10:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13b14:	add	x3, x3, #0xb48
   13b18:	mov	x0, x20
   13b1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13b20:	add	x1, x1, #0xb58
   13b24:	bl	80f0 <fprintf@plt>
   13b28:	mov	x0, x19
   13b2c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13b30:	add	x1, x1, #0xb78
   13b34:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13b38:	b	13ad0 <scols_get_library_version@@SMARTCOLS_2.25+0x2620>
   13b3c:	nop
   13b40:	cbz	x0, 13c34 <scols_get_library_version@@SMARTCOLS_2.25+0x2784>
   13b44:	stp	x29, x30, [sp, #-80]!
   13b48:	mov	x29, sp
   13b4c:	stp	x19, x20, [sp, #16]
   13b50:	ldr	x19, [x0, #16]
   13b54:	stp	x21, x22, [sp, #32]
   13b58:	mov	x21, x0
   13b5c:	stp	x23, x24, [sp, #48]
   13b60:	add	x23, x0, #0x10
   13b64:	cmp	x23, x19
   13b68:	b.eq	13c20 <scols_get_library_version@@SMARTCOLS_2.25+0x2770>  // b.none
   13b6c:	adrp	x22, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13b70:	adrp	x24, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13b74:	stp	x25, x26, [sp, #64]
   13b78:	adrp	x25, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13b7c:	add	x25, x25, #0x798
   13b80:	ldr	x22, [x22, #4016]
   13b84:	ldr	x24, [x24, #4008]
   13b88:	b	13bd0 <scols_get_library_version@@SMARTCOLS_2.25+0x2720>
   13b8c:	ldp	x2, x1, [x19]
   13b90:	dup	v0.2d, x19
   13b94:	ldr	x0, [x20, #128]
   13b98:	str	x1, [x2, #8]
   13b9c:	str	x2, [x1]
   13ba0:	str	q0, [x19]
   13ba4:	bl	13a88 <scols_get_library_version@@SMARTCOLS_2.25+0x25d8>
   13ba8:	mov	x0, x20
   13bac:	ldr	x2, [x20, #128]
   13bb0:	ldr	x1, [x2, #8]
   13bb4:	add	x1, x1, #0x1
   13bb8:	str	x1, [x2, #8]
   13bbc:	str	xzr, [x20, #128]
   13bc0:	bl	78b0 <scols_unref_line@plt>
   13bc4:	ldr	x19, [x21, #16]
   13bc8:	cmp	x19, x23
   13bcc:	b.eq	13c1c <scols_get_library_version@@SMARTCOLS_2.25+0x276c>  // b.none
   13bd0:	ldr	w0, [x22]
   13bd4:	sub	x20, x19, #0x60
   13bd8:	tbz	w0, #7, 13b8c <scols_get_library_version@@SMARTCOLS_2.25+0x26dc>
   13bdc:	ldr	x26, [x24]
   13be0:	bl	7630 <getpid@plt>
   13be4:	mov	x4, x25
   13be8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13bec:	add	x3, x3, #0xb48
   13bf0:	mov	w2, w0
   13bf4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13bf8:	mov	x0, x26
   13bfc:	add	x1, x1, #0xb58
   13c00:	bl	80f0 <fprintf@plt>
   13c04:	mov	x2, x20
   13c08:	mov	x0, x21
   13c0c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13c10:	add	x1, x1, #0xa08
   13c14:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13c18:	b	13b8c <scols_get_library_version@@SMARTCOLS_2.25+0x26dc>
   13c1c:	ldp	x25, x26, [sp, #64]
   13c20:	ldp	x19, x20, [sp, #16]
   13c24:	ldp	x21, x22, [sp, #32]
   13c28:	ldp	x23, x24, [sp, #48]
   13c2c:	ldp	x29, x30, [sp], #80
   13c30:	ret
   13c34:	ret
   13c38:	stp	x29, x30, [sp, #-96]!
   13c3c:	mov	w1, #0x0                   	// #0
   13c40:	mov	x29, sp
   13c44:	stp	x19, x20, [sp, #16]
   13c48:	add	x19, sp, #0x48
   13c4c:	mov	x20, x0
   13c50:	mov	x0, x19
   13c54:	str	x21, [sp, #32]
   13c58:	add	x21, sp, #0x40
   13c5c:	bl	73b0 <scols_reset_iter@plt>
   13c60:	mov	x2, x21
   13c64:	mov	x1, x19
   13c68:	mov	x0, x20
   13c6c:	bl	ac48 <scols_ref_table@@SMARTCOLS_2.25+0x18>
   13c70:	cbnz	w0, 13cbc <scols_get_library_version@@SMARTCOLS_2.25+0x280c>
   13c74:	ldr	x4, [sp, #64]
   13c78:	add	x5, x4, #0x10
   13c7c:	ldr	x1, [x4, #16]
   13c80:	cmp	x1, x5
   13c84:	b.eq	13c60 <scols_get_library_version@@SMARTCOLS_2.25+0x27b0>  // b.none
   13c88:	ldp	x3, x2, [x1]
   13c8c:	dup	v0.2d, x1
   13c90:	str	x2, [x3, #8]
   13c94:	str	x3, [x2]
   13c98:	str	q0, [x1]
   13c9c:	ldr	x1, [x4, #16]
   13ca0:	cmp	x1, x5
   13ca4:	b.ne	13c88 <scols_get_library_version@@SMARTCOLS_2.25+0x27d8>  // b.any
   13ca8:	mov	x2, x21
   13cac:	mov	x1, x19
   13cb0:	mov	x0, x20
   13cb4:	bl	ac48 <scols_ref_table@@SMARTCOLS_2.25+0x18>
   13cb8:	cbz	w0, 13c74 <scols_get_library_version@@SMARTCOLS_2.25+0x27c4>
   13cbc:	mov	x0, x19
   13cc0:	add	x21, sp, #0x38
   13cc4:	mov	w1, #0x0                   	// #0
   13cc8:	bl	73b0 <scols_reset_iter@plt>
   13ccc:	nop
   13cd0:	mov	x2, x21
   13cd4:	mov	x1, x19
   13cd8:	mov	x0, x20
   13cdc:	bl	7d20 <scols_table_next_line@plt>
   13ce0:	cbnz	w0, 13d10 <scols_get_library_version@@SMARTCOLS_2.25+0x2860>
   13ce4:	ldr	x0, [sp, #56]
   13ce8:	ldr	x1, [x0, #112]
   13cec:	cbnz	x1, 13cd0 <scols_get_library_version@@SMARTCOLS_2.25+0x2820>
   13cf0:	ldr	x1, [x0, #120]
   13cf4:	cbnz	x1, 13cd0 <scols_get_library_version@@SMARTCOLS_2.25+0x2820>
   13cf8:	bl	130a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bf0>
   13cfc:	mov	x2, x21
   13d00:	mov	x1, x19
   13d04:	mov	x0, x20
   13d08:	bl	7d20 <scols_table_next_line@plt>
   13d0c:	cbz	w0, 13ce4 <scols_get_library_version@@SMARTCOLS_2.25+0x2834>
   13d10:	ldp	x19, x20, [sp, #16]
   13d14:	ldr	x21, [sp, #32]
   13d18:	ldp	x29, x30, [sp], #96
   13d1c:	ret
   13d20:	stp	x29, x30, [sp, #-96]!
   13d24:	mov	x29, sp
   13d28:	stp	x23, x24, [sp, #48]
   13d2c:	adrp	x23, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13d30:	stp	x21, x22, [sp, #32]
   13d34:	ldr	x21, [x23, #4016]
   13d38:	stp	x19, x20, [sp, #16]
   13d3c:	mov	x19, x0
   13d40:	mov	x20, x1
   13d44:	ldr	w0, [x21]
   13d48:	tbnz	w0, #3, 13e00 <scols_get_library_version@@SMARTCOLS_2.25+0x2950>
   13d4c:	ldr	x3, [x19, #152]
   13d50:	cbz	x3, 13dac <scols_get_library_version@@SMARTCOLS_2.25+0x28fc>
   13d54:	mov	x4, #0x0                   	// #0
   13d58:	mov	x22, #0x0                   	// #0
   13d5c:	nop
   13d60:	ldr	x2, [x19, #144]
   13d64:	mov	x1, x20
   13d68:	mov	x0, x19
   13d6c:	ldr	x21, [x2, x22, lsl #3]
   13d70:	add	x22, x22, #0x1
   13d74:	cmp	x21, #0x0
   13d78:	mov	x2, x21
   13d7c:	ccmp	x21, x4, #0x4, ne  // ne = any
   13d80:	b.eq	13d98 <scols_get_library_version@@SMARTCOLS_2.25+0x28e8>  // b.none
   13d84:	bl	13308 <scols_get_library_version@@SMARTCOLS_2.25+0x1e58>
   13d88:	mov	x4, x21
   13d8c:	mov	w21, w0
   13d90:	cbnz	w0, 13ea8 <scols_get_library_version@@SMARTCOLS_2.25+0x29f8>
   13d94:	ldr	x3, [x19, #152]
   13d98:	cmp	x22, x3
   13d9c:	b.cc	13d60 <scols_get_library_version@@SMARTCOLS_2.25+0x28b0>  // b.lo, b.ul, b.last
   13da0:	ldr	x0, [x23, #4016]
   13da4:	ldr	w0, [x0]
   13da8:	tbnz	w0, #3, 13f60 <scols_get_library_version@@SMARTCOLS_2.25+0x2ab0>
   13dac:	ldr	x2, [x20, #128]
   13db0:	cbz	x2, 13de4 <scols_get_library_version@@SMARTCOLS_2.25+0x2934>
   13db4:	ldr	w0, [x2, #64]
   13db8:	cbnz	w0, 13de4 <scols_get_library_version@@SMARTCOLS_2.25+0x2934>
   13dbc:	ldr	x23, [x23, #4016]
   13dc0:	ldr	w0, [x23]
   13dc4:	tbnz	w0, #3, 13f14 <scols_get_library_version@@SMARTCOLS_2.25+0x2a64>
   13dc8:	mov	x1, x20
   13dcc:	mov	x0, x19
   13dd0:	ldp	x19, x20, [sp, #16]
   13dd4:	ldp	x21, x22, [sp, #32]
   13dd8:	ldp	x23, x24, [sp, #48]
   13ddc:	ldp	x29, x30, [sp], #96
   13de0:	b	13308 <scols_get_library_version@@SMARTCOLS_2.25+0x1e58>
   13de4:	mov	w21, #0x0                   	// #0
   13de8:	mov	w0, w21
   13dec:	ldp	x19, x20, [sp, #16]
   13df0:	ldp	x21, x22, [sp, #32]
   13df4:	ldp	x23, x24, [sp, #48]
   13df8:	ldp	x29, x30, [sp], #96
   13dfc:	ret
   13e00:	stp	x25, x26, [sp, #64]
   13e04:	adrp	x26, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13e08:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13e0c:	ldr	x26, [x26, #4008]
   13e10:	str	x27, [sp, #80]
   13e14:	add	x25, x25, #0xba0
   13e18:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13e1c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13e20:	add	x24, x24, #0xb48
   13e24:	ldr	x27, [x26]
   13e28:	add	x22, x22, #0xb58
   13e2c:	bl	7630 <getpid@plt>
   13e30:	mov	w2, w0
   13e34:	mov	x4, x25
   13e38:	mov	x3, x24
   13e3c:	mov	x1, x22
   13e40:	mov	x0, x27
   13e44:	bl	80f0 <fprintf@plt>
   13e48:	ldp	x3, x2, [x20, #120]
   13e4c:	mov	x0, x20
   13e50:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13e54:	add	x1, x1, #0xa20
   13e58:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13e5c:	ldr	w0, [x21]
   13e60:	tbz	w0, #3, 13fac <scols_get_library_version@@SMARTCOLS_2.25+0x2afc>
   13e64:	ldr	x21, [x26]
   13e68:	bl	7630 <getpid@plt>
   13e6c:	mov	x4, x25
   13e70:	mov	x3, x24
   13e74:	mov	w2, w0
   13e78:	mov	x1, x22
   13e7c:	mov	x0, x21
   13e80:	bl	80f0 <fprintf@plt>
   13e84:	mov	x0, x20
   13e88:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13e8c:	add	x1, x1, #0xa58
   13e90:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13e94:	ldr	x3, [x19, #152]
   13e98:	ldp	x25, x26, [sp, #64]
   13e9c:	ldr	x27, [sp, #80]
   13ea0:	cbnz	x3, 13d54 <scols_get_library_version@@SMARTCOLS_2.25+0x28a4>
   13ea4:	b	13da0 <scols_get_library_version@@SMARTCOLS_2.25+0x28f0>
   13ea8:	ldr	x23, [x23, #4016]
   13eac:	ldr	w0, [x23]
   13eb0:	tbz	w0, #3, 13de8 <scols_get_library_version@@SMARTCOLS_2.25+0x2938>
   13eb4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13eb8:	ldr	x0, [x0, #4008]
   13ebc:	ldr	x19, [x0]
   13ec0:	bl	7630 <getpid@plt>
   13ec4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13ec8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13ecc:	add	x4, x4, #0xba0
   13ed0:	add	x3, x3, #0xb48
   13ed4:	mov	w2, w0
   13ed8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13edc:	mov	x0, x19
   13ee0:	add	x1, x1, #0xb58
   13ee4:	bl	80f0 <fprintf@plt>
   13ee8:	mov	x0, x20
   13eec:	mov	w2, w21
   13ef0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13ef4:	add	x1, x1, #0xa90
   13ef8:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13efc:	mov	w0, w21
   13f00:	ldp	x19, x20, [sp, #16]
   13f04:	ldp	x21, x22, [sp, #32]
   13f08:	ldp	x23, x24, [sp, #48]
   13f0c:	ldp	x29, x30, [sp], #96
   13f10:	ret
   13f14:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13f18:	ldr	x0, [x0, #4008]
   13f1c:	ldr	x21, [x0]
   13f20:	bl	7630 <getpid@plt>
   13f24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13f28:	mov	w2, w0
   13f2c:	add	x4, x4, #0xba0
   13f30:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13f34:	add	x3, x3, #0xb48
   13f38:	mov	x0, x21
   13f3c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13f40:	add	x1, x1, #0xb58
   13f44:	bl	80f0 <fprintf@plt>
   13f48:	mov	x0, x20
   13f4c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13f50:	add	x1, x1, #0xa78
   13f54:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13f58:	ldr	x2, [x20, #128]
   13f5c:	b	13dc8 <scols_get_library_version@@SMARTCOLS_2.25+0x2918>
   13f60:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13f64:	ldr	x0, [x0, #4008]
   13f68:	ldr	x21, [x0]
   13f6c:	bl	7630 <getpid@plt>
   13f70:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13f74:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13f78:	add	x4, x4, #0xba0
   13f7c:	add	x3, x3, #0xb48
   13f80:	mov	w2, w0
   13f84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   13f88:	mov	x0, x21
   13f8c:	add	x1, x1, #0xb58
   13f90:	bl	80f0 <fprintf@plt>
   13f94:	mov	x0, x20
   13f98:	mov	w2, #0x0                   	// #0
   13f9c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13fa0:	add	x1, x1, #0xa90
   13fa4:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   13fa8:	b	13dac <scols_get_library_version@@SMARTCOLS_2.25+0x28fc>
   13fac:	ldp	x25, x26, [sp, #64]
   13fb0:	ldr	x27, [sp, #80]
   13fb4:	b	13d4c <scols_get_library_version@@SMARTCOLS_2.25+0x289c>
   13fb8:	stp	x29, x30, [sp, #-112]!
   13fbc:	mov	x29, sp
   13fc0:	stp	x25, x26, [sp, #64]
   13fc4:	adrp	x25, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13fc8:	stp	x19, x20, [sp, #16]
   13fcc:	mov	x19, x0
   13fd0:	ldr	x0, [x25, #4016]
   13fd4:	stp	x21, x22, [sp, #32]
   13fd8:	stp	x23, x24, [sp, #48]
   13fdc:	ldr	w0, [x0]
   13fe0:	tbnz	w0, #4, 140fc <scols_get_library_version@@SMARTCOLS_2.25+0x2c4c>
   13fe4:	adrp	x23, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   13fe8:	add	x20, sp, #0x58
   13fec:	mov	x0, x20
   13ff0:	mov	w1, #0x0                   	// #0
   13ff4:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   13ff8:	bl	73b0 <scols_reset_iter@plt>
   13ffc:	add	x21, sp, #0x50
   14000:	add	x24, x24, #0x798
   14004:	ldr	x23, [x23, #4008]
   14008:	ldr	x22, [x25, #4016]
   1400c:	b	14018 <scols_get_library_version@@SMARTCOLS_2.25+0x2b68>
   14010:	ldr	x1, [sp, #80]
   14014:	str	wzr, [x1, #64]
   14018:	mov	x2, x21
   1401c:	mov	x1, x20
   14020:	mov	x0, x19
   14024:	bl	ac48 <scols_ref_table@@SMARTCOLS_2.25+0x18>
   14028:	cbnz	w0, 14070 <scols_get_library_version@@SMARTCOLS_2.25+0x2bc0>
   1402c:	ldr	w1, [x22]
   14030:	tbz	w1, #7, 14010 <scols_get_library_version@@SMARTCOLS_2.25+0x2b60>
   14034:	ldr	x26, [x23]
   14038:	bl	7630 <getpid@plt>
   1403c:	mov	x4, x24
   14040:	mov	w2, w0
   14044:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14048:	mov	x0, x26
   1404c:	add	x3, x3, #0xb48
   14050:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14054:	add	x1, x1, #0xb58
   14058:	bl	80f0 <fprintf@plt>
   1405c:	ldr	x0, [sp, #80]
   14060:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14064:	add	x1, x1, #0xad0
   14068:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   1406c:	b	14010 <scols_get_library_version@@SMARTCOLS_2.25+0x2b60>
   14070:	ldr	x0, [x19, #144]
   14074:	cbz	x0, 14094 <scols_get_library_version@@SMARTCOLS_2.25+0x2be4>
   14078:	ldr	x25, [x25, #4016]
   1407c:	ldr	w1, [x25]
   14080:	tbnz	w1, #4, 140b0 <scols_get_library_version@@SMARTCOLS_2.25+0x2c00>
   14084:	ldr	x2, [x19, #152]
   14088:	mov	w1, #0x0                   	// #0
   1408c:	lsl	x2, x2, #3
   14090:	bl	77f0 <memset@plt>
   14094:	ldp	x21, x22, [sp, #32]
   14098:	ldp	x23, x24, [sp, #48]
   1409c:	ldp	x25, x26, [sp, #64]
   140a0:	str	xzr, [x19, #160]
   140a4:	ldp	x19, x20, [sp, #16]
   140a8:	ldp	x29, x30, [sp], #112
   140ac:	ret
   140b0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   140b4:	ldr	x0, [x0, #4008]
   140b8:	ldr	x20, [x0]
   140bc:	bl	7630 <getpid@plt>
   140c0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   140c4:	mov	w2, w0
   140c8:	add	x4, x4, #0xc40
   140cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   140d0:	add	x3, x3, #0xb48
   140d4:	mov	x0, x20
   140d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   140dc:	add	x1, x1, #0xb58
   140e0:	bl	80f0 <fprintf@plt>
   140e4:	mov	x0, x19
   140e8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   140ec:	add	x1, x1, #0xae0
   140f0:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   140f4:	ldr	x0, [x19, #144]
   140f8:	b	14084 <scols_get_library_version@@SMARTCOLS_2.25+0x2bd4>
   140fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14100:	ldr	x0, [x0, #4008]
   14104:	ldr	x20, [x0]
   14108:	bl	7630 <getpid@plt>
   1410c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14110:	mov	w2, w0
   14114:	add	x4, x4, #0xc40
   14118:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1411c:	add	x3, x3, #0xb48
   14120:	mov	x0, x20
   14124:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14128:	add	x1, x1, #0xb58
   1412c:	bl	80f0 <fprintf@plt>
   14130:	mov	x0, x19
   14134:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14138:	add	x1, x1, #0xab8
   1413c:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   14140:	b	13fe4 <scols_get_library_version@@SMARTCOLS_2.25+0x2b34>
   14144:	nop
   14148:	ldr	x1, [x0, #152]
   1414c:	cbz	x1, 14178 <scols_get_library_version@@SMARTCOLS_2.25+0x2cc8>
   14150:	ldr	x3, [x0, #144]
   14154:	sub	x3, x3, #0x8
   14158:	ldr	x0, [x3, x1, lsl #3]
   1415c:	cbz	x0, 14170 <scols_get_library_version@@SMARTCOLS_2.25+0x2cc0>
   14160:	ldr	w2, [x0, #64]
   14164:	and	w2, w2, #0xfffffffb
   14168:	cmp	w2, #0x3
   1416c:	b.eq	1417c <scols_get_library_version@@SMARTCOLS_2.25+0x2ccc>  // b.none
   14170:	subs	x1, x1, #0x3
   14174:	b.ne	14158 <scols_get_library_version@@SMARTCOLS_2.25+0x2ca8>  // b.any
   14178:	mov	x0, #0x0                   	// #0
   1417c:	ret

0000000000014180 <scols_table_group_lines@@SMARTCOLS_2.34>:
   14180:	stp	x29, x30, [sp, #-112]!
   14184:	cmp	x0, #0x0
   14188:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   1418c:	mov	x29, sp
   14190:	stp	x19, x20, [sp, #16]
   14194:	b.eq	1447c <scols_table_group_lines@@SMARTCOLS_2.34+0x2fc>  // b.none
   14198:	stp	x21, x22, [sp, #32]
   1419c:	mov	x20, x2
   141a0:	mov	x21, x0
   141a4:	mov	x22, x1
   141a8:	ldr	x19, [x2, #128]
   141ac:	cbz	x1, 14248 <scols_table_group_lines@@SMARTCOLS_2.34+0xc8>
   141b0:	ldr	x0, [x1, #128]
   141b4:	cbz	x0, 141e0 <scols_table_group_lines@@SMARTCOLS_2.34+0x60>
   141b8:	cbz	x19, 144d8 <scols_table_group_lines@@SMARTCOLS_2.34+0x358>
   141bc:	cmp	x0, x19
   141c0:	b.ne	143c8 <scols_table_group_lines@@SMARTCOLS_2.34+0x248>  // b.any
   141c4:	cbz	x0, 141e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x64>
   141c8:	ldp	x21, x22, [sp, #32]
   141cc:	mov	w20, #0x0                   	// #0
   141d0:	mov	w0, w20
   141d4:	ldp	x19, x20, [sp, #16]
   141d8:	ldp	x29, x30, [sp], #112
   141dc:	ret
   141e0:	cbz	x19, 1424c <scols_table_group_lines@@SMARTCOLS_2.34+0xcc>
   141e4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   141e8:	ldr	x0, [x0, #4016]
   141ec:	ldr	w0, [x0]
   141f0:	tbnz	w0, #7, 14430 <scols_table_group_lines@@SMARTCOLS_2.34+0x2b0>
   141f4:	ldr	x1, [x19, #8]
   141f8:	str	x19, [x22, #128]
   141fc:	mov	x0, x19
   14200:	mov	w20, #0x0                   	// #0
   14204:	add	x1, x1, #0x1
   14208:	str	x1, [x19, #8]
   1420c:	bl	13988 <scols_get_library_version@@SMARTCOLS_2.25+0x24d8>
   14210:	add	x1, x22, #0x60
   14214:	str	x1, [x22, #104]
   14218:	add	x3, x19, #0x10
   1421c:	mov	x0, x22
   14220:	ldr	x2, [x19, #24]
   14224:	str	x1, [x19, #24]
   14228:	stp	x3, x2, [x22, #96]
   1422c:	str	x1, [x2]
   14230:	bl	7c20 <scols_ref_line@plt>
   14234:	mov	w0, w20
   14238:	ldp	x19, x20, [sp, #16]
   1423c:	ldp	x21, x22, [sp, #32]
   14240:	ldp	x29, x30, [sp], #112
   14244:	ret
   14248:	cbnz	x19, 141c8 <scols_table_group_lines@@SMARTCOLS_2.34+0x48>
   1424c:	mov	x1, #0x48                  	// #72
   14250:	mov	x0, #0x1                   	// #1
   14254:	bl	7880 <calloc@plt>
   14258:	mov	x19, x0
   1425c:	cbz	x0, 14538 <scols_table_group_lines@@SMARTCOLS_2.34+0x3b8>
   14260:	stp	x23, x24, [sp, #48]
   14264:	adrp	x24, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14268:	ldr	x24, [x24, #4016]
   1426c:	ldr	w0, [x24]
   14270:	tbnz	w0, #7, 142f0 <scols_table_group_lines@@SMARTCOLS_2.34+0x170>
   14274:	mov	x23, x19
   14278:	mov	w0, #0x1                   	// #1
   1427c:	ldr	x2, [x21, #136]
   14280:	add	x1, x19, #0x20
   14284:	str	w0, [x23], #16
   14288:	add	x3, x21, #0x80
   1428c:	add	x0, x19, #0x30
   14290:	stp	x1, x1, [x19, #32]
   14294:	stp	x23, x23, [x19, #16]
   14298:	stp	x3, x2, [x19, #48]
   1429c:	str	x0, [x21, #136]
   142a0:	str	x0, [x2]
   142a4:	ldr	x1, [x19, #8]
   142a8:	str	x19, [x20, #128]
   142ac:	mov	x0, x19
   142b0:	add	x1, x1, #0x1
   142b4:	str	x1, [x19, #8]
   142b8:	bl	13988 <scols_get_library_version@@SMARTCOLS_2.25+0x24d8>
   142bc:	ldr	x1, [x19, #24]
   142c0:	add	x2, x20, #0x60
   142c4:	str	x2, [x19, #24]
   142c8:	mov	x0, x20
   142cc:	stp	x23, x1, [x20, #96]
   142d0:	str	x2, [x1]
   142d4:	bl	7c20 <scols_ref_line@plt>
   142d8:	cbnz	x22, 142e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x164>
   142dc:	ldp	x23, x24, [sp, #48]
   142e0:	b	141c8 <scols_table_group_lines@@SMARTCOLS_2.34+0x48>
   142e4:	ldp	x23, x24, [sp, #48]
   142e8:	ldr	x0, [x22, #128]
   142ec:	b	141c4 <scols_table_group_lines@@SMARTCOLS_2.34+0x44>
   142f0:	stp	x27, x28, [sp, #80]
   142f4:	adrp	x28, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   142f8:	adrp	x27, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   142fc:	ldr	x28, [x28, #4008]
   14300:	stp	x25, x26, [sp, #64]
   14304:	add	x27, x27, #0x798
   14308:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1430c:	add	x26, x26, #0xb48
   14310:	ldr	x1, [x28]
   14314:	str	x1, [sp, #104]
   14318:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1431c:	add	x25, x25, #0xb58
   14320:	mov	x23, x19
   14324:	bl	7630 <getpid@plt>
   14328:	mov	w2, w0
   1432c:	ldr	x1, [sp, #104]
   14330:	mov	x4, x27
   14334:	mov	x3, x26
   14338:	mov	x0, x1
   1433c:	mov	x1, x25
   14340:	bl	80f0 <fprintf@plt>
   14344:	mov	x0, x19
   14348:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1434c:	add	x1, x1, #0xb70
   14350:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   14354:	ldr	x1, [x21, #136]
   14358:	mov	w0, #0x1                   	// #1
   1435c:	str	w0, [x23], #16
   14360:	add	x2, x19, #0x20
   14364:	ldr	w3, [x24]
   14368:	add	x0, x19, #0x30
   1436c:	add	x4, x21, #0x80
   14370:	stp	x23, x23, [x19, #16]
   14374:	stp	x2, x2, [x19, #32]
   14378:	stp	x4, x1, [x19, #48]
   1437c:	str	x0, [x21, #136]
   14380:	str	x0, [x1]
   14384:	tbz	w3, #7, 14544 <scols_table_group_lines@@SMARTCOLS_2.34+0x3c4>
   14388:	ldr	x21, [x28]
   1438c:	bl	7630 <getpid@plt>
   14390:	mov	x4, x27
   14394:	mov	x3, x26
   14398:	mov	w2, w0
   1439c:	mov	x1, x25
   143a0:	mov	x0, x21
   143a4:	bl	80f0 <fprintf@plt>
   143a8:	mov	x2, x20
   143ac:	mov	x0, x19
   143b0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   143b4:	add	x1, x1, #0xb90
   143b8:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   143bc:	ldp	x25, x26, [sp, #64]
   143c0:	ldp	x27, x28, [sp, #80]
   143c4:	b	142a4 <scols_table_group_lines@@SMARTCOLS_2.34+0x124>
   143c8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   143cc:	mov	w20, #0xffffffea            	// #-22
   143d0:	ldr	x0, [x0, #4016]
   143d4:	ldr	w0, [x0]
   143d8:	tbnz	w0, #7, 143e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x264>
   143dc:	ldp	x21, x22, [sp, #32]
   143e0:	b	141d0 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   143e4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   143e8:	ldr	x0, [x0, #4008]
   143ec:	ldr	x19, [x0]
   143f0:	bl	7630 <getpid@plt>
   143f4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   143f8:	mov	w2, w0
   143fc:	add	x4, x4, #0x798
   14400:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14404:	add	x3, x3, #0xb48
   14408:	mov	x0, x19
   1440c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14410:	add	x1, x1, #0xb58
   14414:	bl	80f0 <fprintf@plt>
   14418:	mov	x0, #0x0                   	// #0
   1441c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14420:	add	x1, x1, #0xb50
   14424:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   14428:	ldp	x21, x22, [sp, #32]
   1442c:	b	141d0 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   14430:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14434:	ldr	x0, [x0, #4008]
   14438:	ldr	x20, [x0]
   1443c:	bl	7630 <getpid@plt>
   14440:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14444:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14448:	add	x4, x4, #0x798
   1444c:	add	x3, x3, #0xb48
   14450:	mov	w2, w0
   14454:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14458:	mov	x0, x20
   1445c:	add	x1, x1, #0xb58
   14460:	bl	80f0 <fprintf@plt>
   14464:	mov	x2, x22
   14468:	mov	x0, x19
   1446c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14470:	add	x1, x1, #0xb90
   14474:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   14478:	b	141f4 <scols_table_group_lines@@SMARTCOLS_2.34+0x74>
   1447c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14480:	mov	w20, #0xffffffea            	// #-22
   14484:	ldr	x0, [x0, #4016]
   14488:	ldr	w0, [x0]
   1448c:	tbz	w0, #7, 141d0 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   14490:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14494:	ldr	x0, [x0, #4008]
   14498:	ldr	x19, [x0]
   1449c:	bl	7630 <getpid@plt>
   144a0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   144a4:	mov	w2, w0
   144a8:	add	x4, x4, #0x798
   144ac:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   144b0:	add	x3, x3, #0xb48
   144b4:	mov	x0, x19
   144b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   144bc:	add	x1, x1, #0xb58
   144c0:	bl	80f0 <fprintf@plt>
   144c4:	mov	x0, #0x0                   	// #0
   144c8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   144cc:	add	x1, x1, #0xaf0
   144d0:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   144d4:	b	141d0 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   144d8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   144dc:	mov	w20, #0xffffffea            	// #-22
   144e0:	ldr	x0, [x0, #4016]
   144e4:	ldr	w0, [x0]
   144e8:	tbz	w0, #7, 143dc <scols_table_group_lines@@SMARTCOLS_2.34+0x25c>
   144ec:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   144f0:	ldr	x0, [x0, #4008]
   144f4:	ldr	x19, [x0]
   144f8:	bl	7630 <getpid@plt>
   144fc:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14500:	mov	w2, w0
   14504:	add	x4, x4, #0x798
   14508:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1450c:	add	x3, x3, #0xb48
   14510:	mov	x0, x19
   14514:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14518:	add	x1, x1, #0xb58
   1451c:	bl	80f0 <fprintf@plt>
   14520:	mov	x0, #0x0                   	// #0
   14524:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14528:	add	x1, x1, #0xb18
   1452c:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   14530:	ldp	x21, x22, [sp, #32]
   14534:	b	141d0 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   14538:	mov	w20, #0xfffffff4            	// #-12
   1453c:	ldp	x21, x22, [sp, #32]
   14540:	b	141d0 <scols_table_group_lines@@SMARTCOLS_2.34+0x50>
   14544:	ldp	x25, x26, [sp, #64]
   14548:	ldp	x27, x28, [sp, #80]
   1454c:	b	142a4 <scols_table_group_lines@@SMARTCOLS_2.34+0x124>

0000000000014550 <scols_line_link_group@@SMARTCOLS_2.34>:
   14550:	cmp	x0, #0x0
   14554:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   14558:	b.eq	14640 <scols_line_link_group@@SMARTCOLS_2.34+0xf0>  // b.none
   1455c:	stp	x29, x30, [sp, #-48]!
   14560:	mov	x29, sp
   14564:	stp	x19, x20, [sp, #16]
   14568:	mov	x19, x0
   1456c:	mov	x20, x1
   14570:	ldr	x0, [x1, #128]
   14574:	cbz	x0, 1462c <scols_line_link_group@@SMARTCOLS_2.34+0xdc>
   14578:	ldr	x1, [x19, #112]
   1457c:	cbnz	x1, 1462c <scols_line_link_group@@SMARTCOLS_2.34+0xdc>
   14580:	ldr	x1, [x19, #80]
   14584:	stp	x21, x22, [sp, #32]
   14588:	add	x21, x19, #0x50
   1458c:	cmp	x21, x1
   14590:	b.ne	14634 <scols_line_link_group@@SMARTCOLS_2.34+0xe4>  // b.any
   14594:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14598:	ldr	x1, [x1, #4016]
   1459c:	ldr	w1, [x1]
   145a0:	tbnz	w1, #7, 145e0 <scols_line_link_group@@SMARTCOLS_2.34+0x90>
   145a4:	ldr	x1, [x0, #40]
   145a8:	str	x21, [x0, #40]
   145ac:	add	x2, x0, #0x20
   145b0:	stp	x2, x1, [x19, #80]
   145b4:	mov	x0, x19
   145b8:	str	x21, [x1]
   145bc:	bl	7c20 <scols_ref_line@plt>
   145c0:	ldr	x0, [x20, #128]
   145c4:	str	x0, [x19, #120]
   145c8:	bl	13988 <scols_get_library_version@@SMARTCOLS_2.25+0x24d8>
   145cc:	ldp	x21, x22, [sp, #32]
   145d0:	mov	w0, #0x0                   	// #0
   145d4:	ldp	x19, x20, [sp, #16]
   145d8:	ldp	x29, x30, [sp], #48
   145dc:	ret
   145e0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   145e4:	ldr	x0, [x0, #4008]
   145e8:	ldr	x22, [x0]
   145ec:	bl	7630 <getpid@plt>
   145f0:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   145f4:	mov	w2, w0
   145f8:	add	x4, x4, #0x798
   145fc:	mov	x0, x22
   14600:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14604:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14608:	add	x3, x3, #0xb48
   1460c:	add	x1, x1, #0xb58
   14610:	bl	80f0 <fprintf@plt>
   14614:	ldr	x0, [x20, #128]
   14618:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1461c:	add	x1, x1, #0xbf8
   14620:	bl	12fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b20>
   14624:	ldr	x0, [x20, #128]
   14628:	b	145a4 <scols_line_link_group@@SMARTCOLS_2.34+0x54>
   1462c:	mov	w0, #0xffffffea            	// #-22
   14630:	b	145d4 <scols_line_link_group@@SMARTCOLS_2.34+0x84>
   14634:	mov	w0, #0xffffffea            	// #-22
   14638:	ldp	x21, x22, [sp, #32]
   1463c:	b	145d4 <scols_line_link_group@@SMARTCOLS_2.34+0x84>
   14640:	mov	w0, #0xffffffea            	// #-22
   14644:	ret
   14648:	stp	x29, x30, [sp, #-272]!
   1464c:	mov	x29, sp
   14650:	stp	x19, x20, [sp, #16]
   14654:	mov	x20, x1
   14658:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1465c:	str	q0, [sp, #96]
   14660:	str	q1, [sp, #112]
   14664:	str	q2, [sp, #128]
   14668:	str	q3, [sp, #144]
   1466c:	str	q4, [sp, #160]
   14670:	str	q5, [sp, #176]
   14674:	str	q6, [sp, #192]
   14678:	str	q7, [sp, #208]
   1467c:	stp	x2, x3, [sp, #224]
   14680:	stp	x4, x5, [sp, #240]
   14684:	stp	x6, x7, [sp, #256]
   14688:	cbz	x0, 1469c <scols_line_link_group@@SMARTCOLS_2.34+0x14c>
   1468c:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14690:	ldr	x1, [x1, #4016]
   14694:	ldr	w1, [x1]
   14698:	tbz	w1, #24, 146f8 <scols_line_link_group@@SMARTCOLS_2.34+0x1a8>
   1469c:	ldr	x19, [x19, #4008]
   146a0:	add	x0, sp, #0x110
   146a4:	add	x5, sp, #0x110
   146a8:	stp	x0, x5, [sp, #64]
   146ac:	mov	w3, #0xffffff80            	// #-128
   146b0:	add	x2, sp, #0xe0
   146b4:	mov	w4, #0xffffffd0            	// #-48
   146b8:	str	x2, [sp, #80]
   146bc:	mov	x1, x20
   146c0:	stp	w4, w3, [sp, #88]
   146c4:	add	x2, sp, #0x20
   146c8:	ldp	x4, x5, [sp, #64]
   146cc:	ldr	x0, [x19]
   146d0:	stp	x4, x5, [sp, #32]
   146d4:	ldp	x4, x5, [sp, #80]
   146d8:	stp	x4, x5, [sp, #48]
   146dc:	bl	7fa0 <vfprintf@plt>
   146e0:	ldr	x1, [x19]
   146e4:	mov	w0, #0xa                   	// #10
   146e8:	bl	74e0 <fputc@plt>
   146ec:	ldp	x19, x20, [sp, #16]
   146f0:	ldp	x29, x30, [sp], #272
   146f4:	ret
   146f8:	ldr	x3, [x19, #4008]
   146fc:	mov	x2, x0
   14700:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14704:	add	x1, x1, #0xb30
   14708:	ldr	x0, [x3]
   1470c:	bl	80f0 <fprintf@plt>
   14710:	b	1469c <scols_line_link_group@@SMARTCOLS_2.34+0x14c>
   14714:	nop
   14718:	stp	x29, x30, [sp, #-96]!
   1471c:	mov	x29, sp
   14720:	stp	x23, x24, [sp, #48]
   14724:	adrp	x24, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14728:	ldr	x5, [x24, #4016]
   1472c:	stp	x25, x26, [sp, #64]
   14730:	mov	x25, x1
   14734:	stp	x19, x20, [sp, #16]
   14738:	mov	x20, x2
   1473c:	ldr	w1, [x5]
   14740:	stp	x21, x22, [sp, #32]
   14744:	mov	x21, x3
   14748:	mov	x22, x4
   1474c:	stp	x27, x28, [sp, #80]
   14750:	mov	x27, x0
   14754:	tbnz	w1, #3, 148cc <scols_line_link_group@@SMARTCOLS_2.34+0x37c>
   14758:	cbz	x25, 148a0 <scols_line_link_group@@SMARTCOLS_2.34+0x350>
   1475c:	ldr	x2, [x25, #128]
   14760:	cbz	x2, 148a0 <scols_line_link_group@@SMARTCOLS_2.34+0x350>
   14764:	ldr	x1, [x2, #24]
   14768:	add	x0, x25, #0x60
   1476c:	cmp	x1, x0
   14770:	b.ne	148a0 <scols_line_link_group@@SMARTCOLS_2.34+0x350>  // b.any
   14774:	ldr	x0, [x2, #32]
   14778:	add	x2, x2, #0x20
   1477c:	cmp	x0, x2
   14780:	b.eq	148a0 <scols_line_link_group@@SMARTCOLS_2.34+0x350>  // b.none
   14784:	ldr	x0, [x27, #160]
   14788:	ldr	x1, [x27, #128]
   1478c:	add	x0, x0, #0x1
   14790:	str	x0, [x27, #160]
   14794:	add	x0, x27, #0x80
   14798:	cmp	x1, x0
   1479c:	b.eq	147b8 <scols_line_link_group@@SMARTCOLS_2.34+0x268>  // b.none
   147a0:	mov	x1, x25
   147a4:	mov	x0, x27
   147a8:	bl	13d20 <scols_get_library_version@@SMARTCOLS_2.25+0x2870>
   147ac:	mov	w19, w0
   147b0:	cbnz	w0, 14828 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   147b4:	nop
   147b8:	mov	x3, x22
   147bc:	mov	x2, x20
   147c0:	mov	x1, x25
   147c4:	mov	x0, x27
   147c8:	blr	x21
   147cc:	mov	w19, w0
   147d0:	cbnz	w0, 14828 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   147d4:	ldr	x28, [x24, #4016]
   147d8:	ldr	w5, [x28]
   147dc:	and	w5, w5, #0x8
   147e0:	cbz	x25, 14834 <scols_line_link_group@@SMARTCOLS_2.34+0x2e4>
   147e4:	ldr	x23, [x25, #64]
   147e8:	add	x26, x25, #0x40
   147ec:	cmp	x26, x23
   147f0:	b.eq	14834 <scols_line_link_group@@SMARTCOLS_2.34+0x2e4>  // b.none
   147f4:	cbnz	w5, 14914 <scols_line_link_group@@SMARTCOLS_2.34+0x3c4>
   147f8:	mov	x4, x22
   147fc:	mov	x3, x21
   14800:	mov	x2, x20
   14804:	sub	x1, x23, #0x50
   14808:	mov	x0, x27
   1480c:	bl	14718 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>
   14810:	mov	w19, w0
   14814:	cbnz	w0, 14828 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   14818:	ldr	x23, [x23]
   1481c:	cmp	x23, x26
   14820:	b.ne	147f8 <scols_line_link_group@@SMARTCOLS_2.34+0x2a8>  // b.any
   14824:	nop
   14828:	ldr	x24, [x24, #4016]
   1482c:	ldr	w5, [x24]
   14830:	and	w5, w5, #0x8
   14834:	cbz	w5, 14880 <scols_line_link_group@@SMARTCOLS_2.34+0x330>
   14838:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1483c:	ldr	x0, [x0, #4008]
   14840:	ldr	x20, [x0]
   14844:	bl	7630 <getpid@plt>
   14848:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1484c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14850:	add	x4, x4, #0xba0
   14854:	add	x3, x3, #0xb48
   14858:	mov	w2, w0
   1485c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14860:	mov	x0, x20
   14864:	add	x1, x1, #0xb58
   14868:	bl	80f0 <fprintf@plt>
   1486c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14870:	mov	x0, x25
   14874:	mov	w2, w19
   14878:	add	x1, x1, #0xbd8
   1487c:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14880:	mov	w0, w19
   14884:	ldp	x19, x20, [sp, #16]
   14888:	ldp	x21, x22, [sp, #32]
   1488c:	ldp	x23, x24, [sp, #48]
   14890:	ldp	x25, x26, [sp, #64]
   14894:	ldp	x27, x28, [sp, #80]
   14898:	ldp	x29, x30, [sp], #96
   1489c:	ret
   148a0:	cbz	x27, 147b8 <scols_line_link_group@@SMARTCOLS_2.34+0x268>
   148a4:	ldr	x1, [x27, #128]
   148a8:	add	x0, x27, #0x80
   148ac:	cmp	x1, x0
   148b0:	b.eq	147b8 <scols_line_link_group@@SMARTCOLS_2.34+0x268>  // b.none
   148b4:	mov	x1, x25
   148b8:	mov	x0, x27
   148bc:	bl	13d20 <scols_get_library_version@@SMARTCOLS_2.25+0x2870>
   148c0:	mov	w19, w0
   148c4:	cbz	w0, 147b8 <scols_line_link_group@@SMARTCOLS_2.34+0x268>
   148c8:	b	14828 <scols_line_link_group@@SMARTCOLS_2.34+0x2d8>
   148cc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   148d0:	ldr	x0, [x0, #4008]
   148d4:	ldr	x19, [x0]
   148d8:	bl	7630 <getpid@plt>
   148dc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   148e0:	mov	w2, w0
   148e4:	add	x4, x4, #0xba0
   148e8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   148ec:	add	x3, x3, #0xb48
   148f0:	mov	x0, x19
   148f4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   148f8:	add	x1, x1, #0xb58
   148fc:	bl	80f0 <fprintf@plt>
   14900:	mov	x0, x25
   14904:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14908:	add	x1, x1, #0xbb8
   1490c:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14910:	b	14758 <scols_line_link_group@@SMARTCOLS_2.34+0x208>
   14914:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14918:	ldr	x0, [x0, #4008]
   1491c:	ldr	x23, [x0]
   14920:	bl	7630 <getpid@plt>
   14924:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14928:	mov	w2, w0
   1492c:	add	x4, x4, #0xba0
   14930:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14934:	add	x3, x3, #0xb48
   14938:	mov	x0, x23
   1493c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14940:	add	x1, x1, #0xb58
   14944:	bl	80f0 <fprintf@plt>
   14948:	mov	x0, x25
   1494c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14950:	add	x1, x1, #0xbc8
   14954:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14958:	ldr	x23, [x25, #64]
   1495c:	cmp	x23, x26
   14960:	b.ne	147f8 <scols_line_link_group@@SMARTCOLS_2.34+0x2a8>  // b.any
   14964:	ldr	w5, [x28]
   14968:	and	w5, w5, #0x8
   1496c:	b	14834 <scols_line_link_group@@SMARTCOLS_2.34+0x2e4>
   14970:	stp	x29, x30, [sp, #-48]!
   14974:	mov	x29, sp
   14978:	stp	x19, x20, [sp, #16]
   1497c:	mov	x19, x1
   14980:	ldrb	w1, [x0, #249]
   14984:	tbz	w1, #2, 149ec <scols_line_link_group@@SMARTCOLS_2.34+0x49c>
   14988:	ldr	x1, [x0, #160]
   1498c:	mov	w20, #0x0                   	// #0
   14990:	cbnz	x1, 149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   14994:	cbz	x19, 14a58 <scols_line_link_group@@SMARTCOLS_2.34+0x508>
   14998:	ldr	x2, [x19, #64]
   1499c:	add	x1, x19, #0x40
   149a0:	cmp	x2, x1
   149a4:	b.eq	14a00 <scols_line_link_group@@SMARTCOLS_2.34+0x4b0>  // b.none
   149a8:	mov	w0, w20
   149ac:	ldp	x19, x20, [sp, #16]
   149b0:	ldp	x29, x30, [sp], #48
   149b4:	ret
   149b8:	ldr	x3, [x1, #72]
   149bc:	add	x2, x19, #0x50
   149c0:	mov	w20, #0x0                   	// #0
   149c4:	cmp	x3, x2
   149c8:	b.ne	149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   149cc:	nop
   149d0:	mov	x2, x1
   149d4:	add	x3, x1, #0x50
   149d8:	ldr	x1, [x1, #112]
   149dc:	cbz	x1, 14ad0 <scols_line_link_group@@SMARTCOLS_2.34+0x580>
   149e0:	ldr	x2, [x1, #72]
   149e4:	cmp	x2, x3
   149e8:	b.eq	149d0 <scols_line_link_group@@SMARTCOLS_2.34+0x480>  // b.none
   149ec:	mov	w20, #0x0                   	// #0
   149f0:	mov	w0, w20
   149f4:	ldp	x19, x20, [sp, #16]
   149f8:	ldp	x29, x30, [sp], #48
   149fc:	ret
   14a00:	ldr	x1, [x19, #112]
   14a04:	cbz	x1, 14abc <scols_line_link_group@@SMARTCOLS_2.34+0x56c>
   14a08:	ldr	x2, [x19, #128]
   14a0c:	cbz	x2, 149b8 <scols_line_link_group@@SMARTCOLS_2.34+0x468>
   14a10:	ldr	x4, [x2, #24]
   14a14:	add	x3, x19, #0x60
   14a18:	mov	w20, #0x0                   	// #0
   14a1c:	cmp	x4, x3
   14a20:	b.ne	149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14a24:	ldr	x3, [x2, #32]
   14a28:	add	x2, x2, #0x20
   14a2c:	cmp	x3, x2
   14a30:	b.ne	149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14a34:	cbnz	x1, 149b8 <scols_line_link_group@@SMARTCOLS_2.34+0x468>
   14a38:	ldr	x3, [x19, #120]
   14a3c:	cbz	x3, 14a58 <scols_line_link_group@@SMARTCOLS_2.34+0x508>
   14a40:	ldr	x1, [x3, #40]
   14a44:	add	x0, x19, #0x50
   14a48:	mov	w20, #0x0                   	// #0
   14a4c:	cmp	x1, x0
   14a50:	b.ne	149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14a54:	nop
   14a58:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14a5c:	mov	w20, #0x1                   	// #1
   14a60:	ldr	x0, [x0, #4016]
   14a64:	ldr	w0, [x0]
   14a68:	tbz	w0, #3, 149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   14a6c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14a70:	str	x21, [sp, #32]
   14a74:	ldr	x0, [x0, #4008]
   14a78:	ldr	x21, [x0]
   14a7c:	bl	7630 <getpid@plt>
   14a80:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14a84:	mov	w2, w0
   14a88:	add	x4, x4, #0xba0
   14a8c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14a90:	add	x3, x3, #0xb48
   14a94:	mov	x0, x21
   14a98:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14a9c:	add	x1, x1, #0xb58
   14aa0:	bl	80f0 <fprintf@plt>
   14aa4:	mov	x0, x19
   14aa8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14aac:	add	x1, x1, #0xbf8
   14ab0:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14ab4:	ldr	x21, [sp, #32]
   14ab8:	b	149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   14abc:	ldr	x3, [x19, #120]
   14ac0:	cbz	x3, 14aec <scols_line_link_group@@SMARTCOLS_2.34+0x59c>
   14ac4:	ldr	x2, [x19, #128]
   14ac8:	cbnz	x2, 14a10 <scols_line_link_group@@SMARTCOLS_2.34+0x4c0>
   14acc:	b	14a40 <scols_line_link_group@@SMARTCOLS_2.34+0x4f0>
   14ad0:	ldr	x1, [x2, #120]
   14ad4:	cbnz	x1, 14a38 <scols_line_link_group@@SMARTCOLS_2.34+0x4e8>
   14ad8:	ldr	x0, [x0, #168]
   14adc:	mov	w20, #0x0                   	// #0
   14ae0:	cmp	x0, x2
   14ae4:	b.ne	149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14ae8:	b	14a38 <scols_line_link_group@@SMARTCOLS_2.34+0x4e8>
   14aec:	ldr	x2, [x0, #168]
   14af0:	cmp	x19, x2
   14af4:	b.ne	149a8 <scols_line_link_group@@SMARTCOLS_2.34+0x458>  // b.any
   14af8:	ldr	x2, [x19, #128]
   14afc:	cbnz	x2, 14a10 <scols_line_link_group@@SMARTCOLS_2.34+0x4c0>
   14b00:	b	14a58 <scols_line_link_group@@SMARTCOLS_2.34+0x508>
   14b04:	nop
   14b08:	stp	x29, x30, [sp, #-192]!
   14b0c:	mov	x29, sp
   14b10:	stp	x19, x20, [sp, #16]
   14b14:	stp	x21, x22, [sp, #32]
   14b18:	stp	x23, x24, [sp, #48]
   14b1c:	stp	x25, x26, [sp, #64]
   14b20:	stp	x27, x28, [sp, #80]
   14b24:	str	x1, [sp, #104]
   14b28:	cbz	x0, 1509c <scols_line_link_group@@SMARTCOLS_2.34+0xb4c>
   14b2c:	adrp	x26, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14b30:	mov	x20, x0
   14b34:	mov	x23, x2
   14b38:	mov	x24, x3
   14b3c:	ldr	x0, [x26, #4016]
   14b40:	ldr	w0, [x0]
   14b44:	tbnz	w0, #4, 14fb0 <scols_line_link_group@@SMARTCOLS_2.34+0xa60>
   14b48:	ldrb	w0, [x20, #249]
   14b4c:	add	x2, x20, #0x80
   14b50:	str	x2, [sp, #120]
   14b54:	ldr	x1, [x20, #128]
   14b58:	and	w0, w0, #0xfffffffb
   14b5c:	stp	xzr, xzr, [x20, #160]
   14b60:	cmp	x1, x2
   14b64:	strb	w0, [x20, #249]
   14b68:	b.eq	14b74 <scols_line_link_group@@SMARTCOLS_2.34+0x624>  // b.none
   14b6c:	mov	x0, x20
   14b70:	bl	13fb8 <scols_get_library_version@@SMARTCOLS_2.25+0x2b08>
   14b74:	add	x2, sp, #0xa0
   14b78:	add	x0, sp, #0xa8
   14b7c:	mov	w1, #0x0                   	// #0
   14b80:	stp	x0, x2, [sp, #144]
   14b84:	bl	73b0 <scols_reset_iter@plt>
   14b88:	ldp	x1, x2, [sp, #144]
   14b8c:	mov	x0, x20
   14b90:	bl	7d20 <scols_table_next_line@plt>
   14b94:	cbnz	w0, 14bcc <scols_line_link_group@@SMARTCOLS_2.34+0x67c>
   14b98:	ldr	x1, [x20, #168]
   14b9c:	ldr	x0, [sp, #160]
   14ba0:	cbz	x1, 14d30 <scols_line_link_group@@SMARTCOLS_2.34+0x7e0>
   14ba4:	cbz	x0, 14bb8 <scols_line_link_group@@SMARTCOLS_2.34+0x668>
   14ba8:	ldr	x1, [x0, #112]
   14bac:	cbnz	x1, 14b88 <scols_line_link_group@@SMARTCOLS_2.34+0x638>
   14bb0:	ldr	x1, [x0, #120]
   14bb4:	cbnz	x1, 14b88 <scols_line_link_group@@SMARTCOLS_2.34+0x638>
   14bb8:	ldp	x1, x2, [sp, #144]
   14bbc:	str	x0, [x20, #168]
   14bc0:	mov	x0, x20
   14bc4:	bl	7d20 <scols_table_next_line@plt>
   14bc8:	cbz	w0, 14b98 <scols_line_link_group@@SMARTCOLS_2.34+0x648>
   14bcc:	ldr	x0, [sp, #144]
   14bd0:	mov	w1, #0x0                   	// #0
   14bd4:	bl	73b0 <scols_reset_iter@plt>
   14bd8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14bdc:	ldr	x0, [x0, #4008]
   14be0:	str	x0, [sp, #136]
   14be4:	nop
   14be8:	ldp	x1, x2, [sp, #144]
   14bec:	mov	x0, x20
   14bf0:	bl	7d20 <scols_table_next_line@plt>
   14bf4:	cbnz	w0, 14da0 <scols_line_link_group@@SMARTCOLS_2.34+0x850>
   14bf8:	ldr	x1, [sp, #160]
   14bfc:	ldr	x0, [x1, #112]
   14c00:	cbnz	x0, 14be8 <scols_line_link_group@@SMARTCOLS_2.34+0x698>
   14c04:	ldr	x0, [x1, #120]
   14c08:	cbnz	x0, 14be8 <scols_line_link_group@@SMARTCOLS_2.34+0x698>
   14c0c:	ldr	x0, [x20, #168]
   14c10:	cmp	x1, x0
   14c14:	b.eq	14ff8 <scols_line_link_group@@SMARTCOLS_2.34+0xaa8>  // b.none
   14c18:	ldr	x2, [sp, #104]
   14c1c:	mov	x4, x24
   14c20:	mov	x3, x23
   14c24:	mov	x0, x20
   14c28:	bl	14718 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>
   14c2c:	mov	w28, w0
   14c30:	cbnz	w0, 14e98 <scols_line_link_group@@SMARTCOLS_2.34+0x948>
   14c34:	ldr	x0, [x20, #160]
   14c38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14c3c:	add	x1, x1, #0xba0
   14c40:	str	x1, [sp, #128]
   14c44:	cbz	x0, 14be8 <scols_line_link_group@@SMARTCOLS_2.34+0x698>
   14c48:	mov	x0, x20
   14c4c:	bl	14148 <scols_get_library_version@@SMARTCOLS_2.25+0x2c98>
   14c50:	ldr	x1, [x26, #4016]
   14c54:	mov	x22, x0
   14c58:	ldr	w0, [x1]
   14c5c:	tbnz	w0, #3, 14d38 <scols_line_link_group@@SMARTCOLS_2.34+0x7e8>
   14c60:	cbz	x22, 14d80 <scols_line_link_group@@SMARTCOLS_2.34+0x830>
   14c64:	ldr	x0, [x20, #160]
   14c68:	ldr	x19, [x22, #32]!
   14c6c:	sub	x0, x0, #0x1
   14c70:	str	x0, [x20, #160]
   14c74:	cmp	x19, x22
   14c78:	b.eq	14c44 <scols_line_link_group@@SMARTCOLS_2.34+0x6f4>  // b.none
   14c7c:	ldr	x0, [x26, #4016]
   14c80:	str	x0, [sp, #112]
   14c84:	nop
   14c88:	ldr	x0, [sp, #112]
   14c8c:	sub	x21, x19, #0x50
   14c90:	ldr	w0, [x0]
   14c94:	tbnz	w0, #3, 14f18 <scols_line_link_group@@SMARTCOLS_2.34+0x9c8>
   14c98:	ldr	x0, [x21, #128]
   14c9c:	cbz	x0, 14ccc <scols_line_link_group@@SMARTCOLS_2.34+0x77c>
   14ca0:	ldr	x2, [x0, #24]
   14ca4:	add	x1, x19, #0x10
   14ca8:	cmp	x2, x1
   14cac:	b.ne	14ccc <scols_line_link_group@@SMARTCOLS_2.34+0x77c>  // b.any
   14cb0:	ldr	x1, [x0, #32]
   14cb4:	add	x0, x0, #0x20
   14cb8:	cmp	x1, x0
   14cbc:	b.eq	14ccc <scols_line_link_group@@SMARTCOLS_2.34+0x77c>  // b.none
   14cc0:	ldr	x0, [x20, #160]
   14cc4:	add	x0, x0, #0x1
   14cc8:	str	x0, [x20, #160]
   14ccc:	ldr	x1, [sp, #120]
   14cd0:	ldr	x0, [x20, #128]
   14cd4:	cmp	x1, x0
   14cd8:	b.eq	14e28 <scols_line_link_group@@SMARTCOLS_2.34+0x8d8>  // b.none
   14cdc:	mov	x1, x21
   14ce0:	mov	x0, x20
   14ce4:	bl	13d20 <scols_get_library_version@@SMARTCOLS_2.25+0x2870>
   14ce8:	mov	w28, w0
   14cec:	cbz	w0, 14e28 <scols_line_link_group@@SMARTCOLS_2.34+0x8d8>
   14cf0:	ldr	x0, [x26, #4016]
   14cf4:	ldr	w0, [x0]
   14cf8:	tbnz	w0, #3, 14e50 <scols_line_link_group@@SMARTCOLS_2.34+0x900>
   14cfc:	ldrb	w1, [x20, #249]
   14d00:	str	xzr, [x20, #160]
   14d04:	and	w1, w1, #0xfffffffb
   14d08:	strb	w1, [x20, #249]
   14d0c:	tbnz	w0, #4, 14dc0 <scols_line_link_group@@SMARTCOLS_2.34+0x870>
   14d10:	mov	w0, w28
   14d14:	ldp	x19, x20, [sp, #16]
   14d18:	ldp	x21, x22, [sp, #32]
   14d1c:	ldp	x23, x24, [sp, #48]
   14d20:	ldp	x25, x26, [sp, #64]
   14d24:	ldp	x27, x28, [sp, #80]
   14d28:	ldp	x29, x30, [sp], #192
   14d2c:	ret
   14d30:	str	x0, [x20, #168]
   14d34:	b	14ba4 <scols_line_link_group@@SMARTCOLS_2.34+0x654>
   14d38:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14d3c:	ldr	x0, [x0, #4008]
   14d40:	ldr	x19, [x0]
   14d44:	bl	7630 <getpid@plt>
   14d48:	ldr	x4, [sp, #128]
   14d4c:	mov	w2, w0
   14d50:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14d54:	mov	x0, x19
   14d58:	add	x3, x3, #0xb48
   14d5c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14d60:	add	x1, x1, #0xb58
   14d64:	bl	80f0 <fprintf@plt>
   14d68:	ldr	x2, [x20, #160]
   14d6c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14d70:	ldr	x0, [sp, #160]
   14d74:	add	x1, x1, #0xc30
   14d78:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14d7c:	cbnz	x22, 14c64 <scols_line_link_group@@SMARTCOLS_2.34+0x714>
   14d80:	ldr	x0, [x26, #4016]
   14d84:	ldr	w0, [x0]
   14d88:	tbnz	w0, #3, 15008 <scols_line_link_group@@SMARTCOLS_2.34+0xab8>
   14d8c:	str	xzr, [x20, #160]
   14d90:	ldp	x1, x2, [sp, #144]
   14d94:	mov	x0, x20
   14d98:	bl	7d20 <scols_table_next_line@plt>
   14d9c:	cbz	w0, 14bf8 <scols_line_link_group@@SMARTCOLS_2.34+0x6a8>
   14da0:	ldr	x26, [x26, #4016]
   14da4:	str	xzr, [x20, #160]
   14da8:	ldrb	w1, [x20, #249]
   14dac:	mov	w28, #0x0                   	// #0
   14db0:	ldr	w0, [x26]
   14db4:	and	w1, w1, #0xfffffffb
   14db8:	strb	w1, [x20, #249]
   14dbc:	tbz	w0, #4, 14d10 <scols_line_link_group@@SMARTCOLS_2.34+0x7c0>
   14dc0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14dc4:	ldr	x0, [x0, #4008]
   14dc8:	ldr	x19, [x0]
   14dcc:	bl	7630 <getpid@plt>
   14dd0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14dd4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14dd8:	add	x4, x4, #0xc40
   14ddc:	add	x3, x3, #0xb48
   14de0:	mov	w2, w0
   14de4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14de8:	mov	x0, x19
   14dec:	add	x1, x1, #0xb58
   14df0:	bl	80f0 <fprintf@plt>
   14df4:	mov	w2, w28
   14df8:	mov	x0, x20
   14dfc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14e00:	add	x1, x1, #0xc80
   14e04:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14e08:	mov	w0, w28
   14e0c:	ldp	x19, x20, [sp, #16]
   14e10:	ldp	x21, x22, [sp, #32]
   14e14:	ldp	x23, x24, [sp, #48]
   14e18:	ldp	x25, x26, [sp, #64]
   14e1c:	ldp	x27, x28, [sp, #80]
   14e20:	ldp	x29, x30, [sp], #192
   14e24:	ret
   14e28:	ldr	x2, [sp, #104]
   14e2c:	mov	x3, x24
   14e30:	mov	x1, x21
   14e34:	mov	x0, x20
   14e38:	blr	x23
   14e3c:	mov	w28, w0
   14e40:	cbz	w0, 14ea4 <scols_line_link_group@@SMARTCOLS_2.34+0x954>
   14e44:	ldr	x0, [x26, #4016]
   14e48:	ldr	w0, [x0]
   14e4c:	tbz	w0, #3, 14cfc <scols_line_link_group@@SMARTCOLS_2.34+0x7ac>
   14e50:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14e54:	ldr	x0, [x0, #4008]
   14e58:	ldr	x19, [x0]
   14e5c:	bl	7630 <getpid@plt>
   14e60:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14e64:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14e68:	add	x4, x4, #0xba0
   14e6c:	add	x3, x3, #0xb48
   14e70:	mov	w2, w0
   14e74:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14e78:	mov	x0, x19
   14e7c:	add	x1, x1, #0xb58
   14e80:	bl	80f0 <fprintf@plt>
   14e84:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14e88:	mov	x0, x21
   14e8c:	mov	w2, w28
   14e90:	add	x1, x1, #0xbd8
   14e94:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14e98:	ldr	x26, [x26, #4016]
   14e9c:	ldr	w0, [x26]
   14ea0:	b	14cfc <scols_line_link_group@@SMARTCOLS_2.34+0x7ac>
   14ea4:	ldr	x28, [x26, #4016]
   14ea8:	add	x25, x21, #0x40
   14eac:	ldur	x27, [x19, #-16]
   14eb0:	ldr	w0, [x28]
   14eb4:	cmp	x25, x27
   14eb8:	and	w0, w0, #0x8
   14ebc:	b.eq	14f00 <scols_line_link_group@@SMARTCOLS_2.34+0x9b0>  // b.none
   14ec0:	cbnz	w0, 14f58 <scols_line_link_group@@SMARTCOLS_2.34+0xa08>
   14ec4:	nop
   14ec8:	ldr	x2, [sp, #104]
   14ecc:	mov	x4, x24
   14ed0:	mov	x3, x23
   14ed4:	sub	x1, x27, #0x50
   14ed8:	mov	x0, x20
   14edc:	bl	14718 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>
   14ee0:	mov	w28, w0
   14ee4:	cbnz	w0, 14cf0 <scols_line_link_group@@SMARTCOLS_2.34+0x7a0>
   14ee8:	ldr	x27, [x27]
   14eec:	cmp	x25, x27
   14ef0:	b.ne	14ec8 <scols_line_link_group@@SMARTCOLS_2.34+0x978>  // b.any
   14ef4:	ldr	x0, [x26, #4016]
   14ef8:	ldr	w0, [x0]
   14efc:	and	w0, w0, #0x8
   14f00:	cbnz	w0, 15054 <scols_line_link_group@@SMARTCOLS_2.34+0xb04>
   14f04:	ldr	x19, [x19]
   14f08:	cmp	x19, x22
   14f0c:	b.ne	14c88 <scols_line_link_group@@SMARTCOLS_2.34+0x738>  // b.any
   14f10:	ldr	x0, [x20, #160]
   14f14:	b	14c44 <scols_line_link_group@@SMARTCOLS_2.34+0x6f4>
   14f18:	ldr	x0, [sp, #136]
   14f1c:	ldr	x25, [x0]
   14f20:	bl	7630 <getpid@plt>
   14f24:	ldr	x4, [sp, #128]
   14f28:	mov	w2, w0
   14f2c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14f30:	add	x3, x3, #0xb48
   14f34:	mov	x0, x25
   14f38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14f3c:	add	x1, x1, #0xb58
   14f40:	bl	80f0 <fprintf@plt>
   14f44:	mov	x0, x21
   14f48:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14f4c:	add	x1, x1, #0xbb8
   14f50:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14f54:	b	14c98 <scols_line_link_group@@SMARTCOLS_2.34+0x748>
   14f58:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14f5c:	ldr	x0, [x0, #4008]
   14f60:	ldr	x27, [x0]
   14f64:	bl	7630 <getpid@plt>
   14f68:	ldr	x4, [sp, #128]
   14f6c:	mov	w2, w0
   14f70:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14f74:	add	x3, x3, #0xb48
   14f78:	mov	x0, x27
   14f7c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14f80:	add	x1, x1, #0xb58
   14f84:	bl	80f0 <fprintf@plt>
   14f88:	mov	x0, x21
   14f8c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14f90:	add	x1, x1, #0xbc8
   14f94:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14f98:	ldr	x27, [x21, #64]
   14f9c:	cmp	x25, x27
   14fa0:	b.ne	14ec8 <scols_line_link_group@@SMARTCOLS_2.34+0x978>  // b.any
   14fa4:	ldr	w0, [x28]
   14fa8:	and	w0, w0, #0x8
   14fac:	b	14f00 <scols_line_link_group@@SMARTCOLS_2.34+0x9b0>
   14fb0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   14fb4:	ldr	x0, [x0, #4008]
   14fb8:	ldr	x19, [x0]
   14fbc:	bl	7630 <getpid@plt>
   14fc0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14fc4:	mov	w2, w0
   14fc8:	add	x4, x4, #0xc40
   14fcc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14fd0:	add	x3, x3, #0xb48
   14fd4:	mov	x0, x19
   14fd8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   14fdc:	add	x1, x1, #0xb58
   14fe0:	bl	80f0 <fprintf@plt>
   14fe4:	mov	x0, x20
   14fe8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   14fec:	add	x1, x1, #0xc20
   14ff0:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   14ff4:	b	14b48 <scols_line_link_group@@SMARTCOLS_2.34+0x5f8>
   14ff8:	ldrb	w0, [x20, #249]
   14ffc:	orr	w0, w0, #0x4
   15000:	strb	w0, [x20, #249]
   15004:	b	14c18 <scols_line_link_group@@SMARTCOLS_2.34+0x6c8>
   15008:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1500c:	ldr	x0, [x0, #4008]
   15010:	ldr	x19, [x0]
   15014:	bl	7630 <getpid@plt>
   15018:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1501c:	mov	w2, w0
   15020:	add	x3, x3, #0xb48
   15024:	mov	x0, x19
   15028:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1502c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   15030:	add	x1, x1, #0xb58
   15034:	add	x4, x4, #0xba0
   15038:	bl	80f0 <fprintf@plt>
   1503c:	ldr	x0, [sp, #160]
   15040:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15044:	add	x1, x1, #0xc58
   15048:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   1504c:	str	xzr, [x20, #160]
   15050:	b	14d90 <scols_line_link_group@@SMARTCOLS_2.34+0x840>
   15054:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   15058:	ldr	x0, [x0, #4008]
   1505c:	ldr	x25, [x0]
   15060:	bl	7630 <getpid@plt>
   15064:	ldr	x4, [sp, #128]
   15068:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1506c:	add	x3, x3, #0xb48
   15070:	mov	w2, w0
   15074:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   15078:	mov	x0, x25
   1507c:	add	x1, x1, #0xb58
   15080:	bl	80f0 <fprintf@plt>
   15084:	mov	x0, x21
   15088:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1508c:	mov	w2, #0x0                   	// #0
   15090:	add	x1, x1, #0xbd8
   15094:	bl	14648 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>
   15098:	b	14f04 <scols_line_link_group@@SMARTCOLS_2.34+0x9b4>
   1509c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   150a0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   150a4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   150a8:	add	x3, x3, #0xc98
   150ac:	add	x1, x1, #0xc08
   150b0:	add	x0, x0, #0xcb0
   150b4:	mov	w2, #0x5c                  	// #92
   150b8:	bl	7fc0 <__assert_fail@plt>
   150bc:	nop
   150c0:	stp	x29, x30, [sp, #-288]!
   150c4:	mov	x10, x0
   150c8:	mov	w9, #0xffffffc8            	// #-56
   150cc:	mov	x29, sp
   150d0:	str	x19, [sp, #16]
   150d4:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   150d8:	add	x11, sp, #0xe0
   150dc:	add	x0, sp, #0x120
   150e0:	ldr	x19, [x19, #4008]
   150e4:	mov	w8, #0xffffff80            	// #-128
   150e8:	stp	x0, x0, [sp, #64]
   150ec:	str	x11, [sp, #80]
   150f0:	stp	w9, w8, [sp, #88]
   150f4:	ldp	x12, x13, [sp, #64]
   150f8:	ldp	x8, x9, [sp, #80]
   150fc:	ldr	x0, [x19]
   15100:	stp	x12, x13, [sp, #32]
   15104:	stp	x8, x9, [sp, #48]
   15108:	str	q0, [sp, #96]
   1510c:	str	q1, [sp, #112]
   15110:	str	q2, [sp, #128]
   15114:	str	q3, [sp, #144]
   15118:	str	q4, [sp, #160]
   1511c:	str	q5, [sp, #176]
   15120:	str	q6, [sp, #192]
   15124:	str	q7, [sp, #208]
   15128:	stp	x1, x2, [sp, #232]
   1512c:	mov	x1, x10
   15130:	add	x2, sp, #0x20
   15134:	stp	x3, x4, [sp, #248]
   15138:	stp	x5, x6, [sp, #264]
   1513c:	str	x7, [sp, #280]
   15140:	bl	7fa0 <vfprintf@plt>
   15144:	ldr	x1, [x19]
   15148:	mov	w0, #0xa                   	// #10
   1514c:	bl	74e0 <fputc@plt>
   15150:	ldr	x19, [sp, #16]
   15154:	ldp	x29, x30, [sp], #288
   15158:	ret
   1515c:	nop

0000000000015160 <scols_init_debug@@SMARTCOLS_2.25>:
   15160:	stp	x29, x30, [sp, #-112]!
   15164:	mov	x29, sp
   15168:	stp	x19, x20, [sp, #16]
   1516c:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   15170:	mov	w20, w0
   15174:	stp	x21, x22, [sp, #32]
   15178:	ldr	x21, [x19, #4016]
   1517c:	ldr	w0, [x21]
   15180:	cbnz	w0, 151a0 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   15184:	cbz	w20, 151b0 <scols_init_debug@@SMARTCOLS_2.25+0x50>
   15188:	ldr	x0, [x19, #4016]
   1518c:	str	w20, [x0]
   15190:	cbnz	w20, 15278 <scols_init_debug@@SMARTCOLS_2.25+0x118>
   15194:	ldr	x19, [x19, #4016]
   15198:	mov	w0, #0x2                   	// #2
   1519c:	str	w0, [x19]
   151a0:	ldp	x19, x20, [sp, #16]
   151a4:	ldp	x21, x22, [sp, #32]
   151a8:	ldp	x29, x30, [sp], #112
   151ac:	ret
   151b0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   151b4:	add	x0, x0, #0xcb0
   151b8:	stp	x23, x24, [sp, #48]
   151bc:	bl	7ff0 <getenv@plt>
   151c0:	ldr	w1, [x21]
   151c4:	mov	x24, x0
   151c8:	and	w22, w1, #0x2
   151cc:	tbnz	w1, #1, 15274 <scols_init_debug@@SMARTCOLS_2.25+0x114>
   151d0:	cbz	x0, 15478 <scols_init_debug@@SMARTCOLS_2.25+0x318>
   151d4:	add	x23, sp, #0x68
   151d8:	mov	w2, #0x0                   	// #0
   151dc:	mov	x1, x23
   151e0:	bl	72b0 <strtoul@plt>
   151e4:	ldr	x1, [sp, #104]
   151e8:	mov	w20, w0
   151ec:	cbz	x1, 15434 <scols_init_debug@@SMARTCOLS_2.25+0x2d4>
   151f0:	ldrsb	w0, [x1]
   151f4:	cbz	w0, 15420 <scols_init_debug@@SMARTCOLS_2.25+0x2c0>
   151f8:	mov	x0, x24
   151fc:	stp	x25, x26, [sp, #64]
   15200:	bl	7930 <strdup@plt>
   15204:	mov	x26, x0
   15208:	cbz	x0, 1546c <scols_init_debug@@SMARTCOLS_2.25+0x30c>
   1520c:	adrp	x21, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15210:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15214:	add	x21, x21, #0xcc8
   15218:	add	x24, x24, #0xca8
   1521c:	adrp	x25, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   15220:	stp	x27, x28, [sp, #80]
   15224:	mov	w27, #0xffff                	// #65535
   15228:	mov	x2, x23
   1522c:	mov	x1, x21
   15230:	bl	7650 <strtok_r@plt>
   15234:	mov	x28, x0
   15238:	cbz	x0, 15454 <scols_init_debug@@SMARTCOLS_2.25+0x2f4>
   1523c:	add	x20, x25, #0x5f0
   15240:	mov	x1, x24
   15244:	b	15250 <scols_init_debug@@SMARTCOLS_2.25+0xf0>
   15248:	ldr	x1, [x20, #24]!
   1524c:	cbz	x1, 1526c <scols_init_debug@@SMARTCOLS_2.25+0x10c>
   15250:	mov	x0, x28
   15254:	bl	7ab0 <strcmp@plt>
   15258:	cbnz	w0, 15248 <scols_init_debug@@SMARTCOLS_2.25+0xe8>
   1525c:	ldr	w0, [x20, #8]
   15260:	orr	w22, w22, w0
   15264:	cmp	w22, w27
   15268:	b.eq	15454 <scols_init_debug@@SMARTCOLS_2.25+0x2f4>  // b.none
   1526c:	ldr	x0, [sp, #104]
   15270:	b	15228 <scols_init_debug@@SMARTCOLS_2.25+0xc8>
   15274:	ldp	x23, x24, [sp, #48]
   15278:	bl	7490 <getuid@plt>
   1527c:	mov	w20, w0
   15280:	bl	7400 <geteuid@plt>
   15284:	cmp	w20, w0
   15288:	b.eq	15408 <scols_init_debug@@SMARTCOLS_2.25+0x2a8>  // b.none
   1528c:	ldr	x2, [x19, #4016]
   15290:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   15294:	ldr	x1, [x1, #4008]
   15298:	ldr	w0, [x2]
   1529c:	orr	w0, w0, #0x1000000
   152a0:	str	w0, [x2]
   152a4:	ldr	x20, [x1]
   152a8:	bl	7630 <getpid@plt>
   152ac:	mov	w2, w0
   152b0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   152b4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   152b8:	mov	x0, x20
   152bc:	add	x3, x3, #0xb48
   152c0:	add	x1, x1, #0xcd0
   152c4:	bl	80f0 <fprintf@plt>
   152c8:	ldr	x19, [x19, #4016]
   152cc:	ldr	w0, [x19]
   152d0:	orr	w0, w0, #0x2
   152d4:	str	w0, [x19]
   152d8:	sub	w1, w0, #0x2
   152dc:	cmp	w1, #0x1
   152e0:	b.ls	152f8 <scols_init_debug@@SMARTCOLS_2.25+0x198>  // b.plast
   152e4:	add	x0, sp, #0x68
   152e8:	str	xzr, [sp, #104]
   152ec:	bl	7b60 <scols_get_library_version@plt>
   152f0:	ldr	w0, [x19]
   152f4:	tbnz	w0, #1, 15370 <scols_init_debug@@SMARTCOLS_2.25+0x210>
   152f8:	tbz	w0, #0, 151a0 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   152fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   15300:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15304:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15308:	add	x2, x2, #0xcb0
   1530c:	ldr	x0, [x0, #4008]
   15310:	add	x1, x1, #0xd48
   15314:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   15318:	adrp	x20, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1531c:	mov	x21, x0
   15320:	add	x19, x19, #0x5f0
   15324:	ldr	x0, [x0]
   15328:	add	x20, x20, #0xd80
   1532c:	bl	80f0 <fprintf@plt>
   15330:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15334:	add	x2, x2, #0xca8
   15338:	ldr	x4, [x19, #16]
   1533c:	mov	x1, x20
   15340:	cbz	x4, 15364 <scols_init_debug@@SMARTCOLS_2.25+0x204>
   15344:	ldr	w3, [x19, #8]
   15348:	ldr	x0, [x21]
   1534c:	bl	80f0 <fprintf@plt>
   15350:	ldr	x2, [x19, #24]!
   15354:	cbz	x2, 151a0 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   15358:	ldr	x4, [x19, #16]
   1535c:	mov	x1, x20
   15360:	cbnz	x4, 15344 <scols_init_debug@@SMARTCOLS_2.25+0x1e4>
   15364:	ldr	x2, [x19, #24]!
   15368:	cbnz	x2, 15338 <scols_init_debug@@SMARTCOLS_2.25+0x1d8>
   1536c:	b	151a0 <scols_init_debug@@SMARTCOLS_2.25+0x40>
   15370:	stp	x23, x24, [sp, #48]
   15374:	adrp	x23, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   15378:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1537c:	ldr	x23, [x23, #4008]
   15380:	add	x22, x22, #0xc68
   15384:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   15388:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1538c:	add	x21, x21, #0xb48
   15390:	add	x20, x20, #0xb58
   15394:	ldr	x24, [x23]
   15398:	bl	7630 <getpid@plt>
   1539c:	mov	x4, x22
   153a0:	mov	w2, w0
   153a4:	mov	x3, x21
   153a8:	mov	x1, x20
   153ac:	mov	x0, x24
   153b0:	bl	80f0 <fprintf@plt>
   153b4:	ldr	w1, [x19]
   153b8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   153bc:	add	x0, x0, #0xd10
   153c0:	bl	150c0 <scols_line_link_group@@SMARTCOLS_2.34+0xb70>
   153c4:	ldr	w0, [x19]
   153c8:	tbz	w0, #1, 15480 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   153cc:	ldr	x23, [x23]
   153d0:	bl	7630 <getpid@plt>
   153d4:	mov	x4, x22
   153d8:	mov	w2, w0
   153dc:	mov	x3, x21
   153e0:	mov	x1, x20
   153e4:	mov	x0, x23
   153e8:	bl	80f0 <fprintf@plt>
   153ec:	ldr	x1, [sp, #104]
   153f0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   153f4:	add	x0, x0, #0xd30
   153f8:	bl	150c0 <scols_line_link_group@@SMARTCOLS_2.34+0xb70>
   153fc:	ldr	w0, [x19]
   15400:	ldp	x23, x24, [sp, #48]
   15404:	b	152f8 <scols_init_debug@@SMARTCOLS_2.25+0x198>
   15408:	bl	7b80 <getgid@plt>
   1540c:	mov	w20, w0
   15410:	bl	73c0 <getegid@plt>
   15414:	cmp	w20, w0
   15418:	b.ne	1528c <scols_init_debug@@SMARTCOLS_2.25+0x12c>  // b.any
   1541c:	b	152c8 <scols_init_debug@@SMARTCOLS_2.25+0x168>
   15420:	mov	x0, x1
   15424:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15428:	add	x1, x1, #0xca8
   1542c:	bl	7ab0 <strcmp@plt>
   15430:	cbz	w0, 15444 <scols_init_debug@@SMARTCOLS_2.25+0x2e4>
   15434:	ldr	x0, [x19, #4016]
   15438:	ldp	x23, x24, [sp, #48]
   1543c:	str	w20, [x0]
   15440:	b	15190 <scols_init_debug@@SMARTCOLS_2.25+0x30>
   15444:	mov	w0, #0xffff                	// #65535
   15448:	ldp	x23, x24, [sp, #48]
   1544c:	str	w0, [x21]
   15450:	b	15278 <scols_init_debug@@SMARTCOLS_2.25+0x118>
   15454:	mov	x0, x26
   15458:	mov	w20, w22
   1545c:	bl	7b50 <free@plt>
   15460:	ldp	x25, x26, [sp, #64]
   15464:	ldp	x27, x28, [sp, #80]
   15468:	b	15434 <scols_init_debug@@SMARTCOLS_2.25+0x2d4>
   1546c:	ldp	x23, x24, [sp, #48]
   15470:	ldp	x25, x26, [sp, #64]
   15474:	b	15194 <scols_init_debug@@SMARTCOLS_2.25+0x34>
   15478:	ldp	x23, x24, [sp, #48]
   1547c:	b	15188 <scols_init_debug@@SMARTCOLS_2.25+0x28>
   15480:	ldp	x23, x24, [sp, #48]
   15484:	b	152f8 <scols_init_debug@@SMARTCOLS_2.25+0x198>
   15488:	stp	x29, x30, [sp, #-144]!
   1548c:	mov	w1, w0
   15490:	mov	w0, #0x0                   	// #0
   15494:	mov	x29, sp
   15498:	add	x2, sp, #0x10
   1549c:	bl	7e00 <__fxstat@plt>
   154a0:	cbnz	w0, 154bc <scols_init_debug@@SMARTCOLS_2.25+0x35c>
   154a4:	ldr	w0, [sp, #32]
   154a8:	ldp	x29, x30, [sp], #144
   154ac:	and	w0, w0, #0xf000
   154b0:	cmp	w0, #0x6, lsl #12
   154b4:	cset	w0, eq  // eq = none
   154b8:	ret
   154bc:	mov	w0, #0x0                   	// #0
   154c0:	ldp	x29, x30, [sp], #144
   154c4:	ret
   154c8:	stp	x29, x30, [sp, #-80]!
   154cc:	mov	x29, sp
   154d0:	stp	x19, x20, [sp, #16]
   154d4:	mov	w20, w0
   154d8:	mov	x19, #0x400                 	// #1024
   154dc:	stp	x21, x22, [sp, #32]
   154e0:	add	x21, sp, #0x4f
   154e4:	mov	x22, #0x0                   	// #0
   154e8:	stp	x23, x24, [sp, #48]
   154ec:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
   154f0:	mov	x23, #0xffffffffffffffff    	// #-1
   154f4:	b	1551c <scols_init_debug@@SMARTCOLS_2.25+0x3bc>
   154f8:	bl	7d70 <read@plt>
   154fc:	cmp	x0, #0x0
   15500:	lsl	x1, x19, #1
   15504:	b.le	15540 <scols_init_debug@@SMARTCOLS_2.25+0x3e0>
   15508:	mov	x22, x19
   1550c:	cmn	x19, #0x1
   15510:	b.eq	155e8 <scols_init_debug@@SMARTCOLS_2.25+0x488>  // b.none
   15514:	cmp	x19, x24
   15518:	csel	x19, x1, x23, ls  // ls = plast
   1551c:	mov	x1, x19
   15520:	mov	w2, #0x0                   	// #0
   15524:	mov	w0, w20
   15528:	bl	7560 <lseek@plt>
   1552c:	mov	x1, x21
   15530:	mov	x3, x0
   15534:	mov	x2, #0x1                   	// #1
   15538:	mov	w0, w20
   1553c:	tbz	x3, #63, 154f8 <scols_init_debug@@SMARTCOLS_2.25+0x398>
   15540:	sub	x23, x19, #0x1
   15544:	add	x24, sp, #0x4f
   15548:	cmp	x22, x23
   1554c:	b.cc	15570 <scols_init_debug@@SMARTCOLS_2.25+0x410>  // b.lo, b.ul, b.last
   15550:	b	155ac <scols_init_debug@@SMARTCOLS_2.25+0x44c>
   15554:	bl	7d70 <read@plt>
   15558:	cmp	x0, #0x0
   1555c:	b.le	1559c <scols_init_debug@@SMARTCOLS_2.25+0x43c>
   15560:	mov	x22, x21
   15564:	cmp	x23, x22
   15568:	b.ls	155ac <scols_init_debug@@SMARTCOLS_2.25+0x44c>  // b.plast
   1556c:	nop
   15570:	add	x21, x19, x22
   15574:	mov	w2, #0x0                   	// #0
   15578:	mov	w0, w20
   1557c:	lsr	x21, x21, #1
   15580:	mov	x1, x21
   15584:	bl	7560 <lseek@plt>
   15588:	mov	x1, x24
   1558c:	mov	x3, x0
   15590:	mov	x2, #0x1                   	// #1
   15594:	mov	w0, w20
   15598:	tbz	x3, #63, 15554 <scols_init_debug@@SMARTCOLS_2.25+0x3f4>
   1559c:	sub	x23, x21, #0x1
   155a0:	mov	x19, x21
   155a4:	cmp	x23, x22
   155a8:	b.hi	15570 <scols_init_debug@@SMARTCOLS_2.25+0x410>  // b.pmore
   155ac:	mov	w0, w20
   155b0:	mov	w2, #0x0                   	// #0
   155b4:	mov	x1, #0x0                   	// #0
   155b8:	bl	7560 <lseek@plt>
   155bc:	tbnz	x0, #63, 155d0 <scols_init_debug@@SMARTCOLS_2.25+0x470>
   155c0:	mov	w0, w20
   155c4:	add	x1, sp, #0x4f
   155c8:	mov	x2, #0x1                   	// #1
   155cc:	bl	7d70 <read@plt>
   155d0:	add	x0, x22, #0x1
   155d4:	ldp	x19, x20, [sp, #16]
   155d8:	ldp	x21, x22, [sp, #32]
   155dc:	ldp	x23, x24, [sp, #48]
   155e0:	ldp	x29, x30, [sp], #80
   155e4:	ret
   155e8:	mov	x0, x19
   155ec:	ldp	x19, x20, [sp, #16]
   155f0:	ldp	x21, x22, [sp, #32]
   155f4:	ldp	x23, x24, [sp, #48]
   155f8:	ldp	x29, x30, [sp], #80
   155fc:	ret
   15600:	stp	x29, x30, [sp, #-208]!
   15604:	mov	x29, sp
   15608:	stp	x19, x20, [sp, #16]
   1560c:	mov	x19, x1
   15610:	mov	x1, #0x1272                	// #4722
   15614:	mov	x2, x19
   15618:	mov	w20, w0
   1561c:	movk	x1, #0x8008, lsl #16
   15620:	bl	8130 <ioctl@plt>
   15624:	tbnz	w0, #31, 15638 <scols_init_debug@@SMARTCOLS_2.25+0x4d8>
   15628:	mov	w0, #0x0                   	// #0
   1562c:	ldp	x19, x20, [sp, #16]
   15630:	ldp	x29, x30, [sp], #208
   15634:	ret
   15638:	str	x21, [sp, #32]
   1563c:	add	x21, sp, #0x50
   15640:	mov	w0, w20
   15644:	mov	x2, x21
   15648:	mov	x1, #0x1260                	// #4704
   1564c:	bl	8130 <ioctl@plt>
   15650:	tbnz	w0, #31, 15674 <scols_init_debug@@SMARTCOLS_2.25+0x514>
   15654:	ldr	x1, [sp, #80]
   15658:	mov	w0, #0x0                   	// #0
   1565c:	ldr	x21, [sp, #32]
   15660:	lsl	x1, x1, #9
   15664:	str	x1, [x19]
   15668:	ldp	x19, x20, [sp, #16]
   1566c:	ldp	x29, x30, [sp], #208
   15670:	ret
   15674:	mov	x1, #0x204                 	// #516
   15678:	add	x2, sp, #0x30
   1567c:	mov	w0, w20
   15680:	movk	x1, #0x8020, lsl #16
   15684:	bl	8130 <ioctl@plt>
   15688:	tbnz	w0, #31, 156a4 <scols_init_debug@@SMARTCOLS_2.25+0x544>
   1568c:	ldr	w1, [sp, #48]
   15690:	mov	w0, #0x0                   	// #0
   15694:	ldr	x21, [sp, #32]
   15698:	lsl	x1, x1, #9
   1569c:	str	x1, [x19]
   156a0:	b	1562c <scols_init_debug@@SMARTCOLS_2.25+0x4cc>
   156a4:	mov	w1, w20
   156a8:	mov	x2, x21
   156ac:	mov	w0, #0x0                   	// #0
   156b0:	bl	7e00 <__fxstat@plt>
   156b4:	ldr	w1, [sp, #96]
   156b8:	and	w1, w1, #0xf000
   156bc:	cbnz	w0, 156d8 <scols_init_debug@@SMARTCOLS_2.25+0x578>
   156c0:	cmp	w1, #0x8, lsl #12
   156c4:	b.ne	156d8 <scols_init_debug@@SMARTCOLS_2.25+0x578>  // b.any
   156c8:	ldr	x1, [sp, #128]
   156cc:	ldr	x21, [sp, #32]
   156d0:	str	x1, [x19]
   156d4:	b	1562c <scols_init_debug@@SMARTCOLS_2.25+0x4cc>
   156d8:	cmp	w1, #0x6, lsl #12
   156dc:	mov	w0, #0xffffffff            	// #-1
   156e0:	b.eq	156ec <scols_init_debug@@SMARTCOLS_2.25+0x58c>  // b.none
   156e4:	ldr	x21, [sp, #32]
   156e8:	b	1562c <scols_init_debug@@SMARTCOLS_2.25+0x4cc>
   156ec:	mov	w0, w20
   156f0:	bl	154c8 <scols_init_debug@@SMARTCOLS_2.25+0x368>
   156f4:	mov	x1, x0
   156f8:	mov	w0, #0x0                   	// #0
   156fc:	ldr	x21, [sp, #32]
   15700:	str	x1, [x19]
   15704:	b	1562c <scols_init_debug@@SMARTCOLS_2.25+0x4cc>
   15708:	stp	x29, x30, [sp, #-48]!
   1570c:	mov	x29, sp
   15710:	str	x19, [sp, #16]
   15714:	mov	x19, x1
   15718:	add	x1, sp, #0x28
   1571c:	bl	15600 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   15720:	cbnz	w0, 1573c <scols_init_debug@@SMARTCOLS_2.25+0x5dc>
   15724:	ldr	x1, [sp, #40]
   15728:	lsr	x1, x1, #9
   1572c:	str	x1, [x19]
   15730:	ldr	x19, [sp, #16]
   15734:	ldp	x29, x30, [sp], #48
   15738:	ret
   1573c:	mov	w0, #0xffffffff            	// #-1
   15740:	b	15730 <scols_init_debug@@SMARTCOLS_2.25+0x5d0>
   15744:	nop
   15748:	stp	x29, x30, [sp, #-16]!
   1574c:	mov	x2, x1
   15750:	mov	x1, #0x1268                	// #4712
   15754:	mov	x29, sp
   15758:	bl	8130 <ioctl@plt>
   1575c:	asr	w0, w0, #31
   15760:	ldp	x29, x30, [sp], #16
   15764:	ret
   15768:	stp	x29, x30, [sp, #-32]!
   1576c:	mov	x29, sp
   15770:	add	x2, sp, #0x18
   15774:	str	x1, [sp, #24]
   15778:	mov	x1, #0x127b                	// #4731
   1577c:	bl	8130 <ioctl@plt>
   15780:	asr	w0, w0, #31
   15784:	ldp	x29, x30, [sp], #32
   15788:	ret
   1578c:	nop
   15790:	stp	x29, x30, [sp, #-32]!
   15794:	mov	x1, #0x127a                	// #4730
   15798:	mov	x29, sp
   1579c:	add	x2, sp, #0x1c
   157a0:	bl	8130 <ioctl@plt>
   157a4:	tbnz	w0, #31, 157bc <scols_init_debug@@SMARTCOLS_2.25+0x65c>
   157a8:	ldr	w0, [sp, #28]
   157ac:	ldp	x29, x30, [sp], #32
   157b0:	cmp	w0, #0x0
   157b4:	cset	w0, ne  // ne = any
   157b8:	ret
   157bc:	mov	w0, #0x0                   	// #0
   157c0:	ldp	x29, x30, [sp], #32
   157c4:	ret
   157c8:	stp	x29, x30, [sp, #-176]!
   157cc:	mov	x29, sp
   157d0:	stp	x19, x20, [sp, #16]
   157d4:	mov	x20, x0
   157d8:	ldr	w0, [x0, #16]
   157dc:	str	x21, [sp, #32]
   157e0:	mov	x21, x1
   157e4:	and	w0, w0, #0xf000
   157e8:	mov	w1, w2
   157ec:	cmp	w0, #0x6, lsl #12
   157f0:	b.eq	158b4 <scols_init_debug@@SMARTCOLS_2.25+0x754>  // b.none
   157f4:	mov	x0, x21
   157f8:	bl	7710 <open@plt>
   157fc:	mov	w19, w0
   15800:	tbz	w19, #31, 15818 <scols_init_debug@@SMARTCOLS_2.25+0x6b8>
   15804:	mov	w0, w19
   15808:	ldp	x19, x20, [sp, #16]
   1580c:	ldr	x21, [sp, #32]
   15810:	ldp	x29, x30, [sp], #176
   15814:	ret
   15818:	add	x2, sp, #0x30
   1581c:	mov	w1, w19
   15820:	mov	w0, #0x0                   	// #0
   15824:	bl	7e00 <__fxstat@plt>
   15828:	tbnz	w0, #31, 15888 <scols_init_debug@@SMARTCOLS_2.25+0x728>
   1582c:	ldr	x0, [x20]
   15830:	ldr	x1, [sp, #48]
   15834:	cmp	x1, x0
   15838:	b.ne	15888 <scols_init_debug@@SMARTCOLS_2.25+0x728>  // b.any
   1583c:	ldr	x0, [x20, #8]
   15840:	ldr	x1, [sp, #56]
   15844:	cmp	x1, x0
   15848:	b.ne	15888 <scols_init_debug@@SMARTCOLS_2.25+0x728>  // b.any
   1584c:	ldr	w0, [x20, #16]
   15850:	and	w0, w0, #0xf000
   15854:	cmp	w0, #0x6, lsl #12
   15858:	b.ne	15804 <scols_init_debug@@SMARTCOLS_2.25+0x6a4>  // b.any
   1585c:	mov	w0, w19
   15860:	bl	15790 <scols_init_debug@@SMARTCOLS_2.25+0x630>
   15864:	cbz	w0, 15804 <scols_init_debug@@SMARTCOLS_2.25+0x6a4>
   15868:	mov	w2, #0x5                   	// #5
   1586c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15870:	mov	x0, #0x0                   	// #0
   15874:	add	x1, x1, #0xe78
   15878:	bl	7e40 <dcgettext@plt>
   1587c:	mov	x1, x21
   15880:	bl	7d60 <warnx@plt>
   15884:	b	15804 <scols_init_debug@@SMARTCOLS_2.25+0x6a4>
   15888:	mov	w0, w19
   1588c:	bl	7970 <close@plt>
   15890:	bl	7fd0 <__errno_location@plt>
   15894:	mov	w19, #0xffffffff            	// #-1
   15898:	mov	w1, #0x4d                  	// #77
   1589c:	str	w1, [x0]
   158a0:	mov	w0, w19
   158a4:	ldp	x19, x20, [sp, #16]
   158a8:	ldr	x21, [sp, #32]
   158ac:	ldp	x29, x30, [sp], #176
   158b0:	ret
   158b4:	orr	w1, w2, #0x80
   158b8:	mov	x0, x21
   158bc:	bl	7710 <open@plt>
   158c0:	mov	w19, w0
   158c4:	b	15800 <scols_init_debug@@SMARTCOLS_2.25+0x6a0>
   158c8:	stp	x29, x30, [sp, #-16]!
   158cc:	mov	x2, #0x0                   	// #0
   158d0:	mov	x1, #0x5331                	// #21297
   158d4:	mov	x29, sp
   158d8:	bl	8130 <ioctl@plt>
   158dc:	cmp	w0, #0x0
   158e0:	csel	w0, w0, wzr, ge  // ge = tcont
   158e4:	ldp	x29, x30, [sp], #16
   158e8:	ret
   158ec:	nop
   158f0:	stp	x29, x30, [sp, #-48]!
   158f4:	mov	x29, sp
   158f8:	stp	x19, x20, [sp, #16]
   158fc:	mov	x20, x1
   15900:	mov	x19, x2
   15904:	mov	x1, #0x301                 	// #769
   15908:	add	x2, sp, #0x20
   1590c:	bl	8130 <ioctl@plt>
   15910:	cbnz	w0, 15930 <scols_init_debug@@SMARTCOLS_2.25+0x7d0>
   15914:	ldrb	w2, [sp, #32]
   15918:	ldrb	w1, [sp, #33]
   1591c:	str	w2, [x20]
   15920:	str	w1, [x19]
   15924:	ldp	x19, x20, [sp, #16]
   15928:	ldp	x29, x30, [sp], #48
   1592c:	ret
   15930:	mov	w0, #0xffffffff            	// #-1
   15934:	b	15924 <scols_init_debug@@SMARTCOLS_2.25+0x7c4>
   15938:	cmp	w0, #0x7
   1593c:	b.eq	15a60 <scols_init_debug@@SMARTCOLS_2.25+0x900>  // b.none
   15940:	b.gt	1599c <scols_init_debug@@SMARTCOLS_2.25+0x83c>
   15944:	cmp	w0, #0x3
   15948:	b.eq	15a54 <scols_init_debug@@SMARTCOLS_2.25+0x8f4>  // b.none
   1594c:	b.le	15980 <scols_init_debug@@SMARTCOLS_2.25+0x820>
   15950:	cmp	w0, #0x5
   15954:	b.eq	15a18 <scols_init_debug@@SMARTCOLS_2.25+0x8b8>  // b.none
   15958:	cmp	w0, #0x6
   1595c:	b.ne	1596c <scols_init_debug@@SMARTCOLS_2.25+0x80c>  // b.any
   15960:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15964:	add	x0, x0, #0xeb8
   15968:	ret
   1596c:	cmp	w0, #0x4
   15970:	b.ne	15a6c <scols_init_debug@@SMARTCOLS_2.25+0x90c>  // b.any
   15974:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15978:	add	x0, x0, #0xef0
   1597c:	ret
   15980:	cmp	w0, #0x1
   15984:	b.eq	15a3c <scols_init_debug@@SMARTCOLS_2.25+0x8dc>  // b.none
   15988:	cmp	w0, #0x2
   1598c:	b.ne	159c4 <scols_init_debug@@SMARTCOLS_2.25+0x864>  // b.any
   15990:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15994:	add	x0, x0, #0xf10
   15998:	ret
   1599c:	cmp	w0, #0xd
   159a0:	b.eq	15a48 <scols_init_debug@@SMARTCOLS_2.25+0x8e8>  // b.none
   159a4:	b.le	159e8 <scols_init_debug@@SMARTCOLS_2.25+0x888>
   159a8:	cmp	w0, #0x11
   159ac:	b.eq	15a30 <scols_init_debug@@SMARTCOLS_2.25+0x8d0>  // b.none
   159b0:	cmp	w0, #0x7f
   159b4:	b.ne	159d4 <scols_init_debug@@SMARTCOLS_2.25+0x874>  // b.any
   159b8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   159bc:	add	x0, x0, #0xef8
   159c0:	ret
   159c4:	cbnz	w0, 15a6c <scols_init_debug@@SMARTCOLS_2.25+0x90c>
   159c8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   159cc:	add	x0, x0, #0xec0
   159d0:	ret
   159d4:	cmp	w0, #0xe
   159d8:	b.ne	15a6c <scols_init_debug@@SMARTCOLS_2.25+0x90c>  // b.any
   159dc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   159e0:	add	x0, x0, #0xf18
   159e4:	ret
   159e8:	cmp	w0, #0x9
   159ec:	b.eq	15a24 <scols_init_debug@@SMARTCOLS_2.25+0x8c4>  // b.none
   159f0:	cmp	w0, #0xc
   159f4:	b.ne	15a04 <scols_init_debug@@SMARTCOLS_2.25+0x8a4>  // b.any
   159f8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   159fc:	add	x0, x0, #0xed0
   15a00:	ret
   15a04:	cmp	w0, #0x8
   15a08:	b.ne	15a6c <scols_init_debug@@SMARTCOLS_2.25+0x90c>  // b.any
   15a0c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a10:	add	x0, x0, #0xf00
   15a14:	ret
   15a18:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a1c:	add	x0, x0, #0xec8
   15a20:	ret
   15a24:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a28:	add	x0, x0, #0xee8
   15a2c:	ret
   15a30:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a34:	add	x0, x0, #0xf08
   15a38:	ret
   15a3c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a40:	add	x0, x0, #0xea8
   15a44:	ret
   15a48:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a4c:	add	x0, x0, #0xed8
   15a50:	ret
   15a54:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a58:	add	x0, x0, #0xe98
   15a5c:	ret
   15a60:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15a64:	add	x0, x0, #0xeb0
   15a68:	ret
   15a6c:	mov	x0, #0x0                   	// #0
   15a70:	ret
   15a74:	nop
   15a78:	sub	sp, sp, #0x230
   15a7c:	stp	x29, x30, [sp]
   15a80:	mov	x29, sp
   15a84:	stp	x19, x20, [sp, #16]
   15a88:	cbz	x1, 15b38 <scols_init_debug@@SMARTCOLS_2.25+0x9d8>
   15a8c:	mov	x19, x0
   15a90:	ldrsb	w0, [x1]
   15a94:	mov	x4, x1
   15a98:	cbz	w0, 15b38 <scols_init_debug@@SMARTCOLS_2.25+0x9d8>
   15a9c:	cmp	x19, #0x0
   15aa0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15aa4:	add	x0, x0, #0xd08
   15aa8:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15aac:	csel	x19, x0, x19, eq  // eq = none
   15ab0:	add	x2, x2, #0xf20
   15ab4:	mov	x3, x19
   15ab8:	stp	x21, x22, [sp, #32]
   15abc:	add	x21, sp, #0x130
   15ac0:	mov	x1, #0x100                 	// #256
   15ac4:	mov	x0, x21
   15ac8:	bl	7590 <snprintf@plt>
   15acc:	mov	x0, x21
   15ad0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15ad4:	add	x1, x1, #0xf38
   15ad8:	bl	7660 <fopen@plt>
   15adc:	mov	x20, x0
   15ae0:	cbz	x0, 15b34 <scols_init_debug@@SMARTCOLS_2.25+0x9d4>
   15ae4:	add	x22, sp, #0x38
   15ae8:	mov	x2, x0
   15aec:	mov	w1, #0xf4                  	// #244
   15af0:	mov	x0, x22
   15af4:	bl	8100 <fgets@plt>
   15af8:	cbz	x0, 15b10 <scols_init_debug@@SMARTCOLS_2.25+0x9b0>
   15afc:	mov	x0, x22
   15b00:	bl	72c0 <strlen@plt>
   15b04:	mov	x4, x0
   15b08:	cmp	x0, #0x1
   15b0c:	b.hi	15b50 <scols_init_debug@@SMARTCOLS_2.25+0x9f0>  // b.pmore
   15b10:	mov	x19, #0x0                   	// #0
   15b14:	mov	x0, x20
   15b18:	bl	7610 <fclose@plt>
   15b1c:	mov	x0, x19
   15b20:	ldp	x29, x30, [sp]
   15b24:	ldp	x19, x20, [sp, #16]
   15b28:	ldp	x21, x22, [sp, #32]
   15b2c:	add	sp, sp, #0x230
   15b30:	ret
   15b34:	ldp	x21, x22, [sp, #32]
   15b38:	mov	x19, #0x0                   	// #0
   15b3c:	mov	x0, x19
   15b40:	ldp	x29, x30, [sp]
   15b44:	ldp	x19, x20, [sp, #16]
   15b48:	add	sp, sp, #0x230
   15b4c:	ret
   15b50:	add	x5, sp, #0x37
   15b54:	mov	x3, x22
   15b58:	mov	x0, x21
   15b5c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15b60:	mov	x1, #0x100                 	// #256
   15b64:	add	x2, x2, #0xf40
   15b68:	strb	wzr, [x5, x4]
   15b6c:	bl	7590 <snprintf@plt>
   15b70:	ldrsb	w0, [x19]
   15b74:	cbnz	w0, 15b88 <scols_init_debug@@SMARTCOLS_2.25+0xa28>
   15b78:	mov	x0, x21
   15b7c:	mov	w1, #0x0                   	// #0
   15b80:	bl	7a30 <access@plt>
   15b84:	cbnz	w0, 15b10 <scols_init_debug@@SMARTCOLS_2.25+0x9b0>
   15b88:	mov	x0, x21
   15b8c:	bl	7930 <strdup@plt>
   15b90:	mov	x19, x0
   15b94:	b	15b14 <scols_init_debug@@SMARTCOLS_2.25+0x9b4>
   15b98:	mov	x1, x0
   15b9c:	mov	x0, #0x0                   	// #0
   15ba0:	b	15a78 <scols_init_debug@@SMARTCOLS_2.25+0x918>
   15ba4:	nop
   15ba8:	mov	x12, #0x1040                	// #4160
   15bac:	sub	sp, sp, x12
   15bb0:	stp	x29, x30, [sp]
   15bb4:	mov	x29, sp
   15bb8:	stp	x19, x20, [sp, #16]
   15bbc:	cbz	x0, 15cbc <scols_init_debug@@SMARTCOLS_2.25+0xb5c>
   15bc0:	mov	x19, x0
   15bc4:	ldrsb	w0, [x0]
   15bc8:	cmp	w0, #0x2f
   15bcc:	b.eq	15cbc <scols_init_debug@@SMARTCOLS_2.25+0xb5c>  // b.none
   15bd0:	stp	x21, x22, [sp, #32]
   15bd4:	add	x22, sp, #0x40
   15bd8:	mov	x0, x22
   15bdc:	mov	x1, #0x1000                	// #4096
   15be0:	bl	7250 <getcwd@plt>
   15be4:	mov	x20, x0
   15be8:	cbz	x0, 15c0c <scols_init_debug@@SMARTCOLS_2.25+0xaac>
   15bec:	ldrb	w0, [x19]
   15bf0:	cmp	w0, #0x2e
   15bf4:	b.eq	15ca0 <scols_init_debug@@SMARTCOLS_2.25+0xb40>  // b.none
   15bf8:	ldrsb	w0, [x19]
   15bfc:	cbnz	w0, 15c28 <scols_init_debug@@SMARTCOLS_2.25+0xac8>
   15c00:	mov	x0, x22
   15c04:	bl	7930 <strdup@plt>
   15c08:	mov	x20, x0
   15c0c:	ldp	x21, x22, [sp, #32]
   15c10:	mov	x0, x20
   15c14:	mov	x12, #0x1040                	// #4160
   15c18:	ldp	x29, x30, [sp]
   15c1c:	ldp	x19, x20, [sp, #16]
   15c20:	add	sp, sp, x12
   15c24:	ret
   15c28:	mov	x0, x22
   15c2c:	str	x23, [sp, #48]
   15c30:	bl	72c0 <strlen@plt>
   15c34:	mov	x21, x0
   15c38:	mov	x0, x19
   15c3c:	bl	72c0 <strlen@plt>
   15c40:	mov	x23, x0
   15c44:	add	x0, x21, x0
   15c48:	add	x0, x0, #0x2
   15c4c:	bl	76a0 <malloc@plt>
   15c50:	mov	x20, x0
   15c54:	cbz	x0, 15cf8 <scols_init_debug@@SMARTCOLS_2.25+0xb98>
   15c58:	mov	x1, x22
   15c5c:	mov	x2, x21
   15c60:	bl	7200 <memcpy@plt>
   15c64:	mov	w0, #0x2f                  	// #47
   15c68:	strb	w0, [x20, x21]
   15c6c:	add	x21, x20, x21
   15c70:	add	x2, x23, #0x1
   15c74:	mov	x1, x19
   15c78:	add	x0, x21, #0x1
   15c7c:	bl	7200 <memcpy@plt>
   15c80:	mov	x0, x20
   15c84:	mov	x12, #0x1040                	// #4160
   15c88:	ldp	x29, x30, [sp]
   15c8c:	ldp	x19, x20, [sp, #16]
   15c90:	ldp	x21, x22, [sp, #32]
   15c94:	ldr	x23, [sp, #48]
   15c98:	add	sp, sp, x12
   15c9c:	ret
   15ca0:	ldrb	w1, [x19, #1]
   15ca4:	cmp	w1, #0x2f
   15ca8:	b.ne	15ce4 <scols_init_debug@@SMARTCOLS_2.25+0xb84>  // b.any
   15cac:	ldrsb	w0, [x19, #2]
   15cb0:	add	x19, x19, #0x2
   15cb4:	cbz	w0, 15c00 <scols_init_debug@@SMARTCOLS_2.25+0xaa0>
   15cb8:	b	15c28 <scols_init_debug@@SMARTCOLS_2.25+0xac8>
   15cbc:	bl	7fd0 <__errno_location@plt>
   15cc0:	mov	x20, #0x0                   	// #0
   15cc4:	mov	w1, #0x16                  	// #22
   15cc8:	str	w1, [x0]
   15ccc:	mov	x12, #0x1040                	// #4160
   15cd0:	mov	x0, x20
   15cd4:	ldp	x29, x30, [sp]
   15cd8:	ldp	x19, x20, [sp, #16]
   15cdc:	add	sp, sp, x12
   15ce0:	ret
   15ce4:	cmp	w0, #0x2e
   15ce8:	b.ne	15bf8 <scols_init_debug@@SMARTCOLS_2.25+0xa98>  // b.any
   15cec:	ldrb	w0, [x19, #1]
   15cf0:	cbz	w0, 15c00 <scols_init_debug@@SMARTCOLS_2.25+0xaa0>
   15cf4:	b	15bf8 <scols_init_debug@@SMARTCOLS_2.25+0xa98>
   15cf8:	ldp	x21, x22, [sp, #32]
   15cfc:	ldr	x23, [sp, #48]
   15d00:	b	15c10 <scols_init_debug@@SMARTCOLS_2.25+0xab0>
   15d04:	nop
   15d08:	stp	x29, x30, [sp, #-160]!
   15d0c:	mov	x29, sp
   15d10:	stp	x19, x20, [sp, #16]
   15d14:	cbz	x0, 15d7c <scols_init_debug@@SMARTCOLS_2.25+0xc1c>
   15d18:	ldrsb	w1, [x0]
   15d1c:	mov	x19, x0
   15d20:	cbz	w1, 15d7c <scols_init_debug@@SMARTCOLS_2.25+0xc1c>
   15d24:	mov	x1, #0x0                   	// #0
   15d28:	bl	7e60 <realpath@plt>
   15d2c:	mov	x20, x0
   15d30:	cbz	x0, 15dd4 <scols_init_debug@@SMARTCOLS_2.25+0xc74>
   15d34:	mov	w1, #0x2f                  	// #47
   15d38:	bl	79a0 <strrchr@plt>
   15d3c:	mov	x19, x0
   15d40:	cbz	x0, 15d6c <scols_init_debug@@SMARTCOLS_2.25+0xc0c>
   15d44:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   15d48:	mov	x2, #0x4                   	// #4
   15d4c:	add	x1, x1, #0xf50
   15d50:	bl	7790 <strncmp@plt>
   15d54:	cbnz	w0, 15d6c <scols_init_debug@@SMARTCOLS_2.25+0xc0c>
   15d58:	bl	7ae0 <__ctype_b_loc@plt>
   15d5c:	ldrsb	x1, [x19, #4]
   15d60:	ldr	x0, [x0]
   15d64:	ldrh	w0, [x0, x1, lsl #1]
   15d68:	tbnz	w0, #11, 15d90 <scols_init_debug@@SMARTCOLS_2.25+0xc30>
   15d6c:	mov	x0, x20
   15d70:	ldp	x19, x20, [sp, #16]
   15d74:	ldp	x29, x30, [sp], #160
   15d78:	ret
   15d7c:	mov	x20, #0x0                   	// #0
   15d80:	mov	x0, x20
   15d84:	ldp	x19, x20, [sp, #16]
   15d88:	ldp	x29, x30, [sp], #160
   15d8c:	ret
   15d90:	add	x2, sp, #0x20
   15d94:	mov	x1, x20
   15d98:	mov	w0, #0x0                   	// #0
   15d9c:	bl	8010 <__xstat@plt>
   15da0:	cbnz	w0, 15d6c <scols_init_debug@@SMARTCOLS_2.25+0xc0c>
   15da4:	ldr	w0, [sp, #48]
   15da8:	and	w0, w0, #0xf000
   15dac:	cmp	w0, #0x6, lsl #12
   15db0:	b.ne	15d6c <scols_init_debug@@SMARTCOLS_2.25+0xc0c>  // b.any
   15db4:	add	x0, x19, #0x1
   15db8:	bl	15b98 <scols_init_debug@@SMARTCOLS_2.25+0xa38>
   15dbc:	mov	x1, x0
   15dc0:	cbz	x0, 15d6c <scols_init_debug@@SMARTCOLS_2.25+0xc0c>
   15dc4:	mov	x0, x20
   15dc8:	mov	x20, x1
   15dcc:	bl	7b50 <free@plt>
   15dd0:	b	15d6c <scols_init_debug@@SMARTCOLS_2.25+0xc0c>
   15dd4:	mov	x0, x19
   15dd8:	ldp	x19, x20, [sp, #16]
   15ddc:	ldp	x29, x30, [sp], #160
   15de0:	b	7930 <strdup@plt>
   15de4:	nop
   15de8:	stp	x29, x30, [sp, #-240]!
   15dec:	mov	x29, sp
   15df0:	stp	x19, x20, [sp, #16]
   15df4:	cbz	x0, 15fa4 <scols_init_debug@@SMARTCOLS_2.25+0xe44>
   15df8:	mov	x20, x0
   15dfc:	ldrsb	w0, [x0]
   15e00:	cbz	w0, 15fa4 <scols_init_debug@@SMARTCOLS_2.25+0xe44>
   15e04:	add	x0, sp, #0x60
   15e08:	bl	74a0 <pipe@plt>
   15e0c:	mov	w19, w0
   15e10:	cbnz	w0, 15fa4 <scols_init_debug@@SMARTCOLS_2.25+0xe44>
   15e14:	stp	x21, x22, [sp, #32]
   15e18:	bl	7540 <fork@plt>
   15e1c:	mov	w21, w0
   15e20:	cmn	w0, #0x1
   15e24:	b.eq	1613c <scols_init_debug@@SMARTCOLS_2.25+0xfdc>  // b.none
   15e28:	stp	x23, x24, [sp, #48]
   15e2c:	stp	x25, x26, [sp, #64]
   15e30:	stp	x27, x28, [sp, #80]
   15e34:	cbz	w0, 15fb8 <scols_init_debug@@SMARTCOLS_2.25+0xe58>
   15e38:	ldr	w0, [sp, #100]
   15e3c:	add	x27, sp, #0x68
   15e40:	add	x26, sp, #0x70
   15e44:	mov	w24, #0x0                   	// #0
   15e48:	mov	x22, #0x0                   	// #0
   15e4c:	mov	x20, #0x8                   	// #8
   15e50:	bl	7970 <close@plt>
   15e54:	str	xzr, [sp, #104]
   15e58:	mov	w0, #0xffffffff            	// #-1
   15e5c:	str	w0, [sp, #100]
   15e60:	bl	7fd0 <__errno_location@plt>
   15e64:	ldr	w25, [sp, #96]
   15e68:	mov	x23, x0
   15e6c:	mov	x2, x20
   15e70:	mov	x1, x27
   15e74:	mov	w0, w25
   15e78:	bl	7d70 <read@plt>
   15e7c:	cmp	x0, #0x0
   15e80:	b.le	15eb0 <scols_init_debug@@SMARTCOLS_2.25+0xd50>
   15e84:	add	x27, x27, x0
   15e88:	add	x22, x22, x0
   15e8c:	subs	x20, x20, x0
   15e90:	b.eq	162b0 <scols_init_debug@@SMARTCOLS_2.25+0x1150>  // b.none
   15e94:	mov	x2, x20
   15e98:	mov	x1, x27
   15e9c:	mov	w0, w25
   15ea0:	mov	w24, #0x0                   	// #0
   15ea4:	bl	7d70 <read@plt>
   15ea8:	cmp	x0, #0x0
   15eac:	b.gt	15e84 <scols_init_debug@@SMARTCOLS_2.25+0xd24>
   15eb0:	b.eq	15ecc <scols_init_debug@@SMARTCOLS_2.25+0xd6c>  // b.none
   15eb4:	ldr	w0, [x23]
   15eb8:	cmp	w0, #0xb
   15ebc:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   15ec0:	b.ne	15ecc <scols_init_debug@@SMARTCOLS_2.25+0xd6c>  // b.any
   15ec4:	cmp	w24, #0x4
   15ec8:	b.le	16254 <scols_init_debug@@SMARTCOLS_2.25+0x10f4>
   15ecc:	ldr	w24, [sp, #96]
   15ed0:	cbz	x22, 16164 <scols_init_debug@@SMARTCOLS_2.25+0x1004>
   15ed4:	cmp	x22, #0x8
   15ed8:	b.ne	16164 <scols_init_debug@@SMARTCOLS_2.25+0x1004>  // b.any
   15edc:	ldr	x22, [sp, #104]
   15ee0:	tbnz	x22, #63, 16274 <scols_init_debug@@SMARTCOLS_2.25+0x1114>
   15ee4:	add	x0, x22, #0x1
   15ee8:	bl	76a0 <malloc@plt>
   15eec:	mov	x20, x0
   15ef0:	cbz	x0, 162b8 <scols_init_debug@@SMARTCOLS_2.25+0x1158>
   15ef4:	mov	x2, x22
   15ef8:	mov	w1, #0x0                   	// #0
   15efc:	bl	77f0 <memset@plt>
   15f00:	cbz	x22, 16280 <scols_init_debug@@SMARTCOLS_2.25+0x1120>
   15f04:	mov	x28, x20
   15f08:	add	x26, sp, #0x70
   15f0c:	mov	w25, #0x0                   	// #0
   15f10:	mov	x27, #0x0                   	// #0
   15f14:	mov	x2, x22
   15f18:	mov	x1, x28
   15f1c:	mov	w0, w24
   15f20:	bl	7d70 <read@plt>
   15f24:	cmp	x0, #0x0
   15f28:	b.le	15f58 <scols_init_debug@@SMARTCOLS_2.25+0xdf8>
   15f2c:	add	x28, x28, x0
   15f30:	add	x27, x27, x0
   15f34:	subs	x22, x22, x0
   15f38:	b.eq	15f7c <scols_init_debug@@SMARTCOLS_2.25+0xe1c>  // b.none
   15f3c:	mov	x2, x22
   15f40:	mov	x1, x28
   15f44:	mov	w0, w24
   15f48:	mov	w25, #0x0                   	// #0
   15f4c:	bl	7d70 <read@plt>
   15f50:	cmp	x0, #0x0
   15f54:	b.gt	15f2c <scols_init_debug@@SMARTCOLS_2.25+0xdcc>
   15f58:	b.eq	15f74 <scols_init_debug@@SMARTCOLS_2.25+0xe14>  // b.none
   15f5c:	ldr	w0, [x23]
   15f60:	cmp	w0, #0xb
   15f64:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   15f68:	b.ne	15f74 <scols_init_debug@@SMARTCOLS_2.25+0xe14>  // b.any
   15f6c:	cmp	w25, #0x4
   15f70:	b.le	16290 <scols_init_debug@@SMARTCOLS_2.25+0x1130>
   15f74:	cmp	x27, #0x0
   15f78:	csinv	x27, x27, xzr, ne  // ne = any
   15f7c:	ldr	x0, [sp, #104]
   15f80:	ldr	w24, [sp, #96]
   15f84:	cmp	x0, x27
   15f88:	b.eq	16288 <scols_init_debug@@SMARTCOLS_2.25+0x1128>  // b.none
   15f8c:	ldr	w19, [x23]
   15f90:	cbz	w19, 16168 <scols_init_debug@@SMARTCOLS_2.25+0x1008>
   15f94:	mov	x0, x20
   15f98:	mov	x20, #0x0                   	// #0
   15f9c:	bl	7b50 <free@plt>
   15fa0:	b	16168 <scols_init_debug@@SMARTCOLS_2.25+0x1008>
   15fa4:	mov	x20, #0x0                   	// #0
   15fa8:	mov	x0, x20
   15fac:	ldp	x19, x20, [sp, #16]
   15fb0:	ldp	x29, x30, [sp], #240
   15fb4:	ret
   15fb8:	ldr	w0, [sp, #96]
   15fbc:	bl	7970 <close@plt>
   15fc0:	mov	w0, #0xffffffff            	// #-1
   15fc4:	str	w0, [sp, #96]
   15fc8:	bl	7fd0 <__errno_location@plt>
   15fcc:	str	wzr, [x0]
   15fd0:	mov	x19, x0
   15fd4:	bl	7b80 <getgid@plt>
   15fd8:	bl	7a20 <setgid@plt>
   15fdc:	tbz	w0, #31, 161b0 <scols_init_debug@@SMARTCOLS_2.25+0x1050>
   15fe0:	ldr	w0, [x19]
   15fe4:	cbz	w0, 161a4 <scols_init_debug@@SMARTCOLS_2.25+0x1044>
   15fe8:	neg	w0, w0
   15fec:	mov	x22, #0x0                   	// #0
   15ff0:	sxtw	x0, w0
   15ff4:	ldr	w23, [sp, #100]
   15ff8:	add	x21, sp, #0x68
   15ffc:	add	x24, sp, #0x70
   16000:	mov	x20, #0x8                   	// #8
   16004:	str	x0, [sp, #104]
   16008:	str	wzr, [x19]
   1600c:	mov	x2, x20
   16010:	mov	x1, x21
   16014:	mov	w0, w23
   16018:	bl	79e0 <write@plt>
   1601c:	cmp	x0, #0x0
   16020:	b.le	16058 <scols_init_debug@@SMARTCOLS_2.25+0xef8>
   16024:	ldr	w1, [x19]
   16028:	subs	x20, x20, x0
   1602c:	b.eq	16074 <scols_init_debug@@SMARTCOLS_2.25+0xf14>  // b.none
   16030:	add	x21, x21, x0
   16034:	cmp	w1, #0xb
   16038:	b.ne	16008 <scols_init_debug@@SMARTCOLS_2.25+0xea8>  // b.any
   1603c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16040:	mov	x0, x24
   16044:	mov	x1, #0x0                   	// #0
   16048:	ldr	q0, [x2, #3936]
   1604c:	str	q0, [sp, #112]
   16050:	bl	7bd0 <nanosleep@plt>
   16054:	b	16008 <scols_init_debug@@SMARTCOLS_2.25+0xea8>
   16058:	ldr	w1, [x19]
   1605c:	cmp	w1, #0x4
   16060:	ccmp	w1, #0xb, #0x4, ne  // ne = any
   16064:	b.ne	16094 <scols_init_debug@@SMARTCOLS_2.25+0xf34>  // b.any
   16068:	cmp	w1, #0xb
   1606c:	b.ne	16008 <scols_init_debug@@SMARTCOLS_2.25+0xea8>  // b.any
   16070:	b	1603c <scols_init_debug@@SMARTCOLS_2.25+0xedc>
   16074:	cmp	w1, #0xb
   16078:	b.ne	16094 <scols_init_debug@@SMARTCOLS_2.25+0xf34>  // b.any
   1607c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16080:	mov	x1, #0x0                   	// #0
   16084:	ldr	q0, [x0, #3936]
   16088:	add	x0, sp, #0x70
   1608c:	str	q0, [sp, #112]
   16090:	bl	7bd0 <nanosleep@plt>
   16094:	cbz	x22, 16134 <scols_init_debug@@SMARTCOLS_2.25+0xfd4>
   16098:	ldr	x20, [sp, #104]
   1609c:	ldr	w21, [sp, #100]
   160a0:	cbz	x20, 16134 <scols_init_debug@@SMARTCOLS_2.25+0xfd4>
   160a4:	add	x23, sp, #0x70
   160a8:	str	wzr, [x19]
   160ac:	mov	x2, x20
   160b0:	mov	x1, x22
   160b4:	mov	w0, w21
   160b8:	bl	79e0 <write@plt>
   160bc:	cmp	x0, #0x0
   160c0:	b.le	160f8 <scols_init_debug@@SMARTCOLS_2.25+0xf98>
   160c4:	ldr	w1, [x19]
   160c8:	subs	x20, x20, x0
   160cc:	b.eq	16114 <scols_init_debug@@SMARTCOLS_2.25+0xfb4>  // b.none
   160d0:	add	x22, x22, x0
   160d4:	cmp	w1, #0xb
   160d8:	b.ne	160a8 <scols_init_debug@@SMARTCOLS_2.25+0xf48>  // b.any
   160dc:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   160e0:	mov	x0, x23
   160e4:	mov	x1, #0x0                   	// #0
   160e8:	ldr	q0, [x2, #3936]
   160ec:	str	q0, [sp, #112]
   160f0:	bl	7bd0 <nanosleep@plt>
   160f4:	b	160a8 <scols_init_debug@@SMARTCOLS_2.25+0xf48>
   160f8:	ldr	w0, [x19]
   160fc:	cmp	w0, #0x4
   16100:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   16104:	b.ne	16134 <scols_init_debug@@SMARTCOLS_2.25+0xfd4>  // b.any
   16108:	cmp	w0, #0xb
   1610c:	b.ne	160a8 <scols_init_debug@@SMARTCOLS_2.25+0xf48>  // b.any
   16110:	b	160dc <scols_init_debug@@SMARTCOLS_2.25+0xf7c>
   16114:	cmp	w1, #0xb
   16118:	b.ne	16134 <scols_init_debug@@SMARTCOLS_2.25+0xfd4>  // b.any
   1611c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16120:	mov	x1, #0x0                   	// #0
   16124:	ldr	q0, [x0, #3936]
   16128:	add	x0, sp, #0x70
   1612c:	str	q0, [sp, #112]
   16130:	bl	7bd0 <nanosleep@plt>
   16134:	mov	w0, #0x0                   	// #0
   16138:	bl	7310 <exit@plt>
   1613c:	ldr	w0, [sp, #96]
   16140:	mov	x20, #0x0                   	// #0
   16144:	bl	7970 <close@plt>
   16148:	ldr	w0, [sp, #100]
   1614c:	bl	7970 <close@plt>
   16150:	mov	x0, x20
   16154:	ldp	x19, x20, [sp, #16]
   16158:	ldp	x21, x22, [sp, #32]
   1615c:	ldp	x29, x30, [sp], #240
   16160:	ret
   16164:	mov	x20, #0x0                   	// #0
   16168:	mov	w0, w24
   1616c:	bl	7970 <close@plt>
   16170:	mov	w0, w21
   16174:	mov	w2, #0x0                   	// #0
   16178:	mov	x1, #0x0                   	// #0
   1617c:	bl	8090 <waitpid@plt>
   16180:	ldp	x21, x22, [sp, #32]
   16184:	mov	x0, x20
   16188:	ldp	x25, x26, [sp, #64]
   1618c:	ldp	x27, x28, [sp, #80]
   16190:	str	w19, [x23]
   16194:	ldp	x19, x20, [sp, #16]
   16198:	ldp	x23, x24, [sp, #48]
   1619c:	ldp	x29, x30, [sp], #240
   161a0:	ret
   161a4:	mov	x22, #0x0                   	// #0
   161a8:	mov	x0, #0xffffffffffffffea    	// #-22
   161ac:	b	15ff4 <scols_init_debug@@SMARTCOLS_2.25+0xe94>
   161b0:	bl	7490 <getuid@plt>
   161b4:	bl	7270 <setuid@plt>
   161b8:	tbnz	w0, #31, 15fe0 <scols_init_debug@@SMARTCOLS_2.25+0xe80>
   161bc:	mov	x0, x20
   161c0:	mov	x1, #0x0                   	// #0
   161c4:	bl	7e60 <realpath@plt>
   161c8:	mov	x22, x0
   161cc:	cbz	x0, 15fe0 <scols_init_debug@@SMARTCOLS_2.25+0xe80>
   161d0:	mov	w1, #0x2f                  	// #47
   161d4:	bl	79a0 <strrchr@plt>
   161d8:	mov	x20, x0
   161dc:	cbz	x0, 16248 <scols_init_debug@@SMARTCOLS_2.25+0x10e8>
   161e0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   161e4:	mov	x2, #0x4                   	// #4
   161e8:	add	x1, x1, #0xf50
   161ec:	bl	7790 <strncmp@plt>
   161f0:	cbnz	w0, 16248 <scols_init_debug@@SMARTCOLS_2.25+0x10e8>
   161f4:	bl	7ae0 <__ctype_b_loc@plt>
   161f8:	ldrsb	x1, [x20, #4]
   161fc:	ldr	x0, [x0]
   16200:	ldrh	w0, [x0, x1, lsl #1]
   16204:	tbz	w0, #11, 16248 <scols_init_debug@@SMARTCOLS_2.25+0x10e8>
   16208:	add	x2, sp, #0x70
   1620c:	mov	x1, x22
   16210:	mov	w0, #0x0                   	// #0
   16214:	bl	8010 <__xstat@plt>
   16218:	cbnz	w0, 16248 <scols_init_debug@@SMARTCOLS_2.25+0x10e8>
   1621c:	ldr	w0, [sp, #128]
   16220:	and	w0, w0, #0xf000
   16224:	cmp	w0, #0x6, lsl #12
   16228:	b.ne	16248 <scols_init_debug@@SMARTCOLS_2.25+0x10e8>  // b.any
   1622c:	add	x0, x20, #0x1
   16230:	bl	15b98 <scols_init_debug@@SMARTCOLS_2.25+0xa38>
   16234:	mov	x1, x0
   16238:	cbz	x0, 16248 <scols_init_debug@@SMARTCOLS_2.25+0x10e8>
   1623c:	mov	x0, x22
   16240:	mov	x22, x1
   16244:	bl	7b50 <free@plt>
   16248:	mov	x0, x22
   1624c:	bl	72c0 <strlen@plt>
   16250:	b	15ff4 <scols_init_debug@@SMARTCOLS_2.25+0xe94>
   16254:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16258:	add	w24, w24, #0x1
   1625c:	mov	x0, x26
   16260:	mov	x1, #0x0                   	// #0
   16264:	ldr	q0, [x2, #3936]
   16268:	str	q0, [sp, #112]
   1626c:	bl	7bd0 <nanosleep@plt>
   16270:	b	15e6c <scols_init_debug@@SMARTCOLS_2.25+0xd0c>
   16274:	neg	w19, w22
   16278:	mov	x20, #0x0                   	// #0
   1627c:	b	15f90 <scols_init_debug@@SMARTCOLS_2.25+0xe30>
   16280:	mov	x27, #0x0                   	// #0
   16284:	nop
   16288:	strb	wzr, [x20, x27]
   1628c:	b	16168 <scols_init_debug@@SMARTCOLS_2.25+0x1008>
   16290:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16294:	add	w25, w25, #0x1
   16298:	mov	x0, x26
   1629c:	mov	x1, #0x0                   	// #0
   162a0:	ldr	q0, [x2, #3936]
   162a4:	str	q0, [sp, #112]
   162a8:	bl	7bd0 <nanosleep@plt>
   162ac:	b	15f14 <scols_init_debug@@SMARTCOLS_2.25+0xdb4>
   162b0:	ldr	w24, [sp, #96]
   162b4:	b	15ed4 <scols_init_debug@@SMARTCOLS_2.25+0xd74>
   162b8:	mov	w19, #0xc                   	// #12
   162bc:	b	15f94 <scols_init_debug@@SMARTCOLS_2.25+0xe34>
   162c0:	cbz	x2, 162ec <scols_init_debug@@SMARTCOLS_2.25+0x118c>
   162c4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   162c8:	add	x3, x1, x2
   162cc:	add	x4, x4, #0xf70
   162d0:	ldrb	w2, [x1], #1
   162d4:	eor	w2, w2, w0
   162d8:	cmp	x1, x3
   162dc:	and	x2, x2, #0xff
   162e0:	ldr	w2, [x4, x2, lsl #2]
   162e4:	eor	w0, w2, w0, lsr #8
   162e8:	b.ne	162d0 <scols_init_debug@@SMARTCOLS_2.25+0x1170>  // b.any
   162ec:	ret
   162f0:	cbz	x2, 1637c <scols_init_debug@@SMARTCOLS_2.25+0x121c>
   162f4:	cbz	x3, 16394 <scols_init_debug@@SMARTCOLS_2.25+0x1234>
   162f8:	cmp	x2, x3
   162fc:	adrp	x7, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16300:	csel	x11, x2, x3, ls  // ls = plast
   16304:	add	x10, x7, #0xf70
   16308:	add	x9, x1, #0x1
   1630c:	mov	x5, #0x0                   	// #0
   16310:	ldrb	w6, [x1, x5]
   16314:	add	x8, x9, x5
   16318:	add	x5, x5, #0x1
   1631c:	eor	w6, w6, w0
   16320:	cmp	x5, x11
   16324:	and	x6, x6, #0xff
   16328:	ldr	w6, [x10, x6, lsl #2]
   1632c:	eor	w0, w6, w0, lsr #8
   16330:	b.cc	16310 <scols_init_debug@@SMARTCOLS_2.25+0x11b0>  // b.lo, b.ul, b.last
   16334:	mov	x1, x8
   16338:	cmp	x2, x5
   1633c:	b.ls	1637c <scols_init_debug@@SMARTCOLS_2.25+0x121c>  // b.plast
   16340:	add	x4, x3, x4
   16344:	sub	x1, x1, x5
   16348:	add	x7, x7, #0xf70
   1634c:	nop
   16350:	ldrb	w3, [x1, x5]
   16354:	cmp	x5, x4
   16358:	and	x6, x0, #0xff
   1635c:	add	x5, x5, #0x1
   16360:	b.cc	16380 <scols_init_debug@@SMARTCOLS_2.25+0x1220>  // b.lo, b.ul, b.last
   16364:	eor	w3, w3, w0
   16368:	cmp	x2, x5
   1636c:	and	x3, x3, #0xff
   16370:	ldr	w3, [x7, x3, lsl #2]
   16374:	eor	w0, w3, w0, lsr #8
   16378:	b.hi	16350 <scols_init_debug@@SMARTCOLS_2.25+0x11f0>  // b.pmore
   1637c:	ret
   16380:	ldr	w3, [x7, x6, lsl #2]
   16384:	cmp	x2, x5
   16388:	eor	w0, w3, w0, lsr #8
   1638c:	b.hi	16350 <scols_init_debug@@SMARTCOLS_2.25+0x11f0>  // b.pmore
   16390:	ret
   16394:	mov	x5, #0x0                   	// #0
   16398:	adrp	x7, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1639c:	b	16340 <scols_init_debug@@SMARTCOLS_2.25+0x11e0>
   163a0:	cbz	x2, 163cc <scols_init_debug@@SMARTCOLS_2.25+0x126c>
   163a4:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   163a8:	add	x3, x1, x2
   163ac:	add	x4, x4, #0x370
   163b0:	ldrb	w2, [x1], #1
   163b4:	eor	w2, w2, w0
   163b8:	cmp	x1, x3
   163bc:	and	x2, x2, #0xff
   163c0:	ldr	w2, [x4, x2, lsl #2]
   163c4:	eor	w0, w2, w0, lsr #8
   163c8:	b.ne	163b0 <scols_init_debug@@SMARTCOLS_2.25+0x1250>  // b.any
   163cc:	ret
   163d0:	stp	x29, x30, [sp, #-80]!
   163d4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   163d8:	mov	x29, sp
   163dc:	ldr	x0, [x0, #4040]
   163e0:	stp	x21, x22, [sp, #32]
   163e4:	ldr	x22, [x0]
   163e8:	str	x25, [sp, #64]
   163ec:	ldr	x25, [x22]
   163f0:	cbz	x25, 164bc <scols_init_debug@@SMARTCOLS_2.25+0x135c>
   163f4:	mov	x21, x22
   163f8:	stp	x23, x24, [sp, #48]
   163fc:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   16400:	add	x24, x24, #0x770
   16404:	adrp	x23, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   16408:	stp	x19, x20, [sp, #16]
   1640c:	nop
   16410:	add	x20, x23, #0x6d0
   16414:	mov	x19, x24
   16418:	mov	x2, #0x9                   	// #9
   1641c:	b	16434 <scols_init_debug@@SMARTCOLS_2.25+0x12d4>
   16420:	ldr	x19, [x20, #8]!
   16424:	mov	x0, x19
   16428:	cbz	x19, 164e4 <scols_init_debug@@SMARTCOLS_2.25+0x1384>
   1642c:	bl	72c0 <strlen@plt>
   16430:	mov	x2, x0
   16434:	mov	x1, x19
   16438:	mov	x0, x25
   1643c:	bl	7790 <strncmp@plt>
   16440:	cbnz	w0, 16420 <scols_init_debug@@SMARTCOLS_2.25+0x12c0>
   16444:	mov	x0, x21
   16448:	ldr	x1, [x0, #8]
   1644c:	str	x1, [x0], #8
   16450:	cbnz	x1, 16448 <scols_init_debug@@SMARTCOLS_2.25+0x12e8>
   16454:	ldr	x25, [x21]
   16458:	cbnz	x25, 16410 <scols_init_debug@@SMARTCOLS_2.25+0x12b0>
   1645c:	ldr	x20, [x22]
   16460:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   16464:	cbz	x20, 164b4 <scols_init_debug@@SMARTCOLS_2.25+0x1354>
   16468:	add	x23, x23, #0x6d0
   1646c:	add	x21, x21, #0x780
   16470:	add	x24, x23, #0x70
   16474:	mov	x19, x21
   16478:	mov	x2, #0x5                   	// #5
   1647c:	mov	x1, x19
   16480:	mov	x0, x20
   16484:	bl	7790 <strncmp@plt>
   16488:	cbnz	w0, 164cc <scols_init_debug@@SMARTCOLS_2.25+0x136c>
   1648c:	mov	x0, x20
   16490:	mov	w1, #0x2f                  	// #47
   16494:	bl	7c60 <strchr@plt>
   16498:	cbz	x0, 164cc <scols_init_debug@@SMARTCOLS_2.25+0x136c>
   1649c:	mov	x0, x22
   164a0:	ldr	x1, [x0, #8]
   164a4:	str	x1, [x0], #8
   164a8:	cbnz	x1, 164a0 <scols_init_debug@@SMARTCOLS_2.25+0x1340>
   164ac:	ldr	x20, [x22]
   164b0:	cbnz	x20, 16470 <scols_init_debug@@SMARTCOLS_2.25+0x1310>
   164b4:	ldp	x19, x20, [sp, #16]
   164b8:	ldp	x23, x24, [sp, #48]
   164bc:	ldp	x21, x22, [sp, #32]
   164c0:	ldr	x25, [sp, #64]
   164c4:	ldp	x29, x30, [sp], #80
   164c8:	ret
   164cc:	ldr	x19, [x24, #8]!
   164d0:	mov	x0, x19
   164d4:	cbz	x19, 164f4 <scols_init_debug@@SMARTCOLS_2.25+0x1394>
   164d8:	bl	72c0 <strlen@plt>
   164dc:	mov	x2, x0
   164e0:	b	1647c <scols_init_debug@@SMARTCOLS_2.25+0x131c>
   164e4:	ldr	x25, [x21, #8]
   164e8:	add	x21, x21, #0x8
   164ec:	cbnz	x25, 16410 <scols_init_debug@@SMARTCOLS_2.25+0x12b0>
   164f0:	b	1645c <scols_init_debug@@SMARTCOLS_2.25+0x12fc>
   164f4:	ldr	x20, [x22, #8]
   164f8:	add	x22, x22, #0x8
   164fc:	cbnz	x20, 16470 <scols_init_debug@@SMARTCOLS_2.25+0x1310>
   16500:	b	164b4 <scols_init_debug@@SMARTCOLS_2.25+0x1354>
   16504:	nop
   16508:	stp	x29, x30, [sp, #-32]!
   1650c:	mov	x29, sp
   16510:	stp	x19, x20, [sp, #16]
   16514:	mov	x19, x0
   16518:	bl	7490 <getuid@plt>
   1651c:	cbnz	w0, 16568 <scols_init_debug@@SMARTCOLS_2.25+0x1408>
   16520:	bl	7400 <geteuid@plt>
   16524:	cbnz	w0, 16568 <scols_init_debug@@SMARTCOLS_2.25+0x1408>
   16528:	bl	7b80 <getgid@plt>
   1652c:	mov	w20, w0
   16530:	bl	73c0 <getegid@plt>
   16534:	cmp	w20, w0
   16538:	b.ne	16568 <scols_init_debug@@SMARTCOLS_2.25+0x1408>  // b.any
   1653c:	mov	w4, #0x0                   	// #0
   16540:	mov	w3, #0x0                   	// #0
   16544:	mov	w2, #0x0                   	// #0
   16548:	mov	w1, #0x0                   	// #0
   1654c:	mov	w0, #0x3                   	// #3
   16550:	bl	8020 <prctl@plt>
   16554:	cbz	w0, 16568 <scols_init_debug@@SMARTCOLS_2.25+0x1408>
   16558:	mov	x0, x19
   1655c:	ldp	x19, x20, [sp, #16]
   16560:	ldp	x29, x30, [sp], #32
   16564:	b	7410 <secure_getenv@plt>
   16568:	mov	x0, #0x0                   	// #0
   1656c:	ldp	x19, x20, [sp, #16]
   16570:	ldp	x29, x30, [sp], #32
   16574:	ret
   16578:	sub	sp, sp, #0x450
   1657c:	stp	x29, x30, [sp]
   16580:	mov	x29, sp
   16584:	stp	x21, x22, [sp, #32]
   16588:	mov	x22, x1
   1658c:	mov	x21, x2
   16590:	mov	x1, #0x18                  	// #24
   16594:	stp	x23, x24, [sp, #48]
   16598:	mov	x23, x0
   1659c:	mov	x24, x3
   165a0:	mov	x0, #0x1                   	// #1
   165a4:	bl	7880 <calloc@plt>
   165a8:	cbz	x0, 1664c <scols_init_debug@@SMARTCOLS_2.25+0x14ec>
   165ac:	stp	x19, x20, [sp, #16]
   165b0:	mov	x19, x0
   165b4:	str	x24, [x0]
   165b8:	cbz	x21, 166dc <scols_init_debug@@SMARTCOLS_2.25+0x157c>
   165bc:	add	x20, sp, #0x48
   165c0:	mov	x1, x21
   165c4:	mov	x0, x20
   165c8:	mov	x2, #0x100                 	// #256
   165cc:	bl	7300 <mbstowcs@plt>
   165d0:	cbnz	x0, 16660 <scols_init_debug@@SMARTCOLS_2.25+0x1500>
   165d4:	mov	x0, x21
   165d8:	bl	72c0 <strlen@plt>
   165dc:	mov	w20, w0
   165e0:	cmp	w20, #0x0
   165e4:	b.gt	1667c <scols_init_debug@@SMARTCOLS_2.25+0x151c>
   165e8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   165ec:	mov	x2, x24
   165f0:	add	x0, x19, #0x8
   165f4:	add	x1, x1, #0x818
   165f8:	bl	7520 <asprintf@plt>
   165fc:	tbnz	w0, #31, 1668c <scols_init_debug@@SMARTCOLS_2.25+0x152c>
   16600:	ldr	x2, [x23]
   16604:	cbz	x2, 16618 <scols_init_debug@@SMARTCOLS_2.25+0x14b8>
   16608:	ldr	x3, [x2, #16]
   1660c:	cbz	x3, 166a8 <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   16610:	mov	x2, x3
   16614:	cbnz	x2, 16608 <scols_init_debug@@SMARTCOLS_2.25+0x14a8>
   16618:	str	x19, [x23]
   1661c:	cmp	w20, #0x0
   16620:	b.gt	166b4 <scols_init_debug@@SMARTCOLS_2.25+0x1554>
   16624:	ldr	x0, [x19, #8]
   16628:	mov	w20, #0x0                   	// #0
   1662c:	cbz	x0, 166b4 <scols_init_debug@@SMARTCOLS_2.25+0x1554>
   16630:	bl	72c0 <strlen@plt>
   16634:	mov	w20, w0
   16638:	ldr	w0, [x22]
   1663c:	cmp	w0, w20
   16640:	csel	w0, w0, w20, ge  // ge = tcont
   16644:	ldp	x19, x20, [sp, #16]
   16648:	str	w0, [x22]
   1664c:	ldp	x29, x30, [sp]
   16650:	ldp	x21, x22, [sp, #32]
   16654:	ldp	x23, x24, [sp, #48]
   16658:	add	sp, sp, #0x450
   1665c:	ret
   16660:	mov	x0, x20
   16664:	mov	x1, #0x100                 	// #256
   16668:	str	wzr, [sp, #1096]
   1666c:	bl	7740 <wcswidth@plt>
   16670:	mov	w20, w0
   16674:	cmp	w20, #0x0
   16678:	b.le	165e8 <scols_init_debug@@SMARTCOLS_2.25+0x1488>
   1667c:	mov	x0, x21
   16680:	bl	7930 <strdup@plt>
   16684:	str	x0, [x19, #8]
   16688:	cbnz	x0, 16600 <scols_init_debug@@SMARTCOLS_2.25+0x14a0>
   1668c:	mov	x0, x19
   16690:	ldp	x29, x30, [sp]
   16694:	ldp	x19, x20, [sp, #16]
   16698:	ldp	x21, x22, [sp, #32]
   1669c:	ldp	x23, x24, [sp, #48]
   166a0:	add	sp, sp, #0x450
   166a4:	b	7b50 <free@plt>
   166a8:	str	x19, [x2, #16]
   166ac:	cmp	w20, #0x0
   166b0:	b.le	16624 <scols_init_debug@@SMARTCOLS_2.25+0x14c4>
   166b4:	ldr	w0, [x22]
   166b8:	ldp	x29, x30, [sp]
   166bc:	cmp	w0, w20
   166c0:	csel	w0, w0, w20, ge  // ge = tcont
   166c4:	ldp	x19, x20, [sp, #16]
   166c8:	str	w0, [x22]
   166cc:	ldp	x21, x22, [sp, #32]
   166d0:	ldp	x23, x24, [sp, #48]
   166d4:	add	sp, sp, #0x450
   166d8:	ret
   166dc:	mov	w20, #0x0                   	// #0
   166e0:	b	165e8 <scols_init_debug@@SMARTCOLS_2.25+0x1488>
   166e4:	nop
   166e8:	cbz	x0, 16710 <scols_init_debug@@SMARTCOLS_2.25+0x15b0>
   166ec:	ldr	x0, [x0]
   166f0:	cbnz	x0, 16700 <scols_init_debug@@SMARTCOLS_2.25+0x15a0>
   166f4:	b	1670c <scols_init_debug@@SMARTCOLS_2.25+0x15ac>
   166f8:	ldr	x0, [x0, #16]
   166fc:	cbz	x0, 1670c <scols_init_debug@@SMARTCOLS_2.25+0x15ac>
   16700:	ldr	x2, [x0]
   16704:	cmp	x2, x1
   16708:	b.ne	166f8 <scols_init_debug@@SMARTCOLS_2.25+0x1598>  // b.any
   1670c:	ret
   16710:	mov	x0, #0x0                   	// #0
   16714:	ret
   16718:	mov	x1, #0x10                  	// #16
   1671c:	mov	x0, #0x1                   	// #1
   16720:	b	7880 <calloc@plt>
   16724:	nop
   16728:	stp	x29, x30, [sp, #-48]!
   1672c:	mov	x29, sp
   16730:	stp	x19, x20, [sp, #16]
   16734:	ldr	x19, [x0]
   16738:	str	x21, [sp, #32]
   1673c:	mov	x21, x0
   16740:	cbz	x19, 16764 <scols_init_debug@@SMARTCOLS_2.25+0x1604>
   16744:	nop
   16748:	mov	x20, x19
   1674c:	ldr	x19, [x19, #16]
   16750:	ldr	x0, [x20, #8]
   16754:	bl	7b50 <free@plt>
   16758:	mov	x0, x20
   1675c:	bl	7b50 <free@plt>
   16760:	cbnz	x19, 16748 <scols_init_debug@@SMARTCOLS_2.25+0x15e8>
   16764:	mov	x0, x21
   16768:	ldp	x19, x20, [sp, #16]
   1676c:	ldr	x21, [sp, #32]
   16770:	ldp	x29, x30, [sp], #48
   16774:	b	7b50 <free@plt>
   16778:	stp	x29, x30, [sp, #-32]!
   1677c:	mov	x29, sp
   16780:	stp	x19, x20, [sp, #16]
   16784:	mov	x19, x0
   16788:	mov	x20, x1
   1678c:	bl	166e8 <scols_init_debug@@SMARTCOLS_2.25+0x1588>
   16790:	cbz	x0, 167a0 <scols_init_debug@@SMARTCOLS_2.25+0x1640>
   16794:	ldp	x19, x20, [sp, #16]
   16798:	ldp	x29, x30, [sp], #32
   1679c:	ret
   167a0:	mov	w0, w20
   167a4:	bl	7ac0 <getpwuid@plt>
   167a8:	mov	x2, x0
   167ac:	cbz	x0, 167b4 <scols_init_debug@@SMARTCOLS_2.25+0x1654>
   167b0:	ldr	x2, [x0]
   167b4:	mov	x3, x20
   167b8:	add	x1, x19, #0x8
   167bc:	mov	x0, x19
   167c0:	ldp	x19, x20, [sp, #16]
   167c4:	ldp	x29, x30, [sp], #32
   167c8:	b	16578 <scols_init_debug@@SMARTCOLS_2.25+0x1418>
   167cc:	nop
   167d0:	stp	x29, x30, [sp, #-32]!
   167d4:	mov	x29, sp
   167d8:	stp	x19, x20, [sp, #16]
   167dc:	mov	x19, x0
   167e0:	mov	x20, x1
   167e4:	bl	166e8 <scols_init_debug@@SMARTCOLS_2.25+0x1588>
   167e8:	cbz	x0, 167f8 <scols_init_debug@@SMARTCOLS_2.25+0x1698>
   167ec:	ldp	x19, x20, [sp, #16]
   167f0:	ldp	x29, x30, [sp], #32
   167f4:	ret
   167f8:	mov	w0, w20
   167fc:	bl	8040 <getgrgid@plt>
   16800:	mov	x2, x0
   16804:	cbz	x0, 1680c <scols_init_debug@@SMARTCOLS_2.25+0x16ac>
   16808:	ldr	x2, [x0]
   1680c:	mov	x3, x20
   16810:	add	x1, x19, #0x8
   16814:	mov	x0, x19
   16818:	ldp	x19, x20, [sp, #16]
   1681c:	ldp	x29, x30, [sp], #32
   16820:	b	16578 <scols_init_debug@@SMARTCOLS_2.25+0x1418>
   16824:	nop
   16828:	mov	w1, #0xc2                  	// #194
   1682c:	movk	w1, #0x8, lsl #16
   16830:	b	7a10 <mkostemp@plt>
   16834:	nop
   16838:	stp	x29, x30, [sp, #-64]!
   1683c:	mov	x29, sp
   16840:	stp	x19, x20, [sp, #16]
   16844:	mov	x20, x0
   16848:	mov	x19, x2
   1684c:	cbz	x1, 168b4 <scols_init_debug@@SMARTCOLS_2.25+0x1754>
   16850:	mov	x2, x1
   16854:	mov	x3, x19
   16858:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1685c:	add	x0, sp, #0x38
   16860:	add	x1, x1, #0x830
   16864:	bl	7520 <asprintf@plt>
   16868:	tbnz	w0, #31, 168e0 <scols_init_debug@@SMARTCOLS_2.25+0x1780>
   1686c:	mov	w0, #0x3f                  	// #63
   16870:	str	x21, [sp, #32]
   16874:	bl	7f70 <umask@plt>
   16878:	mov	w21, w0
   1687c:	ldr	x0, [sp, #56]
   16880:	bl	16828 <scols_init_debug@@SMARTCOLS_2.25+0x16c8>
   16884:	mov	w19, w0
   16888:	mov	w0, w21
   1688c:	bl	7f70 <umask@plt>
   16890:	cmn	w19, #0x1
   16894:	ldr	x0, [sp, #56]
   16898:	b.eq	168d4 <scols_init_debug@@SMARTCOLS_2.25+0x1774>  // b.none
   1689c:	ldr	x21, [sp, #32]
   168a0:	str	x0, [x20]
   168a4:	mov	w0, w19
   168a8:	ldp	x19, x20, [sp, #16]
   168ac:	ldp	x29, x30, [sp], #64
   168b0:	ret
   168b4:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   168b8:	add	x0, x0, #0x828
   168bc:	bl	7ff0 <getenv@plt>
   168c0:	mov	x1, x0
   168c4:	cbnz	x0, 16850 <scols_init_debug@@SMARTCOLS_2.25+0x16f0>
   168c8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   168cc:	add	x1, x1, #0x820
   168d0:	b	16850 <scols_init_debug@@SMARTCOLS_2.25+0x16f0>
   168d4:	bl	7b50 <free@plt>
   168d8:	mov	x0, #0x0                   	// #0
   168dc:	b	1689c <scols_init_debug@@SMARTCOLS_2.25+0x173c>
   168e0:	mov	w19, #0xffffffff            	// #-1
   168e4:	b	168a4 <scols_init_debug@@SMARTCOLS_2.25+0x1744>
   168e8:	stp	x29, x30, [sp, #-48]!
   168ec:	mov	w2, w1
   168f0:	mov	w1, #0x406                 	// #1030
   168f4:	mov	x29, sp
   168f8:	stp	x19, x20, [sp, #16]
   168fc:	mov	w20, w0
   16900:	bl	7cc0 <fcntl@plt>
   16904:	mov	w19, w0
   16908:	tbnz	w0, #31, 1691c <scols_init_debug@@SMARTCOLS_2.25+0x17bc>
   1690c:	mov	w0, w19
   16910:	ldp	x19, x20, [sp, #16]
   16914:	ldp	x29, x30, [sp], #48
   16918:	ret
   1691c:	mov	w0, w20
   16920:	bl	7360 <dup@plt>
   16924:	mov	w19, w0
   16928:	tbnz	w0, #31, 1690c <scols_init_debug@@SMARTCOLS_2.25+0x17ac>
   1692c:	mov	w1, #0x1                   	// #1
   16930:	bl	7cc0 <fcntl@plt>
   16934:	tbnz	w0, #31, 1694c <scols_init_debug@@SMARTCOLS_2.25+0x17ec>
   16938:	orr	w2, w0, #0x1
   1693c:	mov	w1, #0x2                   	// #2
   16940:	mov	w0, w19
   16944:	bl	7cc0 <fcntl@plt>
   16948:	tbz	w0, #31, 1690c <scols_init_debug@@SMARTCOLS_2.25+0x17ac>
   1694c:	str	x21, [sp, #32]
   16950:	bl	7fd0 <__errno_location@plt>
   16954:	mov	x20, x0
   16958:	mov	w0, w19
   1695c:	mov	w19, #0xffffffff            	// #-1
   16960:	ldr	w21, [x20]
   16964:	bl	7970 <close@plt>
   16968:	str	w21, [x20]
   1696c:	ldr	x21, [sp, #32]
   16970:	b	1690c <scols_init_debug@@SMARTCOLS_2.25+0x17ac>
   16974:	nop
   16978:	b	80b0 <getdtablesize@plt>
   1697c:	nop
   16980:	stp	x29, x30, [sp, #-96]!
   16984:	mov	x29, sp
   16988:	stp	x19, x20, [sp, #16]
   1698c:	stp	x21, x22, [sp, #32]
   16990:	mov	x22, x0
   16994:	mov	x21, x1
   16998:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1699c:	add	x0, x0, #0x840
   169a0:	bl	74b0 <opendir@plt>
   169a4:	cbz	x0, 16a9c <scols_init_debug@@SMARTCOLS_2.25+0x193c>
   169a8:	stp	x23, x24, [sp, #48]
   169ac:	mov	x23, x0
   169b0:	mov	w24, #0x2e2e                	// #11822
   169b4:	str	x25, [sp, #64]
   169b8:	add	x25, sp, #0x58
   169bc:	nop
   169c0:	mov	x0, x23
   169c4:	bl	78f0 <readdir@plt>
   169c8:	cbz	x0, 16a70 <scols_init_debug@@SMARTCOLS_2.25+0x1910>
   169cc:	ldurh	w1, [x0, #19]
   169d0:	add	x19, x0, #0x13
   169d4:	cmp	w1, #0x2e
   169d8:	b.eq	169c0 <scols_init_debug@@SMARTCOLS_2.25+0x1860>  // b.none
   169dc:	cmp	w1, w24
   169e0:	b.eq	16a90 <scols_init_debug@@SMARTCOLS_2.25+0x1930>  // b.none
   169e4:	bl	7fd0 <__errno_location@plt>
   169e8:	mov	x20, x0
   169ec:	mov	x1, x25
   169f0:	mov	x0, x19
   169f4:	mov	w2, #0xa                   	// #10
   169f8:	str	wzr, [x20]
   169fc:	bl	7b00 <strtol@plt>
   16a00:	ldr	w1, [x20]
   16a04:	mov	x20, x0
   16a08:	cbnz	w1, 169c0 <scols_init_debug@@SMARTCOLS_2.25+0x1860>
   16a0c:	ldr	x0, [sp, #88]
   16a10:	cmp	x0, #0x0
   16a14:	ccmp	x0, x19, #0x4, ne  // ne = any
   16a18:	b.eq	169c0 <scols_init_debug@@SMARTCOLS_2.25+0x1860>  // b.none
   16a1c:	ldrsb	w0, [x0]
   16a20:	cbnz	w0, 169c0 <scols_init_debug@@SMARTCOLS_2.25+0x1860>
   16a24:	mov	x0, x23
   16a28:	bl	7d00 <dirfd@plt>
   16a2c:	mov	w2, w20
   16a30:	cmp	w0, w20
   16a34:	b.eq	169c0 <scols_init_debug@@SMARTCOLS_2.25+0x1860>  // b.none
   16a38:	cbz	x21, 16a58 <scols_init_debug@@SMARTCOLS_2.25+0x18f8>
   16a3c:	mov	x1, #0x0                   	// #0
   16a40:	ldr	w0, [x22, x1, lsl #2]
   16a44:	add	x1, x1, #0x1
   16a48:	cmp	w2, w0
   16a4c:	b.eq	169c0 <scols_init_debug@@SMARTCOLS_2.25+0x1860>  // b.none
   16a50:	cmp	x21, x1
   16a54:	b.ne	16a40 <scols_init_debug@@SMARTCOLS_2.25+0x18e0>  // b.any
   16a58:	mov	w0, w20
   16a5c:	bl	7970 <close@plt>
   16a60:	mov	x0, x23
   16a64:	bl	78f0 <readdir@plt>
   16a68:	cbnz	x0, 169cc <scols_init_debug@@SMARTCOLS_2.25+0x186c>
   16a6c:	nop
   16a70:	mov	x0, x23
   16a74:	bl	7940 <closedir@plt>
   16a78:	ldp	x23, x24, [sp, #48]
   16a7c:	ldr	x25, [sp, #64]
   16a80:	ldp	x19, x20, [sp, #16]
   16a84:	ldp	x21, x22, [sp, #32]
   16a88:	ldp	x29, x30, [sp], #96
   16a8c:	ret
   16a90:	ldrb	w0, [x19, #2]
   16a94:	cbz	w0, 169c0 <scols_init_debug@@SMARTCOLS_2.25+0x1860>
   16a98:	b	169e4 <scols_init_debug@@SMARTCOLS_2.25+0x1884>
   16a9c:	bl	16978 <scols_init_debug@@SMARTCOLS_2.25+0x1818>
   16aa0:	mov	w19, #0x0                   	// #0
   16aa4:	mov	w20, w0
   16aa8:	cmp	w0, #0x0
   16aac:	b.le	16a80 <scols_init_debug@@SMARTCOLS_2.25+0x1920>
   16ab0:	mov	x2, #0x0                   	// #0
   16ab4:	cbnz	x21, 16ac4 <scols_init_debug@@SMARTCOLS_2.25+0x1964>
   16ab8:	b	16af0 <scols_init_debug@@SMARTCOLS_2.25+0x1990>
   16abc:	cmp	x21, x2
   16ac0:	b.eq	16af0 <scols_init_debug@@SMARTCOLS_2.25+0x1990>  // b.none
   16ac4:	ldr	w1, [x22, x2, lsl #2]
   16ac8:	add	x2, x2, #0x1
   16acc:	cmp	w1, w19
   16ad0:	b.ne	16abc <scols_init_debug@@SMARTCOLS_2.25+0x195c>  // b.any
   16ad4:	add	w19, w19, #0x1
   16ad8:	cmp	w20, w19
   16adc:	b.ne	16ab0 <scols_init_debug@@SMARTCOLS_2.25+0x1950>  // b.any
   16ae0:	ldp	x19, x20, [sp, #16]
   16ae4:	ldp	x21, x22, [sp, #32]
   16ae8:	ldp	x29, x30, [sp], #96
   16aec:	ret
   16af0:	mov	w0, w19
   16af4:	add	w19, w19, #0x1
   16af8:	bl	7970 <close@plt>
   16afc:	cmp	w20, w19
   16b00:	b.ne	16ab0 <scols_init_debug@@SMARTCOLS_2.25+0x1950>  // b.any
   16b04:	b	16ae0 <scols_init_debug@@SMARTCOLS_2.25+0x1980>
   16b08:	stp	x29, x30, [sp, #-64]!
   16b0c:	mov	x29, sp
   16b10:	stp	x19, x20, [sp, #16]
   16b14:	cbz	x0, 16c0c <scols_init_debug@@SMARTCOLS_2.25+0x1aac>
   16b18:	str	x23, [sp, #48]
   16b1c:	mov	w23, w1
   16b20:	ldrsb	w1, [x0]
   16b24:	cbz	w1, 16c00 <scols_init_debug@@SMARTCOLS_2.25+0x1aa0>
   16b28:	stp	x21, x22, [sp, #32]
   16b2c:	bl	7930 <strdup@plt>
   16b30:	mov	x22, x0
   16b34:	cbz	x0, 16c14 <scols_init_debug@@SMARTCOLS_2.25+0x1ab4>
   16b38:	ldrsb	w0, [x0]
   16b3c:	mov	x20, x22
   16b40:	cmp	w0, #0x2f
   16b44:	b.ne	16b50 <scols_init_debug@@SMARTCOLS_2.25+0x19f0>  // b.any
   16b48:	ldrsb	w0, [x22, #1]
   16b4c:	add	x20, x22, #0x1
   16b50:	mov	w21, #0x2f                  	// #47
   16b54:	cbnz	w0, 16b78 <scols_init_debug@@SMARTCOLS_2.25+0x1a18>
   16b58:	b	16bf8 <scols_init_debug@@SMARTCOLS_2.25+0x1a98>
   16b5c:	strb	wzr, [x0]
   16b60:	ldrsb	w2, [x20]
   16b64:	cbnz	w2, 16bd0 <scols_init_debug@@SMARTCOLS_2.25+0x1a70>
   16b68:	mov	x20, x19
   16b6c:	strb	w21, [x20], #1
   16b70:	ldrsb	w2, [x19, #1]
   16b74:	cbz	w2, 16bf8 <scols_init_debug@@SMARTCOLS_2.25+0x1a98>
   16b78:	mov	x0, x20
   16b7c:	mov	w1, #0x2f                  	// #47
   16b80:	bl	7c60 <strchr@plt>
   16b84:	mov	x19, x0
   16b88:	cbnz	x0, 16b5c <scols_init_debug@@SMARTCOLS_2.25+0x19fc>
   16b8c:	mov	w1, w23
   16b90:	mov	x0, x22
   16b94:	bl	80d0 <mkdir@plt>
   16b98:	mov	w20, w0
   16b9c:	cbz	w0, 16bf8 <scols_init_debug@@SMARTCOLS_2.25+0x1a98>
   16ba0:	bl	7fd0 <__errno_location@plt>
   16ba4:	ldr	w0, [x0]
   16ba8:	cmp	w0, #0x11
   16bac:	b.eq	16bf8 <scols_init_debug@@SMARTCOLS_2.25+0x1a98>  // b.none
   16bb0:	mov	x0, x22
   16bb4:	bl	7b50 <free@plt>
   16bb8:	ldp	x21, x22, [sp, #32]
   16bbc:	ldr	x23, [sp, #48]
   16bc0:	mov	w0, w20
   16bc4:	ldp	x19, x20, [sp, #16]
   16bc8:	ldp	x29, x30, [sp], #64
   16bcc:	ret
   16bd0:	mov	w1, w23
   16bd4:	mov	x0, x22
   16bd8:	bl	80d0 <mkdir@plt>
   16bdc:	mov	w20, w0
   16be0:	cbz	w0, 16b68 <scols_init_debug@@SMARTCOLS_2.25+0x1a08>
   16be4:	bl	7fd0 <__errno_location@plt>
   16be8:	ldr	w0, [x0]
   16bec:	cmp	w0, #0x11
   16bf0:	b.eq	16b68 <scols_init_debug@@SMARTCOLS_2.25+0x1a08>  // b.none
   16bf4:	b	16bb0 <scols_init_debug@@SMARTCOLS_2.25+0x1a50>
   16bf8:	mov	w20, #0x0                   	// #0
   16bfc:	b	16bb0 <scols_init_debug@@SMARTCOLS_2.25+0x1a50>
   16c00:	mov	w20, #0xffffffea            	// #-22
   16c04:	ldr	x23, [sp, #48]
   16c08:	b	16bc0 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   16c0c:	mov	w20, #0xffffffea            	// #-22
   16c10:	b	16bc0 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   16c14:	mov	w20, #0xfffffff4            	// #-12
   16c18:	ldp	x21, x22, [sp, #32]
   16c1c:	ldr	x23, [sp, #48]
   16c20:	b	16bc0 <scols_init_debug@@SMARTCOLS_2.25+0x1a60>
   16c24:	nop
   16c28:	cbz	x0, 16c4c <scols_init_debug@@SMARTCOLS_2.25+0x1aec>
   16c2c:	stp	x29, x30, [sp, #-16]!
   16c30:	mov	w1, #0x2f                  	// #47
   16c34:	mov	x29, sp
   16c38:	bl	79a0 <strrchr@plt>
   16c3c:	cbz	x0, 16c44 <scols_init_debug@@SMARTCOLS_2.25+0x1ae4>
   16c40:	strb	wzr, [x0], #1
   16c44:	ldp	x29, x30, [sp], #16
   16c48:	ret
   16c4c:	mov	x0, #0x0                   	// #0
   16c50:	ret
   16c54:	nop
   16c58:	stp	x29, x30, [sp, #-240]!
   16c5c:	mov	x29, sp
   16c60:	stp	x19, x20, [sp, #16]
   16c64:	stp	x21, x22, [sp, #32]
   16c68:	mov	x21, x1
   16c6c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16c70:	stp	x25, x26, [sp, #64]
   16c74:	add	x1, x1, #0xea0
   16c78:	mov	x25, x2
   16c7c:	stp	x27, x28, [sp, #80]
   16c80:	mov	x27, x3
   16c84:	str	wzr, [x2]
   16c88:	str	w4, [sp, #108]
   16c8c:	bl	78a0 <setmntent@plt>
   16c90:	cbz	x0, 16ea8 <scols_init_debug@@SMARTCOLS_2.25+0x1d48>
   16c94:	add	x22, sp, #0x70
   16c98:	mov	x20, x0
   16c9c:	mov	x1, x21
   16ca0:	mov	x2, x22
   16ca4:	mov	w0, #0x0                   	// #0
   16ca8:	stp	x23, x24, [sp, #48]
   16cac:	bl	8010 <__xstat@plt>
   16cb0:	cbz	w0, 16dfc <scols_init_debug@@SMARTCOLS_2.25+0x1c9c>
   16cb4:	mov	x28, #0x0                   	// #0
   16cb8:	mov	x24, #0x0                   	// #0
   16cbc:	mov	x23, #0x0                   	// #0
   16cc0:	mov	x0, x20
   16cc4:	bl	7ed0 <getmntent@plt>
   16cc8:	mov	x19, x0
   16ccc:	cbz	x0, 16e28 <scols_init_debug@@SMARTCOLS_2.25+0x1cc8>
   16cd0:	ldr	x26, [x19]
   16cd4:	ldrsb	w0, [x26]
   16cd8:	cmp	w0, #0x2f
   16cdc:	b.ne	16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>  // b.any
   16ce0:	mov	x1, x26
   16ce4:	mov	x0, x21
   16ce8:	bl	7ab0 <strcmp@plt>
   16cec:	cbz	w0, 16d30 <scols_init_debug@@SMARTCOLS_2.25+0x1bd0>
   16cf0:	mov	x1, x26
   16cf4:	mov	x2, x22
   16cf8:	mov	w0, #0x0                   	// #0
   16cfc:	bl	8010 <__xstat@plt>
   16d00:	cbnz	w0, 16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   16d04:	ldr	w1, [sp, #128]
   16d08:	and	w1, w1, #0xf000
   16d0c:	cmp	w1, #0x6, lsl #12
   16d10:	b.eq	16e58 <scols_init_debug@@SMARTCOLS_2.25+0x1cf8>  // b.none
   16d14:	cbz	x23, 16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   16d18:	ldr	x0, [sp, #112]
   16d1c:	cmp	x0, x23
   16d20:	b.ne	16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>  // b.any
   16d24:	ldr	x0, [sp, #120]
   16d28:	cmp	x0, x28
   16d2c:	b.ne	16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>  // b.any
   16d30:	ldr	x1, [x19, #8]
   16d34:	mov	x2, x22
   16d38:	mov	w0, #0x0                   	// #0
   16d3c:	bl	8010 <__xstat@plt>
   16d40:	tbnz	w0, #31, 16f4c <scols_init_debug@@SMARTCOLS_2.25+0x1dec>
   16d44:	cbz	x24, 16d54 <scols_init_debug@@SMARTCOLS_2.25+0x1bf4>
   16d48:	ldr	x0, [sp, #112]
   16d4c:	cmp	x0, x24
   16d50:	b.ne	16e2c <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>  // b.any
   16d54:	mov	w0, #0x1                   	// #1
   16d58:	str	w0, [x25]
   16d5c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   16d60:	mov	x0, x19
   16d64:	add	x1, x1, #0x860
   16d68:	bl	7c10 <hasmntopt@plt>
   16d6c:	cbz	x0, 16d7c <scols_init_debug@@SMARTCOLS_2.25+0x1c1c>
   16d70:	ldr	w0, [x25]
   16d74:	orr	w0, w0, #0x4
   16d78:	str	w0, [x25]
   16d7c:	ldr	x1, [x19, #8]
   16d80:	cbz	x27, 16da0 <scols_init_debug@@SMARTCOLS_2.25+0x1c40>
   16d84:	ldrsw	x21, [sp, #108]
   16d88:	mov	x0, x27
   16d8c:	sub	x21, x21, #0x1
   16d90:	mov	x2, x21
   16d94:	bl	7f10 <strncpy@plt>
   16d98:	strb	wzr, [x27, x21]
   16d9c:	ldr	x1, [x19, #8]
   16da0:	ldrb	w0, [x1]
   16da4:	cmp	w0, #0x2f
   16da8:	b.ne	16e2c <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>  // b.any
   16dac:	ldrb	w0, [x1, #1]
   16db0:	cbnz	w0, 16e2c <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>
   16db4:	ldr	w0, [x25]
   16db8:	orr	w0, w0, #0x2
   16dbc:	str	w0, [x25]
   16dc0:	mov	w1, #0x42                  	// #66
   16dc4:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   16dc8:	movk	w1, #0x8, lsl #16
   16dcc:	add	x0, x21, #0x868
   16dd0:	mov	w2, #0x180                 	// #384
   16dd4:	bl	7710 <open@plt>
   16dd8:	tbz	w0, #31, 16f60 <scols_init_debug@@SMARTCOLS_2.25+0x1e00>
   16ddc:	bl	7fd0 <__errno_location@plt>
   16de0:	ldr	w0, [x0]
   16de4:	cmp	w0, #0x1e
   16de8:	b.eq	16f68 <scols_init_debug@@SMARTCOLS_2.25+0x1e08>  // b.none
   16dec:	add	x0, x21, #0x868
   16df0:	mov	w19, #0x0                   	// #0
   16df4:	bl	80a0 <unlink@plt>
   16df8:	b	16e30 <scols_init_debug@@SMARTCOLS_2.25+0x1cd0>
   16dfc:	ldr	w0, [sp, #128]
   16e00:	and	w0, w0, #0xf000
   16e04:	cmp	w0, #0x6, lsl #12
   16e08:	b.eq	16f2c <scols_init_debug@@SMARTCOLS_2.25+0x1dcc>  // b.none
   16e0c:	mov	x0, x20
   16e10:	mov	x24, #0x0                   	// #0
   16e14:	ldp	x23, x28, [sp, #112]
   16e18:	bl	7ed0 <getmntent@plt>
   16e1c:	mov	x19, x0
   16e20:	cbnz	x0, 16cd0 <scols_init_debug@@SMARTCOLS_2.25+0x1b70>
   16e24:	nop
   16e28:	cbnz	x24, 16ecc <scols_init_debug@@SMARTCOLS_2.25+0x1d6c>
   16e2c:	mov	w19, #0x0                   	// #0
   16e30:	mov	x0, x20
   16e34:	bl	78c0 <endmntent@plt>
   16e38:	mov	w0, w19
   16e3c:	ldp	x19, x20, [sp, #16]
   16e40:	ldp	x21, x22, [sp, #32]
   16e44:	ldp	x23, x24, [sp, #48]
   16e48:	ldp	x25, x26, [sp, #64]
   16e4c:	ldp	x27, x28, [sp, #80]
   16e50:	ldp	x29, x30, [sp], #240
   16e54:	ret
   16e58:	cbz	x24, 16e68 <scols_init_debug@@SMARTCOLS_2.25+0x1d08>
   16e5c:	ldr	x1, [sp, #144]
   16e60:	cmp	x1, x24
   16e64:	b.eq	16f3c <scols_init_debug@@SMARTCOLS_2.25+0x1ddc>  // b.none
   16e68:	cbz	x23, 16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   16e6c:	ldr	x1, [sp, #144]
   16e70:	lsr	x0, x1, #32
   16e74:	ubfx	w1, w1, #8, #12
   16e78:	and	w0, w0, #0xfffff000
   16e7c:	orr	w0, w0, w1
   16e80:	cmp	w0, #0x7
   16e84:	b.ne	16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>  // b.any
   16e88:	ldr	x0, [x19]
   16e8c:	mov	x1, x21
   16e90:	mov	w4, #0x0                   	// #0
   16e94:	mov	x3, #0x0                   	// #0
   16e98:	mov	x2, #0x0                   	// #0
   16e9c:	bl	23c00 <scols_init_debug@@SMARTCOLS_2.25+0xeaa0>
   16ea0:	cbz	w0, 16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   16ea4:	b	16d30 <scols_init_debug@@SMARTCOLS_2.25+0x1bd0>
   16ea8:	bl	7fd0 <__errno_location@plt>
   16eac:	ldr	w19, [x0]
   16eb0:	ldp	x21, x22, [sp, #32]
   16eb4:	mov	w0, w19
   16eb8:	ldp	x19, x20, [sp, #16]
   16ebc:	ldp	x25, x26, [sp, #64]
   16ec0:	ldp	x27, x28, [sp, #80]
   16ec4:	ldp	x29, x30, [sp], #240
   16ec8:	ret
   16ecc:	adrp	x19, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   16ed0:	add	x19, x19, #0x858
   16ed4:	mov	x2, x22
   16ed8:	mov	x1, x19
   16edc:	mov	w0, #0x0                   	// #0
   16ee0:	bl	8010 <__xstat@plt>
   16ee4:	cbnz	w0, 16e2c <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>
   16ee8:	ldr	x0, [sp, #112]
   16eec:	cmp	x0, x24
   16ef0:	b.ne	16e2c <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>  // b.any
   16ef4:	mov	w0, #0x1                   	// #1
   16ef8:	str	w0, [x25]
   16efc:	mov	w0, #0x3                   	// #3
   16f00:	cbz	x27, 16dbc <scols_init_debug@@SMARTCOLS_2.25+0x1c5c>
   16f04:	ldrsw	x26, [sp, #108]
   16f08:	mov	x1, x19
   16f0c:	mov	x0, x27
   16f10:	sub	x26, x26, #0x1
   16f14:	mov	x2, x26
   16f18:	bl	7f10 <strncpy@plt>
   16f1c:	strb	wzr, [x27, x26]
   16f20:	ldr	w0, [x25]
   16f24:	orr	w0, w0, #0x2
   16f28:	b	16dbc <scols_init_debug@@SMARTCOLS_2.25+0x1c5c>
   16f2c:	mov	x28, #0x0                   	// #0
   16f30:	mov	x23, #0x0                   	// #0
   16f34:	ldr	x24, [sp, #144]
   16f38:	b	16cc0 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   16f3c:	ldr	x1, [x19, #8]
   16f40:	mov	x2, x22
   16f44:	bl	8010 <__xstat@plt>
   16f48:	tbz	w0, #31, 16d48 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>
   16f4c:	bl	7fd0 <__errno_location@plt>
   16f50:	ldr	w19, [x0]
   16f54:	cmp	w19, #0x2
   16f58:	b.ne	16e30 <scols_init_debug@@SMARTCOLS_2.25+0x1cd0>  // b.any
   16f5c:	b	16e2c <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>
   16f60:	bl	7970 <close@plt>
   16f64:	b	16dec <scols_init_debug@@SMARTCOLS_2.25+0x1c8c>
   16f68:	ldr	w0, [x25]
   16f6c:	orr	w0, w0, #0x4
   16f70:	str	w0, [x25]
   16f74:	b	16dec <scols_init_debug@@SMARTCOLS_2.25+0x1c8c>
   16f78:	sub	sp, sp, #0x4d0
   16f7c:	stp	x29, x30, [sp]
   16f80:	mov	x29, sp
   16f84:	stp	x25, x26, [sp, #64]
   16f88:	add	x26, sp, #0x50
   16f8c:	mov	x25, #0x0                   	// #0
   16f90:	stp	x19, x20, [sp, #16]
   16f94:	mov	x20, x0
   16f98:	stp	x21, x22, [sp, #32]
   16f9c:	mov	x22, x2
   16fa0:	sxtw	x21, w3
   16fa4:	mov	x2, x26
   16fa8:	stp	x23, x24, [sp, #48]
   16fac:	mov	x23, x1
   16fb0:	mov	x1, x0
   16fb4:	mov	w0, #0x0                   	// #0
   16fb8:	bl	8010 <__xstat@plt>
   16fbc:	cbnz	w0, 16fd4 <scols_init_debug@@SMARTCOLS_2.25+0x1e74>
   16fc0:	ldr	w0, [sp, #96]
   16fc4:	ldr	x25, [sp, #112]
   16fc8:	and	w0, w0, #0xf000
   16fcc:	cmp	w0, #0x6, lsl #12
   16fd0:	csel	x25, x25, xzr, eq  // eq = none
   16fd4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   16fd8:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   16fdc:	add	x1, x1, #0xf38
   16fe0:	add	x0, x0, #0x880
   16fe4:	bl	7660 <fopen@plt>
   16fe8:	mov	x19, x0
   16fec:	cbz	x0, 17084 <scols_init_debug@@SMARTCOLS_2.25+0x1f24>
   16ff0:	add	x24, sp, #0xd0
   16ff4:	mov	x2, x0
   16ff8:	mov	w1, #0x400                 	// #1024
   16ffc:	mov	x0, x24
   17000:	bl	8100 <fgets@plt>
   17004:	cbz	x0, 1707c <scols_init_debug@@SMARTCOLS_2.25+0x1f1c>
   17008:	ldrsb	w0, [sp, #208]
   1700c:	cbz	w0, 17068 <scols_init_debug@@SMARTCOLS_2.25+0x1f08>
   17010:	mov	x0, #0x6946                	// #26950
   17014:	ldr	x1, [x24]
   17018:	movk	x0, #0x656c, lsl #16
   1701c:	movk	x0, #0x616e, lsl #32
   17020:	movk	x0, #0x656d, lsl #48
   17024:	cmp	x1, x0
   17028:	b.eq	17148 <scols_init_debug@@SMARTCOLS_2.25+0x1fe8>  // b.none
   1702c:	mov	x0, x24
   17030:	mov	w1, #0x20                  	// #32
   17034:	bl	7c60 <strchr@plt>
   17038:	cbz	x0, 17040 <scols_init_debug@@SMARTCOLS_2.25+0x1ee0>
   1703c:	strb	wzr, [x0]
   17040:	mov	x0, x24
   17044:	mov	w1, #0x9                   	// #9
   17048:	bl	7c60 <strchr@plt>
   1704c:	cbz	x0, 17054 <scols_init_debug@@SMARTCOLS_2.25+0x1ef4>
   17050:	strb	wzr, [x0]
   17054:	mov	x1, x20
   17058:	mov	x0, x24
   1705c:	bl	7ab0 <strcmp@plt>
   17060:	cbz	w0, 171b0 <scols_init_debug@@SMARTCOLS_2.25+0x2050>
   17064:	cbnz	x25, 17180 <scols_init_debug@@SMARTCOLS_2.25+0x2020>
   17068:	mov	x2, x19
   1706c:	mov	x0, x24
   17070:	mov	w1, #0x400                 	// #1024
   17074:	bl	8100 <fgets@plt>
   17078:	cbnz	x0, 1702c <scols_init_debug@@SMARTCOLS_2.25+0x1ecc>
   1707c:	mov	x0, x19
   17080:	bl	7610 <fclose@plt>
   17084:	mov	w4, w21
   17088:	mov	x3, x22
   1708c:	mov	x2, x23
   17090:	mov	x1, x20
   17094:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   17098:	add	x0, x24, #0x8a8
   1709c:	bl	16c58 <scols_init_debug@@SMARTCOLS_2.25+0x1af8>
   170a0:	mov	w19, w0
   170a4:	cbnz	w0, 170b0 <scols_init_debug@@SMARTCOLS_2.25+0x1f50>
   170a8:	ldr	w0, [x23]
   170ac:	cbnz	w0, 170c8 <scols_init_debug@@SMARTCOLS_2.25+0x1f68>
   170b0:	add	x0, x24, #0x8a8
   170b4:	mov	w1, #0x4                   	// #4
   170b8:	bl	7a30 <access@plt>
   170bc:	cbnz	w0, 17158 <scols_init_debug@@SMARTCOLS_2.25+0x1ff8>
   170c0:	str	wzr, [x23]
   170c4:	cbnz	w19, 170f4 <scols_init_debug@@SMARTCOLS_2.25+0x1f94>
   170c8:	add	x24, sp, #0xd0
   170cc:	mov	x2, x24
   170d0:	mov	x1, x20
   170d4:	mov	w0, #0x0                   	// #0
   170d8:	bl	8010 <__xstat@plt>
   170dc:	cbnz	w0, 170f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f90>
   170e0:	ldr	w0, [sp, #224]
   170e4:	and	w0, w0, #0xf000
   170e8:	cmp	w0, #0x6, lsl #12
   170ec:	b.eq	17114 <scols_init_debug@@SMARTCOLS_2.25+0x1fb4>  // b.none
   170f0:	mov	w19, #0x0                   	// #0
   170f4:	mov	w0, w19
   170f8:	ldp	x29, x30, [sp]
   170fc:	ldp	x19, x20, [sp, #16]
   17100:	ldp	x21, x22, [sp, #32]
   17104:	ldp	x23, x24, [sp, #48]
   17108:	ldp	x25, x26, [sp, #64]
   1710c:	add	sp, sp, #0x4d0
   17110:	ret
   17114:	mov	w1, #0x80                  	// #128
   17118:	mov	x0, x20
   1711c:	movk	w1, #0x8, lsl #16
   17120:	bl	7710 <open@plt>
   17124:	tbz	w0, #31, 171ec <scols_init_debug@@SMARTCOLS_2.25+0x208c>
   17128:	bl	7fd0 <__errno_location@plt>
   1712c:	ldr	w0, [x0]
   17130:	cmp	w0, #0x10
   17134:	b.ne	170f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f90>  // b.any
   17138:	ldr	w0, [x23]
   1713c:	orr	w0, w0, #0x10
   17140:	str	w0, [x23]
   17144:	b	170f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f90>
   17148:	ldrb	w0, [x24, #8]
   1714c:	cmp	w0, #0x9
   17150:	b.ne	1702c <scols_init_debug@@SMARTCOLS_2.25+0x1ecc>  // b.any
   17154:	b	17068 <scols_init_debug@@SMARTCOLS_2.25+0x1f08>
   17158:	mov	w4, w21
   1715c:	mov	x3, x22
   17160:	mov	x2, x23
   17164:	mov	x1, x20
   17168:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1716c:	add	x0, x0, #0x8b8
   17170:	bl	16c58 <scols_init_debug@@SMARTCOLS_2.25+0x1af8>
   17174:	mov	w19, w0
   17178:	cbz	w19, 170c8 <scols_init_debug@@SMARTCOLS_2.25+0x1f68>
   1717c:	b	170f4 <scols_init_debug@@SMARTCOLS_2.25+0x1f94>
   17180:	mov	x2, x26
   17184:	mov	x1, x24
   17188:	mov	w0, #0x0                   	// #0
   1718c:	bl	8010 <__xstat@plt>
   17190:	cbnz	w0, 17068 <scols_init_debug@@SMARTCOLS_2.25+0x1f08>
   17194:	ldr	w0, [sp, #96]
   17198:	and	w0, w0, #0xf000
   1719c:	cmp	w0, #0x6, lsl #12
   171a0:	b.ne	17068 <scols_init_debug@@SMARTCOLS_2.25+0x1f08>  // b.any
   171a4:	ldr	x0, [sp, #112]
   171a8:	cmp	x25, x0
   171ac:	b.ne	17068 <scols_init_debug@@SMARTCOLS_2.25+0x1f08>  // b.any
   171b0:	mov	x0, x19
   171b4:	bl	7610 <fclose@plt>
   171b8:	mov	w0, #0x9                   	// #9
   171bc:	str	w0, [x23]
   171c0:	cmp	x22, #0x0
   171c4:	ccmp	w21, #0x0, #0x4, ne  // ne = any
   171c8:	b.eq	170cc <scols_init_debug@@SMARTCOLS_2.25+0x1f6c>  // b.none
   171cc:	sub	x21, x21, #0x1
   171d0:	mov	x0, x22
   171d4:	mov	x2, x21
   171d8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   171dc:	add	x1, x1, #0x8a0
   171e0:	bl	7f10 <strncpy@plt>
   171e4:	strb	wzr, [x22, x21]
   171e8:	b	170cc <scols_init_debug@@SMARTCOLS_2.25+0x1f6c>
   171ec:	bl	7970 <close@plt>
   171f0:	b	170f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f90>
   171f4:	nop
   171f8:	stp	x29, x30, [sp, #-32]!
   171fc:	mov	w3, #0x0                   	// #0
   17200:	mov	x2, #0x0                   	// #0
   17204:	mov	x29, sp
   17208:	add	x1, sp, #0x1c
   1720c:	str	wzr, [sp, #28]
   17210:	bl	16f78 <scols_init_debug@@SMARTCOLS_2.25+0x1e18>
   17214:	cbnz	w0, 17228 <scols_init_debug@@SMARTCOLS_2.25+0x20c8>
   17218:	ldr	w0, [sp, #28]
   1721c:	ldp	x29, x30, [sp], #32
   17220:	and	w0, w0, #0x1
   17224:	ret
   17228:	mov	w0, #0x0                   	// #0
   1722c:	ldp	x29, x30, [sp], #32
   17230:	ret
   17234:	nop
   17238:	cbz	x0, 172e4 <scols_init_debug@@SMARTCOLS_2.25+0x2184>
   1723c:	stp	x29, x30, [sp, #-64]!
   17240:	mov	x29, sp
   17244:	stp	x21, x22, [sp, #32]
   17248:	adrp	x22, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1724c:	add	x22, x22, #0x760
   17250:	stp	x23, x24, [sp, #48]
   17254:	mov	x23, x0
   17258:	mov	x21, #0x15                  	// #21
   1725c:	stp	x19, x20, [sp, #16]
   17260:	mov	x20, #0x0                   	// #0
   17264:	nop
   17268:	add	x19, x20, x21
   1726c:	mov	x0, x23
   17270:	cmp	x20, x21
   17274:	b.cs	172ac <scols_init_debug@@SMARTCOLS_2.25+0x214c>  // b.hs, b.nlast
   17278:	lsr	x19, x19, #1
   1727c:	lsl	x1, x19, #4
   17280:	add	x24, x22, x1
   17284:	ldr	x1, [x22, x1]
   17288:	bl	7ab0 <strcmp@plt>
   1728c:	cmp	w0, #0x0
   17290:	b.lt	172c4 <scols_init_debug@@SMARTCOLS_2.25+0x2164>  // b.tstop
   17294:	b.eq	172cc <scols_init_debug@@SMARTCOLS_2.25+0x216c>  // b.none
   17298:	add	x20, x19, #0x1
   1729c:	mov	x0, x23
   172a0:	add	x19, x20, x21
   172a4:	cmp	x20, x21
   172a8:	b.cc	17278 <scols_init_debug@@SMARTCOLS_2.25+0x2118>  // b.lo, b.ul, b.last
   172ac:	mov	x0, #0x0                   	// #0
   172b0:	ldp	x19, x20, [sp, #16]
   172b4:	ldp	x21, x22, [sp, #32]
   172b8:	ldp	x23, x24, [sp, #48]
   172bc:	ldp	x29, x30, [sp], #64
   172c0:	ret
   172c4:	mov	x21, x19
   172c8:	b	17268 <scols_init_debug@@SMARTCOLS_2.25+0x2108>
   172cc:	ldr	x0, [x24, #8]
   172d0:	ldp	x19, x20, [sp, #16]
   172d4:	ldp	x21, x22, [sp, #32]
   172d8:	ldp	x23, x24, [sp, #48]
   172dc:	ldp	x29, x30, [sp], #64
   172e0:	ret
   172e4:	mov	x0, #0x0                   	// #0
   172e8:	ret
   172ec:	nop
   172f0:	stp	x29, x30, [sp, #-64]!
   172f4:	mov	x29, sp
   172f8:	stp	x23, x24, [sp, #48]
   172fc:	cbz	x0, 173b8 <scols_init_debug@@SMARTCOLS_2.25+0x2258>
   17300:	mov	x24, x0
   17304:	bl	72c0 <strlen@plt>
   17308:	lsl	x0, x0, #2
   1730c:	add	x0, x0, #0x1
   17310:	bl	76a0 <malloc@plt>
   17314:	mov	x23, x0
   17318:	cbz	x0, 173b8 <scols_init_debug@@SMARTCOLS_2.25+0x2258>
   1731c:	stp	x19, x20, [sp, #16]
   17320:	mov	x20, x0
   17324:	stp	x21, x22, [sp, #32]
   17328:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1732c:	mov	w22, #0x5c                  	// #92
   17330:	ldrsb	w19, [x24]
   17334:	add	x21, x21, #0xa40
   17338:	cbz	w19, 1739c <scols_init_debug@@SMARTCOLS_2.25+0x223c>
   1733c:	nop
   17340:	mov	w1, w19
   17344:	mov	x0, x21
   17348:	bl	7c60 <strchr@plt>
   1734c:	ubfx	x3, x19, #6, #2
   17350:	ubfx	x2, x19, #3, #3
   17354:	and	w1, w19, #0x7
   17358:	add	w3, w3, #0x30
   1735c:	add	w2, w2, #0x30
   17360:	add	w1, w1, #0x30
   17364:	cbz	x0, 1738c <scols_init_debug@@SMARTCOLS_2.25+0x222c>
   17368:	ldrsb	w19, [x24, #1]!
   1736c:	add	x0, x20, #0x4
   17370:	strb	w22, [x20]
   17374:	strb	w3, [x20, #1]
   17378:	strb	w2, [x20, #2]
   1737c:	strb	w1, [x20, #3]
   17380:	cbz	w19, 1739c <scols_init_debug@@SMARTCOLS_2.25+0x223c>
   17384:	mov	x20, x0
   17388:	b	17340 <scols_init_debug@@SMARTCOLS_2.25+0x21e0>
   1738c:	mov	x0, x20
   17390:	strb	w19, [x0], #1
   17394:	ldrsb	w19, [x24, #1]!
   17398:	cbnz	w19, 17384 <scols_init_debug@@SMARTCOLS_2.25+0x2224>
   1739c:	strb	wzr, [x0]
   173a0:	mov	x0, x23
   173a4:	ldp	x19, x20, [sp, #16]
   173a8:	ldp	x21, x22, [sp, #32]
   173ac:	ldp	x23, x24, [sp, #48]
   173b0:	ldp	x29, x30, [sp], #64
   173b4:	ret
   173b8:	mov	x23, #0x0                   	// #0
   173bc:	mov	x0, x23
   173c0:	ldp	x23, x24, [sp, #48]
   173c4:	ldp	x29, x30, [sp], #64
   173c8:	ret
   173cc:	nop
   173d0:	cbz	x0, 17478 <scols_init_debug@@SMARTCOLS_2.25+0x2318>
   173d4:	ldrsb	w3, [x0]
   173d8:	cbz	w3, 17474 <scols_init_debug@@SMARTCOLS_2.25+0x2314>
   173dc:	subs	x4, x2, #0x1
   173e0:	b.eq	17474 <scols_init_debug@@SMARTCOLS_2.25+0x2314>  // b.none
   173e4:	mov	x2, #0x0                   	// #0
   173e8:	b	17408 <scols_init_debug@@SMARTCOLS_2.25+0x22a8>
   173ec:	add	x0, x0, #0x1
   173f0:	add	x2, x2, #0x1
   173f4:	sturb	w3, [x1, #-1]
   173f8:	cmp	x2, x4
   173fc:	ldrsb	w3, [x0]
   17400:	cbz	w3, 17474 <scols_init_debug@@SMARTCOLS_2.25+0x2314>
   17404:	b.cs	17474 <scols_init_debug@@SMARTCOLS_2.25+0x2314>  // b.hs, b.nlast
   17408:	add	x1, x1, #0x1
   1740c:	cmp	w3, #0x5c
   17410:	b.ne	173ec <scols_init_debug@@SMARTCOLS_2.25+0x228c>  // b.any
   17414:	add	x5, x2, #0x3
   17418:	cmp	x5, x4
   1741c:	b.cs	173ec <scols_init_debug@@SMARTCOLS_2.25+0x228c>  // b.hs, b.nlast
   17420:	ldrsb	w5, [x0, #1]
   17424:	and	w6, w5, #0xfffffff8
   17428:	cmp	w6, #0x30
   1742c:	b.ne	173ec <scols_init_debug@@SMARTCOLS_2.25+0x228c>  // b.any
   17430:	ldrsb	w6, [x0, #2]
   17434:	and	w7, w6, #0xfffffff8
   17438:	cmp	w7, #0x30
   1743c:	b.ne	173ec <scols_init_debug@@SMARTCOLS_2.25+0x228c>  // b.any
   17440:	ldrsb	w7, [x0, #3]
   17444:	and	w8, w7, #0xfffffff8
   17448:	cmp	w8, #0x30
   1744c:	b.ne	173ec <scols_init_debug@@SMARTCOLS_2.25+0x228c>  // b.any
   17450:	ubfiz	w3, w5, #3, #3
   17454:	and	w6, w6, #0x7
   17458:	add	w3, w3, w6
   1745c:	and	w7, w7, #0x7
   17460:	add	x0, x0, #0x4
   17464:	add	x2, x2, #0x4
   17468:	add	w3, w7, w3, lsl #3
   1746c:	sxtb	w3, w3
   17470:	b	173f4 <scols_init_debug@@SMARTCOLS_2.25+0x2294>
   17474:	strb	wzr, [x1]
   17478:	ret
   1747c:	nop
   17480:	cbz	x0, 175b4 <scols_init_debug@@SMARTCOLS_2.25+0x2454>
   17484:	stp	x29, x30, [sp, #-96]!
   17488:	mov	x29, sp
   1748c:	stp	x19, x20, [sp, #16]
   17490:	stp	x21, x22, [sp, #32]
   17494:	mov	x21, x0
   17498:	stp	x23, x24, [sp, #48]
   1749c:	mov	x24, x1
   174a0:	ldrsb	w20, [x0]
   174a4:	cbz	w20, 175bc <scols_init_debug@@SMARTCOLS_2.25+0x245c>
   174a8:	subs	x23, x2, #0x1
   174ac:	b.eq	175bc <scols_init_debug@@SMARTCOLS_2.25+0x245c>  // b.none
   174b0:	add	x19, x1, #0x1
   174b4:	mov	x22, #0x0                   	// #0
   174b8:	b	174e0 <scols_init_debug@@SMARTCOLS_2.25+0x2380>
   174bc:	add	x21, x21, #0x1
   174c0:	add	x22, x22, #0x1
   174c4:	mov	x2, x19
   174c8:	sturb	w20, [x19, #-1]
   174cc:	ldrsb	w20, [x21]
   174d0:	cbz	w20, 17574 <scols_init_debug@@SMARTCOLS_2.25+0x2414>
   174d4:	add	x19, x19, #0x1
   174d8:	cmp	x22, x23
   174dc:	b.cs	17594 <scols_init_debug@@SMARTCOLS_2.25+0x2434>  // b.hs, b.nlast
   174e0:	cmp	w20, #0x5c
   174e4:	b.ne	174bc <scols_init_debug@@SMARTCOLS_2.25+0x235c>  // b.any
   174e8:	add	x2, x22, #0x3
   174ec:	cmp	x2, x23
   174f0:	b.cs	174bc <scols_init_debug@@SMARTCOLS_2.25+0x235c>  // b.hs, b.nlast
   174f4:	ldrsb	w0, [x21, #1]
   174f8:	cmp	w0, #0x78
   174fc:	b.ne	174bc <scols_init_debug@@SMARTCOLS_2.25+0x235c>  // b.any
   17500:	stp	x27, x28, [sp, #80]
   17504:	bl	7ae0 <__ctype_b_loc@plt>
   17508:	ldrsb	x27, [x21, #2]
   1750c:	ldr	x0, [x0]
   17510:	ldrh	w2, [x0, w27, sxtw #1]
   17514:	tbz	w2, #12, 1756c <scols_init_debug@@SMARTCOLS_2.25+0x240c>
   17518:	stp	x25, x26, [sp, #64]
   1751c:	ldrsb	x28, [x21, #3]
   17520:	mov	x25, x28
   17524:	ldrh	w26, [x0, w28, sxtw #1]
   17528:	tbz	w26, #12, 17568 <scols_init_debug@@SMARTCOLS_2.25+0x2408>
   1752c:	tbz	w2, #11, 175c8 <scols_init_debug@@SMARTCOLS_2.25+0x2468>
   17530:	sub	w20, w27, #0x30
   17534:	lsl	w20, w20, #4
   17538:	sxtb	w20, w20
   1753c:	tbz	w26, #11, 175e4 <scols_init_debug@@SMARTCOLS_2.25+0x2484>
   17540:	sub	w0, w25, #0x30
   17544:	sxtb	w0, w0
   17548:	orr	w20, w20, w0
   1754c:	sturb	w20, [x19, #-1]
   17550:	add	x21, x21, #0x4
   17554:	add	x22, x22, #0x4
   17558:	mov	x2, x19
   1755c:	ldp	x25, x26, [sp, #64]
   17560:	ldp	x27, x28, [sp, #80]
   17564:	b	174cc <scols_init_debug@@SMARTCOLS_2.25+0x236c>
   17568:	ldp	x25, x26, [sp, #64]
   1756c:	ldp	x27, x28, [sp, #80]
   17570:	b	174bc <scols_init_debug@@SMARTCOLS_2.25+0x235c>
   17574:	sub	x0, x19, x24
   17578:	add	x0, x0, #0x1
   1757c:	strb	wzr, [x2]
   17580:	ldp	x19, x20, [sp, #16]
   17584:	ldp	x21, x22, [sp, #32]
   17588:	ldp	x23, x24, [sp, #48]
   1758c:	ldp	x29, x30, [sp], #96
   17590:	ret
   17594:	strb	wzr, [x2]
   17598:	sub	x0, x2, x24
   1759c:	add	x0, x0, #0x1
   175a0:	ldp	x19, x20, [sp, #16]
   175a4:	ldp	x21, x22, [sp, #32]
   175a8:	ldp	x23, x24, [sp, #48]
   175ac:	ldp	x29, x30, [sp], #96
   175b0:	ret
   175b4:	mov	x0, #0x0                   	// #0
   175b8:	ret
   175bc:	mov	x2, x24
   175c0:	mov	x0, #0x1                   	// #1
   175c4:	b	1757c <scols_init_debug@@SMARTCOLS_2.25+0x241c>
   175c8:	bl	7580 <__ctype_tolower_loc@plt>
   175cc:	ldr	x0, [x0]
   175d0:	ldr	w20, [x0, x27, lsl #2]
   175d4:	sub	w20, w20, #0x57
   175d8:	lsl	w20, w20, #4
   175dc:	sxtb	w20, w20
   175e0:	b	1753c <scols_init_debug@@SMARTCOLS_2.25+0x23dc>
   175e4:	bl	7580 <__ctype_tolower_loc@plt>
   175e8:	ldr	x0, [x0]
   175ec:	ldr	w0, [x0, x28, lsl #2]
   175f0:	sub	w0, w0, #0x57
   175f4:	sxtb	w0, w0
   175f8:	b	17548 <scols_init_debug@@SMARTCOLS_2.25+0x23e8>
   175fc:	nop
   17600:	stp	x29, x30, [sp, #-48]!
   17604:	mov	x29, sp
   17608:	stp	x19, x20, [sp, #16]
   1760c:	cbz	x0, 17694 <scols_init_debug@@SMARTCOLS_2.25+0x2534>
   17610:	str	x21, [sp, #32]
   17614:	mov	x19, x0
   17618:	mov	x3, x0
   1761c:	ldrsb	w2, [x0]
   17620:	cbnz	w2, 17630 <scols_init_debug@@SMARTCOLS_2.25+0x24d0>
   17624:	b	17688 <scols_init_debug@@SMARTCOLS_2.25+0x2528>
   17628:	ldrsb	w2, [x3, #1]!
   1762c:	cbz	w2, 1763c <scols_init_debug@@SMARTCOLS_2.25+0x24dc>
   17630:	cmp	w2, #0x20
   17634:	ccmp	w2, #0x9, #0x4, ne  // ne = any
   17638:	b.ne	17628 <scols_init_debug@@SMARTCOLS_2.25+0x24c8>  // b.any
   1763c:	sub	x21, x3, x19
   17640:	add	x21, x21, #0x1
   17644:	cbz	x1, 1764c <scols_init_debug@@SMARTCOLS_2.25+0x24ec>
   17648:	str	x3, [x1]
   1764c:	cmp	x19, x3
   17650:	b.eq	17690 <scols_init_debug@@SMARTCOLS_2.25+0x2530>  // b.none
   17654:	mov	x0, x21
   17658:	bl	76a0 <malloc@plt>
   1765c:	mov	x20, x0
   17660:	cbz	x0, 176a8 <scols_init_debug@@SMARTCOLS_2.25+0x2548>
   17664:	mov	x2, x21
   17668:	mov	x0, x19
   1766c:	mov	x1, x20
   17670:	bl	173d0 <scols_init_debug@@SMARTCOLS_2.25+0x2270>
   17674:	ldr	x21, [sp, #32]
   17678:	mov	x0, x20
   1767c:	ldp	x19, x20, [sp, #16]
   17680:	ldp	x29, x30, [sp], #48
   17684:	ret
   17688:	mov	x21, #0x1                   	// #1
   1768c:	cbnz	x1, 17648 <scols_init_debug@@SMARTCOLS_2.25+0x24e8>
   17690:	ldr	x21, [sp, #32]
   17694:	mov	x20, #0x0                   	// #0
   17698:	mov	x0, x20
   1769c:	ldp	x19, x20, [sp, #16]
   176a0:	ldp	x29, x30, [sp], #48
   176a4:	ret
   176a8:	ldr	x21, [sp, #32]
   176ac:	b	17678 <scols_init_debug@@SMARTCOLS_2.25+0x2518>
   176b0:	stp	x29, x30, [sp, #-64]!
   176b4:	mov	x29, sp
   176b8:	stp	x19, x20, [sp, #16]
   176bc:	mov	x20, x0
   176c0:	orr	x0, x1, x0
   176c4:	str	x23, [sp, #48]
   176c8:	mov	w23, #0x1                   	// #1
   176cc:	cbz	x0, 17780 <scols_init_debug@@SMARTCOLS_2.25+0x2620>
   176d0:	stp	x21, x22, [sp, #32]
   176d4:	mov	x21, x1
   176d8:	cbz	x1, 17778 <scols_init_debug@@SMARTCOLS_2.25+0x2618>
   176dc:	ldrb	w2, [x1]
   176e0:	subs	w19, w2, #0x6e
   176e4:	b.eq	17794 <scols_init_debug@@SMARTCOLS_2.25+0x2634>  // b.none
   176e8:	mov	w23, #0x0                   	// #0
   176ec:	mov	x0, x20
   176f0:	bl	72c0 <strlen@plt>
   176f4:	sxtw	x22, w0
   176f8:	cbnz	w19, 17724 <scols_init_debug@@SMARTCOLS_2.25+0x25c4>
   176fc:	mov	x1, x20
   17700:	mov	x2, x22
   17704:	add	x0, x21, #0x2
   17708:	bl	7bb0 <strncasecmp@plt>
   1770c:	add	x1, x21, x22
   17710:	cbnz	w0, 17724 <scols_init_debug@@SMARTCOLS_2.25+0x25c4>
   17714:	ldrsb	w0, [x1, #2]
   17718:	cmp	w0, #0x2c
   1771c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   17720:	b.eq	17778 <scols_init_debug@@SMARTCOLS_2.25+0x2618>  // b.none
   17724:	mov	x2, x22
   17728:	mov	x1, x20
   1772c:	mov	x0, x21
   17730:	bl	7bb0 <strncasecmp@plt>
   17734:	mov	w1, #0x2c                  	// #44
   17738:	mov	w2, w0
   1773c:	mov	x0, x21
   17740:	cbnz	w2, 17754 <scols_init_debug@@SMARTCOLS_2.25+0x25f4>
   17744:	ldrsb	w2, [x21, x22]
   17748:	cmp	w2, w1
   1774c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
   17750:	b.eq	177dc <scols_init_debug@@SMARTCOLS_2.25+0x267c>  // b.none
   17754:	bl	7c60 <strchr@plt>
   17758:	cbz	x0, 177b4 <scols_init_debug@@SMARTCOLS_2.25+0x2654>
   1775c:	ldrb	w2, [x0, #1]
   17760:	add	x21, x0, #0x1
   17764:	subs	w19, w2, #0x6e
   17768:	b.ne	176f8 <scols_init_debug@@SMARTCOLS_2.25+0x2598>  // b.any
   1776c:	ldrb	w2, [x21, #1]
   17770:	sub	w19, w2, #0x6f
   17774:	b	176f8 <scols_init_debug@@SMARTCOLS_2.25+0x2598>
   17778:	ldp	x21, x22, [sp, #32]
   1777c:	mov	w23, #0x0                   	// #0
   17780:	mov	w0, w23
   17784:	ldp	x19, x20, [sp, #16]
   17788:	ldr	x23, [sp, #48]
   1778c:	ldp	x29, x30, [sp], #64
   17790:	ret
   17794:	ldrb	w2, [x1, #1]
   17798:	subs	w19, w2, #0x6f
   1779c:	b.ne	176e8 <scols_init_debug@@SMARTCOLS_2.25+0x2588>  // b.any
   177a0:	ldrb	w2, [x21, #2]!
   177a4:	subs	w19, w2, #0x6e
   177a8:	b.eq	177cc <scols_init_debug@@SMARTCOLS_2.25+0x266c>  // b.none
   177ac:	mov	w23, #0x1                   	// #1
   177b0:	b	176ec <scols_init_debug@@SMARTCOLS_2.25+0x258c>
   177b4:	mov	w0, w23
   177b8:	ldp	x19, x20, [sp, #16]
   177bc:	ldp	x21, x22, [sp, #32]
   177c0:	ldr	x23, [sp, #48]
   177c4:	ldp	x29, x30, [sp], #64
   177c8:	ret
   177cc:	ldrb	w2, [x21, #1]
   177d0:	mov	w23, #0x1                   	// #1
   177d4:	sub	w19, w2, #0x6f
   177d8:	b	176ec <scols_init_debug@@SMARTCOLS_2.25+0x258c>
   177dc:	eor	w23, w23, #0x1
   177e0:	mov	w0, w23
   177e4:	ldp	x19, x20, [sp, #16]
   177e8:	ldp	x21, x22, [sp, #32]
   177ec:	ldr	x23, [sp, #48]
   177f0:	ldp	x29, x30, [sp], #64
   177f4:	ret
   177f8:	stp	x29, x30, [sp, #-112]!
   177fc:	mov	x29, sp
   17800:	stp	x21, x22, [sp, #32]
   17804:	stp	x23, x24, [sp, #48]
   17808:	stp	x25, x26, [sp, #64]
   1780c:	mov	x25, x2
   17810:	str	xzr, [sp, #104]
   17814:	cbz	x0, 17970 <scols_init_debug@@SMARTCOLS_2.25+0x2810>
   17818:	stp	x19, x20, [sp, #16]
   1781c:	mov	x24, x0
   17820:	mov	x19, x0
   17824:	ldrsb	w20, [x0]
   17828:	cmp	w20, #0x0
   1782c:	cset	w0, ne  // ne = any
   17830:	cmp	x1, #0x0
   17834:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   17838:	b.ne	1797c <scols_init_debug@@SMARTCOLS_2.25+0x281c>  // b.any
   1783c:	mov	x23, #0x0                   	// #0
   17840:	mov	x22, #0x0                   	// #0
   17844:	cbz	w0, 1798c <scols_init_debug@@SMARTCOLS_2.25+0x282c>
   17848:	add	x26, sp, #0x64
   1784c:	str	x27, [sp, #80]
   17850:	add	x27, sp, #0x68
   17854:	b	17874 <scols_init_debug@@SMARTCOLS_2.25+0x2714>
   17858:	ldrsb	w20, [x19, #1]
   1785c:	add	x19, x19, #0x1
   17860:	cmp	w20, #0x0
   17864:	add	x22, x22, #0x4
   17868:	add	x23, x23, #0x4
   1786c:	ccmp	x19, x24, #0x2, ne  // ne = any
   17870:	b.hi	178f0 <scols_init_debug@@SMARTCOLS_2.25+0x2790>  // b.pmore
   17874:	cmp	w20, #0x5c
   17878:	ccmp	x24, x19, #0x0, eq  // eq = none
   1787c:	b.hi	17918 <scols_init_debug@@SMARTCOLS_2.25+0x27b8>  // b.pmore
   17880:	bl	7ae0 <__ctype_b_loc@plt>
   17884:	mov	x21, x0
   17888:	ldr	x0, [x0]
   1788c:	ubfiz	x20, x20, #1, #8
   17890:	ldrh	w0, [x0, x20]
   17894:	tbnz	w0, #1, 17858 <scols_init_debug@@SMARTCOLS_2.25+0x26f8>
   17898:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   1789c:	mov	x2, x0
   178a0:	mov	x3, x27
   178a4:	mov	x1, x19
   178a8:	mov	x0, x26
   178ac:	bl	71f0 <mbrtowc@plt>
   178b0:	mov	x20, x0
   178b4:	cbz	x0, 178f0 <scols_init_debug@@SMARTCOLS_2.25+0x2790>
   178b8:	cmn	x0, #0x3
   178bc:	b.ls	1792c <scols_init_debug@@SMARTCOLS_2.25+0x27cc>  // b.plast
   178c0:	ldrb	w1, [x19]
   178c4:	ldr	x0, [x21]
   178c8:	ldrh	w0, [x0, x1, lsl #1]
   178cc:	tbz	w0, #14, 1794c <scols_init_debug@@SMARTCOLS_2.25+0x27ec>
   178d0:	add	x22, x22, #0x1
   178d4:	add	x23, x23, #0x1
   178d8:	mov	x20, #0x1                   	// #1
   178dc:	add	x19, x19, x20
   178e0:	ldrsb	w20, [x19]
   178e4:	cmp	w20, #0x0
   178e8:	ccmp	x19, x24, #0x2, ne  // ne = any
   178ec:	b.ls	17874 <scols_init_debug@@SMARTCOLS_2.25+0x2714>  // b.plast
   178f0:	ldp	x19, x20, [sp, #16]
   178f4:	ldr	x27, [sp, #80]
   178f8:	cbz	x25, 17900 <scols_init_debug@@SMARTCOLS_2.25+0x27a0>
   178fc:	str	x23, [x25]
   17900:	mov	x0, x22
   17904:	ldp	x21, x22, [sp, #32]
   17908:	ldp	x23, x24, [sp, #48]
   1790c:	ldp	x25, x26, [sp, #64]
   17910:	ldp	x29, x30, [sp], #112
   17914:	ret
   17918:	ldrsb	w0, [x19, #1]
   1791c:	cmp	w0, #0x78
   17920:	b.ne	17880 <scols_init_debug@@SMARTCOLS_2.25+0x2720>  // b.any
   17924:	mov	w20, w0
   17928:	b	1785c <scols_init_debug@@SMARTCOLS_2.25+0x26fc>
   1792c:	ldr	w21, [sp, #100]
   17930:	mov	w0, w21
   17934:	bl	7f50 <iswprint@plt>
   17938:	cbnz	w0, 1795c <scols_init_debug@@SMARTCOLS_2.25+0x27fc>
   1793c:	lsl	x0, x20, #2
   17940:	add	x22, x22, x0
   17944:	add	x23, x23, x0
   17948:	b	178dc <scols_init_debug@@SMARTCOLS_2.25+0x277c>
   1794c:	add	x22, x22, #0x4
   17950:	add	x23, x23, #0x4
   17954:	mov	x20, #0x1                   	// #1
   17958:	b	178dc <scols_init_debug@@SMARTCOLS_2.25+0x277c>
   1795c:	mov	w0, w21
   17960:	add	x23, x23, x20
   17964:	bl	76d0 <wcwidth@plt>
   17968:	add	x22, x22, w0, sxtw
   1796c:	b	178dc <scols_init_debug@@SMARTCOLS_2.25+0x277c>
   17970:	mov	x23, #0x0                   	// #0
   17974:	mov	x22, #0x0                   	// #0
   17978:	b	178f8 <scols_init_debug@@SMARTCOLS_2.25+0x2798>
   1797c:	sub	x1, x1, #0x1
   17980:	adds	x24, x19, x1
   17984:	cset	w0, cc  // cc = lo, ul, last
   17988:	b	1783c <scols_init_debug@@SMARTCOLS_2.25+0x26dc>
   1798c:	ldp	x19, x20, [sp, #16]
   17990:	b	178f8 <scols_init_debug@@SMARTCOLS_2.25+0x2798>
   17994:	nop
   17998:	cbz	x0, 179e0 <scols_init_debug@@SMARTCOLS_2.25+0x2880>
   1799c:	stp	x29, x30, [sp, #-32]!
   179a0:	mov	x29, sp
   179a4:	str	x19, [sp, #16]
   179a8:	mov	x19, x0
   179ac:	ldrsb	w1, [x0]
   179b0:	cbnz	w1, 179c4 <scols_init_debug@@SMARTCOLS_2.25+0x2864>
   179b4:	mov	x0, #0x0                   	// #0
   179b8:	ldr	x19, [sp, #16]
   179bc:	ldp	x29, x30, [sp], #32
   179c0:	ret
   179c4:	bl	72c0 <strlen@plt>
   179c8:	mov	x1, x0
   179cc:	mov	x0, x19
   179d0:	mov	x2, #0x0                   	// #0
   179d4:	ldr	x19, [sp, #16]
   179d8:	ldp	x29, x30, [sp], #32
   179dc:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x2698>
   179e0:	mov	x0, #0x0                   	// #0
   179e4:	ret
   179e8:	stp	x29, x30, [sp, #-128]!
   179ec:	mov	x29, sp
   179f0:	str	x2, [sp, #104]
   179f4:	cbz	x0, 17bf8 <scols_init_debug@@SMARTCOLS_2.25+0x2a98>
   179f8:	stp	x19, x20, [sp, #16]
   179fc:	mov	x20, x0
   17a00:	stp	x21, x22, [sp, #32]
   17a04:	mov	x21, x2
   17a08:	mov	x22, x1
   17a0c:	stp	x23, x24, [sp, #48]
   17a10:	mov	x23, x3
   17a14:	bl	72c0 <strlen@plt>
   17a18:	str	xzr, [sp, #120]
   17a1c:	cmp	x0, #0x0
   17a20:	ccmp	x21, #0x0, #0x4, ne  // ne = any
   17a24:	b.eq	17bec <scols_init_debug@@SMARTCOLS_2.25+0x2a8c>  // b.none
   17a28:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   17a2c:	add	x24, x24, #0xa8
   17a30:	stp	x25, x26, [sp, #64]
   17a34:	add	x26, sp, #0x74
   17a38:	stp	x27, x28, [sp, #80]
   17a3c:	add	x27, sp, #0x78
   17a40:	str	xzr, [x22]
   17a44:	nop
   17a48:	ldrsb	w19, [x20]
   17a4c:	cbz	w19, 17a74 <scols_init_debug@@SMARTCOLS_2.25+0x2914>
   17a50:	cbz	x23, 17a98 <scols_init_debug@@SMARTCOLS_2.25+0x2938>
   17a54:	mov	w1, w19
   17a58:	mov	x0, x23
   17a5c:	bl	7c60 <strchr@plt>
   17a60:	cbz	x0, 17a98 <scols_init_debug@@SMARTCOLS_2.25+0x2938>
   17a64:	add	x20, x20, #0x1
   17a68:	strb	w19, [x21], #1
   17a6c:	ldrsb	w19, [x20]
   17a70:	cbnz	w19, 17a50 <scols_init_debug@@SMARTCOLS_2.25+0x28f0>
   17a74:	strb	wzr, [x21]
   17a78:	ldr	x0, [sp, #104]
   17a7c:	ldp	x19, x20, [sp, #16]
   17a80:	ldp	x21, x22, [sp, #32]
   17a84:	ldp	x23, x24, [sp, #48]
   17a88:	ldp	x25, x26, [sp, #64]
   17a8c:	ldp	x27, x28, [sp, #80]
   17a90:	ldp	x29, x30, [sp], #128
   17a94:	ret
   17a98:	cmp	w19, #0x5c
   17a9c:	and	w19, w19, #0xff
   17aa0:	b.eq	17ae4 <scols_init_debug@@SMARTCOLS_2.25+0x2984>  // b.none
   17aa4:	bl	7ae0 <__ctype_b_loc@plt>
   17aa8:	mov	x28, x0
   17aac:	ubfiz	x0, x19, #1, #8
   17ab0:	ldr	x1, [x28]
   17ab4:	ldrh	w0, [x1, x0]
   17ab8:	tbz	w0, #1, 17b08 <scols_init_debug@@SMARTCOLS_2.25+0x29a8>
   17abc:	mov	x0, x21
   17ac0:	mov	w2, w19
   17ac4:	mov	x1, x24
   17ac8:	bl	7480 <sprintf@plt>
   17acc:	ldr	x0, [x22]
   17ad0:	add	x20, x20, #0x1
   17ad4:	add	x21, x21, #0x4
   17ad8:	add	x0, x0, #0x4
   17adc:	str	x0, [x22]
   17ae0:	b	17a48 <scols_init_debug@@SMARTCOLS_2.25+0x28e8>
   17ae4:	ldrsb	w0, [x20, #1]
   17ae8:	cmp	w0, #0x78
   17aec:	b.eq	17abc <scols_init_debug@@SMARTCOLS_2.25+0x295c>  // b.none
   17af0:	bl	7ae0 <__ctype_b_loc@plt>
   17af4:	mov	x28, x0
   17af8:	ubfiz	x0, x19, #1, #8
   17afc:	ldr	x1, [x28]
   17b00:	ldrh	w0, [x1, x0]
   17b04:	tbnz	w0, #1, 17abc <scols_init_debug@@SMARTCOLS_2.25+0x295c>
   17b08:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   17b0c:	mov	x2, x0
   17b10:	mov	x3, x27
   17b14:	mov	x1, x20
   17b18:	mov	x0, x26
   17b1c:	bl	71f0 <mbrtowc@plt>
   17b20:	mov	x19, x0
   17b24:	cbz	x0, 17a74 <scols_init_debug@@SMARTCOLS_2.25+0x2914>
   17b28:	cmn	x0, #0x3
   17b2c:	b.ls	17b64 <scols_init_debug@@SMARTCOLS_2.25+0x2a04>  // b.plast
   17b30:	ldrb	w2, [x20]
   17b34:	ldr	x1, [x28]
   17b38:	ubfiz	x0, x2, #1, #8
   17b3c:	ldrh	w0, [x1, x0]
   17b40:	tbz	w0, #14, 17c04 <scols_init_debug@@SMARTCOLS_2.25+0x2aa4>
   17b44:	ldr	x0, [x22]
   17b48:	mov	x25, x20
   17b4c:	add	x0, x0, #0x1
   17b50:	str	x0, [x22]
   17b54:	ldrsb	w0, [x25], #1
   17b58:	strb	w0, [x21], #1
   17b5c:	mov	x20, x25
   17b60:	b	17a48 <scols_init_debug@@SMARTCOLS_2.25+0x28e8>
   17b64:	ldr	w28, [sp, #116]
   17b68:	mov	w0, w28
   17b6c:	bl	7f50 <iswprint@plt>
   17b70:	cbz	w0, 17ba8 <scols_init_debug@@SMARTCOLS_2.25+0x2a48>
   17b74:	mov	x1, x20
   17b78:	mov	x2, x19
   17b7c:	mov	x0, x21
   17b80:	bl	7200 <memcpy@plt>
   17b84:	mov	w0, w28
   17b88:	add	x25, x20, x19
   17b8c:	bl	76d0 <wcwidth@plt>
   17b90:	add	x21, x21, x19
   17b94:	ldr	x1, [x22]
   17b98:	mov	x20, x25
   17b9c:	add	x0, x1, w0, sxtw
   17ba0:	str	x0, [x22]
   17ba4:	b	17a48 <scols_init_debug@@SMARTCOLS_2.25+0x28e8>
   17ba8:	mov	x28, x20
   17bac:	mov	x20, x21
   17bb0:	add	x25, x28, x19
   17bb4:	nop
   17bb8:	ldrb	w2, [x28], #1
   17bbc:	mov	x0, x20
   17bc0:	mov	x1, x24
   17bc4:	add	x20, x20, #0x4
   17bc8:	bl	7480 <sprintf@plt>
   17bcc:	ldr	x0, [x22]
   17bd0:	cmp	x25, x28
   17bd4:	add	x0, x0, #0x4
   17bd8:	str	x0, [x22]
   17bdc:	b.ne	17bb8 <scols_init_debug@@SMARTCOLS_2.25+0x2a58>  // b.any
   17be0:	add	x21, x21, x19, lsl #2
   17be4:	mov	x20, x25
   17be8:	b	17a48 <scols_init_debug@@SMARTCOLS_2.25+0x28e8>
   17bec:	ldp	x19, x20, [sp, #16]
   17bf0:	ldp	x21, x22, [sp, #32]
   17bf4:	ldp	x23, x24, [sp, #48]
   17bf8:	mov	x0, #0x0                   	// #0
   17bfc:	ldp	x29, x30, [sp], #128
   17c00:	ret
   17c04:	mov	x0, x21
   17c08:	mov	x1, x24
   17c0c:	bl	7480 <sprintf@plt>
   17c10:	add	x25, x20, #0x1
   17c14:	ldr	x0, [x22]
   17c18:	add	x21, x21, #0x4
   17c1c:	mov	x20, x25
   17c20:	add	x0, x0, #0x4
   17c24:	str	x0, [x22]
   17c28:	b	17a48 <scols_init_debug@@SMARTCOLS_2.25+0x28e8>
   17c2c:	nop
   17c30:	cbz	x0, 17dc8 <scols_init_debug@@SMARTCOLS_2.25+0x2c68>
   17c34:	stp	x29, x30, [sp, #-112]!
   17c38:	mov	x29, sp
   17c3c:	stp	x19, x20, [sp, #16]
   17c40:	mov	x20, x0
   17c44:	stp	x23, x24, [sp, #48]
   17c48:	mov	x23, x1
   17c4c:	stp	x25, x26, [sp, #64]
   17c50:	mov	x26, x2
   17c54:	bl	72c0 <strlen@plt>
   17c58:	str	xzr, [sp, #104]
   17c5c:	cmp	x0, #0x0
   17c60:	ccmp	x26, #0x0, #0x4, ne  // ne = any
   17c64:	b.eq	17db0 <scols_init_debug@@SMARTCOLS_2.25+0x2c50>  // b.none
   17c68:	stp	x21, x22, [sp, #32]
   17c6c:	add	x25, sp, #0x68
   17c70:	mov	x21, x26
   17c74:	str	x27, [sp, #80]
   17c78:	add	x24, sp, #0x64
   17c7c:	str	xzr, [x23]
   17c80:	adrp	x27, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   17c84:	add	x27, x27, #0xa8
   17c88:	ldrsb	w0, [x20]
   17c8c:	cbz	w0, 17cf8 <scols_init_debug@@SMARTCOLS_2.25+0x2b98>
   17c90:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   17c94:	mov	x2, x0
   17c98:	mov	x3, x25
   17c9c:	mov	x1, x20
   17ca0:	mov	x0, x24
   17ca4:	bl	71f0 <mbrtowc@plt>
   17ca8:	mov	x19, x0
   17cac:	cbz	x0, 17cf8 <scols_init_debug@@SMARTCOLS_2.25+0x2b98>
   17cb0:	ldrsb	w22, [x20]
   17cb4:	cmn	x0, #0x3
   17cb8:	b.ls	17d1c <scols_init_debug@@SMARTCOLS_2.25+0x2bbc>  // b.plast
   17cbc:	bl	7ae0 <__ctype_b_loc@plt>
   17cc0:	ldr	x0, [x0]
   17cc4:	ubfiz	x1, x22, #1, #8
   17cc8:	and	w2, w22, #0xff
   17ccc:	ldrh	w0, [x0, x1]
   17cd0:	tbz	w0, #14, 17d60 <scols_init_debug@@SMARTCOLS_2.25+0x2c00>
   17cd4:	ldr	x0, [x23]
   17cd8:	mov	x19, #0x1                   	// #1
   17cdc:	add	x0, x0, x19
   17ce0:	str	x0, [x23]
   17ce4:	ldrsb	w0, [x20]
   17ce8:	add	x20, x20, x19
   17cec:	strb	w0, [x21], #1
   17cf0:	ldrsb	w0, [x20]
   17cf4:	cbnz	w0, 17c90 <scols_init_debug@@SMARTCOLS_2.25+0x2b30>
   17cf8:	strb	wzr, [x21]
   17cfc:	mov	x0, x26
   17d00:	ldp	x19, x20, [sp, #16]
   17d04:	ldp	x21, x22, [sp, #32]
   17d08:	ldp	x23, x24, [sp, #48]
   17d0c:	ldp	x25, x26, [sp, #64]
   17d10:	ldr	x27, [sp, #80]
   17d14:	ldp	x29, x30, [sp], #112
   17d18:	ret
   17d1c:	cmp	w22, #0x5c
   17d20:	b.ne	17d30 <scols_init_debug@@SMARTCOLS_2.25+0x2bd0>  // b.any
   17d24:	ldrsb	w0, [x20, #1]
   17d28:	cmp	w0, #0x78
   17d2c:	b.eq	17d88 <scols_init_debug@@SMARTCOLS_2.25+0x2c28>  // b.none
   17d30:	mov	x1, x20
   17d34:	mov	x2, x19
   17d38:	mov	x0, x21
   17d3c:	bl	7200 <memcpy@plt>
   17d40:	ldr	w0, [sp, #100]
   17d44:	add	x21, x21, x19
   17d48:	add	x20, x20, x19
   17d4c:	bl	76d0 <wcwidth@plt>
   17d50:	ldr	x1, [x23]
   17d54:	add	x0, x1, w0, sxtw
   17d58:	str	x0, [x23]
   17d5c:	b	17cf0 <scols_init_debug@@SMARTCOLS_2.25+0x2b90>
   17d60:	mov	x0, x21
   17d64:	mov	x1, x27
   17d68:	bl	7480 <sprintf@plt>
   17d6c:	mov	x19, #0x1                   	// #1
   17d70:	ldr	x0, [x23]
   17d74:	add	x21, x21, #0x4
   17d78:	add	x20, x20, x19
   17d7c:	add	x0, x0, #0x4
   17d80:	str	x0, [x23]
   17d84:	b	17cf0 <scols_init_debug@@SMARTCOLS_2.25+0x2b90>
   17d88:	mov	x0, x21
   17d8c:	mov	w2, w22
   17d90:	mov	x1, x27
   17d94:	bl	7480 <sprintf@plt>
   17d98:	ldr	x0, [x23]
   17d9c:	add	x21, x21, #0x4
   17da0:	add	x20, x20, x19
   17da4:	add	x0, x0, #0x4
   17da8:	str	x0, [x23]
   17dac:	b	17cf0 <scols_init_debug@@SMARTCOLS_2.25+0x2b90>
   17db0:	mov	x0, #0x0                   	// #0
   17db4:	ldp	x19, x20, [sp, #16]
   17db8:	ldp	x23, x24, [sp, #48]
   17dbc:	ldp	x25, x26, [sp, #64]
   17dc0:	ldp	x29, x30, [sp], #112
   17dc4:	ret
   17dc8:	mov	x0, #0x0                   	// #0
   17dcc:	ret
   17dd0:	lsl	x0, x0, #2
   17dd4:	add	x0, x0, #0x1
   17dd8:	ret
   17ddc:	nop
   17de0:	cbz	x0, 17e68 <scols_init_debug@@SMARTCOLS_2.25+0x2d08>
   17de4:	stp	x29, x30, [sp, #-48]!
   17de8:	mov	x29, sp
   17dec:	stp	x19, x20, [sp, #16]
   17df0:	mov	x20, x1
   17df4:	mov	x19, x0
   17df8:	bl	72c0 <strlen@plt>
   17dfc:	mov	x3, #0x0                   	// #0
   17e00:	cbz	x0, 17e38 <scols_init_debug@@SMARTCOLS_2.25+0x2cd8>
   17e04:	str	x21, [sp, #32]
   17e08:	bl	17dd0 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   17e0c:	bl	76a0 <malloc@plt>
   17e10:	mov	x21, x0
   17e14:	cbz	x0, 17e48 <scols_init_debug@@SMARTCOLS_2.25+0x2ce8>
   17e18:	mov	x3, #0x0                   	// #0
   17e1c:	mov	x1, x20
   17e20:	mov	x0, x19
   17e24:	mov	x2, x21
   17e28:	bl	179e8 <scols_init_debug@@SMARTCOLS_2.25+0x2888>
   17e2c:	mov	x3, x0
   17e30:	cbz	x0, 17e48 <scols_init_debug@@SMARTCOLS_2.25+0x2ce8>
   17e34:	ldr	x21, [sp, #32]
   17e38:	mov	x0, x3
   17e3c:	ldp	x19, x20, [sp, #16]
   17e40:	ldp	x29, x30, [sp], #48
   17e44:	ret
   17e48:	mov	x0, x21
   17e4c:	bl	7b50 <free@plt>
   17e50:	mov	x3, #0x0                   	// #0
   17e54:	mov	x0, x3
   17e58:	ldp	x19, x20, [sp, #16]
   17e5c:	ldr	x21, [sp, #32]
   17e60:	ldp	x29, x30, [sp], #48
   17e64:	ret
   17e68:	mov	x3, #0x0                   	// #0
   17e6c:	mov	x0, x3
   17e70:	ret
   17e74:	nop
   17e78:	cbz	x0, 17efc <scols_init_debug@@SMARTCOLS_2.25+0x2d9c>
   17e7c:	stp	x29, x30, [sp, #-48]!
   17e80:	mov	x29, sp
   17e84:	stp	x19, x20, [sp, #16]
   17e88:	mov	x20, x1
   17e8c:	mov	x19, x0
   17e90:	bl	72c0 <strlen@plt>
   17e94:	mov	x3, #0x0                   	// #0
   17e98:	cbz	x0, 17ecc <scols_init_debug@@SMARTCOLS_2.25+0x2d6c>
   17e9c:	str	x21, [sp, #32]
   17ea0:	bl	17dd0 <scols_init_debug@@SMARTCOLS_2.25+0x2c70>
   17ea4:	bl	76a0 <malloc@plt>
   17ea8:	mov	x21, x0
   17eac:	cbz	x0, 17edc <scols_init_debug@@SMARTCOLS_2.25+0x2d7c>
   17eb0:	mov	x1, x20
   17eb4:	mov	x0, x19
   17eb8:	mov	x2, x21
   17ebc:	bl	17c30 <scols_init_debug@@SMARTCOLS_2.25+0x2ad0>
   17ec0:	mov	x3, x0
   17ec4:	cbz	x0, 17edc <scols_init_debug@@SMARTCOLS_2.25+0x2d7c>
   17ec8:	ldr	x21, [sp, #32]
   17ecc:	mov	x0, x3
   17ed0:	ldp	x19, x20, [sp, #16]
   17ed4:	ldp	x29, x30, [sp], #48
   17ed8:	ret
   17edc:	mov	x0, x21
   17ee0:	bl	7b50 <free@plt>
   17ee4:	mov	x3, #0x0                   	// #0
   17ee8:	mov	x0, x3
   17eec:	ldp	x19, x20, [sp, #16]
   17ef0:	ldr	x21, [sp, #32]
   17ef4:	ldp	x29, x30, [sp], #48
   17ef8:	ret
   17efc:	mov	x3, #0x0                   	// #0
   17f00:	mov	x0, x3
   17f04:	ret
   17f08:	stp	x29, x30, [sp, #-80]!
   17f0c:	mov	x29, sp
   17f10:	stp	x19, x20, [sp, #16]
   17f14:	mov	x20, x0
   17f18:	stp	x21, x22, [sp, #32]
   17f1c:	stp	x23, x24, [sp, #48]
   17f20:	mov	x23, x1
   17f24:	bl	72c0 <strlen@plt>
   17f28:	mov	x1, x20
   17f2c:	mov	x19, x0
   17f30:	mov	x2, #0x0                   	// #0
   17f34:	mov	x0, #0x0                   	// #0
   17f38:	bl	7300 <mbstowcs@plt>
   17f3c:	cmn	x0, #0x1
   17f40:	b.eq	18028 <scols_init_debug@@SMARTCOLS_2.25+0x2ec8>  // b.none
   17f44:	add	x1, x0, #0x1
   17f48:	mov	x21, x0
   17f4c:	mov	x0, #0x1                   	// #1
   17f50:	lsl	x1, x1, #2
   17f54:	bl	7880 <calloc@plt>
   17f58:	mov	x22, x0
   17f5c:	cbz	x0, 18028 <scols_init_debug@@SMARTCOLS_2.25+0x2ec8>
   17f60:	mov	x2, x21
   17f64:	mov	x1, x20
   17f68:	bl	7300 <mbstowcs@plt>
   17f6c:	cbnz	x0, 17f94 <scols_init_debug@@SMARTCOLS_2.25+0x2e34>
   17f70:	mov	x0, x22
   17f74:	bl	7b50 <free@plt>
   17f78:	strb	wzr, [x20, x19]
   17f7c:	mov	x0, x19
   17f80:	ldp	x19, x20, [sp, #16]
   17f84:	ldp	x21, x22, [sp, #32]
   17f88:	ldp	x23, x24, [sp, #48]
   17f8c:	ldp	x29, x30, [sp], #80
   17f90:	ret
   17f94:	ldr	w0, [x22]
   17f98:	stp	x25, x26, [sp, #64]
   17f9c:	mov	x25, x22
   17fa0:	mov	x26, #0x0                   	// #0
   17fa4:	ldr	x21, [x23]
   17fa8:	cbz	w0, 17fe4 <scols_init_debug@@SMARTCOLS_2.25+0x2e84>
   17fac:	mov	w24, #0xfffd                	// #65533
   17fb0:	b	17fc0 <scols_init_debug@@SMARTCOLS_2.25+0x2e60>
   17fb4:	ldr	w0, [x25, #4]!
   17fb8:	mov	x26, x2
   17fbc:	cbz	w0, 17fe4 <scols_init_debug@@SMARTCOLS_2.25+0x2e84>
   17fc0:	bl	76d0 <wcwidth@plt>
   17fc4:	sxtw	x2, w0
   17fc8:	cmn	w2, #0x1
   17fcc:	b.ne	17fd8 <scols_init_debug@@SMARTCOLS_2.25+0x2e78>  // b.any
   17fd0:	mov	x2, #0x1                   	// #1
   17fd4:	str	w24, [x25]
   17fd8:	add	x2, x26, x2
   17fdc:	cmp	x21, x2
   17fe0:	b.cs	17fb4 <scols_init_debug@@SMARTCOLS_2.25+0x2e54>  // b.hs, b.nlast
   17fe4:	mov	x2, x19
   17fe8:	mov	x1, x22
   17fec:	str	x26, [x23]
   17ff0:	mov	x0, x20
   17ff4:	str	wzr, [x25]
   17ff8:	bl	7da0 <wcstombs@plt>
   17ffc:	mov	x19, x0
   18000:	mov	x0, x22
   18004:	bl	7b50 <free@plt>
   18008:	ldp	x25, x26, [sp, #64]
   1800c:	tbz	x19, #63, 17f78 <scols_init_debug@@SMARTCOLS_2.25+0x2e18>
   18010:	mov	x0, x19
   18014:	ldp	x19, x20, [sp, #16]
   18018:	ldp	x21, x22, [sp, #32]
   1801c:	ldp	x23, x24, [sp, #48]
   18020:	ldp	x29, x30, [sp], #80
   18024:	ret
   18028:	mov	x22, #0x0                   	// #0
   1802c:	mov	x0, x22
   18030:	bl	7b50 <free@plt>
   18034:	b	17f78 <scols_init_debug@@SMARTCOLS_2.25+0x2e18>
   18038:	stp	x29, x30, [sp, #-128]!
   1803c:	mov	x29, sp
   18040:	stp	x19, x20, [sp, #16]
   18044:	mov	x19, x1
   18048:	mov	w20, w6
   1804c:	stp	x21, x22, [sp, #32]
   18050:	mov	x22, x2
   18054:	stp	x23, x24, [sp, #48]
   18058:	mov	x23, x3
   1805c:	mov	w24, w5
   18060:	stp	x25, x26, [sp, #64]
   18064:	mov	w25, w4
   18068:	mov	x26, x0
   1806c:	stp	x27, x28, [sp, #80]
   18070:	str	w5, [sp, #112]
   18074:	bl	72c0 <strlen@plt>
   18078:	mov	x21, x0
   1807c:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   18080:	cmp	x0, #0x1
   18084:	b.hi	181ac <scols_init_debug@@SMARTCOLS_2.25+0x304c>  // b.pmore
   18088:	mov	x28, x21
   1808c:	mov	x24, #0x0                   	// #0
   18090:	mov	x27, #0x0                   	// #0
   18094:	ldr	x0, [x23]
   18098:	cmp	x0, x28
   1809c:	b.cs	1818c <scols_init_debug@@SMARTCOLS_2.25+0x302c>  // b.hs, b.nlast
   180a0:	mov	x28, x0
   180a4:	mov	x21, x0
   180a8:	mov	x4, #0x0                   	// #0
   180ac:	str	x0, [x23]
   180b0:	cbz	x22, 18158 <scols_init_debug@@SMARTCOLS_2.25+0x2ff8>
   180b4:	sub	x22, x22, #0x1
   180b8:	cmp	w25, #0x1
   180bc:	add	x23, x19, x22
   180c0:	b.eq	18354 <scols_init_debug@@SMARTCOLS_2.25+0x31f4>  // b.none
   180c4:	cmp	w25, #0x2
   180c8:	b.ne	181a4 <scols_init_debug@@SMARTCOLS_2.25+0x3044>  // b.any
   180cc:	lsr	x25, x4, #1
   180d0:	and	x4, x4, #0x1
   180d4:	cmp	x25, #0x0
   180d8:	mov	x0, x19
   180dc:	cset	w3, ne  // ne = any
   180e0:	adds	x4, x4, x25
   180e4:	ccmp	x19, x23, #0x2, ne  // ne = any
   180e8:	b.cs	1810c <scols_init_debug@@SMARTCOLS_2.25+0x2fac>  // b.hs, b.nlast
   180ec:	sxtb	w2, w20
   180f0:	mov	x0, x19
   180f4:	nop
   180f8:	strb	w2, [x0], #1
   180fc:	sub	x1, x19, x0
   18100:	cmn	x1, x4
   18104:	ccmp	x23, x0, #0x0, ne  // ne = any
   18108:	b.hi	180f8 <scols_init_debug@@SMARTCOLS_2.25+0x2f98>  // b.pmore
   1810c:	sub	x2, x23, x0
   18110:	strb	wzr, [x0]
   18114:	cmp	x2, x21
   18118:	mov	x1, x26
   1811c:	csel	x2, x2, x21, ls  // ls = plast
   18120:	str	w3, [sp, #104]
   18124:	bl	7b90 <mempcpy@plt>
   18128:	ldr	w3, [sp, #104]
   1812c:	cmp	w3, #0x0
   18130:	ccmp	x23, x0, #0x0, ne  // ne = any
   18134:	b.ls	183bc <scols_init_debug@@SMARTCOLS_2.25+0x325c>  // b.plast
   18138:	sxtb	w20, w20
   1813c:	mov	x1, x0
   18140:	strb	w20, [x1], #1
   18144:	sub	x2, x25, x1
   18148:	cmn	x0, x2
   1814c:	ccmp	x23, x1, #0x0, ne  // ne = any
   18150:	b.hi	18140 <scols_init_debug@@SMARTCOLS_2.25+0x2fe0>  // b.pmore
   18154:	strb	wzr, [x1]
   18158:	mov	x0, x24
   1815c:	bl	7b50 <free@plt>
   18160:	mov	x0, x27
   18164:	bl	7b50 <free@plt>
   18168:	mov	x0, x28
   1816c:	ldp	x19, x20, [sp, #16]
   18170:	ldp	x21, x22, [sp, #32]
   18174:	ldp	x23, x24, [sp, #48]
   18178:	ldp	x25, x26, [sp, #64]
   1817c:	ldp	x27, x28, [sp, #80]
   18180:	ldp	x29, x30, [sp], #128
   18184:	ret
   18188:	mov	x27, #0x0                   	// #0
   1818c:	cmp	x28, x0
   18190:	b.cs	183d8 <scols_init_debug@@SMARTCOLS_2.25+0x3278>  // b.hs, b.nlast
   18194:	sub	x4, x0, x28
   18198:	mov	x0, x28
   1819c:	add	x28, x4, x21
   181a0:	b	180ac <scols_init_debug@@SMARTCOLS_2.25+0x2f4c>
   181a4:	cbz	w25, 18388 <scols_init_debug@@SMARTCOLS_2.25+0x3228>
   181a8:	bl	7a00 <abort@plt>
   181ac:	mov	x1, x26
   181b0:	mov	x2, #0x0                   	// #0
   181b4:	mov	x0, #0x0                   	// #0
   181b8:	bl	7300 <mbstowcs@plt>
   181bc:	mov	x27, x0
   181c0:	cmn	x0, #0x1
   181c4:	b.ne	181e0 <scols_init_debug@@SMARTCOLS_2.25+0x3080>  // b.any
   181c8:	mov	x0, x24
   181cc:	tbnz	w0, #0, 18088 <scols_init_debug@@SMARTCOLS_2.25+0x2f28>
   181d0:	mov	x24, #0x0                   	// #0
   181d4:	mov	x27, #0x0                   	// #0
   181d8:	mov	x28, #0xffffffffffffffff    	// #-1
   181dc:	b	18158 <scols_init_debug@@SMARTCOLS_2.25+0x2ff8>
   181e0:	add	x2, x0, #0x1
   181e4:	str	x2, [sp, #104]
   181e8:	lsl	x28, x2, #2
   181ec:	mov	x0, x28
   181f0:	bl	76a0 <malloc@plt>
   181f4:	mov	x24, x0
   181f8:	ldr	x2, [sp, #104]
   181fc:	cbz	x0, 1833c <scols_init_debug@@SMARTCOLS_2.25+0x31dc>
   18200:	mov	x1, x26
   18204:	bl	7300 <mbstowcs@plt>
   18208:	cbz	x0, 18348 <scols_init_debug@@SMARTCOLS_2.25+0x31e8>
   1820c:	add	x28, x24, x28
   18210:	stur	wzr, [x28, #-4]
   18214:	ldr	w0, [x24]
   18218:	cbz	w0, 183d0 <scols_init_debug@@SMARTCOLS_2.25+0x3270>
   1821c:	mov	x28, x24
   18220:	str	wzr, [sp, #124]
   18224:	nop
   18228:	bl	7f50 <iswprint@plt>
   1822c:	cbnz	w0, 18250 <scols_init_debug@@SMARTCOLS_2.25+0x30f0>
   18230:	mov	w0, #0xfffd                	// #65533
   18234:	str	w0, [x28]
   18238:	ldr	w0, [x28, #4]!
   1823c:	cbz	w0, 183c4 <scols_init_debug@@SMARTCOLS_2.25+0x3264>
   18240:	mov	w1, #0x1                   	// #1
   18244:	str	w1, [sp, #124]
   18248:	bl	7f50 <iswprint@plt>
   1824c:	cbz	w0, 18230 <scols_init_debug@@SMARTCOLS_2.25+0x30d0>
   18250:	ldr	w0, [x28, #4]!
   18254:	cbnz	w0, 18228 <scols_init_debug@@SMARTCOLS_2.25+0x30c8>
   18258:	mov	x1, #0x0                   	// #0
   1825c:	mov	w28, #0x0                   	// #0
   18260:	b	18298 <scols_init_debug@@SMARTCOLS_2.25+0x3138>
   18264:	str	x1, [sp, #104]
   18268:	bl	76d0 <wcwidth@plt>
   1826c:	cmn	w0, #0x1
   18270:	b.eq	183b4 <scols_init_debug@@SMARTCOLS_2.25+0x3254>  // b.none
   18274:	mov	w1, #0x7fffffff            	// #2147483647
   18278:	sub	w2, w1, w0
   1827c:	cmp	w28, w2
   18280:	b.gt	183b4 <scols_init_debug@@SMARTCOLS_2.25+0x3254>
   18284:	ldr	x1, [sp, #104]
   18288:	add	w28, w28, w0
   1828c:	cmp	x27, x1
   18290:	add	x1, x1, #0x1
   18294:	b.eq	182a0 <scols_init_debug@@SMARTCOLS_2.25+0x3140>  // b.none
   18298:	ldr	w0, [x24, x1, lsl #2]
   1829c:	cbnz	w0, 18264 <scols_init_debug@@SMARTCOLS_2.25+0x3104>
   182a0:	sxtw	x28, w28
   182a4:	ldr	w0, [sp, #124]
   182a8:	cbz	w0, 1839c <scols_init_debug@@SMARTCOLS_2.25+0x323c>
   182ac:	mov	x1, x24
   182b0:	mov	x2, #0x0                   	// #0
   182b4:	mov	x0, #0x0                   	// #0
   182b8:	bl	7da0 <wcstombs@plt>
   182bc:	add	x0, x0, #0x1
   182c0:	str	x0, [sp, #104]
   182c4:	bl	76a0 <malloc@plt>
   182c8:	mov	x27, x0
   182cc:	cbz	x0, 183e8 <scols_init_debug@@SMARTCOLS_2.25+0x3288>
   182d0:	ldr	w0, [x24]
   182d4:	mov	x26, x24
   182d8:	mov	x28, #0x0                   	// #0
   182dc:	ldr	x21, [x23]
   182e0:	cbnz	w0, 182f4 <scols_init_debug@@SMARTCOLS_2.25+0x3194>
   182e4:	b	1831c <scols_init_debug@@SMARTCOLS_2.25+0x31bc>
   182e8:	ldr	w0, [x26, #4]!
   182ec:	mov	x28, x1
   182f0:	cbz	w0, 1831c <scols_init_debug@@SMARTCOLS_2.25+0x31bc>
   182f4:	bl	76d0 <wcwidth@plt>
   182f8:	sxtw	x1, w0
   182fc:	cmn	w0, #0x1
   18300:	b.ne	18310 <scols_init_debug@@SMARTCOLS_2.25+0x31b0>  // b.any
   18304:	mov	w0, #0xfffd                	// #65533
   18308:	mov	x1, #0x1                   	// #1
   1830c:	str	w0, [x26]
   18310:	add	x1, x28, x1
   18314:	cmp	x21, x1
   18318:	b.cs	182e8 <scols_init_debug@@SMARTCOLS_2.25+0x3188>  // b.hs, b.nlast
   1831c:	ldr	x2, [sp, #104]
   18320:	str	wzr, [x26]
   18324:	mov	x1, x24
   18328:	mov	x0, x27
   1832c:	mov	x26, x27
   18330:	bl	7da0 <wcstombs@plt>
   18334:	mov	x21, x0
   18338:	b	18094 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   1833c:	ldr	x0, [sp, #112]
   18340:	tbz	w0, #0, 181d0 <scols_init_debug@@SMARTCOLS_2.25+0x3070>
   18344:	nop
   18348:	mov	x28, x21
   1834c:	mov	x27, #0x0                   	// #0
   18350:	b	18094 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   18354:	cmp	x4, #0x0
   18358:	mov	w3, #0x0                   	// #0
   1835c:	ccmp	x19, x23, #0x2, ne  // ne = any
   18360:	mov	x25, #0x0                   	// #0
   18364:	b.cc	180ec <scols_init_debug@@SMARTCOLS_2.25+0x2f8c>  // b.lo, b.ul, b.last
   18368:	cmp	x22, x21
   1836c:	strb	wzr, [x19]
   18370:	mov	x1, x26
   18374:	csel	x2, x22, x21, ls  // ls = plast
   18378:	mov	x0, x19
   1837c:	bl	7b90 <mempcpy@plt>
   18380:	mov	x1, x0
   18384:	b	18154 <scols_init_debug@@SMARTCOLS_2.25+0x2ff4>
   18388:	cmp	x4, #0x0
   1838c:	mov	x25, x4
   18390:	mov	x0, x19
   18394:	cset	w3, ne  // ne = any
   18398:	b	1810c <scols_init_debug@@SMARTCOLS_2.25+0x2fac>
   1839c:	ldr	x0, [x23]
   183a0:	cmp	x0, x28
   183a4:	b.cs	18188 <scols_init_debug@@SMARTCOLS_2.25+0x3028>  // b.hs, b.nlast
   183a8:	add	x0, x21, #0x1
   183ac:	str	x0, [sp, #104]
   183b0:	b	182c4 <scols_init_debug@@SMARTCOLS_2.25+0x3164>
   183b4:	mov	x28, #0xffffffffffffffff    	// #-1
   183b8:	b	182a4 <scols_init_debug@@SMARTCOLS_2.25+0x3144>
   183bc:	mov	x1, x0
   183c0:	b	18154 <scols_init_debug@@SMARTCOLS_2.25+0x2ff4>
   183c4:	mov	w0, #0x1                   	// #1
   183c8:	str	w0, [sp, #124]
   183cc:	b	18258 <scols_init_debug@@SMARTCOLS_2.25+0x30f8>
   183d0:	str	wzr, [sp, #124]
   183d4:	b	18258 <scols_init_debug@@SMARTCOLS_2.25+0x30f8>
   183d8:	mov	x0, x28
   183dc:	mov	x4, #0x0                   	// #0
   183e0:	mov	x28, x21
   183e4:	b	180ac <scols_init_debug@@SMARTCOLS_2.25+0x2f4c>
   183e8:	ldr	x0, [sp, #112]
   183ec:	tbnz	w0, #0, 18094 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   183f0:	mov	x28, #0xffffffffffffffff    	// #-1
   183f4:	b	18158 <scols_init_debug@@SMARTCOLS_2.25+0x2ff8>
   183f8:	mov	w6, #0x20                  	// #32
   183fc:	b	18038 <scols_init_debug@@SMARTCOLS_2.25+0x2ed8>
   18400:	stp	x29, x30, [sp, #-48]!
   18404:	mov	x29, sp
   18408:	stp	x19, x20, [sp, #16]
   1840c:	mov	x20, x0
   18410:	mov	x0, #0x1                   	// #1
   18414:	stp	x21, x22, [sp, #32]
   18418:	mov	x22, x1
   1841c:	mov	x21, x2
   18420:	mov	x1, #0x38                  	// #56
   18424:	bl	7880 <calloc@plt>
   18428:	mov	x19, x0
   1842c:	cbz	x0, 18454 <scols_init_debug@@SMARTCOLS_2.25+0x32f4>
   18430:	mov	x0, x20
   18434:	stp	x20, x22, [x19]
   18438:	str	x21, [x19, #16]
   1843c:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   18440:	mov	x1, x0
   18444:	mov	x0, x20
   18448:	str	x1, [x19, #24]
   1844c:	bl	72c0 <strlen@plt>
   18450:	str	x0, [x19, #32]
   18454:	mov	x0, x19
   18458:	ldp	x19, x20, [sp, #16]
   1845c:	ldp	x21, x22, [sp, #32]
   18460:	ldp	x29, x30, [sp], #48
   18464:	ret
   18468:	stp	x29, x30, [sp, #-32]!
   1846c:	mov	x29, sp
   18470:	str	x19, [sp, #16]
   18474:	cbz	x0, 18490 <scols_init_debug@@SMARTCOLS_2.25+0x3330>
   18478:	ldr	x19, [x0]
   1847c:	bl	7b50 <free@plt>
   18480:	mov	x0, x19
   18484:	ldr	x19, [sp, #16]
   18488:	ldp	x29, x30, [sp], #32
   1848c:	ret
   18490:	bl	7b50 <free@plt>
   18494:	mov	x19, #0x0                   	// #0
   18498:	mov	x0, x19
   1849c:	ldr	x19, [sp, #16]
   184a0:	ldp	x29, x30, [sp], #32
   184a4:	ret
   184a8:	stp	x29, x30, [sp, #-80]!
   184ac:	cmp	w1, #0x2
   184b0:	mov	x29, sp
   184b4:	stp	x19, x20, [sp, #16]
   184b8:	mov	x19, x0
   184bc:	b.eq	1858c <scols_init_debug@@SMARTCOLS_2.25+0x342c>  // b.none
   184c0:	b.gt	18548 <scols_init_debug@@SMARTCOLS_2.25+0x33e8>
   184c4:	cbz	w1, 185a8 <scols_init_debug@@SMARTCOLS_2.25+0x3448>
   184c8:	cmp	w1, #0x1
   184cc:	b.ne	18564 <scols_init_debug@@SMARTCOLS_2.25+0x3404>  // b.any
   184d0:	mov	w0, w1
   184d4:	ldr	x2, [x19, #24]
   184d8:	ldr	x1, [x19, #48]
   184dc:	cmp	x1, x2
   184e0:	b.cs	1853c <scols_init_debug@@SMARTCOLS_2.25+0x33dc>  // b.hs, b.nlast
   184e4:	ldr	x2, [x19]
   184e8:	ldr	x0, [x19, #40]
   184ec:	adds	x20, x2, x0
   184f0:	b.eq	1857c <scols_init_debug@@SMARTCOLS_2.25+0x341c>  // b.none
   184f4:	ldrsb	w0, [x2, x0]
   184f8:	cbz	w0, 1857c <scols_init_debug@@SMARTCOLS_2.25+0x341c>
   184fc:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   18500:	mov	x2, x0
   18504:	mov	x1, x20
   18508:	mov	x3, #0x0                   	// #0
   1850c:	add	x0, sp, #0x4c
   18510:	bl	71f0 <mbrtowc@plt>
   18514:	mov	x20, x0
   18518:	ldr	w0, [sp, #76]
   1851c:	bl	76d0 <wcwidth@plt>
   18520:	mov	w1, w0
   18524:	cbz	x20, 1857c <scols_init_debug@@SMARTCOLS_2.25+0x341c>
   18528:	ldp	x2, x3, [x19, #40]
   1852c:	mov	w0, #0x0                   	// #0
   18530:	add	x1, x3, w1, sxtw
   18534:	add	x20, x2, x20
   18538:	stp	x20, x1, [x19, #40]
   1853c:	ldp	x19, x20, [sp, #16]
   18540:	ldp	x29, x30, [sp], #80
   18544:	ret
   18548:	cmp	w1, #0x3
   1854c:	b.ne	18564 <scols_init_debug@@SMARTCOLS_2.25+0x3404>  // b.any
   18550:	stp	xzr, xzr, [x19, #40]
   18554:	mov	w0, #0x0                   	// #0
   18558:	ldp	x19, x20, [sp, #16]
   1855c:	ldp	x29, x30, [sp], #80
   18560:	ret
   18564:	mov	w0, #0xffffffea            	// #-22
   18568:	ldp	x19, x20, [sp, #16]
   1856c:	ldp	x29, x30, [sp], #80
   18570:	ret
   18574:	ldp	x21, x22, [sp, #32]
   18578:	ldp	x23, x24, [sp, #48]
   1857c:	mov	w0, #0x0                   	// #0
   18580:	ldp	x19, x20, [sp, #16]
   18584:	ldp	x29, x30, [sp], #80
   18588:	ret
   1858c:	ldur	q0, [x19, #24]
   18590:	mov	w0, #0x0                   	// #0
   18594:	ext	v0.16b, v0.16b, v0.16b, #8
   18598:	stur	q0, [x19, #40]
   1859c:	ldp	x19, x20, [sp, #16]
   185a0:	ldp	x29, x30, [sp], #80
   185a4:	ret
   185a8:	stp	x21, x22, [sp, #32]
   185ac:	mov	w0, #0x1                   	// #1
   185b0:	ldr	x22, [x19, #40]
   185b4:	cbz	x22, 18678 <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   185b8:	stp	x23, x24, [sp, #48]
   185bc:	ldr	x24, [x19]
   185c0:	str	wzr, [sp, #76]
   185c4:	cbz	x24, 18668 <scols_init_debug@@SMARTCOLS_2.25+0x3508>
   185c8:	add	x22, x24, x22
   185cc:	cmp	x24, x22
   185d0:	b.eq	18668 <scols_init_debug@@SMARTCOLS_2.25+0x3508>  // b.none
   185d4:	ldrsb	w0, [x24]
   185d8:	cbz	w0, 18668 <scols_init_debug@@SMARTCOLS_2.25+0x3508>
   185dc:	b.cs	1865c <scols_init_debug@@SMARTCOLS_2.25+0x34fc>  // b.hs, b.nlast
   185e0:	add	x23, sp, #0x4c
   185e4:	b	185ec <scols_init_debug@@SMARTCOLS_2.25+0x348c>
   185e8:	mov	x24, x0
   185ec:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   185f0:	mov	x2, x0
   185f4:	mov	x1, x24
   185f8:	mov	x0, x23
   185fc:	mov	x3, #0x0                   	// #0
   18600:	bl	71f0 <mbrtowc@plt>
   18604:	cmn	x0, #0x2
   18608:	mov	x20, x0
   1860c:	add	x0, x24, x0
   18610:	csinc	x0, x0, x24, cc  // cc = lo, ul, last
   18614:	cmp	x22, x0
   18618:	b.hi	185e8 <scols_init_debug@@SMARTCOLS_2.25+0x3488>  // b.pmore
   1861c:	cmp	x22, x24
   18620:	b.eq	18668 <scols_init_debug@@SMARTCOLS_2.25+0x3508>  // b.none
   18624:	ldr	w0, [sp, #76]
   18628:	bl	76d0 <wcwidth@plt>
   1862c:	sxtw	x1, w0
   18630:	cbz	x20, 18574 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   18634:	fmov	d0, x20
   18638:	mov	w0, #0x0                   	// #0
   1863c:	ldur	q1, [x19, #40]
   18640:	mov	v0.d[1], x21
   18644:	ldp	x21, x22, [sp, #32]
   18648:	ldp	x23, x24, [sp, #48]
   1864c:	mov	v0.d[1], x1
   18650:	sub	v0.2d, v1.2d, v0.2d
   18654:	stur	q0, [x19, #40]
   18658:	b	1853c <scols_init_debug@@SMARTCOLS_2.25+0x33dc>
   1865c:	mov	w0, #0x0                   	// #0
   18660:	bl	76d0 <wcwidth@plt>
   18664:	nop
   18668:	mov	w0, #0x0                   	// #0
   1866c:	ldp	x21, x22, [sp, #32]
   18670:	ldp	x23, x24, [sp, #48]
   18674:	b	1853c <scols_init_debug@@SMARTCOLS_2.25+0x33dc>
   18678:	ldp	x19, x20, [sp, #16]
   1867c:	ldp	x21, x22, [sp, #32]
   18680:	ldp	x29, x30, [sp], #80
   18684:	ret
   18688:	stp	x29, x30, [sp, #-64]!
   1868c:	mov	x29, sp
   18690:	ldp	x2, x1, [x0, #32]
   18694:	stp	x19, x20, [sp, #16]
   18698:	mov	x19, x0
   1869c:	cmp	x1, x2
   186a0:	b.cc	186d8 <scols_init_debug@@SMARTCOLS_2.25+0x3578>  // b.lo, b.ul, b.last
   186a4:	mov	w1, #0x0                   	// #0
   186a8:	bl	184a8 <scols_init_debug@@SMARTCOLS_2.25+0x3348>
   186ac:	cmp	w0, #0x1
   186b0:	b.eq	186c8 <scols_init_debug@@SMARTCOLS_2.25+0x3568>  // b.none
   186b4:	ldr	x0, [x19, #24]
   186b8:	cbz	x0, 186c8 <scols_init_debug@@SMARTCOLS_2.25+0x3568>
   186bc:	ldp	x0, x1, [x19, #32]
   186c0:	cmp	x1, x0
   186c4:	b.cc	186e0 <scols_init_debug@@SMARTCOLS_2.25+0x3580>  // b.lo, b.ul, b.last
   186c8:	mov	w0, #0x1                   	// #1
   186cc:	ldp	x19, x20, [sp, #16]
   186d0:	ldp	x29, x30, [sp], #64
   186d4:	ret
   186d8:	ldr	x0, [x0, #24]
   186dc:	cbz	x0, 186c8 <scols_init_debug@@SMARTCOLS_2.25+0x3568>
   186e0:	ldr	x0, [x19]
   186e4:	stp	x21, x22, [sp, #32]
   186e8:	adds	x20, x0, x1
   186ec:	b.eq	186f8 <scols_init_debug@@SMARTCOLS_2.25+0x3598>  // b.none
   186f0:	ldrsb	w0, [x0, x1]
   186f4:	cbnz	w0, 18738 <scols_init_debug@@SMARTCOLS_2.25+0x35d8>
   186f8:	mov	x0, x20
   186fc:	mov	x21, #0x0                   	// #0
   18700:	bl	72c0 <strlen@plt>
   18704:	strb	wzr, [x20, x0]
   18708:	ldr	x1, [x19, #32]
   1870c:	ldr	x0, [x19]
   18710:	sub	x21, x1, x21
   18714:	str	x21, [x19, #32]
   18718:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   1871c:	mov	x1, x0
   18720:	ldp	x21, x22, [sp, #32]
   18724:	str	x1, [x19, #24]
   18728:	mov	w0, #0x0                   	// #0
   1872c:	ldp	x19, x20, [sp, #16]
   18730:	ldp	x29, x30, [sp], #64
   18734:	ret
   18738:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   1873c:	mov	x2, x0
   18740:	mov	x1, x20
   18744:	mov	x3, #0x0                   	// #0
   18748:	add	x0, sp, #0x3c
   1874c:	bl	71f0 <mbrtowc@plt>
   18750:	mov	x21, x0
   18754:	ldr	w0, [sp, #60]
   18758:	bl	76d0 <wcwidth@plt>
   1875c:	mov	x0, x20
   18760:	bl	72c0 <strlen@plt>
   18764:	sub	x22, x0, x21
   18768:	add	x1, x20, x21
   1876c:	mov	x2, x22
   18770:	mov	x0, x20
   18774:	bl	7220 <memmove@plt>
   18778:	strb	wzr, [x20, x22]
   1877c:	cmn	x21, #0x1
   18780:	b.ne	18708 <scols_init_debug@@SMARTCOLS_2.25+0x35a8>  // b.any
   18784:	ldp	x21, x22, [sp, #32]
   18788:	b	186c8 <scols_init_debug@@SMARTCOLS_2.25+0x3568>
   1878c:	nop
   18790:	stp	x29, x30, [sp, #-80]!
   18794:	mov	w1, #0x0                   	// #0
   18798:	mov	x29, sp
   1879c:	stp	x19, x20, [sp, #16]
   187a0:	mov	x20, x0
   187a4:	bl	184a8 <scols_init_debug@@SMARTCOLS_2.25+0x3348>
   187a8:	cbz	w0, 187c0 <scols_init_debug@@SMARTCOLS_2.25+0x3660>
   187ac:	mov	w19, #0x1                   	// #1
   187b0:	mov	w0, w19
   187b4:	ldp	x19, x20, [sp, #16]
   187b8:	ldp	x29, x30, [sp], #80
   187bc:	ret
   187c0:	mov	w19, w0
   187c4:	ldr	x0, [x20, #24]
   187c8:	cbz	x0, 187ac <scols_init_debug@@SMARTCOLS_2.25+0x364c>
   187cc:	ldp	x1, x0, [x20, #32]
   187d0:	cmp	x0, x1
   187d4:	b.cs	187ac <scols_init_debug@@SMARTCOLS_2.25+0x364c>  // b.hs, b.nlast
   187d8:	ldr	x1, [x20]
   187dc:	stp	x21, x22, [sp, #32]
   187e0:	adds	x21, x1, x0
   187e4:	b.eq	187f0 <scols_init_debug@@SMARTCOLS_2.25+0x3690>  // b.none
   187e8:	ldrsb	w0, [x1, x0]
   187ec:	cbnz	w0, 18820 <scols_init_debug@@SMARTCOLS_2.25+0x36c0>
   187f0:	mov	x0, x21
   187f4:	mov	x22, #0x0                   	// #0
   187f8:	bl	72c0 <strlen@plt>
   187fc:	strb	wzr, [x21, x0]
   18800:	ldr	x1, [x20, #32]
   18804:	ldr	x0, [x20]
   18808:	sub	x22, x1, x22
   1880c:	str	x22, [x20, #32]
   18810:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   18814:	ldp	x21, x22, [sp, #32]
   18818:	str	x0, [x20, #24]
   1881c:	b	187b0 <scols_init_debug@@SMARTCOLS_2.25+0x3650>
   18820:	str	x23, [sp, #48]
   18824:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   18828:	mov	x1, x21
   1882c:	mov	x2, x0
   18830:	mov	x3, #0x0                   	// #0
   18834:	add	x0, sp, #0x4c
   18838:	bl	71f0 <mbrtowc@plt>
   1883c:	mov	x22, x0
   18840:	ldr	w0, [sp, #76]
   18844:	bl	76d0 <wcwidth@plt>
   18848:	mov	x0, x21
   1884c:	bl	72c0 <strlen@plt>
   18850:	sub	x23, x0, x22
   18854:	add	x1, x21, x22
   18858:	mov	x2, x23
   1885c:	mov	x0, x21
   18860:	bl	7220 <memmove@plt>
   18864:	strb	wzr, [x21, x23]
   18868:	cmn	x22, #0x1
   1886c:	b.ne	1887c <scols_init_debug@@SMARTCOLS_2.25+0x371c>  // b.any
   18870:	ldp	x21, x22, [sp, #32]
   18874:	ldr	x23, [sp, #48]
   18878:	b	187ac <scols_init_debug@@SMARTCOLS_2.25+0x364c>
   1887c:	ldr	x23, [sp, #48]
   18880:	b	18800 <scols_init_debug@@SMARTCOLS_2.25+0x36a0>
   18884:	nop
   18888:	stp	x29, x30, [sp, #-80]!
   1888c:	mov	x29, sp
   18890:	stp	x19, x20, [sp, #16]
   18894:	mov	x19, x0
   18898:	stp	x21, x22, [sp, #32]
   1889c:	mov	w21, w1
   188a0:	stp	x23, x24, [sp, #48]
   188a4:	ldr	x20, [x0, #32]
   188a8:	str	x25, [sp, #64]
   188ac:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   188b0:	add	x20, x20, x0
   188b4:	ldr	x2, [x19, #8]
   188b8:	cmp	x20, x2
   188bc:	b.ls	188e0 <scols_init_debug@@SMARTCOLS_2.25+0x3780>  // b.plast
   188c0:	mov	sp, x29
   188c4:	mov	w0, #0x1                   	// #1
   188c8:	ldp	x19, x20, [sp, #16]
   188cc:	ldp	x21, x22, [sp, #32]
   188d0:	ldp	x23, x24, [sp, #48]
   188d4:	ldr	x25, [sp, #64]
   188d8:	ldp	x29, x30, [sp], #80
   188dc:	ret
   188e0:	ldr	x20, [x19]
   188e4:	mov	x24, sp
   188e8:	ldr	x22, [x19, #40]
   188ec:	bl	7b70 <__ctype_get_mb_cur_max@plt>
   188f0:	add	x2, x0, #0xf
   188f4:	mov	w1, w21
   188f8:	and	x2, x2, #0xfffffffffffffff0
   188fc:	sub	sp, sp, x2
   18900:	mov	x0, sp
   18904:	bl	7b10 <wctomb@plt>
   18908:	cmn	w0, #0x1
   1890c:	sxtw	x23, w0
   18910:	b.eq	189a8 <scols_init_debug@@SMARTCOLS_2.25+0x3848>  // b.none
   18914:	add	x20, x20, x22
   18918:	mov	w0, w21
   1891c:	bl	76d0 <wcwidth@plt>
   18920:	add	x25, x20, x23
   18924:	mov	w21, w0
   18928:	mov	x0, x20
   1892c:	bl	72c0 <strlen@plt>
   18930:	mov	x22, x0
   18934:	mov	x2, x0
   18938:	mov	x1, x20
   1893c:	mov	x0, x25
   18940:	bl	7220 <memmove@plt>
   18944:	mov	x2, x23
   18948:	mov	x1, sp
   1894c:	mov	x0, x20
   18950:	bl	7200 <memcpy@plt>
   18954:	strb	wzr, [x25, x22]
   18958:	dup	v0.2d, x23
   1895c:	mov	sp, x24
   18960:	ldr	q1, [x19, #32]
   18964:	ldr	x1, [x19, #48]
   18968:	add	v0.2d, v1.2d, v0.2d
   1896c:	ldr	x0, [x19]
   18970:	add	x21, x1, w21, sxtw
   18974:	str	x21, [x19, #48]
   18978:	str	q0, [x19, #32]
   1897c:	bl	17998 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   18980:	mov	x1, x0
   18984:	str	x1, [x19, #24]
   18988:	mov	w0, #0x0                   	// #0
   1898c:	mov	sp, x29
   18990:	ldp	x19, x20, [sp, #16]
   18994:	ldp	x21, x22, [sp, #32]
   18998:	ldp	x23, x24, [sp, #48]
   1899c:	ldr	x25, [sp, #64]
   189a0:	ldp	x29, x30, [sp], #80
   189a4:	ret
   189a8:	mov	sp, x24
   189ac:	b	188c0 <scols_init_debug@@SMARTCOLS_2.25+0x3760>
   189b0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   189b4:	str	xzr, [x0, #16]
   189b8:	ldr	q0, [x1, #2640]
   189bc:	str	q0, [x0]
   189c0:	ret
   189c4:	nop
   189c8:	stp	x29, x30, [sp, #-96]!
   189cc:	mov	w17, #0xb756                	// #46934
   189d0:	movk	w17, #0xe8c7, lsl #16
   189d4:	mov	x29, sp
   189d8:	ldp	w12, w13, [x0, #8]
   189dc:	stp	x21, x22, [sp, #32]
   189e0:	mov	w3, #0x70db                	// #28891
   189e4:	ldp	w14, w11, [x0]
   189e8:	eor	w6, w12, w13
   189ec:	stp	x27, x28, [sp, #80]
   189f0:	movk	w3, #0x2420, lsl #16
   189f4:	and	w6, w6, w11
   189f8:	ldp	w27, w21, [x1]
   189fc:	eor	w6, w6, w13
   18a00:	stp	x23, x24, [sp, #48]
   18a04:	mov	w23, #0xa478                	// #42104
   18a08:	add	w6, w6, w14
   18a0c:	movk	w23, #0xd76a, lsl #16
   18a10:	add	w23, w27, w23
   18a14:	add	w23, w23, w6
   18a18:	eor	w5, w11, w12
   18a1c:	add	w17, w21, w17
   18a20:	mov	w2, #0xceee                	// #52974
   18a24:	ror	w23, w23, #25
   18a28:	add	w23, w11, w23
   18a2c:	movk	w2, #0xc1bd, lsl #16
   18a30:	and	w5, w5, w23
   18a34:	eor	w4, w11, w23
   18a38:	eor	w5, w5, w12
   18a3c:	stp	x25, x26, [sp, #64]
   18a40:	add	w5, w5, w13
   18a44:	add	w17, w17, w5
   18a48:	mov	w9, #0xfaf                 	// #4015
   18a4c:	ldp	w16, w22, [x1, #8]
   18a50:	ror	w17, w17, #20
   18a54:	add	w17, w23, w17
   18a58:	movk	w9, #0xf57c, lsl #16
   18a5c:	and	w4, w4, w17
   18a60:	add	w3, w16, w3
   18a64:	eor	w4, w4, w11
   18a68:	eor	w10, w23, w17
   18a6c:	add	w4, w4, w12
   18a70:	add	w2, w22, w2
   18a74:	add	w4, w3, w4
   18a78:	mov	w8, #0xc62a                	// #50730
   18a7c:	ldp	w18, w24, [x1, #16]
   18a80:	ror	w4, w4, #15
   18a84:	add	w4, w17, w4
   18a88:	movk	w8, #0x4787, lsl #16
   18a8c:	and	w10, w10, w4
   18a90:	eor	w25, w17, w4
   18a94:	eor	w10, w10, w23
   18a98:	add	w9, w18, w9
   18a9c:	add	w10, w10, w11
   18aa0:	add	w8, w24, w8
   18aa4:	add	w10, w2, w10
   18aa8:	stp	x19, x20, [sp, #16]
   18aac:	mov	w7, #0x4613                	// #17939
   18ab0:	ror	w10, w10, #10
   18ab4:	add	w10, w4, w10
   18ab8:	movk	w7, #0xa830, lsl #16
   18abc:	and	w25, w25, w10
   18ac0:	mov	w6, #0x9501                	// #38145
   18ac4:	eor	w25, w25, w17
   18ac8:	movk	w6, #0xfd46, lsl #16
   18acc:	add	w25, w25, w23
   18ad0:	eor	w23, w4, w10
   18ad4:	add	w9, w9, w25
   18ad8:	mov	w3, #0x98d8                	// #39128
   18adc:	ldp	w19, w26, [x1, #24]
   18ae0:	ror	w9, w9, #25
   18ae4:	add	w9, w10, w9
   18ae8:	movk	w3, #0x6980, lsl #16
   18aec:	and	w23, w23, w9
   18af0:	add	w7, w19, w7
   18af4:	eor	w23, w23, w4
   18af8:	add	w6, w26, w6
   18afc:	add	w17, w23, w17
   18b00:	eor	w23, w10, w9
   18b04:	add	w8, w8, w17
   18b08:	mov	w5, #0xf7af                	// #63407
   18b0c:	ldp	w20, w15, [x1, #32]
   18b10:	ror	w8, w8, #20
   18b14:	add	w8, w9, w8
   18b18:	movk	w5, #0x8b44, lsl #16
   18b1c:	and	w23, w23, w8
   18b20:	add	w3, w20, w3
   18b24:	eor	w23, w23, w10
   18b28:	add	w5, w15, w5
   18b2c:	add	w4, w23, w4
   18b30:	eor	w23, w9, w8
   18b34:	add	w7, w7, w4
   18b38:	mov	w25, #0xffff5bb1            	// #-42063
   18b3c:	ldp	w2, w17, [x1, #40]
   18b40:	ror	w7, w7, #15
   18b44:	add	w7, w8, w7
   18b48:	mov	w4, #0xd7be                	// #55230
   18b4c:	and	w23, w23, w7
   18b50:	add	w25, w2, w25
   18b54:	eor	w23, w23, w9
   18b58:	movk	w4, #0x895c, lsl #16
   18b5c:	add	w23, w23, w10
   18b60:	eor	w10, w8, w7
   18b64:	add	w6, w6, w23
   18b68:	add	w4, w17, w4
   18b6c:	ldr	w23, [x1, #48]
   18b70:	mov	w28, #0x438e                	// #17294
   18b74:	ldr	w30, [x1, #52]
   18b78:	ror	w6, w6, #10
   18b7c:	add	w6, w7, w6
   18b80:	movk	w28, #0xa679, lsl #16
   18b84:	and	w10, w10, w6
   18b88:	eor	w10, w10, w8
   18b8c:	add	w9, w10, w9
   18b90:	eor	w10, w7, w6
   18b94:	add	w9, w3, w9
   18b98:	mov	w3, #0x1122                	// #4386
   18b9c:	movk	w3, #0x6b90, lsl #16
   18ba0:	add	w3, w23, w3
   18ba4:	ror	w9, w9, #25
   18ba8:	add	w9, w6, w9
   18bac:	and	w10, w10, w9
   18bb0:	eor	w10, w10, w7
   18bb4:	add	w10, w10, w8
   18bb8:	eor	w8, w6, w9
   18bbc:	add	w5, w5, w10
   18bc0:	mov	w10, #0x7193                	// #29075
   18bc4:	movk	w10, #0xfd98, lsl #16
   18bc8:	add	w10, w30, w10
   18bcc:	ror	w5, w5, #20
   18bd0:	add	w5, w9, w5
   18bd4:	and	w8, w8, w5
   18bd8:	eor	w8, w8, w6
   18bdc:	add	w7, w8, w7
   18be0:	eor	w8, w9, w5
   18be4:	add	w7, w25, w7
   18be8:	ldp	w25, w1, [x1, #56]
   18bec:	ror	w7, w7, #15
   18bf0:	add	w7, w5, w7
   18bf4:	and	w8, w8, w7
   18bf8:	add	w28, w25, w28
   18bfc:	eor	w8, w8, w9
   18c00:	add	w8, w8, w6
   18c04:	eor	w6, w5, w7
   18c08:	add	w4, w4, w8
   18c0c:	mov	w8, #0x821                 	// #2081
   18c10:	movk	w8, #0x49b4, lsl #16
   18c14:	add	w8, w1, w8
   18c18:	ror	w4, w4, #10
   18c1c:	add	w4, w7, w4
   18c20:	and	w6, w6, w4
   18c24:	eor	w6, w6, w5
   18c28:	add	w9, w6, w9
   18c2c:	eor	w6, w7, w4
   18c30:	add	w3, w3, w9
   18c34:	ror	w3, w3, #25
   18c38:	add	w3, w4, w3
   18c3c:	and	w6, w6, w3
   18c40:	eor	w9, w4, w3
   18c44:	eor	w6, w6, w7
   18c48:	add	w5, w6, w5
   18c4c:	mov	w6, #0xb340                	// #45888
   18c50:	add	w10, w10, w5
   18c54:	movk	w6, #0xc040, lsl #16
   18c58:	add	w6, w19, w6
   18c5c:	ror	w10, w10, #20
   18c60:	add	w10, w3, w10
   18c64:	and	w9, w9, w10
   18c68:	eor	w5, w3, w10
   18c6c:	eor	w9, w9, w4
   18c70:	add	w7, w9, w7
   18c74:	add	w7, w28, w7
   18c78:	mov	w28, #0x2562                	// #9570
   18c7c:	movk	w28, #0xf61e, lsl #16
   18c80:	add	w28, w21, w28
   18c84:	ror	w9, w7, #15
   18c88:	add	w9, w10, w9
   18c8c:	and	w5, w5, w9
   18c90:	eor	w5, w5, w3
   18c94:	add	w4, w5, w4
   18c98:	mov	w5, #0x5a51                	// #23121
   18c9c:	add	w8, w8, w4
   18ca0:	movk	w5, #0x265e, lsl #16
   18ca4:	add	w5, w17, w5
   18ca8:	mov	w4, #0xc7aa                	// #51114
   18cac:	movk	w4, #0xe9b6, lsl #16
   18cb0:	ror	w8, w8, #10
   18cb4:	add	w8, w9, w8
   18cb8:	add	w4, w27, w4
   18cbc:	eor	w7, w9, w8
   18cc0:	and	w7, w7, w10
   18cc4:	eor	w7, w7, w9
   18cc8:	add	w3, w7, w3
   18ccc:	add	w3, w28, w3
   18cd0:	ror	w7, w3, #27
   18cd4:	add	w7, w8, w7
   18cd8:	eor	w3, w8, w7
   18cdc:	and	w3, w3, w9
   18ce0:	eor	w3, w3, w8
   18ce4:	add	w10, w3, w10
   18ce8:	add	w6, w6, w10
   18cec:	mov	w10, #0x1453                	// #5203
   18cf0:	movk	w10, #0x244, lsl #16
   18cf4:	add	w10, w2, w10
   18cf8:	ror	w6, w6, #23
   18cfc:	add	w6, w7, w6
   18d00:	eor	w3, w7, w6
   18d04:	and	w3, w3, w8
   18d08:	eor	w3, w3, w7
   18d0c:	add	w9, w3, w9
   18d10:	mov	w3, #0x105d                	// #4189
   18d14:	add	w5, w5, w9
   18d18:	movk	w3, #0xd62f, lsl #16
   18d1c:	add	w3, w24, w3
   18d20:	ror	w5, w5, #18
   18d24:	add	w5, w6, w5
   18d28:	eor	w9, w6, w5
   18d2c:	and	w9, w9, w7
   18d30:	eor	w9, w9, w6
   18d34:	add	w8, w9, w8
   18d38:	mov	w9, #0xe681                	// #59009
   18d3c:	add	w4, w4, w8
   18d40:	movk	w9, #0xd8a1, lsl #16
   18d44:	add	w9, w1, w9
   18d48:	ror	w4, w4, #12
   18d4c:	add	w4, w5, w4
   18d50:	eor	w8, w5, w4
   18d54:	and	w8, w8, w6
   18d58:	eor	w8, w8, w5
   18d5c:	add	w7, w8, w7
   18d60:	mov	w8, #0xfbc8                	// #64456
   18d64:	add	w3, w3, w7
   18d68:	movk	w8, #0xe7d3, lsl #16
   18d6c:	add	w8, w18, w8
   18d70:	ror	w3, w3, #27
   18d74:	add	w3, w4, w3
   18d78:	eor	w7, w4, w3
   18d7c:	and	w7, w7, w5
   18d80:	eor	w7, w7, w4
   18d84:	add	w6, w7, w6
   18d88:	mov	w7, #0xcde6                	// #52710
   18d8c:	add	w10, w10, w6
   18d90:	movk	w7, #0x21e1, lsl #16
   18d94:	add	w7, w15, w7
   18d98:	ror	w10, w10, #23
   18d9c:	add	w10, w3, w10
   18da0:	eor	w6, w3, w10
   18da4:	and	w6, w6, w4
   18da8:	eor	w6, w6, w3
   18dac:	add	w5, w6, w5
   18db0:	mov	w6, #0x7d6                 	// #2006
   18db4:	add	w9, w9, w5
   18db8:	movk	w6, #0xc337, lsl #16
   18dbc:	add	w6, w25, w6
   18dc0:	ror	w9, w9, #18
   18dc4:	add	w9, w10, w9
   18dc8:	eor	w5, w10, w9
   18dcc:	and	w5, w5, w3
   18dd0:	eor	w5, w5, w10
   18dd4:	add	w4, w5, w4
   18dd8:	mov	w5, #0xd87                 	// #3463
   18ddc:	add	w8, w8, w4
   18de0:	movk	w5, #0xf4d5, lsl #16
   18de4:	add	w5, w22, w5
   18de8:	ror	w8, w8, #12
   18dec:	add	w8, w9, w8
   18df0:	eor	w4, w9, w8
   18df4:	and	w4, w4, w10
   18df8:	eor	w4, w4, w9
   18dfc:	add	w3, w4, w3
   18e00:	mov	w4, #0x14ed                	// #5357
   18e04:	add	w7, w7, w3
   18e08:	movk	w4, #0x455a, lsl #16
   18e0c:	add	w4, w20, w4
   18e10:	ror	w7, w7, #27
   18e14:	add	w7, w8, w7
   18e18:	eor	w3, w8, w7
   18e1c:	and	w3, w3, w9
   18e20:	eor	w3, w3, w8
   18e24:	add	w10, w3, w10
   18e28:	add	w6, w6, w10
   18e2c:	mov	w10, #0xa3f8                	// #41976
   18e30:	movk	w10, #0xfcef, lsl #16
   18e34:	add	w10, w16, w10
   18e38:	ror	w6, w6, #23
   18e3c:	add	w6, w7, w6
   18e40:	eor	w3, w7, w6
   18e44:	and	w3, w3, w8
   18e48:	eor	w3, w3, w7
   18e4c:	add	w9, w3, w9
   18e50:	mov	w3, #0xe905                	// #59653
   18e54:	add	w5, w5, w9
   18e58:	movk	w3, #0xa9e3, lsl #16
   18e5c:	add	w3, w30, w3
   18e60:	ror	w5, w5, #18
   18e64:	add	w5, w6, w5
   18e68:	eor	w9, w6, w5
   18e6c:	and	w9, w9, w7
   18e70:	eor	w9, w9, w6
   18e74:	add	w8, w9, w8
   18e78:	mov	w9, #0x2d9                 	// #729
   18e7c:	add	w4, w4, w8
   18e80:	movk	w9, #0x676f, lsl #16
   18e84:	add	w9, w26, w9
   18e88:	ror	w4, w4, #12
   18e8c:	add	w4, w5, w4
   18e90:	eor	w8, w5, w4
   18e94:	and	w8, w8, w6
   18e98:	eor	w8, w8, w5
   18e9c:	add	w7, w8, w7
   18ea0:	add	w3, w3, w7
   18ea4:	mov	w7, #0x4c8a                	// #19594
   18ea8:	movk	w7, #0x8d2a, lsl #16
   18eac:	add	w7, w23, w7
   18eb0:	ror	w3, w3, #27
   18eb4:	add	w3, w4, w3
   18eb8:	eor	w8, w4, w3
   18ebc:	and	w8, w8, w5
   18ec0:	eor	w8, w8, w4
   18ec4:	add	w6, w8, w6
   18ec8:	add	w6, w10, w6
   18ecc:	ror	w8, w6, #23
   18ed0:	add	w8, w3, w8
   18ed4:	eor	w6, w3, w8
   18ed8:	and	w6, w6, w4
   18edc:	eor	w6, w6, w3
   18ee0:	add	w5, w6, w5
   18ee4:	sub	w6, w24, #0x5c, lsl #12
   18ee8:	add	w9, w9, w5
   18eec:	sub	w6, w6, #0x6be
   18ef0:	ror	w9, w9, #18
   18ef4:	add	w9, w8, w9
   18ef8:	eor	w10, w8, w9
   18efc:	and	w5, w10, w3
   18f00:	eor	w5, w5, w8
   18f04:	add	w4, w5, w4
   18f08:	mov	w5, #0xf681                	// #63105
   18f0c:	add	w7, w7, w4
   18f10:	movk	w5, #0x8771, lsl #16
   18f14:	add	w5, w20, w5
   18f18:	mov	w4, #0x6122                	// #24866
   18f1c:	movk	w4, #0x6d9d, lsl #16
   18f20:	ror	w7, w7, #12
   18f24:	add	w7, w9, w7
   18f28:	add	w4, w17, w4
   18f2c:	eor	w10, w10, w7
   18f30:	eor	w28, w9, w7
   18f34:	add	w3, w10, w3
   18f38:	mov	w10, #0xea44                	// #59972
   18f3c:	add	w6, w6, w3
   18f40:	movk	w10, #0xa4be, lsl #16
   18f44:	add	w10, w21, w10
   18f48:	ror	w6, w6, #28
   18f4c:	add	w6, w7, w6
   18f50:	eor	w3, w28, w6
   18f54:	add	w3, w3, w8
   18f58:	eor	w8, w7, w6
   18f5c:	add	w5, w5, w3
   18f60:	mov	w3, #0x380c                	// #14348
   18f64:	movk	w3, #0xfde5, lsl #16
   18f68:	add	w3, w25, w3
   18f6c:	ror	w5, w5, #21
   18f70:	add	w5, w6, w5
   18f74:	eor	w8, w8, w5
   18f78:	add	w9, w8, w9
   18f7c:	eor	w8, w6, w5
   18f80:	add	w4, w4, w9
   18f84:	mov	w9, #0xcfa9                	// #53161
   18f88:	movk	w9, #0x4bde, lsl #16
   18f8c:	add	w9, w18, w9
   18f90:	ror	w4, w4, #16
   18f94:	add	w4, w5, w4
   18f98:	eor	w8, w8, w4
   18f9c:	add	w8, w8, w7
   18fa0:	eor	w7, w5, w4
   18fa4:	add	w3, w3, w8
   18fa8:	mov	w8, #0x4b60                	// #19296
   18fac:	movk	w8, #0xf6bb, lsl #16
   18fb0:	add	w8, w26, w8
   18fb4:	ror	w3, w3, #9
   18fb8:	add	w3, w4, w3
   18fbc:	eor	w7, w7, w3
   18fc0:	add	w7, w7, w6
   18fc4:	eor	w6, w4, w3
   18fc8:	add	w10, w10, w7
   18fcc:	mov	w7, #0xbc70                	// #48240
   18fd0:	movk	w7, #0xbebf, lsl #16
   18fd4:	add	w7, w2, w7
   18fd8:	sub	w2, w2, #0x100, lsl #12
   18fdc:	ror	w10, w10, #28
   18fe0:	add	w10, w3, w10
   18fe4:	sub	w2, w2, #0xb83
   18fe8:	eor	w6, w6, w10
   18fec:	add	w6, w6, w5
   18ff0:	eor	w5, w3, w10
   18ff4:	add	w9, w9, w6
   18ff8:	mov	w6, #0x7ec6                	// #32454
   18ffc:	movk	w6, #0x289b, lsl #16
   19000:	add	w6, w30, w6
   19004:	ror	w9, w9, #21
   19008:	add	w9, w10, w9
   1900c:	eor	w5, w5, w9
   19010:	add	w5, w5, w4
   19014:	eor	w4, w10, w9
   19018:	add	w8, w8, w5
   1901c:	mov	w5, #0x27fa                	// #10234
   19020:	movk	w5, #0xeaa1, lsl #16
   19024:	add	w5, w27, w5
   19028:	ror	w8, w8, #16
   1902c:	add	w8, w9, w8
   19030:	eor	w4, w4, w8
   19034:	add	w4, w4, w3
   19038:	eor	w3, w9, w8
   1903c:	add	w7, w7, w4
   19040:	mov	w4, #0x3085                	// #12421
   19044:	movk	w4, #0xd4ef, lsl #16
   19048:	add	w4, w22, w4
   1904c:	ror	w7, w7, #9
   19050:	add	w7, w8, w7
   19054:	eor	w3, w3, w7
   19058:	add	w10, w3, w10
   1905c:	eor	w3, w8, w7
   19060:	add	w6, w6, w10
   19064:	mov	w10, #0x99e5                	// #39397
   19068:	movk	w10, #0xe6db, lsl #16
   1906c:	add	w10, w23, w10
   19070:	ror	w6, w6, #28
   19074:	add	w6, w7, w6
   19078:	eor	w3, w3, w6
   1907c:	add	w3, w3, w9
   19080:	eor	w9, w7, w6
   19084:	add	w5, w5, w3
   19088:	mov	w3, #0x1d05                	// #7429
   1908c:	movk	w3, #0x488, lsl #16
   19090:	add	w3, w19, w3
   19094:	ror	w5, w5, #21
   19098:	add	w5, w6, w5
   1909c:	eor	w9, w9, w5
   190a0:	add	w9, w9, w8
   190a4:	eor	w8, w6, w5
   190a8:	add	w4, w4, w9
   190ac:	mov	w9, #0xd039                	// #53305
   190b0:	movk	w9, #0xd9d4, lsl #16
   190b4:	add	w9, w15, w9
   190b8:	ror	w4, w4, #16
   190bc:	add	w4, w5, w4
   190c0:	eor	w8, w8, w4
   190c4:	add	w8, w8, w7
   190c8:	eor	w7, w5, w4
   190cc:	add	w3, w3, w8
   190d0:	ror	w3, w3, #9
   190d4:	add	w3, w4, w3
   190d8:	eor	w7, w7, w3
   190dc:	add	w6, w7, w6
   190e0:	eor	w7, w4, w3
   190e4:	add	w6, w9, w6
   190e8:	mov	w9, #0x7cf8                	// #31992
   190ec:	movk	w9, #0x1fa2, lsl #16
   190f0:	add	w9, w1, w9
   190f4:	ror	w6, w6, #28
   190f8:	add	w6, w3, w6
   190fc:	eor	w7, w7, w6
   19100:	eor	w8, w3, w6
   19104:	add	w5, w7, w5
   19108:	mov	w7, #0x5665                	// #22117
   1910c:	add	w5, w10, w5
   19110:	movk	w7, #0xc4ac, lsl #16
   19114:	add	w7, w16, w7
   19118:	ror	w5, w5, #21
   1911c:	add	w5, w6, w5
   19120:	eor	w8, w8, w5
   19124:	add	w4, w8, w4
   19128:	eor	w8, w6, w5
   1912c:	add	w4, w9, w4
   19130:	mov	w9, #0x2244                	// #8772
   19134:	movk	w9, #0xf429, lsl #16
   19138:	add	w27, w27, w9
   1913c:	mov	w9, #0xff97                	// #65431
   19140:	ror	w4, w4, #16
   19144:	add	w4, w5, w4
   19148:	movk	w9, #0x432a, lsl #16
   1914c:	eor	w8, w8, w4
   19150:	add	w26, w26, w9
   19154:	add	w3, w8, w3
   19158:	mov	w9, #0x23a7                	// #9127
   1915c:	add	w7, w7, w3
   19160:	mov	w3, #0xa039                	// #41017
   19164:	movk	w3, #0xfc93, lsl #16
   19168:	add	w24, w24, w3
   1916c:	mov	w3, #0x59c3                	// #22979
   19170:	ror	w7, w7, #9
   19174:	add	w7, w4, w7
   19178:	movk	w3, #0x655b, lsl #16
   1917c:	add	w23, w23, w3
   19180:	orn	w3, w7, w5
   19184:	eor	w3, w3, w4
   19188:	movk	w9, #0xab94, lsl #16
   1918c:	add	w6, w3, w6
   19190:	mov	w3, #0x5dd1                	// #24017
   19194:	add	w27, w27, w6
   19198:	movk	w3, #0x8584, lsl #16
   1919c:	add	w21, w21, w3
   191a0:	mov	w3, #0x7e4f                	// #32335
   191a4:	movk	w3, #0x6fa8, lsl #16
   191a8:	ror	w27, w27, #26
   191ac:	add	w27, w7, w27
   191b0:	add	w20, w20, w3
   191b4:	orn	w6, w27, w4
   191b8:	mov	w3, #0xe6e0                	// #59104
   191bc:	movk	w3, #0xfe2c, lsl #16
   191c0:	add	w3, w1, w3
   191c4:	eor	w1, w6, w7
   191c8:	add	w25, w25, w9
   191cc:	add	w5, w1, w5
   191d0:	mov	w8, #0xcc92                	// #52370
   191d4:	add	w26, w26, w5
   191d8:	movk	w8, #0x8f0c, lsl #16
   191dc:	add	w22, w22, w8
   191e0:	mov	w6, #0x4314                	// #17172
   191e4:	movk	w6, #0xa301, lsl #16
   191e8:	ror	w26, w26, #22
   191ec:	add	w26, w27, w26
   191f0:	add	w19, w19, w6
   191f4:	orn	w5, w26, w7
   191f8:	mov	w1, #0x11a1                	// #4513
   191fc:	eor	w5, w5, w27
   19200:	movk	w1, #0x4e08, lsl #16
   19204:	add	w4, w5, w4
   19208:	add	w30, w30, w1
   1920c:	add	w25, w25, w4
   19210:	mov	w4, #0xd391                	// #54161
   19214:	movk	w4, #0xeb86, lsl #16
   19218:	add	w15, w15, w4
   1921c:	mov	w1, #0x7e82                	// #32386
   19220:	ror	w25, w25, #17
   19224:	add	w25, w26, w25
   19228:	movk	w1, #0xf753, lsl #16
   1922c:	orn	w4, w25, w27
   19230:	add	w1, w18, w1
   19234:	eor	w4, w4, w26
   19238:	mov	w6, #0xf235                	// #62005
   1923c:	add	w7, w4, w7
   19240:	movk	w6, #0xbd3a, lsl #16
   19244:	add	w24, w24, w7
   19248:	add	w17, w17, w6
   1924c:	mov	w5, #0xd2bb                	// #53947
   19250:	movk	w5, #0x2ad7, lsl #16
   19254:	ror	w24, w24, #11
   19258:	add	w24, w25, w24
   1925c:	add	w16, w16, w5
   19260:	orn	w4, w24, w26
   19264:	eor	w4, w4, w25
   19268:	add	w27, w4, w27
   1926c:	add	w23, w23, w27
   19270:	ldp	x27, x28, [sp, #80]
   19274:	ror	w23, w23, #26
   19278:	add	w23, w24, w23
   1927c:	orn	w4, w23, w25
   19280:	eor	w4, w4, w24
   19284:	add	w26, w4, w26
   19288:	add	w22, w22, w26
   1928c:	ror	w22, w22, #22
   19290:	add	w22, w23, w22
   19294:	orn	w4, w22, w24
   19298:	eor	w4, w4, w23
   1929c:	add	w25, w4, w25
   192a0:	add	w2, w2, w25
   192a4:	ldp	x25, x26, [sp, #64]
   192a8:	ror	w2, w2, #17
   192ac:	add	w2, w22, w2
   192b0:	orn	w4, w2, w23
   192b4:	eor	w4, w4, w22
   192b8:	add	w24, w4, w24
   192bc:	add	w21, w21, w24
   192c0:	ror	w21, w21, #11
   192c4:	add	w21, w2, w21
   192c8:	orn	w4, w21, w22
   192cc:	eor	w4, w4, w2
   192d0:	add	w23, w4, w23
   192d4:	add	w20, w20, w23
   192d8:	ldp	x23, x24, [sp, #48]
   192dc:	ror	w20, w20, #26
   192e0:	add	w20, w21, w20
   192e4:	orn	w4, w20, w2
   192e8:	eor	w4, w4, w21
   192ec:	add	w22, w4, w22
   192f0:	add	w3, w3, w22
   192f4:	ror	w3, w3, #22
   192f8:	add	w3, w20, w3
   192fc:	orn	w4, w3, w21
   19300:	eor	w4, w4, w20
   19304:	add	w2, w4, w2
   19308:	add	w19, w19, w2
   1930c:	ror	w19, w19, #17
   19310:	add	w19, w3, w19
   19314:	orn	w2, w19, w20
   19318:	eor	w2, w2, w3
   1931c:	add	w21, w2, w21
   19320:	add	w30, w30, w21
   19324:	ldp	x21, x22, [sp, #32]
   19328:	ror	w30, w30, #11
   1932c:	add	w30, w19, w30
   19330:	orn	w2, w30, w3
   19334:	eor	w2, w2, w19
   19338:	add	w20, w2, w20
   1933c:	add	w1, w1, w20
   19340:	ror	w1, w1, #26
   19344:	add	w1, w30, w1
   19348:	orn	w2, w1, w19
   1934c:	add	w14, w14, w1
   19350:	eor	w2, w2, w30
   19354:	add	w3, w2, w3
   19358:	add	w17, w17, w3
   1935c:	ror	w17, w17, #22
   19360:	add	w17, w1, w17
   19364:	orn	w2, w17, w30
   19368:	add	w13, w13, w17
   1936c:	eor	w2, w2, w1
   19370:	add	w19, w2, w19
   19374:	add	w16, w16, w19
   19378:	ldp	x19, x20, [sp, #16]
   1937c:	ror	w16, w16, #17
   19380:	add	w16, w17, w16
   19384:	orn	w1, w16, w1
   19388:	add	w11, w11, w16
   1938c:	eor	w1, w1, w17
   19390:	add	w12, w12, w16
   19394:	add	w1, w1, w30
   19398:	stp	w12, w13, [x0, #8]
   1939c:	add	w15, w15, w1
   193a0:	ldp	x29, x30, [sp], #96
   193a4:	ror	w15, w15, #11
   193a8:	add	w11, w15, w11
   193ac:	stp	w14, w11, [x0]
   193b0:	ret
   193b4:	nop
   193b8:	stp	x29, x30, [sp, #-64]!
   193bc:	mov	x29, sp
   193c0:	stp	x21, x22, [sp, #32]
   193c4:	mov	x21, x0
   193c8:	stp	x19, x20, [sp, #16]
   193cc:	add	x20, x0, #0x18
   193d0:	ldr	w0, [x0, #16]
   193d4:	stp	x23, x24, [sp, #48]
   193d8:	mov	w23, w2
   193dc:	ldr	w3, [x21, #20]
   193e0:	lsl	w2, w2, #3
   193e4:	lsr	w4, w23, #29
   193e8:	adds	w2, w2, w0
   193ec:	str	w2, [x21, #16]
   193f0:	adc	w2, w3, w4
   193f4:	str	w2, [x21, #20]
   193f8:	mov	x19, x1
   193fc:	ubfx	x22, x0, #3, #6
   19400:	cbz	w22, 19440 <scols_init_debug@@SMARTCOLS_2.25+0x42e0>
   19404:	mov	w0, w22
   19408:	mov	w2, #0x40                  	// #64
   1940c:	sub	w2, w2, w22
   19410:	add	x0, x20, x0
   19414:	cmp	w23, w2
   19418:	b.cc	194b4 <scols_init_debug@@SMARTCOLS_2.25+0x4354>  // b.lo, b.ul, b.last
   1941c:	mov	w24, w2
   19420:	sub	w23, w23, #0x40
   19424:	mov	x2, x24
   19428:	add	x19, x19, x24
   1942c:	add	w23, w22, w23
   19430:	bl	7200 <memcpy@plt>
   19434:	mov	x1, x20
   19438:	mov	x0, x21
   1943c:	bl	189c8 <scols_init_debug@@SMARTCOLS_2.25+0x3868>
   19440:	cmp	w23, #0x3f
   19444:	b.ls	194cc <scols_init_debug@@SMARTCOLS_2.25+0x436c>  // b.plast
   19448:	sub	w22, w23, #0x40
   1944c:	and	x22, x22, #0xffffffc0
   19450:	add	x22, x22, #0x40
   19454:	add	x22, x19, x22
   19458:	ldp	x0, x1, [x19]
   1945c:	stp	x0, x1, [x20]
   19460:	add	x19, x19, #0x40
   19464:	ldp	x2, x3, [x19, #-48]
   19468:	stp	x2, x3, [x20, #16]
   1946c:	mov	x1, x20
   19470:	ldp	x4, x5, [x19, #-32]
   19474:	stp	x4, x5, [x20, #32]
   19478:	mov	x0, x21
   1947c:	ldp	x4, x5, [x19, #-16]
   19480:	stp	x4, x5, [x20, #48]
   19484:	bl	189c8 <scols_init_debug@@SMARTCOLS_2.25+0x3868>
   19488:	cmp	x19, x22
   1948c:	b.ne	19458 <scols_init_debug@@SMARTCOLS_2.25+0x42f8>  // b.any
   19490:	and	w23, w23, #0x3f
   19494:	mov	w2, w23
   19498:	mov	x1, x22
   1949c:	mov	x0, x20
   194a0:	ldp	x19, x20, [sp, #16]
   194a4:	ldp	x21, x22, [sp, #32]
   194a8:	ldp	x23, x24, [sp, #48]
   194ac:	ldp	x29, x30, [sp], #64
   194b0:	b	7200 <memcpy@plt>
   194b4:	mov	w2, w23
   194b8:	ldp	x19, x20, [sp, #16]
   194bc:	ldp	x21, x22, [sp, #32]
   194c0:	ldp	x23, x24, [sp, #48]
   194c4:	ldp	x29, x30, [sp], #64
   194c8:	b	7200 <memcpy@plt>
   194cc:	mov	x22, x19
   194d0:	b	19494 <scols_init_debug@@SMARTCOLS_2.25+0x4334>
   194d4:	nop
   194d8:	stp	x29, x30, [sp, #-48]!
   194dc:	mov	w4, #0xffffff80            	// #-128
   194e0:	mov	w2, #0x3f                  	// #63
   194e4:	mov	x29, sp
   194e8:	stp	x19, x20, [sp, #16]
   194ec:	add	x20, x1, #0x18
   194f0:	mov	x19, x1
   194f4:	ldr	w1, [x1, #16]
   194f8:	str	x21, [sp, #32]
   194fc:	mov	x21, x0
   19500:	ubfx	x3, x1, #3, #6
   19504:	add	x1, x20, x3
   19508:	sub	w2, w2, w3
   1950c:	cmp	w2, #0x7
   19510:	add	x0, x1, #0x1
   19514:	strb	w4, [x20, w3, uxtw]
   19518:	b.hi	19584 <scols_init_debug@@SMARTCOLS_2.25+0x4424>  // b.pmore
   1951c:	mov	w1, #0x0                   	// #0
   19520:	bl	77f0 <memset@plt>
   19524:	mov	x1, x20
   19528:	mov	x0, x19
   1952c:	bl	189c8 <scols_init_debug@@SMARTCOLS_2.25+0x3868>
   19530:	stp	xzr, xzr, [x19, #24]
   19534:	stp	xzr, xzr, [x20, #16]
   19538:	stp	xzr, xzr, [x20, #32]
   1953c:	str	xzr, [x20, #48]
   19540:	ldr	d0, [x19, #16]
   19544:	mov	x1, x20
   19548:	mov	x0, x19
   1954c:	str	d0, [x19, #80]
   19550:	bl	189c8 <scols_init_debug@@SMARTCOLS_2.25+0x3868>
   19554:	ldp	x0, x1, [x19]
   19558:	stp	x0, x1, [x21]
   1955c:	stp	xzr, xzr, [x19]
   19560:	stp	xzr, xzr, [x19, #16]
   19564:	stp	xzr, xzr, [x19, #32]
   19568:	stp	xzr, xzr, [x19, #48]
   1956c:	stp	xzr, xzr, [x19, #64]
   19570:	str	xzr, [x19, #80]
   19574:	ldp	x19, x20, [sp, #16]
   19578:	ldr	x21, [sp, #32]
   1957c:	ldp	x29, x30, [sp], #48
   19580:	ret
   19584:	mov	w2, #0x37                  	// #55
   19588:	mov	w1, #0x0                   	// #0
   1958c:	sub	w2, w2, w3
   19590:	bl	77f0 <memset@plt>
   19594:	b	19540 <scols_init_debug@@SMARTCOLS_2.25+0x43e0>
   19598:	stp	x29, x30, [sp, #-64]!
   1959c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   195a0:	mov	x29, sp
   195a4:	ldr	x0, [x0, #4024]
   195a8:	stp	x19, x20, [sp, #16]
   195ac:	ldr	x0, [x0]
   195b0:	str	x21, [sp, #32]
   195b4:	add	x21, sp, #0x3c
   195b8:	bl	7ce0 <fflush@plt>
   195bc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   195c0:	ldr	x0, [x0, #4008]
   195c4:	ldr	x0, [x0]
   195c8:	bl	7ce0 <fflush@plt>
   195cc:	mov	w0, #0x1                   	// #1
   195d0:	bl	7970 <close@plt>
   195d4:	mov	w0, #0x2                   	// #2
   195d8:	bl	7970 <close@plt>
   195dc:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   195e0:	ldr	w20, [x0, #2096]
   195e4:	b	195fc <scols_init_debug@@SMARTCOLS_2.25+0x449c>
   195e8:	bl	7fd0 <__errno_location@plt>
   195ec:	mov	x19, x0
   195f0:	ldr	w0, [x0]
   195f4:	cmp	w0, #0x4
   195f8:	b.ne	19620 <scols_init_debug@@SMARTCOLS_2.25+0x44c0>  // b.any
   195fc:	mov	x1, x21
   19600:	mov	w0, w20
   19604:	mov	w2, #0x0                   	// #0
   19608:	bl	8090 <waitpid@plt>
   1960c:	tbnz	w0, #31, 195e8 <scols_init_debug@@SMARTCOLS_2.25+0x4488>
   19610:	ldp	x19, x20, [sp, #16]
   19614:	ldr	x21, [sp, #32]
   19618:	ldp	x29, x30, [sp], #64
   1961c:	ret
   19620:	mov	w2, #0x5                   	// #5
   19624:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19628:	mov	x0, #0x0                   	// #0
   1962c:	add	x1, x1, #0xa60
   19630:	bl	7e40 <dcgettext@plt>
   19634:	mov	x1, x0
   19638:	ldr	w0, [x19]
   1963c:	mov	x19, x1
   19640:	bl	7950 <strerror@plt>
   19644:	mov	x2, x0
   19648:	mov	x1, x19
   1964c:	mov	w0, #0x1                   	// #1
   19650:	bl	8120 <err@plt>
   19654:	nop
   19658:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1965c:	ldr	w0, [x0, #2096]
   19660:	cbnz	w0, 19668 <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   19664:	ret
   19668:	b	19598 <scols_init_debug@@SMARTCOLS_2.25+0x4438>
   1966c:	nop
   19670:	stp	x29, x30, [sp, #-32]!
   19674:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   19678:	mov	x29, sp
   1967c:	str	x19, [sp, #16]
   19680:	mov	w19, w0
   19684:	ldr	w0, [x1, #2096]
   19688:	cbz	w0, 19690 <scols_init_debug@@SMARTCOLS_2.25+0x4530>
   1968c:	bl	19598 <scols_init_debug@@SMARTCOLS_2.25+0x4438>
   19690:	mov	w0, w19
   19694:	ldr	x19, [sp, #16]
   19698:	ldp	x29, x30, [sp], #32
   1969c:	b	7340 <raise@plt>
   196a0:	stp	x29, x30, [sp, #-288]!
   196a4:	mov	x0, #0x1                   	// #1
   196a8:	mov	x4, #0x0                   	// #0
   196ac:	mov	x29, sp
   196b0:	stp	xzr, xzr, [sp, #32]
   196b4:	add	x3, sp, #0xa0
   196b8:	add	x1, sp, #0x20
   196bc:	str	x0, [sp, #32]
   196c0:	mov	x2, #0x0                   	// #0
   196c4:	str	x19, [sp, #16]
   196c8:	adrp	x19, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   196cc:	ldp	x6, x7, [sp, #32]
   196d0:	add	x19, x19, #0xa80
   196d4:	stp	xzr, xzr, [sp, #48]
   196d8:	stp	xzr, xzr, [sp, #64]
   196dc:	stp	xzr, xzr, [sp, #80]
   196e0:	stp	xzr, xzr, [sp, #96]
   196e4:	stp	xzr, xzr, [sp, #112]
   196e8:	stp	xzr, xzr, [sp, #128]
   196ec:	stp	xzr, xzr, [sp, #144]
   196f0:	stp	x6, x7, [sp, #160]
   196f4:	stp	xzr, xzr, [sp, #176]
   196f8:	stp	xzr, xzr, [sp, #192]
   196fc:	stp	xzr, xzr, [sp, #208]
   19700:	stp	xzr, xzr, [sp, #224]
   19704:	stp	xzr, xzr, [sp, #240]
   19708:	stp	xzr, xzr, [sp, #256]
   1970c:	stp	xzr, xzr, [sp, #272]
   19710:	bl	7dc0 <select@plt>
   19714:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19718:	mov	x0, x19
   1971c:	add	x1, x1, #0xa78
   19720:	mov	w2, #0x0                   	// #0
   19724:	bl	7450 <setenv@plt>
   19728:	cbnz	w0, 19738 <scols_init_debug@@SMARTCOLS_2.25+0x45d8>
   1972c:	ldr	x19, [sp, #16]
   19730:	ldp	x29, x30, [sp], #288
   19734:	ret
   19738:	mov	w2, #0x5                   	// #5
   1973c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19740:	mov	x0, #0x0                   	// #0
   19744:	add	x1, x1, #0xa88
   19748:	bl	7e40 <dcgettext@plt>
   1974c:	mov	x1, x19
   19750:	bl	7ad0 <warn@plt>
   19754:	ldr	x19, [sp, #16]
   19758:	ldp	x29, x30, [sp], #288
   1975c:	ret
   19760:	stp	x29, x30, [sp, #-208]!
   19764:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19768:	add	x0, x0, #0xac0
   1976c:	mov	x29, sp
   19770:	stp	x19, x20, [sp, #16]
   19774:	bl	7ff0 <getenv@plt>
   19778:	mov	x19, x0
   1977c:	mov	w0, #0x1                   	// #1
   19780:	bl	7d80 <isatty@plt>
   19784:	cbz	w0, 1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   19788:	cbz	x19, 199ac <scols_init_debug@@SMARTCOLS_2.25+0x484c>
   1978c:	ldrsb	w20, [x19]
   19790:	cbz	w20, 1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   19794:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19798:	mov	x0, x19
   1979c:	add	x1, x1, #0xac8
   197a0:	bl	7ab0 <strcmp@plt>
   197a4:	cbz	w0, 1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   197a8:	cmp	w20, #0x2f
   197ac:	b.eq	19918 <scols_init_debug@@SMARTCOLS_2.25+0x47b8>  // b.none
   197b0:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   197b4:	add	x0, x0, #0xad0
   197b8:	bl	7ff0 <getenv@plt>
   197bc:	cbz	x0, 1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   197c0:	stp	x21, x22, [sp, #32]
   197c4:	bl	7930 <strdup@plt>
   197c8:	mov	x22, x0
   197cc:	cbz	x0, 19a18 <scols_init_debug@@SMARTCOLS_2.25+0x48b8>
   197d0:	adrp	x21, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   197d4:	add	x21, x21, #0xaf0
   197d8:	mov	x1, x21
   197dc:	bl	7280 <strtok@plt>
   197e0:	cbz	x0, 1982c <scols_init_debug@@SMARTCOLS_2.25+0x46cc>
   197e4:	nop
   197e8:	mov	w1, #0x80000               	// #524288
   197ec:	bl	7710 <open@plt>
   197f0:	mov	w20, w0
   197f4:	tbnz	w0, #31, 1981c <scols_init_debug@@SMARTCOLS_2.25+0x46bc>
   197f8:	mov	w2, #0x1                   	// #1
   197fc:	mov	x1, x19
   19800:	mov	w3, #0x0                   	// #0
   19804:	bl	7f90 <faccessat@plt>
   19808:	mov	w2, w0
   1980c:	mov	w0, w20
   19810:	mov	w20, w2
   19814:	bl	7970 <close@plt>
   19818:	cbz	w20, 199d4 <scols_init_debug@@SMARTCOLS_2.25+0x4874>
   1981c:	mov	x1, x21
   19820:	mov	x0, #0x0                   	// #0
   19824:	bl	7280 <strtok@plt>
   19828:	cbnz	x0, 197e8 <scols_init_debug@@SMARTCOLS_2.25+0x4688>
   1982c:	mov	x0, x22
   19830:	ldp	x19, x20, [sp, #16]
   19834:	ldp	x21, x22, [sp, #32]
   19838:	ldp	x29, x30, [sp], #208
   1983c:	b	7b50 <free@plt>
   19840:	mov	x0, #0x0                   	// #0
   19844:	bl	7ce0 <fflush@plt>
   19848:	bl	7540 <fork@plt>
   1984c:	str	w0, [x21, #8]
   19850:	cmp	w0, #0x0
   19854:	cbz	w0, 19a28 <scols_init_debug@@SMARTCOLS_2.25+0x48c8>
   19858:	ldr	w0, [x21, #12]
   1985c:	b.lt	199f4 <scols_init_debug@@SMARTCOLS_2.25+0x4894>  // b.tstop
   19860:	add	x19, sp, #0x38
   19864:	cbnz	w0, 199c8 <scols_init_debug@@SMARTCOLS_2.25+0x4868>
   19868:	mov	w1, #0x1                   	// #1
   1986c:	bl	7ef0 <dup2@plt>
   19870:	mov	w0, #0x2                   	// #2
   19874:	bl	7d80 <isatty@plt>
   19878:	cbnz	w0, 19a04 <scols_init_debug@@SMARTCOLS_2.25+0x48a4>
   1987c:	add	x20, x20, #0x828
   19880:	ldr	w0, [x20, #12]
   19884:	bl	7970 <close@plt>
   19888:	stp	xzr, xzr, [sp, #64]
   1988c:	adrp	x4, 19000 <scols_init_debug@@SMARTCOLS_2.25+0x3ea0>
   19890:	add	x4, x4, #0x670
   19894:	stp	xzr, xzr, [x19, #24]
   19898:	add	x2, x20, #0x20
   1989c:	stp	xzr, xzr, [x19, #40]
   198a0:	mov	x1, x19
   198a4:	mov	w0, #0x2                   	// #2
   198a8:	stp	xzr, xzr, [x19, #56]
   198ac:	stp	xzr, xzr, [x19, #72]
   198b0:	stp	xzr, xzr, [x19, #88]
   198b4:	stp	xzr, xzr, [x19, #104]
   198b8:	stp	xzr, xzr, [x19, #120]
   198bc:	stp	xzr, xzr, [x19, #136]
   198c0:	str	x4, [sp, #56]
   198c4:	bl	7980 <sigaction@plt>
   198c8:	add	x2, x20, #0xb8
   198cc:	mov	x1, x19
   198d0:	mov	w0, #0x1                   	// #1
   198d4:	bl	7980 <sigaction@plt>
   198d8:	add	x2, x20, #0x150
   198dc:	mov	x1, x19
   198e0:	mov	w0, #0xf                   	// #15
   198e4:	bl	7980 <sigaction@plt>
   198e8:	add	x2, x20, #0x1e8
   198ec:	mov	x1, x19
   198f0:	mov	w0, #0x3                   	// #3
   198f4:	bl	7980 <sigaction@plt>
   198f8:	add	x2, x20, #0x280
   198fc:	mov	x1, x19
   19900:	mov	w0, #0xd                   	// #13
   19904:	bl	7980 <sigaction@plt>
   19908:	ldp	x21, x22, [sp, #32]
   1990c:	ldp	x19, x20, [sp, #16]
   19910:	ldp	x29, x30, [sp], #208
   19914:	ret
   19918:	mov	x0, x19
   1991c:	mov	w1, #0x1                   	// #1
   19920:	bl	7a30 <access@plt>
   19924:	cbnz	w0, 1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   19928:	stp	x21, x22, [sp, #32]
   1992c:	adrp	x20, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   19930:	add	x21, x20, #0x828
   19934:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   19938:	add	x0, x0, #0x7f0
   1993c:	mov	w3, #0xffffffff            	// #-1
   19940:	adrp	x1, 19000 <scols_init_debug@@SMARTCOLS_2.25+0x3ea0>
   19944:	str	x0, [x20, #2088]
   19948:	ldrb	w2, [x21, #792]
   1994c:	add	x1, x1, #0x6a0
   19950:	str	w3, [x21, #12]
   19954:	str	x19, [x0, #16]
   19958:	str	x1, [x21, #800]
   1995c:	tbnz	w2, #0, 19840 <scols_init_debug@@SMARTCOLS_2.25+0x46e0>
   19960:	add	x19, sp, #0x38
   19964:	mov	x0, x19
   19968:	bl	74a0 <pipe@plt>
   1996c:	tbnz	w0, #31, 199e0 <scols_init_debug@@SMARTCOLS_2.25+0x4880>
   19970:	ldr	w1, [sp, #60]
   19974:	mov	x0, #0x0                   	// #0
   19978:	str	w1, [x21, #12]
   1997c:	bl	7ce0 <fflush@plt>
   19980:	bl	7540 <fork@plt>
   19984:	str	w0, [x21, #8]
   19988:	cmp	w0, #0x0
   1998c:	cbz	w0, 19a9c <scols_init_debug@@SMARTCOLS_2.25+0x493c>
   19990:	ldr	w0, [sp, #56]
   19994:	b.ge	199c8 <scols_init_debug@@SMARTCOLS_2.25+0x4868>  // b.tcont
   19998:	bl	7970 <close@plt>
   1999c:	ldr	w0, [sp, #60]
   199a0:	bl	7970 <close@plt>
   199a4:	ldp	x21, x22, [sp, #32]
   199a8:	b	1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   199ac:	adrp	x19, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   199b0:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   199b4:	add	x19, x19, #0xab8
   199b8:	add	x0, x0, #0xad0
   199bc:	bl	7ff0 <getenv@plt>
   199c0:	cbnz	x0, 197c0 <scols_init_debug@@SMARTCOLS_2.25+0x4660>
   199c4:	b	1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   199c8:	bl	7970 <close@plt>
   199cc:	ldr	w0, [x21, #12]
   199d0:	b	19868 <scols_init_debug@@SMARTCOLS_2.25+0x4708>
   199d4:	mov	x0, x22
   199d8:	bl	7b50 <free@plt>
   199dc:	b	1992c <scols_init_debug@@SMARTCOLS_2.25+0x47cc>
   199e0:	ldr	w0, [x21, #16]
   199e4:	cmp	w0, #0x0
   199e8:	b.gt	199f8 <scols_init_debug@@SMARTCOLS_2.25+0x4898>
   199ec:	ldp	x21, x22, [sp, #32]
   199f0:	b	1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   199f4:	cbz	w0, 199ec <scols_init_debug@@SMARTCOLS_2.25+0x488c>
   199f8:	bl	7970 <close@plt>
   199fc:	ldp	x21, x22, [sp, #32]
   19a00:	b	1990c <scols_init_debug@@SMARTCOLS_2.25+0x47ac>
   19a04:	add	x0, x20, #0x828
   19a08:	mov	w1, #0x2                   	// #2
   19a0c:	ldr	w0, [x0, #12]
   19a10:	bl	7ef0 <dup2@plt>
   19a14:	b	1987c <scols_init_debug@@SMARTCOLS_2.25+0x471c>
   19a18:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19a1c:	mov	w0, #0x1                   	// #1
   19a20:	add	x1, x1, #0xad8
   19a24:	bl	8120 <err@plt>
   19a28:	ldr	w0, [x21, #12]
   19a2c:	cmp	w0, #0x0
   19a30:	b.le	19a44 <scols_init_debug@@SMARTCOLS_2.25+0x48e4>
   19a34:	mov	w1, #0x0                   	// #0
   19a38:	bl	7ef0 <dup2@plt>
   19a3c:	ldr	w0, [x21, #12]
   19a40:	bl	7970 <close@plt>
   19a44:	add	x0, x20, #0x828
   19a48:	ldr	x0, [x0, #800]
   19a4c:	blr	x0
   19a50:	ldr	x1, [x20, #2088]
   19a54:	ldr	x0, [x1]
   19a58:	bl	7aa0 <execvp@plt>
   19a5c:	bl	7fd0 <__errno_location@plt>
   19a60:	mov	x3, x0
   19a64:	mov	w2, #0x5                   	// #5
   19a68:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19a6c:	mov	x0, #0x0                   	// #0
   19a70:	add	x1, x1, #0xaf8
   19a74:	ldr	w3, [x3]
   19a78:	cmp	w3, #0x2
   19a7c:	cset	w19, eq  // eq = none
   19a80:	add	w19, w19, #0x7e
   19a84:	bl	7e40 <dcgettext@plt>
   19a88:	mov	x1, x0
   19a8c:	ldr	x2, [x20, #2088]
   19a90:	mov	w0, w19
   19a94:	ldr	x2, [x2]
   19a98:	bl	8120 <err@plt>
   19a9c:	ldr	w0, [sp, #56]
   19aa0:	mov	w1, #0x0                   	// #0
   19aa4:	bl	7ef0 <dup2@plt>
   19aa8:	ldr	w0, [sp, #56]
   19aac:	bl	7970 <close@plt>
   19ab0:	ldr	w0, [sp, #60]
   19ab4:	bl	7970 <close@plt>
   19ab8:	b	19a44 <scols_init_debug@@SMARTCOLS_2.25+0x48e4>
   19abc:	nop
   19ac0:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   19ac4:	ldr	w0, [x0, #2096]
   19ac8:	cbz	w0, 19ad0 <scols_init_debug@@SMARTCOLS_2.25+0x4970>
   19acc:	ret
   19ad0:	stp	x29, x30, [sp, #-16]!
   19ad4:	mov	x29, sp
   19ad8:	bl	19760 <scols_init_debug@@SMARTCOLS_2.25+0x4600>
   19adc:	ldp	x29, x30, [sp], #16
   19ae0:	adrp	x0, 19000 <scols_init_debug@@SMARTCOLS_2.25+0x3ea0>
   19ae4:	add	x0, x0, #0x658
   19ae8:	b	2aac8 <scols_init_debug@@SMARTCOLS_2.25+0x15968>
   19aec:	nop
   19af0:	stp	x29, x30, [sp, #-32]!
   19af4:	mov	x29, sp
   19af8:	str	x19, [sp, #16]
   19afc:	adrp	x19, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   19b00:	add	x19, x19, #0x828
   19b04:	ldr	w0, [x19, #8]
   19b08:	cbz	w0, 19b18 <scols_init_debug@@SMARTCOLS_2.25+0x49b8>
   19b0c:	ldr	x19, [sp, #16]
   19b10:	ldp	x29, x30, [sp], #32
   19b14:	ret
   19b18:	mov	w0, #0x1                   	// #1
   19b1c:	bl	7360 <dup@plt>
   19b20:	mov	w1, w0
   19b24:	mov	w0, #0x2                   	// #2
   19b28:	str	w1, [x19, #28]
   19b2c:	bl	7360 <dup@plt>
   19b30:	str	w0, [x19, #24]
   19b34:	ldr	x19, [sp, #16]
   19b38:	ldp	x29, x30, [sp], #32
   19b3c:	b	19760 <scols_init_debug@@SMARTCOLS_2.25+0x4600>
   19b40:	stp	x29, x30, [sp, #-32]!
   19b44:	mov	x29, sp
   19b48:	str	x19, [sp, #16]
   19b4c:	adrp	x19, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   19b50:	add	x19, x19, #0x828
   19b54:	ldr	w0, [x19, #8]
   19b58:	cbnz	w0, 19b68 <scols_init_debug@@SMARTCOLS_2.25+0x4a08>
   19b5c:	ldr	x19, [sp, #16]
   19b60:	ldp	x29, x30, [sp], #32
   19b64:	ret
   19b68:	bl	19598 <scols_init_debug@@SMARTCOLS_2.25+0x4438>
   19b6c:	ldr	w0, [x19, #28]
   19b70:	mov	w1, #0x1                   	// #1
   19b74:	bl	7ef0 <dup2@plt>
   19b78:	ldr	w0, [x19, #24]
   19b7c:	mov	w1, #0x2                   	// #2
   19b80:	bl	7ef0 <dup2@plt>
   19b84:	ldr	w0, [x19, #28]
   19b88:	bl	7970 <close@plt>
   19b8c:	ldr	w0, [x19, #24]
   19b90:	bl	7970 <close@plt>
   19b94:	add	x1, x19, #0x20
   19b98:	mov	x2, #0x0                   	// #0
   19b9c:	mov	w0, #0x2                   	// #2
   19ba0:	bl	7980 <sigaction@plt>
   19ba4:	add	x1, x19, #0xb8
   19ba8:	mov	x2, #0x0                   	// #0
   19bac:	mov	w0, #0x1                   	// #1
   19bb0:	bl	7980 <sigaction@plt>
   19bb4:	add	x1, x19, #0x150
   19bb8:	mov	x2, #0x0                   	// #0
   19bbc:	mov	w0, #0xf                   	// #15
   19bc0:	bl	7980 <sigaction@plt>
   19bc4:	add	x1, x19, #0x1e8
   19bc8:	mov	x2, #0x0                   	// #0
   19bcc:	mov	w0, #0x3                   	// #3
   19bd0:	bl	7980 <sigaction@plt>
   19bd4:	add	x1, x19, #0x280
   19bd8:	mov	x2, #0x0                   	// #0
   19bdc:	mov	w0, #0xd                   	// #13
   19be0:	bl	7980 <sigaction@plt>
   19be4:	mov	x0, x19
   19be8:	mov	x2, #0x328                 	// #808
   19bec:	ldr	x19, [sp, #16]
   19bf0:	mov	w1, #0x0                   	// #0
   19bf4:	ldp	x29, x30, [sp], #32
   19bf8:	b	77f0 <memset@plt>
   19bfc:	nop
   19c00:	stp	x29, x30, [sp, #-80]!
   19c04:	cmp	x1, #0x0
   19c08:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   19c0c:	mov	x29, sp
   19c10:	stp	x21, x22, [sp, #32]
   19c14:	str	xzr, [sp, #72]
   19c18:	b.eq	19cb0 <scols_init_debug@@SMARTCOLS_2.25+0x4b50>  // b.none
   19c1c:	stp	x19, x20, [sp, #16]
   19c20:	mov	x19, x1
   19c24:	mov	x20, x0
   19c28:	mov	x0, #0x4000                	// #16384
   19c2c:	str	x23, [sp, #48]
   19c30:	bl	76a0 <malloc@plt>
   19c34:	mov	x22, x0
   19c38:	cbz	x0, 19cec <scols_init_debug@@SMARTCOLS_2.25+0x4b8c>
   19c3c:	str	x22, [x19]
   19c40:	mov	x1, #0x30                  	// #48
   19c44:	mov	x0, #0x1                   	// #1
   19c48:	bl	7880 <calloc@plt>
   19c4c:	mov	x21, x0
   19c50:	cbz	x0, 19c9c <scols_init_debug@@SMARTCOLS_2.25+0x4b3c>
   19c54:	bl	7fd0 <__errno_location@plt>
   19c58:	mov	x23, x0
   19c5c:	mov	x2, x22
   19c60:	mov	x0, x20
   19c64:	add	x4, sp, #0x48
   19c68:	mov	x1, x21
   19c6c:	str	wzr, [x23]
   19c70:	mov	x3, #0x4000                	// #16384
   19c74:	bl	7210 <getpwnam_r@plt>
   19c78:	cbnz	w0, 19cc8 <scols_init_debug@@SMARTCOLS_2.25+0x4b68>
   19c7c:	ldr	x0, [sp, #72]
   19c80:	cbz	x0, 19cc4 <scols_init_debug@@SMARTCOLS_2.25+0x4b64>
   19c84:	ldp	x19, x20, [sp, #16]
   19c88:	ldr	x23, [sp, #48]
   19c8c:	mov	x0, x21
   19c90:	ldp	x21, x22, [sp, #32]
   19c94:	ldp	x29, x30, [sp], #80
   19c98:	ret
   19c9c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19ca0:	mov	x2, #0x30                  	// #48
   19ca4:	add	x1, x1, #0xb20
   19ca8:	mov	w0, #0x1                   	// #1
   19cac:	bl	8120 <err@plt>
   19cb0:	mov	x21, #0x0                   	// #0
   19cb4:	mov	x0, x21
   19cb8:	ldp	x21, x22, [sp, #32]
   19cbc:	ldp	x29, x30, [sp], #80
   19cc0:	ret
   19cc4:	mov	w0, #0x16                  	// #22
   19cc8:	str	w0, [x23]
   19ccc:	mov	x0, x21
   19cd0:	mov	x21, #0x0                   	// #0
   19cd4:	bl	7b50 <free@plt>
   19cd8:	ldr	x0, [x19]
   19cdc:	bl	7b50 <free@plt>
   19ce0:	ldp	x19, x20, [sp, #16]
   19ce4:	ldr	x23, [sp, #48]
   19ce8:	b	19c8c <scols_init_debug@@SMARTCOLS_2.25+0x4b2c>
   19cec:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19cf0:	mov	x2, #0x4000                	// #16384
   19cf4:	add	x1, x1, #0xb20
   19cf8:	mov	w0, #0x1                   	// #1
   19cfc:	bl	8120 <err@plt>
   19d00:	stp	x29, x30, [sp, #-80]!
   19d04:	mov	x29, sp
   19d08:	stp	x19, x20, [sp, #16]
   19d0c:	str	xzr, [sp, #72]
   19d10:	cbz	x1, 19da8 <scols_init_debug@@SMARTCOLS_2.25+0x4c48>
   19d14:	mov	x19, x1
   19d18:	stp	x21, x22, [sp, #32]
   19d1c:	mov	w22, w0
   19d20:	mov	x0, #0x4000                	// #16384
   19d24:	str	x23, [sp, #48]
   19d28:	bl	76a0 <malloc@plt>
   19d2c:	mov	x21, x0
   19d30:	cbz	x0, 19df0 <scols_init_debug@@SMARTCOLS_2.25+0x4c90>
   19d34:	str	x21, [x19]
   19d38:	mov	x1, #0x30                  	// #48
   19d3c:	mov	x0, #0x1                   	// #1
   19d40:	bl	7880 <calloc@plt>
   19d44:	mov	x20, x0
   19d48:	cbz	x0, 19d94 <scols_init_debug@@SMARTCOLS_2.25+0x4c34>
   19d4c:	bl	7fd0 <__errno_location@plt>
   19d50:	mov	x23, x0
   19d54:	mov	x2, x21
   19d58:	mov	w0, w22
   19d5c:	add	x4, sp, #0x48
   19d60:	mov	x1, x20
   19d64:	str	wzr, [x23]
   19d68:	mov	x3, #0x4000                	// #16384
   19d6c:	bl	7530 <getpwuid_r@plt>
   19d70:	cbnz	w0, 19dc0 <scols_init_debug@@SMARTCOLS_2.25+0x4c60>
   19d74:	ldr	x0, [sp, #72]
   19d78:	cbz	x0, 19dbc <scols_init_debug@@SMARTCOLS_2.25+0x4c5c>
   19d7c:	mov	x0, x20
   19d80:	ldp	x19, x20, [sp, #16]
   19d84:	ldp	x21, x22, [sp, #32]
   19d88:	ldr	x23, [sp, #48]
   19d8c:	ldp	x29, x30, [sp], #80
   19d90:	ret
   19d94:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19d98:	mov	x2, #0x30                  	// #48
   19d9c:	add	x1, x1, #0xb20
   19da0:	mov	w0, #0x1                   	// #1
   19da4:	bl	8120 <err@plt>
   19da8:	mov	x20, #0x0                   	// #0
   19dac:	mov	x0, x20
   19db0:	ldp	x19, x20, [sp, #16]
   19db4:	ldp	x29, x30, [sp], #80
   19db8:	ret
   19dbc:	mov	w0, #0x16                  	// #22
   19dc0:	str	w0, [x23]
   19dc4:	mov	x0, x20
   19dc8:	mov	x20, #0x0                   	// #0
   19dcc:	bl	7b50 <free@plt>
   19dd0:	ldr	x0, [x19]
   19dd4:	bl	7b50 <free@plt>
   19dd8:	mov	x0, x20
   19ddc:	ldp	x19, x20, [sp, #16]
   19de0:	ldp	x21, x22, [sp, #32]
   19de4:	ldr	x23, [sp, #48]
   19de8:	ldp	x29, x30, [sp], #80
   19dec:	ret
   19df0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19df4:	mov	x2, #0x4000                	// #16384
   19df8:	add	x1, x1, #0xb20
   19dfc:	mov	w0, #0x1                   	// #1
   19e00:	bl	8120 <err@plt>
   19e04:	nop
   19e08:	stp	x29, x30, [sp, #-32]!
   19e0c:	mov	x29, sp
   19e10:	stp	x19, x20, [sp, #16]
   19e14:	bl	80c0 <getlogin@plt>
   19e18:	cbz	x0, 19e38 <scols_init_debug@@SMARTCOLS_2.25+0x4cd8>
   19e1c:	bl	7930 <strdup@plt>
   19e20:	mov	x19, x0
   19e24:	cbz	x0, 19e7c <scols_init_debug@@SMARTCOLS_2.25+0x4d1c>
   19e28:	mov	x0, x19
   19e2c:	ldp	x19, x20, [sp, #16]
   19e30:	ldp	x29, x30, [sp], #32
   19e34:	ret
   19e38:	mov	x19, x0
   19e3c:	bl	7fd0 <__errno_location@plt>
   19e40:	mov	x20, x0
   19e44:	str	wzr, [x0]
   19e48:	bl	7490 <getuid@plt>
   19e4c:	ldr	w1, [x20]
   19e50:	cbnz	w1, 19e28 <scols_init_debug@@SMARTCOLS_2.25+0x4cc8>
   19e54:	bl	7ac0 <getpwuid@plt>
   19e58:	cbz	x0, 19e28 <scols_init_debug@@SMARTCOLS_2.25+0x4cc8>
   19e5c:	ldr	x0, [x0]
   19e60:	cbz	x0, 19e28 <scols_init_debug@@SMARTCOLS_2.25+0x4cc8>
   19e64:	ldrsb	w1, [x0]
   19e68:	cbnz	w1, 19e1c <scols_init_debug@@SMARTCOLS_2.25+0x4cbc>
   19e6c:	mov	x0, x19
   19e70:	ldp	x19, x20, [sp, #16]
   19e74:	ldp	x29, x30, [sp], #32
   19e78:	ret
   19e7c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19e80:	mov	w0, #0x1                   	// #1
   19e84:	add	x1, x1, #0xad8
   19e88:	bl	8120 <err@plt>
   19e8c:	nop
   19e90:	stp	x29, x30, [sp, #-48]!
   19e94:	mov	x1, #0x0                   	// #0
   19e98:	mov	x29, sp
   19e9c:	stp	x19, x20, [sp, #16]
   19ea0:	add	x20, sp, #0x20
   19ea4:	mov	x0, x20
   19ea8:	bl	7810 <gettimeofday@plt>
   19eac:	bl	7630 <getpid@plt>
   19eb0:	mov	w19, w0
   19eb4:	bl	7490 <getuid@plt>
   19eb8:	eor	w19, w0, w19, lsl #16
   19ebc:	ldp	x1, x0, [sp, #32]
   19ec0:	eor	w0, w1, w0
   19ec4:	eor	w0, w0, w19
   19ec8:	bl	7e50 <srandom@plt>
   19ecc:	bl	7630 <getpid@plt>
   19ed0:	mov	w2, w0
   19ed4:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   19ed8:	ldr	x3, [x0, #1992]
   19edc:	add	x0, x0, #0x7c8
   19ee0:	blr	x3
   19ee4:	mrs	x1, tpidr_el0
   19ee8:	ldr	x3, [sp, #32]
   19eec:	add	x19, x1, x0
   19ef0:	eor	w2, w2, w3
   19ef4:	strh	w2, [x1, x0]
   19ef8:	bl	7760 <getppid@plt>
   19efc:	mov	w3, w0
   19f00:	ldp	x2, x4, [sp, #32]
   19f04:	mov	x0, x20
   19f08:	mov	x1, #0x0                   	// #0
   19f0c:	eor	x2, x4, x2
   19f10:	eor	w3, w3, w4
   19f14:	strh	w3, [x19, #2]
   19f18:	asr	x2, x2, #16
   19f1c:	strh	w2, [x19, #4]
   19f20:	bl	7810 <gettimeofday@plt>
   19f24:	ldp	x19, x0, [sp, #32]
   19f28:	eor	w19, w19, w0
   19f2c:	ands	w19, w19, #0x1f
   19f30:	b.eq	19f44 <scols_init_debug@@SMARTCOLS_2.25+0x4de4>  // b.none
   19f34:	nop
   19f38:	bl	7840 <random@plt>
   19f3c:	subs	w19, w19, #0x1
   19f40:	b.ne	19f38 <scols_init_debug@@SMARTCOLS_2.25+0x4dd8>  // b.any
   19f44:	ldp	x19, x20, [sp, #16]
   19f48:	ldp	x29, x30, [sp], #48
   19f4c:	ret
   19f50:	stp	x29, x30, [sp, #-32]!
   19f54:	mov	x29, sp
   19f58:	stp	x19, x20, [sp, #16]
   19f5c:	mov	w20, w0
   19f60:	mov	w19, w1
   19f64:	bl	7840 <random@plt>
   19f68:	sub	w1, w19, w20
   19f6c:	add	w1, w1, #0x1
   19f70:	sxtw	x1, w1
   19f74:	sdiv	x2, x0, x1
   19f78:	msub	x0, x2, x1, x0
   19f7c:	add	w0, w20, w0
   19f80:	ldp	x19, x20, [sp, #16]
   19f84:	ldp	x29, x30, [sp], #32
   19f88:	ret
   19f8c:	nop
   19f90:	stp	x29, x30, [sp, #-32]!
   19f94:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19f98:	mov	w1, #0x80000               	// #524288
   19f9c:	mov	x29, sp
   19fa0:	add	x0, x0, #0xb40
   19fa4:	str	x19, [sp, #16]
   19fa8:	bl	7710 <open@plt>
   19fac:	mov	w19, w0
   19fb0:	cmn	w0, #0x1
   19fb4:	b.eq	19fd0 <scols_init_debug@@SMARTCOLS_2.25+0x4e70>  // b.none
   19fb8:	tbz	w19, #31, 19fec <scols_init_debug@@SMARTCOLS_2.25+0x4e8c>
   19fbc:	bl	19e90 <scols_init_debug@@SMARTCOLS_2.25+0x4d30>
   19fc0:	mov	w0, w19
   19fc4:	ldr	x19, [sp, #16]
   19fc8:	ldp	x29, x30, [sp], #32
   19fcc:	ret
   19fd0:	mov	w1, #0x800                 	// #2048
   19fd4:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   19fd8:	movk	w1, #0x8, lsl #16
   19fdc:	add	x0, x0, #0xb50
   19fe0:	bl	7710 <open@plt>
   19fe4:	mov	w19, w0
   19fe8:	tbnz	w19, #31, 19fbc <scols_init_debug@@SMARTCOLS_2.25+0x4e5c>
   19fec:	mov	w0, w19
   19ff0:	mov	w1, #0x1                   	// #1
   19ff4:	bl	7cc0 <fcntl@plt>
   19ff8:	tbnz	w0, #31, 19fbc <scols_init_debug@@SMARTCOLS_2.25+0x4e5c>
   19ffc:	orr	w2, w0, #0x1
   1a000:	mov	w1, #0x2                   	// #2
   1a004:	mov	w0, w19
   1a008:	bl	7cc0 <fcntl@plt>
   1a00c:	bl	19e90 <scols_init_debug@@SMARTCOLS_2.25+0x4d30>
   1a010:	mov	w0, w19
   1a014:	ldr	x19, [sp, #16]
   1a018:	ldp	x29, x30, [sp], #32
   1a01c:	ret
   1a020:	stp	x29, x30, [sp, #-96]!
   1a024:	mov	x29, sp
   1a028:	stp	x19, x20, [sp, #16]
   1a02c:	stp	x21, x22, [sp, #32]
   1a030:	mov	x21, x0
   1a034:	mov	x22, x1
   1a038:	str	x25, [sp, #64]
   1a03c:	bl	7fd0 <__errno_location@plt>
   1a040:	mov	x25, x0
   1a044:	cbz	x22, 1a1cc <scols_init_debug@@SMARTCOLS_2.25+0x506c>
   1a048:	mov	x19, x22
   1a04c:	mov	x20, x21
   1a050:	stp	x23, x24, [sp, #48]
   1a054:	add	x23, sp, #0x50
   1a058:	mov	w24, #0x0                   	// #0
   1a05c:	str	wzr, [x25]
   1a060:	mov	x1, x19
   1a064:	mov	x0, x20
   1a068:	mov	w2, #0x1                   	// #1
   1a06c:	bl	7f40 <getrandom@plt>
   1a070:	cmp	w0, #0x0
   1a074:	b.le	1a14c <scols_init_debug@@SMARTCOLS_2.25+0x4fec>
   1a078:	add	x20, x20, w0, sxtw
   1a07c:	subs	x19, x19, w0, sxtw
   1a080:	b.ne	1a058 <scols_init_debug@@SMARTCOLS_2.25+0x4ef8>  // b.any
   1a084:	ldr	w2, [x25]
   1a088:	cmp	w2, #0x26
   1a08c:	b.eq	1a17c <scols_init_debug@@SMARTCOLS_2.25+0x501c>  // b.none
   1a090:	mov	x19, #0x0                   	// #0
   1a094:	bl	19e90 <scols_init_debug@@SMARTCOLS_2.25+0x4d30>
   1a098:	bl	7840 <random@plt>
   1a09c:	asr	x0, x0, #7
   1a0a0:	ldrb	w1, [x21, x19]
   1a0a4:	eor	w1, w1, w0
   1a0a8:	strb	w1, [x21, x19]
   1a0ac:	add	x19, x19, #0x1
   1a0b0:	cmp	x22, x19
   1a0b4:	b.hi	1a098 <scols_init_debug@@SMARTCOLS_2.25+0x4f38>  // b.pmore
   1a0b8:	mrs	x20, tpidr_el0
   1a0bc:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1a0c0:	ldr	x1, [x0, #1992]
   1a0c4:	add	x0, x0, #0x7c8
   1a0c8:	blr	x1
   1a0cc:	add	x24, x20, x0
   1a0d0:	mov	x19, #0x0                   	// #0
   1a0d4:	ldr	w2, [x20, x0]
   1a0d8:	mov	x0, #0xb2                  	// #178
   1a0dc:	ldrh	w1, [x24, #4]
   1a0e0:	ldrsh	w25, [x24, #4]
   1a0e4:	str	w2, [sp, #80]
   1a0e8:	strh	w1, [sp, #84]
   1a0ec:	bl	8080 <syscall@plt>
   1a0f0:	eor	w25, w25, w0
   1a0f4:	strh	w25, [x24, #4]
   1a0f8:	mov	x0, x23
   1a0fc:	bl	7d90 <jrand48@plt>
   1a100:	ldrb	w2, [x21, x19]
   1a104:	asr	x0, x0, #7
   1a108:	eor	w2, w2, w0
   1a10c:	strb	w2, [x21, x19]
   1a110:	add	x19, x19, #0x1
   1a114:	cmp	x22, x19
   1a118:	b.hi	1a0f8 <scols_init_debug@@SMARTCOLS_2.25+0x4f98>  // b.pmore
   1a11c:	ldp	x23, x24, [sp, #48]
   1a120:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1a124:	ldr	x2, [x0, #1992]
   1a128:	add	x0, x0, #0x7c8
   1a12c:	blr	x2
   1a130:	ldr	w1, [sp, #80]
   1a134:	str	w1, [x20, x0]
   1a138:	ldp	x19, x20, [sp, #16]
   1a13c:	ldp	x21, x22, [sp, #32]
   1a140:	ldr	x25, [sp, #64]
   1a144:	ldp	x29, x30, [sp], #96
   1a148:	ret
   1a14c:	ldr	w2, [x25]
   1a150:	cmp	w24, #0x7
   1a154:	mov	x0, x23
   1a158:	mov	x1, #0x0                   	// #0
   1a15c:	ccmp	w2, #0xb, #0x0, le
   1a160:	b.ne	1a088 <scols_init_debug@@SMARTCOLS_2.25+0x4f28>  // b.any
   1a164:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1a168:	add	w24, w24, #0x1
   1a16c:	ldr	q0, [x2, #2944]
   1a170:	str	q0, [sp, #80]
   1a174:	bl	7bd0 <nanosleep@plt>
   1a178:	b	1a05c <scols_init_debug@@SMARTCOLS_2.25+0x4efc>
   1a17c:	bl	19f90 <scols_init_debug@@SMARTCOLS_2.25+0x4e30>
   1a180:	mov	w24, w0
   1a184:	tbnz	w0, #31, 1a090 <scols_init_debug@@SMARTCOLS_2.25+0x4f30>
   1a188:	cbz	x19, 1a1c0 <scols_init_debug@@SMARTCOLS_2.25+0x5060>
   1a18c:	mov	w25, #0x0                   	// #0
   1a190:	mov	x2, x19
   1a194:	mov	x1, x20
   1a198:	mov	w0, w24
   1a19c:	bl	7d70 <read@plt>
   1a1a0:	cmp	x0, #0x0
   1a1a4:	b.le	1a1b8 <scols_init_debug@@SMARTCOLS_2.25+0x5058>
   1a1a8:	add	x20, x20, x0
   1a1ac:	subs	x19, x19, x0
   1a1b0:	b.ne	1a18c <scols_init_debug@@SMARTCOLS_2.25+0x502c>  // b.any
   1a1b4:	b	1a1c0 <scols_init_debug@@SMARTCOLS_2.25+0x5060>
   1a1b8:	cmp	w25, #0x8
   1a1bc:	b.le	1a21c <scols_init_debug@@SMARTCOLS_2.25+0x50bc>
   1a1c0:	mov	w0, w24
   1a1c4:	bl	7970 <close@plt>
   1a1c8:	b	1a090 <scols_init_debug@@SMARTCOLS_2.25+0x4f30>
   1a1cc:	ldr	w0, [x0]
   1a1d0:	cmp	w0, #0x26
   1a1d4:	b.eq	1a23c <scols_init_debug@@SMARTCOLS_2.25+0x50dc>  // b.none
   1a1d8:	bl	19e90 <scols_init_debug@@SMARTCOLS_2.25+0x4d30>
   1a1dc:	mrs	x20, tpidr_el0
   1a1e0:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1a1e4:	ldr	x1, [x0, #1992]
   1a1e8:	add	x0, x0, #0x7c8
   1a1ec:	blr	x1
   1a1f0:	add	x19, x20, x0
   1a1f4:	ldr	w2, [x20, x0]
   1a1f8:	mov	x0, #0xb2                  	// #178
   1a1fc:	ldrh	w1, [x19, #4]
   1a200:	ldrsh	w21, [x19, #4]
   1a204:	str	w2, [sp, #80]
   1a208:	strh	w1, [sp, #84]
   1a20c:	bl	8080 <syscall@plt>
   1a210:	eor	w21, w21, w0
   1a214:	strh	w21, [x19, #4]
   1a218:	b	1a120 <scols_init_debug@@SMARTCOLS_2.25+0x4fc0>
   1a21c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1a220:	add	w25, w25, #0x1
   1a224:	mov	x0, x23
   1a228:	mov	x1, #0x0                   	// #0
   1a22c:	ldr	q0, [x2, #2944]
   1a230:	str	q0, [sp, #80]
   1a234:	bl	7bd0 <nanosleep@plt>
   1a238:	b	1a190 <scols_init_debug@@SMARTCOLS_2.25+0x5030>
   1a23c:	bl	19f90 <scols_init_debug@@SMARTCOLS_2.25+0x4e30>
   1a240:	tbnz	w0, #31, 1a1d8 <scols_init_debug@@SMARTCOLS_2.25+0x5078>
   1a244:	bl	7970 <close@plt>
   1a248:	b	1a1d8 <scols_init_debug@@SMARTCOLS_2.25+0x5078>
   1a24c:	nop
   1a250:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1a254:	mov	w2, #0x5                   	// #5
   1a258:	add	x1, x1, #0xb60
   1a25c:	mov	x0, #0x0                   	// #0
   1a260:	b	7e40 <dcgettext@plt>
   1a264:	nop
   1a268:	stp	x29, x30, [sp, #-64]!
   1a26c:	mov	x29, sp
   1a270:	stp	x21, x22, [sp, #32]
   1a274:	adrp	x22, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1a278:	stp	x23, x24, [sp, #48]
   1a27c:	mov	x23, x1
   1a280:	ldr	x24, [x22, #4040]
   1a284:	stp	x19, x20, [sp, #16]
   1a288:	ldr	x21, [x24]
   1a28c:	ldr	x19, [x21]
   1a290:	cbz	x19, 1a334 <scols_init_debug@@SMARTCOLS_2.25+0x51d4>
   1a294:	mov	x0, #0x0                   	// #0
   1a298:	mov	w1, w0
   1a29c:	add	x0, x0, #0x1
   1a2a0:	ldr	x2, [x21, x0, lsl #3]
   1a2a4:	cbnz	x2, 1a298 <scols_init_debug@@SMARTCOLS_2.25+0x5138>
   1a2a8:	add	w0, w1, #0x2
   1a2ac:	sbfiz	x0, x0, #3, #32
   1a2b0:	bl	76a0 <malloc@plt>
   1a2b4:	ldr	x1, [x22, #4040]
   1a2b8:	mov	x22, x0
   1a2bc:	str	x0, [x1]
   1a2c0:	cbz	x0, 1a320 <scols_init_debug@@SMARTCOLS_2.25+0x51c0>
   1a2c4:	mov	x20, #0x0                   	// #0
   1a2c8:	b	1a2d0 <scols_init_debug@@SMARTCOLS_2.25+0x5170>
   1a2cc:	mov	x20, x2
   1a2d0:	mov	x0, x19
   1a2d4:	bl	7930 <strdup@plt>
   1a2d8:	str	x0, [x22, x20]
   1a2dc:	add	x2, x20, #0x8
   1a2e0:	cbz	x0, 1a320 <scols_init_debug@@SMARTCOLS_2.25+0x51c0>
   1a2e4:	ldr	x19, [x21, x2]
   1a2e8:	cbnz	x19, 1a2cc <scols_init_debug@@SMARTCOLS_2.25+0x516c>
   1a2ec:	str	xzr, [x22, x2]
   1a2f0:	ldr	x19, [x21, x20]
   1a2f4:	mov	x0, x19
   1a2f8:	bl	72c0 <strlen@plt>
   1a2fc:	add	x0, x19, x0
   1a300:	ldr	x1, [x23]
   1a304:	sub	x0, x0, x1
   1a308:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1a30c:	cmp	x0, #0x1
   1a310:	add	x2, x1, #0xb50
   1a314:	str	x0, [x1, #2896]
   1a318:	b.ls	1a320 <scols_init_debug@@SMARTCOLS_2.25+0x51c0>  // b.plast
   1a31c:	str	x23, [x2, #8]
   1a320:	ldp	x19, x20, [sp, #16]
   1a324:	ldp	x21, x22, [sp, #32]
   1a328:	ldp	x23, x24, [sp, #48]
   1a32c:	ldp	x29, x30, [sp], #64
   1a330:	ret
   1a334:	mov	w20, w0
   1a338:	mov	x0, #0x8                   	// #8
   1a33c:	bl	76a0 <malloc@plt>
   1a340:	str	x0, [x24]
   1a344:	cbz	x0, 1a320 <scols_init_debug@@SMARTCOLS_2.25+0x51c0>
   1a348:	add	x20, x23, w20, sxtw #3
   1a34c:	str	xzr, [x0]
   1a350:	ldur	x19, [x20, #-8]
   1a354:	b	1a2f4 <scols_init_debug@@SMARTCOLS_2.25+0x5194>
   1a358:	sub	sp, sp, #0x830
   1a35c:	stp	x29, x30, [sp]
   1a360:	mov	x29, sp
   1a364:	stp	x21, x22, [sp, #32]
   1a368:	adrp	x21, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1a36c:	add	x2, x21, #0xb50
   1a370:	stp	x19, x20, [sp, #16]
   1a374:	mov	x20, x1
   1a378:	ldr	x1, [x2, #8]
   1a37c:	cbz	x1, 1a3a4 <scols_init_debug@@SMARTCOLS_2.25+0x5244>
   1a380:	mov	x22, x0
   1a384:	bl	72c0 <strlen@plt>
   1a388:	mov	x19, x0
   1a38c:	mov	x0, x20
   1a390:	bl	72c0 <strlen@plt>
   1a394:	add	x19, x19, x0
   1a398:	add	x19, x19, #0x5
   1a39c:	cmp	x19, #0x800
   1a3a0:	b.ls	1a3b8 <scols_init_debug@@SMARTCOLS_2.25+0x5258>  // b.plast
   1a3a4:	ldp	x29, x30, [sp]
   1a3a8:	ldp	x19, x20, [sp, #16]
   1a3ac:	ldp	x21, x22, [sp, #32]
   1a3b0:	add	sp, sp, #0x830
   1a3b4:	ret
   1a3b8:	mov	x2, x22
   1a3bc:	mov	x3, x20
   1a3c0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1a3c4:	add	x1, x1, #0xb90
   1a3c8:	add	x19, sp, #0x30
   1a3cc:	mov	x0, x19
   1a3d0:	bl	7480 <sprintf@plt>
   1a3d4:	mov	x0, x19
   1a3d8:	bl	72c0 <strlen@plt>
   1a3dc:	ldr	x2, [x21, #2896]
   1a3e0:	sub	x1, x2, #0x2
   1a3e4:	cmp	x1, x0
   1a3e8:	b.cs	1a3f0 <scols_init_debug@@SMARTCOLS_2.25+0x5290>  // b.hs, b.nlast
   1a3ec:	strb	wzr, [x19, x1]
   1a3f0:	add	x21, x21, #0xb50
   1a3f4:	mov	w1, #0x0                   	// #0
   1a3f8:	ldr	x20, [x21, #8]
   1a3fc:	ldr	x0, [x20]
   1a400:	bl	77f0 <memset@plt>
   1a404:	ldr	x0, [x20]
   1a408:	mov	x1, x19
   1a40c:	bl	7cf0 <strcpy@plt>
   1a410:	str	xzr, [x20, #8]
   1a414:	ldp	x29, x30, [sp]
   1a418:	ldp	x19, x20, [sp, #16]
   1a41c:	ldp	x21, x22, [sp, #32]
   1a420:	add	sp, sp, #0x830
   1a424:	ret
   1a428:	stp	x29, x30, [sp, #-32]!
   1a42c:	mov	x29, sp
   1a430:	stp	x19, x20, [sp, #16]
   1a434:	mov	x19, x1
   1a438:	mov	x20, x0
   1a43c:	bl	7fd0 <__errno_location@plt>
   1a440:	mov	x4, x0
   1a444:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1a448:	mov	w5, #0x22                  	// #34
   1a44c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1a450:	mov	x3, x20
   1a454:	ldr	w0, [x0, #2064]
   1a458:	mov	x2, x19
   1a45c:	str	w5, [x4]
   1a460:	add	x1, x1, #0xba0
   1a464:	bl	8120 <err@plt>
   1a468:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1a46c:	str	w0, [x1, #2064]
   1a470:	ret
   1a474:	nop
   1a478:	stp	x29, x30, [sp, #-128]!
   1a47c:	mov	x29, sp
   1a480:	stp	x19, x20, [sp, #16]
   1a484:	mov	x20, x0
   1a488:	stp	x21, x22, [sp, #32]
   1a48c:	mov	x22, x1
   1a490:	stp	x23, x24, [sp, #48]
   1a494:	mov	x23, x2
   1a498:	str	xzr, [x1]
   1a49c:	bl	7fd0 <__errno_location@plt>
   1a4a0:	mov	x21, x0
   1a4a4:	cbz	x20, 1a740 <scols_init_debug@@SMARTCOLS_2.25+0x55e0>
   1a4a8:	ldrsb	w19, [x20]
   1a4ac:	cbz	w19, 1a740 <scols_init_debug@@SMARTCOLS_2.25+0x55e0>
   1a4b0:	bl	7ae0 <__ctype_b_loc@plt>
   1a4b4:	mov	x24, x0
   1a4b8:	ldr	x0, [x0]
   1a4bc:	ubfiz	x1, x19, #1, #8
   1a4c0:	ldrh	w1, [x0, x1]
   1a4c4:	tbz	w1, #13, 1a4e0 <scols_init_debug@@SMARTCOLS_2.25+0x5380>
   1a4c8:	mov	x1, x20
   1a4cc:	nop
   1a4d0:	ldrsb	w19, [x1, #1]!
   1a4d4:	ubfiz	x2, x19, #1, #8
   1a4d8:	ldrh	w2, [x0, x2]
   1a4dc:	tbnz	w2, #13, 1a4d0 <scols_init_debug@@SMARTCOLS_2.25+0x5370>
   1a4e0:	cmp	w19, #0x2d
   1a4e4:	b.eq	1a740 <scols_init_debug@@SMARTCOLS_2.25+0x55e0>  // b.none
   1a4e8:	stp	x25, x26, [sp, #64]
   1a4ec:	mov	x0, x20
   1a4f0:	mov	w3, #0x0                   	// #0
   1a4f4:	stp	x27, x28, [sp, #80]
   1a4f8:	add	x27, sp, #0x78
   1a4fc:	mov	x1, x27
   1a500:	str	wzr, [x21]
   1a504:	mov	w2, #0x0                   	// #0
   1a508:	str	xzr, [sp, #120]
   1a50c:	bl	7850 <__strtoul_internal@plt>
   1a510:	mov	x25, x0
   1a514:	ldr	x28, [sp, #120]
   1a518:	ldr	w0, [x21]
   1a51c:	cmp	x28, x20
   1a520:	b.eq	1a730 <scols_init_debug@@SMARTCOLS_2.25+0x55d0>  // b.none
   1a524:	cbnz	w0, 1a760 <scols_init_debug@@SMARTCOLS_2.25+0x5600>
   1a528:	cbz	x28, 1a7d4 <scols_init_debug@@SMARTCOLS_2.25+0x5674>
   1a52c:	ldrsb	w0, [x28]
   1a530:	mov	w20, #0x0                   	// #0
   1a534:	mov	x26, #0x0                   	// #0
   1a538:	cbz	w0, 1a7d4 <scols_init_debug@@SMARTCOLS_2.25+0x5674>
   1a53c:	nop
   1a540:	ldrsb	w0, [x28, #1]
   1a544:	cmp	w0, #0x69
   1a548:	b.eq	1a5f4 <scols_init_debug@@SMARTCOLS_2.25+0x5494>  // b.none
   1a54c:	and	w1, w0, #0xffffffdf
   1a550:	cmp	w1, #0x42
   1a554:	b.ne	1a7c4 <scols_init_debug@@SMARTCOLS_2.25+0x5664>  // b.any
   1a558:	ldrsb	w0, [x28, #2]
   1a55c:	cbz	w0, 1a80c <scols_init_debug@@SMARTCOLS_2.25+0x56ac>
   1a560:	bl	75a0 <localeconv@plt>
   1a564:	cbz	x0, 1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a568:	ldr	x1, [x0]
   1a56c:	cbz	x1, 1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a570:	mov	x0, x1
   1a574:	str	x1, [sp, #104]
   1a578:	bl	72c0 <strlen@plt>
   1a57c:	mov	x19, x0
   1a580:	cbnz	x26, 1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a584:	ldrsb	w0, [x28]
   1a588:	cbz	w0, 1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a58c:	ldr	x1, [sp, #104]
   1a590:	mov	x2, x19
   1a594:	mov	x0, x1
   1a598:	mov	x1, x28
   1a59c:	bl	7790 <strncmp@plt>
   1a5a0:	cbnz	w0, 1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a5a4:	ldrsb	w4, [x28, x19]
   1a5a8:	add	x1, x28, x19
   1a5ac:	cmp	w4, #0x30
   1a5b0:	b.ne	1a7e8 <scols_init_debug@@SMARTCOLS_2.25+0x5688>  // b.any
   1a5b4:	add	w0, w20, #0x1
   1a5b8:	mov	x19, x1
   1a5bc:	nop
   1a5c0:	sub	w3, w19, w1
   1a5c4:	ldrsb	w4, [x19, #1]!
   1a5c8:	add	w20, w3, w0
   1a5cc:	cmp	w4, #0x30
   1a5d0:	b.eq	1a5c0 <scols_init_debug@@SMARTCOLS_2.25+0x5460>  // b.none
   1a5d4:	ldr	x0, [x24]
   1a5d8:	ldrh	w0, [x0, w4, sxtw #1]
   1a5dc:	tbnz	w0, #11, 1a774 <scols_init_debug@@SMARTCOLS_2.25+0x5614>
   1a5e0:	mov	x28, x19
   1a5e4:	str	x19, [sp, #120]
   1a5e8:	ldrsb	w0, [x28, #1]
   1a5ec:	cmp	w0, #0x69
   1a5f0:	b.ne	1a54c <scols_init_debug@@SMARTCOLS_2.25+0x53ec>  // b.any
   1a5f4:	ldrsb	w0, [x28, #2]
   1a5f8:	and	w0, w0, #0xffffffdf
   1a5fc:	cmp	w0, #0x42
   1a600:	b.ne	1a560 <scols_init_debug@@SMARTCOLS_2.25+0x5400>  // b.any
   1a604:	ldrsb	w0, [x28, #3]
   1a608:	cbnz	w0, 1a560 <scols_init_debug@@SMARTCOLS_2.25+0x5400>
   1a60c:	mov	x19, #0x400                 	// #1024
   1a610:	ldrsb	w27, [x28]
   1a614:	adrp	x24, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1a618:	add	x24, x24, #0xbb0
   1a61c:	mov	x0, x24
   1a620:	mov	w1, w27
   1a624:	bl	7c60 <strchr@plt>
   1a628:	cbz	x0, 1a814 <scols_init_debug@@SMARTCOLS_2.25+0x56b4>
   1a62c:	sub	x1, x0, x24
   1a630:	add	w1, w1, #0x1
   1a634:	cbz	w1, 1a830 <scols_init_debug@@SMARTCOLS_2.25+0x56d0>
   1a638:	umulh	x0, x25, x19
   1a63c:	cbnz	x0, 1a800 <scols_init_debug@@SMARTCOLS_2.25+0x56a0>
   1a640:	sub	w0, w1, #0x2
   1a644:	b	1a654 <scols_init_debug@@SMARTCOLS_2.25+0x54f4>
   1a648:	umulh	x2, x25, x19
   1a64c:	sub	w0, w0, #0x1
   1a650:	cbnz	x2, 1a800 <scols_init_debug@@SMARTCOLS_2.25+0x56a0>
   1a654:	mul	x25, x25, x19
   1a658:	cmn	w0, #0x1
   1a65c:	b.ne	1a648 <scols_init_debug@@SMARTCOLS_2.25+0x54e8>  // b.any
   1a660:	mov	w0, #0x0                   	// #0
   1a664:	cbz	x23, 1a66c <scols_init_debug@@SMARTCOLS_2.25+0x550c>
   1a668:	str	w1, [x23]
   1a66c:	cmp	x26, #0x0
   1a670:	ccmp	w1, #0x0, #0x4, ne  // ne = any
   1a674:	b.eq	1a71c <scols_init_debug@@SMARTCOLS_2.25+0x55bc>  // b.none
   1a678:	sub	w1, w1, #0x2
   1a67c:	mov	x5, #0x1                   	// #1
   1a680:	b	1a690 <scols_init_debug@@SMARTCOLS_2.25+0x5530>
   1a684:	umulh	x2, x5, x19
   1a688:	sub	w1, w1, #0x1
   1a68c:	cbnz	x2, 1a69c <scols_init_debug@@SMARTCOLS_2.25+0x553c>
   1a690:	mul	x5, x5, x19
   1a694:	cmn	w1, #0x1
   1a698:	b.ne	1a684 <scols_init_debug@@SMARTCOLS_2.25+0x5524>  // b.any
   1a69c:	cmp	x26, #0xa
   1a6a0:	mov	x1, #0xa                   	// #10
   1a6a4:	b.ls	1a6b8 <scols_init_debug@@SMARTCOLS_2.25+0x5558>  // b.plast
   1a6a8:	add	x1, x1, x1, lsl #2
   1a6ac:	cmp	x26, x1, lsl #1
   1a6b0:	lsl	x1, x1, #1
   1a6b4:	b.hi	1a6a8 <scols_init_debug@@SMARTCOLS_2.25+0x5548>  // b.pmore
   1a6b8:	cbz	w20, 1a6d4 <scols_init_debug@@SMARTCOLS_2.25+0x5574>
   1a6bc:	mov	w2, #0x0                   	// #0
   1a6c0:	add	x1, x1, x1, lsl #2
   1a6c4:	add	w2, w2, #0x1
   1a6c8:	cmp	w20, w2
   1a6cc:	lsl	x1, x1, #1
   1a6d0:	b.ne	1a6c0 <scols_init_debug@@SMARTCOLS_2.25+0x5560>  // b.any
   1a6d4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
   1a6d8:	mov	x4, #0x1                   	// #1
   1a6dc:	movk	x8, #0xcccd
   1a6e0:	umulh	x6, x26, x8
   1a6e4:	add	x7, x4, x4, lsl #2
   1a6e8:	mov	x3, x4
   1a6ec:	cmp	x26, #0x9
   1a6f0:	lsl	x4, x7, #1
   1a6f4:	lsr	x2, x6, #3
   1a6f8:	add	x2, x2, x2, lsl #2
   1a6fc:	sub	x2, x26, x2, lsl #1
   1a700:	lsr	x26, x6, #3
   1a704:	cbz	x2, 1a718 <scols_init_debug@@SMARTCOLS_2.25+0x55b8>
   1a708:	udiv	x3, x1, x3
   1a70c:	udiv	x2, x3, x2
   1a710:	udiv	x2, x5, x2
   1a714:	add	x25, x25, x2
   1a718:	b.hi	1a6e0 <scols_init_debug@@SMARTCOLS_2.25+0x5580>  // b.pmore
   1a71c:	str	x25, [x22]
   1a720:	tbnz	w0, #31, 1a7f0 <scols_init_debug@@SMARTCOLS_2.25+0x5690>
   1a724:	ldp	x25, x26, [sp, #64]
   1a728:	ldp	x27, x28, [sp, #80]
   1a72c:	b	1a74c <scols_init_debug@@SMARTCOLS_2.25+0x55ec>
   1a730:	cbnz	w0, 1a76c <scols_init_debug@@SMARTCOLS_2.25+0x560c>
   1a734:	nop
   1a738:	ldp	x25, x26, [sp, #64]
   1a73c:	ldp	x27, x28, [sp, #80]
   1a740:	mov	w1, #0x16                  	// #22
   1a744:	mov	w0, #0xffffffea            	// #-22
   1a748:	str	w1, [x21]
   1a74c:	ldp	x19, x20, [sp, #16]
   1a750:	ldp	x21, x22, [sp, #32]
   1a754:	ldp	x23, x24, [sp, #48]
   1a758:	ldp	x29, x30, [sp], #128
   1a75c:	ret
   1a760:	sub	x1, x25, #0x1
   1a764:	cmn	x1, #0x3
   1a768:	b.ls	1a528 <scols_init_debug@@SMARTCOLS_2.25+0x53c8>  // b.plast
   1a76c:	neg	w0, w0
   1a770:	b	1a720 <scols_init_debug@@SMARTCOLS_2.25+0x55c0>
   1a774:	str	wzr, [x21]
   1a778:	mov	x1, x27
   1a77c:	mov	x0, x19
   1a780:	mov	w3, #0x0                   	// #0
   1a784:	mov	w2, #0x0                   	// #0
   1a788:	str	xzr, [sp, #120]
   1a78c:	bl	7850 <__strtoul_internal@plt>
   1a790:	mov	x26, x0
   1a794:	ldr	x28, [sp, #120]
   1a798:	ldr	w0, [x21]
   1a79c:	cmp	x28, x19
   1a7a0:	b.eq	1a730 <scols_init_debug@@SMARTCOLS_2.25+0x55d0>  // b.none
   1a7a4:	cbz	w0, 1a7cc <scols_init_debug@@SMARTCOLS_2.25+0x566c>
   1a7a8:	sub	x1, x26, #0x1
   1a7ac:	cmn	x1, #0x3
   1a7b0:	b.hi	1a76c <scols_init_debug@@SMARTCOLS_2.25+0x560c>  // b.pmore
   1a7b4:	cbz	x28, 1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a7b8:	ldrsb	w0, [x28]
   1a7bc:	cbnz	w0, 1a540 <scols_init_debug@@SMARTCOLS_2.25+0x53e0>
   1a7c0:	b	1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a7c4:	cbnz	w0, 1a560 <scols_init_debug@@SMARTCOLS_2.25+0x5400>
   1a7c8:	b	1a60c <scols_init_debug@@SMARTCOLS_2.25+0x54ac>
   1a7cc:	cbnz	x26, 1a7b4 <scols_init_debug@@SMARTCOLS_2.25+0x5654>
   1a7d0:	b	1a540 <scols_init_debug@@SMARTCOLS_2.25+0x53e0>
   1a7d4:	mov	w0, #0x0                   	// #0
   1a7d8:	ldp	x27, x28, [sp, #80]
   1a7dc:	str	x25, [x22]
   1a7e0:	ldp	x25, x26, [sp, #64]
   1a7e4:	b	1a74c <scols_init_debug@@SMARTCOLS_2.25+0x55ec>
   1a7e8:	mov	x19, x1
   1a7ec:	b	1a5d4 <scols_init_debug@@SMARTCOLS_2.25+0x5474>
   1a7f0:	neg	w1, w0
   1a7f4:	ldp	x25, x26, [sp, #64]
   1a7f8:	ldp	x27, x28, [sp, #80]
   1a7fc:	b	1a748 <scols_init_debug@@SMARTCOLS_2.25+0x55e8>
   1a800:	mov	w0, #0xffffffde            	// #-34
   1a804:	cbnz	x23, 1a668 <scols_init_debug@@SMARTCOLS_2.25+0x5508>
   1a808:	b	1a66c <scols_init_debug@@SMARTCOLS_2.25+0x550c>
   1a80c:	mov	x19, #0x3e8                 	// #1000
   1a810:	b	1a610 <scols_init_debug@@SMARTCOLS_2.25+0x54b0>
   1a814:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1a818:	add	x24, x1, #0xbc0
   1a81c:	mov	x0, x24
   1a820:	mov	w1, w27
   1a824:	bl	7c60 <strchr@plt>
   1a828:	cbnz	x0, 1a62c <scols_init_debug@@SMARTCOLS_2.25+0x54cc>
   1a82c:	b	1a738 <scols_init_debug@@SMARTCOLS_2.25+0x55d8>
   1a830:	mov	w0, #0x0                   	// #0
   1a834:	cbnz	x23, 1a668 <scols_init_debug@@SMARTCOLS_2.25+0x5508>
   1a838:	ldp	x27, x28, [sp, #80]
   1a83c:	str	x25, [x22]
   1a840:	ldp	x25, x26, [sp, #64]
   1a844:	b	1a74c <scols_init_debug@@SMARTCOLS_2.25+0x55ec>
   1a848:	mov	x2, #0x0                   	// #0
   1a84c:	b	1a478 <scols_init_debug@@SMARTCOLS_2.25+0x5318>
   1a850:	stp	x29, x30, [sp, #-48]!
   1a854:	mov	x29, sp
   1a858:	stp	x21, x22, [sp, #32]
   1a85c:	mov	x22, x1
   1a860:	cbz	x0, 1a8c0 <scols_init_debug@@SMARTCOLS_2.25+0x5760>
   1a864:	mov	x21, x0
   1a868:	stp	x19, x20, [sp, #16]
   1a86c:	mov	x20, x0
   1a870:	b	1a88c <scols_init_debug@@SMARTCOLS_2.25+0x572c>
   1a874:	bl	7ae0 <__ctype_b_loc@plt>
   1a878:	ubfiz	x19, x19, #1, #8
   1a87c:	ldr	x2, [x0]
   1a880:	ldrh	w2, [x2, x19]
   1a884:	tbz	w2, #11, 1a894 <scols_init_debug@@SMARTCOLS_2.25+0x5734>
   1a888:	add	x20, x20, #0x1
   1a88c:	ldrsb	w19, [x20]
   1a890:	cbnz	w19, 1a874 <scols_init_debug@@SMARTCOLS_2.25+0x5714>
   1a894:	cbz	x22, 1a89c <scols_init_debug@@SMARTCOLS_2.25+0x573c>
   1a898:	str	x20, [x22]
   1a89c:	cmp	x20, x21
   1a8a0:	b.ls	1a8d8 <scols_init_debug@@SMARTCOLS_2.25+0x5778>  // b.plast
   1a8a4:	ldrsb	w1, [x20]
   1a8a8:	mov	w0, #0x1                   	// #1
   1a8ac:	ldp	x19, x20, [sp, #16]
   1a8b0:	cbnz	w1, 1a8c8 <scols_init_debug@@SMARTCOLS_2.25+0x5768>
   1a8b4:	ldp	x21, x22, [sp, #32]
   1a8b8:	ldp	x29, x30, [sp], #48
   1a8bc:	ret
   1a8c0:	cbz	x1, 1a8c8 <scols_init_debug@@SMARTCOLS_2.25+0x5768>
   1a8c4:	str	xzr, [x1]
   1a8c8:	mov	w0, #0x0                   	// #0
   1a8cc:	ldp	x21, x22, [sp, #32]
   1a8d0:	ldp	x29, x30, [sp], #48
   1a8d4:	ret
   1a8d8:	mov	w0, #0x0                   	// #0
   1a8dc:	ldp	x19, x20, [sp, #16]
   1a8e0:	b	1a8cc <scols_init_debug@@SMARTCOLS_2.25+0x576c>
   1a8e4:	nop
   1a8e8:	stp	x29, x30, [sp, #-48]!
   1a8ec:	mov	x29, sp
   1a8f0:	stp	x21, x22, [sp, #32]
   1a8f4:	mov	x22, x1
   1a8f8:	cbz	x0, 1a958 <scols_init_debug@@SMARTCOLS_2.25+0x57f8>
   1a8fc:	mov	x21, x0
   1a900:	stp	x19, x20, [sp, #16]
   1a904:	mov	x20, x0
   1a908:	b	1a924 <scols_init_debug@@SMARTCOLS_2.25+0x57c4>
   1a90c:	bl	7ae0 <__ctype_b_loc@plt>
   1a910:	ubfiz	x19, x19, #1, #8
   1a914:	ldr	x2, [x0]
   1a918:	ldrh	w2, [x2, x19]
   1a91c:	tbz	w2, #12, 1a92c <scols_init_debug@@SMARTCOLS_2.25+0x57cc>
   1a920:	add	x20, x20, #0x1
   1a924:	ldrsb	w19, [x20]
   1a928:	cbnz	w19, 1a90c <scols_init_debug@@SMARTCOLS_2.25+0x57ac>
   1a92c:	cbz	x22, 1a934 <scols_init_debug@@SMARTCOLS_2.25+0x57d4>
   1a930:	str	x20, [x22]
   1a934:	cmp	x20, x21
   1a938:	b.ls	1a970 <scols_init_debug@@SMARTCOLS_2.25+0x5810>  // b.plast
   1a93c:	ldrsb	w1, [x20]
   1a940:	mov	w0, #0x1                   	// #1
   1a944:	ldp	x19, x20, [sp, #16]
   1a948:	cbnz	w1, 1a960 <scols_init_debug@@SMARTCOLS_2.25+0x5800>
   1a94c:	ldp	x21, x22, [sp, #32]
   1a950:	ldp	x29, x30, [sp], #48
   1a954:	ret
   1a958:	cbz	x1, 1a960 <scols_init_debug@@SMARTCOLS_2.25+0x5800>
   1a95c:	str	xzr, [x1]
   1a960:	mov	w0, #0x0                   	// #0
   1a964:	ldp	x21, x22, [sp, #32]
   1a968:	ldp	x29, x30, [sp], #48
   1a96c:	ret
   1a970:	mov	w0, #0x0                   	// #0
   1a974:	ldp	x19, x20, [sp, #16]
   1a978:	b	1a964 <scols_init_debug@@SMARTCOLS_2.25+0x5804>
   1a97c:	nop
   1a980:	stp	x29, x30, [sp, #-128]!
   1a984:	mov	x29, sp
   1a988:	stp	x19, x20, [sp, #16]
   1a98c:	mov	x19, x0
   1a990:	mov	x20, x1
   1a994:	mov	w0, #0xffffffd0            	// #-48
   1a998:	add	x1, sp, #0x50
   1a99c:	stp	x21, x22, [sp, #32]
   1a9a0:	add	x21, sp, #0x80
   1a9a4:	stp	x21, x21, [sp, #48]
   1a9a8:	str	x1, [sp, #64]
   1a9ac:	stp	w0, wzr, [sp, #72]
   1a9b0:	stp	x2, x3, [sp, #80]
   1a9b4:	stp	x4, x5, [sp, #96]
   1a9b8:	stp	x6, x7, [sp, #112]
   1a9bc:	b	1aa04 <scols_init_debug@@SMARTCOLS_2.25+0x58a4>
   1a9c0:	ldr	x1, [x0]
   1a9c4:	add	x2, x0, #0xf
   1a9c8:	and	x2, x2, #0xfffffffffffffff8
   1a9cc:	str	x2, [sp, #48]
   1a9d0:	cbz	x1, 1aa50 <scols_init_debug@@SMARTCOLS_2.25+0x58f0>
   1a9d4:	add	x0, x2, #0xf
   1a9d8:	and	x0, x0, #0xfffffffffffffff8
   1a9dc:	str	x0, [sp, #48]
   1a9e0:	ldr	x22, [x2]
   1a9e4:	cbz	x22, 1aa50 <scols_init_debug@@SMARTCOLS_2.25+0x58f0>
   1a9e8:	mov	x0, x19
   1a9ec:	bl	7ab0 <strcmp@plt>
   1a9f0:	cbz	w0, 1aa74 <scols_init_debug@@SMARTCOLS_2.25+0x5914>
   1a9f4:	mov	x1, x22
   1a9f8:	mov	x0, x19
   1a9fc:	bl	7ab0 <strcmp@plt>
   1aa00:	cbz	w0, 1aa78 <scols_init_debug@@SMARTCOLS_2.25+0x5918>
   1aa04:	ldr	w3, [sp, #72]
   1aa08:	ldr	x0, [sp, #48]
   1aa0c:	tbz	w3, #31, 1a9c0 <scols_init_debug@@SMARTCOLS_2.25+0x5860>
   1aa10:	add	w2, w3, #0x8
   1aa14:	str	w2, [sp, #72]
   1aa18:	cmp	w2, #0x0
   1aa1c:	b.gt	1a9c0 <scols_init_debug@@SMARTCOLS_2.25+0x5860>
   1aa20:	ldr	x1, [x21, w3, sxtw]
   1aa24:	cbz	x1, 1aa50 <scols_init_debug@@SMARTCOLS_2.25+0x58f0>
   1aa28:	cbz	w2, 1aa88 <scols_init_debug@@SMARTCOLS_2.25+0x5928>
   1aa2c:	add	w3, w3, #0x10
   1aa30:	str	w3, [sp, #72]
   1aa34:	cmp	w3, #0x0
   1aa38:	b.le	1aa6c <scols_init_debug@@SMARTCOLS_2.25+0x590c>
   1aa3c:	add	x3, x0, #0xf
   1aa40:	mov	x2, x0
   1aa44:	and	x0, x3, #0xfffffffffffffff8
   1aa48:	str	x0, [sp, #48]
   1aa4c:	b	1a9e0 <scols_init_debug@@SMARTCOLS_2.25+0x5880>
   1aa50:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1aa54:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1aa58:	mov	x3, x19
   1aa5c:	mov	x2, x20
   1aa60:	ldr	w0, [x0, #2064]
   1aa64:	add	x1, x1, #0xba0
   1aa68:	bl	7f20 <errx@plt>
   1aa6c:	add	x2, x21, w2, sxtw
   1aa70:	b	1a9e0 <scols_init_debug@@SMARTCOLS_2.25+0x5880>
   1aa74:	mov	w0, #0x1                   	// #1
   1aa78:	ldp	x19, x20, [sp, #16]
   1aa7c:	ldp	x21, x22, [sp, #32]
   1aa80:	ldp	x29, x30, [sp], #128
   1aa84:	ret
   1aa88:	mov	x2, x0
   1aa8c:	b	1a9d4 <scols_init_debug@@SMARTCOLS_2.25+0x5874>
   1aa90:	cbz	x1, 1aabc <scols_init_debug@@SMARTCOLS_2.25+0x595c>
   1aa94:	add	x3, x0, x1
   1aa98:	sxtb	w2, w2
   1aa9c:	b	1aab0 <scols_init_debug@@SMARTCOLS_2.25+0x5950>
   1aaa0:	b.eq	1aac0 <scols_init_debug@@SMARTCOLS_2.25+0x5960>  // b.none
   1aaa4:	add	x0, x0, #0x1
   1aaa8:	cmp	x3, x0
   1aaac:	b.eq	1aabc <scols_init_debug@@SMARTCOLS_2.25+0x595c>  // b.none
   1aab0:	ldrsb	w1, [x0]
   1aab4:	cmp	w2, w1
   1aab8:	cbnz	w1, 1aaa0 <scols_init_debug@@SMARTCOLS_2.25+0x5940>
   1aabc:	mov	x0, #0x0                   	// #0
   1aac0:	ret
   1aac4:	nop
   1aac8:	stp	x29, x30, [sp, #-64]!
   1aacc:	mov	x29, sp
   1aad0:	stp	x19, x20, [sp, #16]
   1aad4:	mov	x19, x0
   1aad8:	stp	x21, x22, [sp, #32]
   1aadc:	mov	x21, x1
   1aae0:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1aae4:	str	xzr, [sp, #56]
   1aae8:	bl	7fd0 <__errno_location@plt>
   1aaec:	str	wzr, [x0]
   1aaf0:	cbz	x19, 1ab04 <scols_init_debug@@SMARTCOLS_2.25+0x59a4>
   1aaf4:	mov	x20, x0
   1aaf8:	ldrsb	w0, [x19]
   1aafc:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1ab00:	cbnz	w0, 1ab1c <scols_init_debug@@SMARTCOLS_2.25+0x59bc>
   1ab04:	ldr	w0, [x22, #2064]
   1ab08:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ab0c:	mov	x3, x19
   1ab10:	mov	x2, x21
   1ab14:	add	x1, x1, #0xba0
   1ab18:	bl	7f20 <errx@plt>
   1ab1c:	add	x1, sp, #0x38
   1ab20:	mov	x0, x19
   1ab24:	mov	w3, #0x0                   	// #0
   1ab28:	mov	w2, #0xa                   	// #10
   1ab2c:	bl	7850 <__strtoul_internal@plt>
   1ab30:	ldr	w1, [x20]
   1ab34:	cbnz	w1, 1ab78 <scols_init_debug@@SMARTCOLS_2.25+0x5a18>
   1ab38:	ldr	x1, [sp, #56]
   1ab3c:	cmp	x19, x1
   1ab40:	b.eq	1ab04 <scols_init_debug@@SMARTCOLS_2.25+0x59a4>  // b.none
   1ab44:	cbz	x1, 1ab50 <scols_init_debug@@SMARTCOLS_2.25+0x59f0>
   1ab48:	ldrsb	w1, [x1]
   1ab4c:	cbnz	w1, 1ab04 <scols_init_debug@@SMARTCOLS_2.25+0x59a4>
   1ab50:	mov	x1, #0xffffffff            	// #4294967295
   1ab54:	cmp	x0, x1
   1ab58:	b.hi	1ab98 <scols_init_debug@@SMARTCOLS_2.25+0x5a38>  // b.pmore
   1ab5c:	mov	x1, #0xffff                	// #65535
   1ab60:	cmp	x0, x1
   1ab64:	b.hi	1aba4 <scols_init_debug@@SMARTCOLS_2.25+0x5a44>  // b.pmore
   1ab68:	ldp	x19, x20, [sp, #16]
   1ab6c:	ldp	x21, x22, [sp, #32]
   1ab70:	ldp	x29, x30, [sp], #64
   1ab74:	ret
   1ab78:	ldr	w0, [x22, #2064]
   1ab7c:	cmp	w1, #0x22
   1ab80:	b.ne	1ab04 <scols_init_debug@@SMARTCOLS_2.25+0x59a4>  // b.any
   1ab84:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ab88:	mov	x3, x19
   1ab8c:	mov	x2, x21
   1ab90:	add	x1, x1, #0xba0
   1ab94:	bl	8120 <err@plt>
   1ab98:	mov	x1, x21
   1ab9c:	mov	x0, x19
   1aba0:	bl	1a428 <scols_init_debug@@SMARTCOLS_2.25+0x52c8>
   1aba4:	mov	x1, x21
   1aba8:	mov	x0, x19
   1abac:	bl	1a428 <scols_init_debug@@SMARTCOLS_2.25+0x52c8>
   1abb0:	stp	x29, x30, [sp, #-64]!
   1abb4:	mov	x29, sp
   1abb8:	stp	x19, x20, [sp, #16]
   1abbc:	mov	x19, x0
   1abc0:	stp	x21, x22, [sp, #32]
   1abc4:	mov	x21, x1
   1abc8:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1abcc:	str	xzr, [sp, #56]
   1abd0:	bl	7fd0 <__errno_location@plt>
   1abd4:	str	wzr, [x0]
   1abd8:	cbz	x19, 1abec <scols_init_debug@@SMARTCOLS_2.25+0x5a8c>
   1abdc:	mov	x20, x0
   1abe0:	ldrsb	w0, [x19]
   1abe4:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1abe8:	cbnz	w0, 1ac04 <scols_init_debug@@SMARTCOLS_2.25+0x5aa4>
   1abec:	ldr	w0, [x22, #2064]
   1abf0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1abf4:	mov	x3, x19
   1abf8:	mov	x2, x21
   1abfc:	add	x1, x1, #0xba0
   1ac00:	bl	7f20 <errx@plt>
   1ac04:	add	x1, sp, #0x38
   1ac08:	mov	x0, x19
   1ac0c:	mov	w3, #0x0                   	// #0
   1ac10:	mov	w2, #0x10                  	// #16
   1ac14:	bl	7850 <__strtoul_internal@plt>
   1ac18:	ldr	w1, [x20]
   1ac1c:	cbnz	w1, 1ac60 <scols_init_debug@@SMARTCOLS_2.25+0x5b00>
   1ac20:	ldr	x1, [sp, #56]
   1ac24:	cmp	x19, x1
   1ac28:	b.eq	1abec <scols_init_debug@@SMARTCOLS_2.25+0x5a8c>  // b.none
   1ac2c:	cbz	x1, 1ac38 <scols_init_debug@@SMARTCOLS_2.25+0x5ad8>
   1ac30:	ldrsb	w1, [x1]
   1ac34:	cbnz	w1, 1abec <scols_init_debug@@SMARTCOLS_2.25+0x5a8c>
   1ac38:	mov	x1, #0xffffffff            	// #4294967295
   1ac3c:	cmp	x0, x1
   1ac40:	b.hi	1ac80 <scols_init_debug@@SMARTCOLS_2.25+0x5b20>  // b.pmore
   1ac44:	mov	x1, #0xffff                	// #65535
   1ac48:	cmp	x0, x1
   1ac4c:	b.hi	1ac8c <scols_init_debug@@SMARTCOLS_2.25+0x5b2c>  // b.pmore
   1ac50:	ldp	x19, x20, [sp, #16]
   1ac54:	ldp	x21, x22, [sp, #32]
   1ac58:	ldp	x29, x30, [sp], #64
   1ac5c:	ret
   1ac60:	ldr	w0, [x22, #2064]
   1ac64:	cmp	w1, #0x22
   1ac68:	b.ne	1abec <scols_init_debug@@SMARTCOLS_2.25+0x5a8c>  // b.any
   1ac6c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ac70:	mov	x3, x19
   1ac74:	mov	x2, x21
   1ac78:	add	x1, x1, #0xba0
   1ac7c:	bl	8120 <err@plt>
   1ac80:	mov	x1, x21
   1ac84:	mov	x0, x19
   1ac88:	bl	1a428 <scols_init_debug@@SMARTCOLS_2.25+0x52c8>
   1ac8c:	mov	x1, x21
   1ac90:	mov	x0, x19
   1ac94:	bl	1a428 <scols_init_debug@@SMARTCOLS_2.25+0x52c8>
   1ac98:	stp	x29, x30, [sp, #-64]!
   1ac9c:	mov	x29, sp
   1aca0:	stp	x19, x20, [sp, #16]
   1aca4:	mov	x19, x0
   1aca8:	stp	x21, x22, [sp, #32]
   1acac:	mov	x21, x1
   1acb0:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1acb4:	str	xzr, [sp, #56]
   1acb8:	bl	7fd0 <__errno_location@plt>
   1acbc:	str	wzr, [x0]
   1acc0:	cbz	x19, 1acd4 <scols_init_debug@@SMARTCOLS_2.25+0x5b74>
   1acc4:	mov	x20, x0
   1acc8:	ldrsb	w0, [x19]
   1accc:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1acd0:	cbnz	w0, 1acec <scols_init_debug@@SMARTCOLS_2.25+0x5b8c>
   1acd4:	ldr	w0, [x22, #2064]
   1acd8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1acdc:	mov	x3, x19
   1ace0:	mov	x2, x21
   1ace4:	add	x1, x1, #0xba0
   1ace8:	bl	7f20 <errx@plt>
   1acec:	add	x1, sp, #0x38
   1acf0:	mov	x0, x19
   1acf4:	mov	w3, #0x0                   	// #0
   1acf8:	mov	w2, #0xa                   	// #10
   1acfc:	bl	7850 <__strtoul_internal@plt>
   1ad00:	ldr	w1, [x20]
   1ad04:	cbnz	w1, 1ad3c <scols_init_debug@@SMARTCOLS_2.25+0x5bdc>
   1ad08:	ldr	x1, [sp, #56]
   1ad0c:	cmp	x19, x1
   1ad10:	b.eq	1acd4 <scols_init_debug@@SMARTCOLS_2.25+0x5b74>  // b.none
   1ad14:	cbz	x1, 1ad20 <scols_init_debug@@SMARTCOLS_2.25+0x5bc0>
   1ad18:	ldrsb	w1, [x1]
   1ad1c:	cbnz	w1, 1acd4 <scols_init_debug@@SMARTCOLS_2.25+0x5b74>
   1ad20:	mov	x1, #0xffffffff            	// #4294967295
   1ad24:	cmp	x0, x1
   1ad28:	b.hi	1ad5c <scols_init_debug@@SMARTCOLS_2.25+0x5bfc>  // b.pmore
   1ad2c:	ldp	x19, x20, [sp, #16]
   1ad30:	ldp	x21, x22, [sp, #32]
   1ad34:	ldp	x29, x30, [sp], #64
   1ad38:	ret
   1ad3c:	ldr	w0, [x22, #2064]
   1ad40:	cmp	w1, #0x22
   1ad44:	b.ne	1acd4 <scols_init_debug@@SMARTCOLS_2.25+0x5b74>  // b.any
   1ad48:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ad4c:	mov	x3, x19
   1ad50:	mov	x2, x21
   1ad54:	add	x1, x1, #0xba0
   1ad58:	bl	8120 <err@plt>
   1ad5c:	mov	x1, x21
   1ad60:	mov	x0, x19
   1ad64:	bl	1a428 <scols_init_debug@@SMARTCOLS_2.25+0x52c8>
   1ad68:	stp	x29, x30, [sp, #-64]!
   1ad6c:	mov	x29, sp
   1ad70:	stp	x19, x20, [sp, #16]
   1ad74:	mov	x19, x0
   1ad78:	stp	x21, x22, [sp, #32]
   1ad7c:	mov	x21, x1
   1ad80:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1ad84:	str	xzr, [sp, #56]
   1ad88:	bl	7fd0 <__errno_location@plt>
   1ad8c:	str	wzr, [x0]
   1ad90:	cbz	x19, 1ada4 <scols_init_debug@@SMARTCOLS_2.25+0x5c44>
   1ad94:	mov	x20, x0
   1ad98:	ldrsb	w0, [x19]
   1ad9c:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1ada0:	cbnz	w0, 1adbc <scols_init_debug@@SMARTCOLS_2.25+0x5c5c>
   1ada4:	ldr	w0, [x22, #2064]
   1ada8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1adac:	mov	x3, x19
   1adb0:	mov	x2, x21
   1adb4:	add	x1, x1, #0xba0
   1adb8:	bl	7f20 <errx@plt>
   1adbc:	add	x1, sp, #0x38
   1adc0:	mov	x0, x19
   1adc4:	mov	w3, #0x0                   	// #0
   1adc8:	mov	w2, #0x10                  	// #16
   1adcc:	bl	7850 <__strtoul_internal@plt>
   1add0:	ldr	w1, [x20]
   1add4:	cbnz	w1, 1ae0c <scols_init_debug@@SMARTCOLS_2.25+0x5cac>
   1add8:	ldr	x1, [sp, #56]
   1addc:	cmp	x19, x1
   1ade0:	b.eq	1ada4 <scols_init_debug@@SMARTCOLS_2.25+0x5c44>  // b.none
   1ade4:	cbz	x1, 1adf0 <scols_init_debug@@SMARTCOLS_2.25+0x5c90>
   1ade8:	ldrsb	w1, [x1]
   1adec:	cbnz	w1, 1ada4 <scols_init_debug@@SMARTCOLS_2.25+0x5c44>
   1adf0:	mov	x1, #0xffffffff            	// #4294967295
   1adf4:	cmp	x0, x1
   1adf8:	b.hi	1ae2c <scols_init_debug@@SMARTCOLS_2.25+0x5ccc>  // b.pmore
   1adfc:	ldp	x19, x20, [sp, #16]
   1ae00:	ldp	x21, x22, [sp, #32]
   1ae04:	ldp	x29, x30, [sp], #64
   1ae08:	ret
   1ae0c:	ldr	w0, [x22, #2064]
   1ae10:	cmp	w1, #0x22
   1ae14:	b.ne	1ada4 <scols_init_debug@@SMARTCOLS_2.25+0x5c44>  // b.any
   1ae18:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ae1c:	mov	x3, x19
   1ae20:	mov	x2, x21
   1ae24:	add	x1, x1, #0xba0
   1ae28:	bl	8120 <err@plt>
   1ae2c:	mov	x1, x21
   1ae30:	mov	x0, x19
   1ae34:	bl	1a428 <scols_init_debug@@SMARTCOLS_2.25+0x52c8>
   1ae38:	stp	x29, x30, [sp, #-64]!
   1ae3c:	mov	x29, sp
   1ae40:	stp	x19, x20, [sp, #16]
   1ae44:	mov	x19, x0
   1ae48:	stp	x21, x22, [sp, #32]
   1ae4c:	mov	x21, x1
   1ae50:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1ae54:	str	xzr, [sp, #56]
   1ae58:	bl	7fd0 <__errno_location@plt>
   1ae5c:	str	wzr, [x0]
   1ae60:	cbz	x19, 1ae74 <scols_init_debug@@SMARTCOLS_2.25+0x5d14>
   1ae64:	mov	x20, x0
   1ae68:	ldrsb	w0, [x19]
   1ae6c:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1ae70:	cbnz	w0, 1ae8c <scols_init_debug@@SMARTCOLS_2.25+0x5d2c>
   1ae74:	ldr	w0, [x22, #2064]
   1ae78:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ae7c:	mov	x3, x19
   1ae80:	mov	x2, x21
   1ae84:	add	x1, x1, #0xba0
   1ae88:	bl	7f20 <errx@plt>
   1ae8c:	add	x1, sp, #0x38
   1ae90:	mov	x0, x19
   1ae94:	mov	w3, #0x0                   	// #0
   1ae98:	mov	w2, #0xa                   	// #10
   1ae9c:	bl	7770 <__strtol_internal@plt>
   1aea0:	ldr	w1, [x20]
   1aea4:	cbnz	w1, 1aed0 <scols_init_debug@@SMARTCOLS_2.25+0x5d70>
   1aea8:	ldr	x1, [sp, #56]
   1aeac:	cmp	x1, x19
   1aeb0:	b.eq	1ae74 <scols_init_debug@@SMARTCOLS_2.25+0x5d14>  // b.none
   1aeb4:	cbz	x1, 1aec0 <scols_init_debug@@SMARTCOLS_2.25+0x5d60>
   1aeb8:	ldrsb	w1, [x1]
   1aebc:	cbnz	w1, 1ae74 <scols_init_debug@@SMARTCOLS_2.25+0x5d14>
   1aec0:	ldp	x19, x20, [sp, #16]
   1aec4:	ldp	x21, x22, [sp, #32]
   1aec8:	ldp	x29, x30, [sp], #64
   1aecc:	ret
   1aed0:	ldr	w0, [x22, #2064]
   1aed4:	cmp	w1, #0x22
   1aed8:	b.ne	1ae74 <scols_init_debug@@SMARTCOLS_2.25+0x5d14>  // b.any
   1aedc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1aee0:	mov	x3, x19
   1aee4:	mov	x2, x21
   1aee8:	add	x1, x1, #0xba0
   1aeec:	bl	8120 <err@plt>
   1aef0:	stp	x29, x30, [sp, #-32]!
   1aef4:	mov	x29, sp
   1aef8:	stp	x19, x20, [sp, #16]
   1aefc:	mov	x19, x1
   1af00:	mov	x20, x0
   1af04:	bl	1ae38 <scols_init_debug@@SMARTCOLS_2.25+0x5cd8>
   1af08:	mov	x2, #0x80000000            	// #2147483648
   1af0c:	add	x2, x0, x2
   1af10:	mov	x1, #0xffffffff            	// #4294967295
   1af14:	cmp	x2, x1
   1af18:	b.hi	1af28 <scols_init_debug@@SMARTCOLS_2.25+0x5dc8>  // b.pmore
   1af1c:	ldp	x19, x20, [sp, #16]
   1af20:	ldp	x29, x30, [sp], #32
   1af24:	ret
   1af28:	bl	7fd0 <__errno_location@plt>
   1af2c:	mov	x4, x0
   1af30:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1af34:	mov	w5, #0x22                  	// #34
   1af38:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1af3c:	mov	x3, x20
   1af40:	ldr	w0, [x0, #2064]
   1af44:	mov	x2, x19
   1af48:	str	w5, [x4]
   1af4c:	add	x1, x1, #0xba0
   1af50:	bl	8120 <err@plt>
   1af54:	nop
   1af58:	stp	x29, x30, [sp, #-32]!
   1af5c:	mov	x29, sp
   1af60:	stp	x19, x20, [sp, #16]
   1af64:	mov	x19, x1
   1af68:	mov	x20, x0
   1af6c:	bl	1aef0 <scols_init_debug@@SMARTCOLS_2.25+0x5d90>
   1af70:	add	w2, w0, #0x8, lsl #12
   1af74:	mov	w1, #0xffff                	// #65535
   1af78:	cmp	w2, w1
   1af7c:	b.hi	1af8c <scols_init_debug@@SMARTCOLS_2.25+0x5e2c>  // b.pmore
   1af80:	ldp	x19, x20, [sp, #16]
   1af84:	ldp	x29, x30, [sp], #32
   1af88:	ret
   1af8c:	bl	7fd0 <__errno_location@plt>
   1af90:	mov	x4, x0
   1af94:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1af98:	mov	w5, #0x22                  	// #34
   1af9c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1afa0:	mov	x3, x20
   1afa4:	ldr	w0, [x0, #2064]
   1afa8:	mov	x2, x19
   1afac:	str	w5, [x4]
   1afb0:	add	x1, x1, #0xba0
   1afb4:	bl	8120 <err@plt>
   1afb8:	stp	x29, x30, [sp, #-64]!
   1afbc:	mov	x29, sp
   1afc0:	stp	x19, x20, [sp, #16]
   1afc4:	mov	x19, x0
   1afc8:	stp	x21, x22, [sp, #32]
   1afcc:	mov	x21, x1
   1afd0:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1afd4:	str	xzr, [sp, #56]
   1afd8:	bl	7fd0 <__errno_location@plt>
   1afdc:	str	wzr, [x0]
   1afe0:	cbz	x19, 1aff4 <scols_init_debug@@SMARTCOLS_2.25+0x5e94>
   1afe4:	mov	x20, x0
   1afe8:	ldrsb	w0, [x19]
   1afec:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1aff0:	cbnz	w0, 1b00c <scols_init_debug@@SMARTCOLS_2.25+0x5eac>
   1aff4:	ldr	w0, [x22, #2064]
   1aff8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1affc:	mov	x3, x19
   1b000:	mov	x2, x21
   1b004:	add	x1, x1, #0xba0
   1b008:	bl	7f20 <errx@plt>
   1b00c:	add	x1, sp, #0x38
   1b010:	mov	x0, x19
   1b014:	mov	w3, #0x0                   	// #0
   1b018:	mov	w2, #0xa                   	// #10
   1b01c:	bl	7850 <__strtoul_internal@plt>
   1b020:	ldr	w1, [x20]
   1b024:	cbnz	w1, 1b050 <scols_init_debug@@SMARTCOLS_2.25+0x5ef0>
   1b028:	ldr	x1, [sp, #56]
   1b02c:	cmp	x19, x1
   1b030:	b.eq	1aff4 <scols_init_debug@@SMARTCOLS_2.25+0x5e94>  // b.none
   1b034:	cbz	x1, 1b040 <scols_init_debug@@SMARTCOLS_2.25+0x5ee0>
   1b038:	ldrsb	w1, [x1]
   1b03c:	cbnz	w1, 1aff4 <scols_init_debug@@SMARTCOLS_2.25+0x5e94>
   1b040:	ldp	x19, x20, [sp, #16]
   1b044:	ldp	x21, x22, [sp, #32]
   1b048:	ldp	x29, x30, [sp], #64
   1b04c:	ret
   1b050:	ldr	w0, [x22, #2064]
   1b054:	cmp	w1, #0x22
   1b058:	b.ne	1aff4 <scols_init_debug@@SMARTCOLS_2.25+0x5e94>  // b.any
   1b05c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b060:	mov	x3, x19
   1b064:	mov	x2, x21
   1b068:	add	x1, x1, #0xba0
   1b06c:	bl	8120 <err@plt>
   1b070:	stp	x29, x30, [sp, #-64]!
   1b074:	mov	x29, sp
   1b078:	stp	x19, x20, [sp, #16]
   1b07c:	mov	x19, x0
   1b080:	stp	x21, x22, [sp, #32]
   1b084:	mov	x21, x1
   1b088:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b08c:	str	xzr, [sp, #56]
   1b090:	bl	7fd0 <__errno_location@plt>
   1b094:	str	wzr, [x0]
   1b098:	cbz	x19, 1b0ac <scols_init_debug@@SMARTCOLS_2.25+0x5f4c>
   1b09c:	mov	x20, x0
   1b0a0:	ldrsb	w0, [x19]
   1b0a4:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b0a8:	cbnz	w0, 1b0c4 <scols_init_debug@@SMARTCOLS_2.25+0x5f64>
   1b0ac:	ldr	w0, [x22, #2064]
   1b0b0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b0b4:	mov	x3, x19
   1b0b8:	mov	x2, x21
   1b0bc:	add	x1, x1, #0xba0
   1b0c0:	bl	7f20 <errx@plt>
   1b0c4:	add	x1, sp, #0x38
   1b0c8:	mov	x0, x19
   1b0cc:	mov	w3, #0x0                   	// #0
   1b0d0:	mov	w2, #0x10                  	// #16
   1b0d4:	bl	7850 <__strtoul_internal@plt>
   1b0d8:	ldr	w1, [x20]
   1b0dc:	cbnz	w1, 1b108 <scols_init_debug@@SMARTCOLS_2.25+0x5fa8>
   1b0e0:	ldr	x1, [sp, #56]
   1b0e4:	cmp	x19, x1
   1b0e8:	b.eq	1b0ac <scols_init_debug@@SMARTCOLS_2.25+0x5f4c>  // b.none
   1b0ec:	cbz	x1, 1b0f8 <scols_init_debug@@SMARTCOLS_2.25+0x5f98>
   1b0f0:	ldrsb	w1, [x1]
   1b0f4:	cbnz	w1, 1b0ac <scols_init_debug@@SMARTCOLS_2.25+0x5f4c>
   1b0f8:	ldp	x19, x20, [sp, #16]
   1b0fc:	ldp	x21, x22, [sp, #32]
   1b100:	ldp	x29, x30, [sp], #64
   1b104:	ret
   1b108:	ldr	w0, [x22, #2064]
   1b10c:	cmp	w1, #0x22
   1b110:	b.ne	1b0ac <scols_init_debug@@SMARTCOLS_2.25+0x5f4c>  // b.any
   1b114:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b118:	mov	x3, x19
   1b11c:	mov	x2, x21
   1b120:	add	x1, x1, #0xba0
   1b124:	bl	8120 <err@plt>
   1b128:	stp	x29, x30, [sp, #-64]!
   1b12c:	mov	x29, sp
   1b130:	stp	x19, x20, [sp, #16]
   1b134:	mov	x19, x0
   1b138:	stp	x21, x22, [sp, #32]
   1b13c:	mov	x21, x1
   1b140:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b144:	str	xzr, [sp, #56]
   1b148:	bl	7fd0 <__errno_location@plt>
   1b14c:	str	wzr, [x0]
   1b150:	cbz	x19, 1b164 <scols_init_debug@@SMARTCOLS_2.25+0x6004>
   1b154:	mov	x20, x0
   1b158:	ldrsb	w0, [x19]
   1b15c:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b160:	cbnz	w0, 1b17c <scols_init_debug@@SMARTCOLS_2.25+0x601c>
   1b164:	ldr	w0, [x22, #2064]
   1b168:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b16c:	mov	x3, x19
   1b170:	mov	x2, x21
   1b174:	add	x1, x1, #0xba0
   1b178:	bl	7f20 <errx@plt>
   1b17c:	mov	x0, x19
   1b180:	add	x1, sp, #0x38
   1b184:	bl	73f0 <strtod@plt>
   1b188:	ldr	w0, [x20]
   1b18c:	cbnz	w0, 1b1b8 <scols_init_debug@@SMARTCOLS_2.25+0x6058>
   1b190:	ldr	x0, [sp, #56]
   1b194:	cmp	x0, x19
   1b198:	b.eq	1b164 <scols_init_debug@@SMARTCOLS_2.25+0x6004>  // b.none
   1b19c:	cbz	x0, 1b1a8 <scols_init_debug@@SMARTCOLS_2.25+0x6048>
   1b1a0:	ldrsb	w0, [x0]
   1b1a4:	cbnz	w0, 1b164 <scols_init_debug@@SMARTCOLS_2.25+0x6004>
   1b1a8:	ldp	x19, x20, [sp, #16]
   1b1ac:	ldp	x21, x22, [sp, #32]
   1b1b0:	ldp	x29, x30, [sp], #64
   1b1b4:	ret
   1b1b8:	cmp	w0, #0x22
   1b1bc:	ldr	w0, [x22, #2064]
   1b1c0:	b.ne	1b164 <scols_init_debug@@SMARTCOLS_2.25+0x6004>  // b.any
   1b1c4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b1c8:	mov	x3, x19
   1b1cc:	mov	x2, x21
   1b1d0:	add	x1, x1, #0xba0
   1b1d4:	bl	8120 <err@plt>
   1b1d8:	stp	x29, x30, [sp, #-64]!
   1b1dc:	mov	x29, sp
   1b1e0:	stp	x19, x20, [sp, #16]
   1b1e4:	mov	x19, x0
   1b1e8:	stp	x21, x22, [sp, #32]
   1b1ec:	mov	x21, x1
   1b1f0:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b1f4:	str	xzr, [sp, #56]
   1b1f8:	bl	7fd0 <__errno_location@plt>
   1b1fc:	str	wzr, [x0]
   1b200:	cbz	x19, 1b214 <scols_init_debug@@SMARTCOLS_2.25+0x60b4>
   1b204:	mov	x20, x0
   1b208:	ldrsb	w0, [x19]
   1b20c:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b210:	cbnz	w0, 1b22c <scols_init_debug@@SMARTCOLS_2.25+0x60cc>
   1b214:	ldr	w0, [x22, #2064]
   1b218:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b21c:	mov	x3, x19
   1b220:	mov	x2, x21
   1b224:	add	x1, x1, #0xba0
   1b228:	bl	7f20 <errx@plt>
   1b22c:	add	x1, sp, #0x38
   1b230:	mov	x0, x19
   1b234:	mov	w2, #0xa                   	// #10
   1b238:	bl	7b00 <strtol@plt>
   1b23c:	ldr	w1, [x20]
   1b240:	cbnz	w1, 1b26c <scols_init_debug@@SMARTCOLS_2.25+0x610c>
   1b244:	ldr	x1, [sp, #56]
   1b248:	cmp	x1, x19
   1b24c:	b.eq	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x60b4>  // b.none
   1b250:	cbz	x1, 1b25c <scols_init_debug@@SMARTCOLS_2.25+0x60fc>
   1b254:	ldrsb	w1, [x1]
   1b258:	cbnz	w1, 1b214 <scols_init_debug@@SMARTCOLS_2.25+0x60b4>
   1b25c:	ldp	x19, x20, [sp, #16]
   1b260:	ldp	x21, x22, [sp, #32]
   1b264:	ldp	x29, x30, [sp], #64
   1b268:	ret
   1b26c:	ldr	w0, [x22, #2064]
   1b270:	cmp	w1, #0x22
   1b274:	b.ne	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x60b4>  // b.any
   1b278:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b27c:	mov	x3, x19
   1b280:	mov	x2, x21
   1b284:	add	x1, x1, #0xba0
   1b288:	bl	8120 <err@plt>
   1b28c:	nop
   1b290:	stp	x29, x30, [sp, #-64]!
   1b294:	mov	x29, sp
   1b298:	stp	x19, x20, [sp, #16]
   1b29c:	mov	x19, x0
   1b2a0:	stp	x21, x22, [sp, #32]
   1b2a4:	mov	x21, x1
   1b2a8:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b2ac:	str	xzr, [sp, #56]
   1b2b0:	bl	7fd0 <__errno_location@plt>
   1b2b4:	str	wzr, [x0]
   1b2b8:	cbz	x19, 1b2cc <scols_init_debug@@SMARTCOLS_2.25+0x616c>
   1b2bc:	mov	x20, x0
   1b2c0:	ldrsb	w0, [x19]
   1b2c4:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b2c8:	cbnz	w0, 1b2e4 <scols_init_debug@@SMARTCOLS_2.25+0x6184>
   1b2cc:	ldr	w0, [x22, #2064]
   1b2d0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b2d4:	mov	x3, x19
   1b2d8:	mov	x2, x21
   1b2dc:	add	x1, x1, #0xba0
   1b2e0:	bl	7f20 <errx@plt>
   1b2e4:	add	x1, sp, #0x38
   1b2e8:	mov	x0, x19
   1b2ec:	mov	w2, #0xa                   	// #10
   1b2f0:	bl	72b0 <strtoul@plt>
   1b2f4:	ldr	w1, [x20]
   1b2f8:	cbnz	w1, 1b324 <scols_init_debug@@SMARTCOLS_2.25+0x61c4>
   1b2fc:	ldr	x1, [sp, #56]
   1b300:	cmp	x1, x19
   1b304:	b.eq	1b2cc <scols_init_debug@@SMARTCOLS_2.25+0x616c>  // b.none
   1b308:	cbz	x1, 1b314 <scols_init_debug@@SMARTCOLS_2.25+0x61b4>
   1b30c:	ldrsb	w1, [x1]
   1b310:	cbnz	w1, 1b2cc <scols_init_debug@@SMARTCOLS_2.25+0x616c>
   1b314:	ldp	x19, x20, [sp, #16]
   1b318:	ldp	x21, x22, [sp, #32]
   1b31c:	ldp	x29, x30, [sp], #64
   1b320:	ret
   1b324:	ldr	w0, [x22, #2064]
   1b328:	cmp	w1, #0x22
   1b32c:	b.ne	1b2cc <scols_init_debug@@SMARTCOLS_2.25+0x616c>  // b.any
   1b330:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b334:	mov	x3, x19
   1b338:	mov	x2, x21
   1b33c:	add	x1, x1, #0xba0
   1b340:	bl	8120 <err@plt>
   1b344:	nop
   1b348:	stp	x29, x30, [sp, #-48]!
   1b34c:	mov	x29, sp
   1b350:	stp	x19, x20, [sp, #16]
   1b354:	mov	x19, x1
   1b358:	mov	x20, x0
   1b35c:	add	x1, sp, #0x28
   1b360:	bl	1a848 <scols_init_debug@@SMARTCOLS_2.25+0x56e8>
   1b364:	cbz	w0, 1b39c <scols_init_debug@@SMARTCOLS_2.25+0x623c>
   1b368:	bl	7fd0 <__errno_location@plt>
   1b36c:	ldr	w1, [x0]
   1b370:	adrp	x2, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1b374:	mov	x3, x20
   1b378:	ldr	w0, [x2, #2064]
   1b37c:	mov	x2, x19
   1b380:	cbz	w1, 1b390 <scols_init_debug@@SMARTCOLS_2.25+0x6230>
   1b384:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b388:	add	x1, x1, #0xba0
   1b38c:	bl	8120 <err@plt>
   1b390:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b394:	add	x1, x1, #0xba0
   1b398:	bl	7f20 <errx@plt>
   1b39c:	ldp	x19, x20, [sp, #16]
   1b3a0:	ldr	x0, [sp, #40]
   1b3a4:	ldp	x29, x30, [sp], #48
   1b3a8:	ret
   1b3ac:	nop
   1b3b0:	stp	x29, x30, [sp, #-32]!
   1b3b4:	mov	x29, sp
   1b3b8:	str	x19, [sp, #16]
   1b3bc:	mov	x19, x1
   1b3c0:	mov	x1, x2
   1b3c4:	bl	1b128 <scols_init_debug@@SMARTCOLS_2.25+0x5fc8>
   1b3c8:	fcvtzs	d2, d0
   1b3cc:	mov	x0, #0x848000000000        	// #145685290680320
   1b3d0:	movk	x0, #0x412e, lsl #48
   1b3d4:	fmov	d1, x0
   1b3d8:	scvtf	d3, d2
   1b3dc:	fsub	d0, d0, d3
   1b3e0:	fmul	d0, d0, d1
   1b3e4:	fcvtzs	d0, d0
   1b3e8:	stp	d2, d0, [x19]
   1b3ec:	ldr	x19, [sp, #16]
   1b3f0:	ldp	x29, x30, [sp], #32
   1b3f4:	ret
   1b3f8:	mov	w2, w0
   1b3fc:	mov	x0, x1
   1b400:	and	w1, w2, #0xf000
   1b404:	add	x14, x0, #0x1
   1b408:	cmp	w1, #0x4, lsl #12
   1b40c:	add	x13, x0, #0x2
   1b410:	add	x12, x0, #0x3
   1b414:	add	x11, x0, #0x4
   1b418:	add	x10, x0, #0x5
   1b41c:	add	x9, x0, #0x6
   1b420:	add	x8, x0, #0x7
   1b424:	add	x7, x0, #0x8
   1b428:	add	x6, x0, #0x9
   1b42c:	b.eq	1b598 <scols_init_debug@@SMARTCOLS_2.25+0x6438>  // b.none
   1b430:	cmp	w1, #0xa, lsl #12
   1b434:	b.eq	1b48c <scols_init_debug@@SMARTCOLS_2.25+0x632c>  // b.none
   1b438:	cmp	w1, #0x2, lsl #12
   1b43c:	b.eq	1b5b8 <scols_init_debug@@SMARTCOLS_2.25+0x6458>  // b.none
   1b440:	cmp	w1, #0x6, lsl #12
   1b444:	b.eq	1b5a8 <scols_init_debug@@SMARTCOLS_2.25+0x6448>  // b.none
   1b448:	cmp	w1, #0xc, lsl #12
   1b44c:	b.eq	1b5c8 <scols_init_debug@@SMARTCOLS_2.25+0x6468>  // b.none
   1b450:	cmp	w1, #0x1, lsl #12
   1b454:	b.eq	1b5d8 <scols_init_debug@@SMARTCOLS_2.25+0x6478>  // b.none
   1b458:	cmp	w1, #0x8, lsl #12
   1b45c:	b.eq	1b5e8 <scols_init_debug@@SMARTCOLS_2.25+0x6488>  // b.none
   1b460:	mov	x4, x6
   1b464:	mov	x6, x7
   1b468:	mov	x7, x8
   1b46c:	mov	x8, x9
   1b470:	mov	x9, x10
   1b474:	mov	x10, x11
   1b478:	mov	x11, x12
   1b47c:	mov	x12, x13
   1b480:	mov	x13, x14
   1b484:	mov	x14, x0
   1b488:	b	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x6338>
   1b48c:	mov	x4, x0
   1b490:	mov	w1, #0x6c                  	// #108
   1b494:	strb	w1, [x4], #10
   1b498:	tst	x2, #0x100
   1b49c:	mov	w5, #0x2d                  	// #45
   1b4a0:	mov	w3, #0x72                  	// #114
   1b4a4:	csel	w3, w3, w5, ne  // ne = any
   1b4a8:	tst	x2, #0x80
   1b4ac:	strb	w3, [x14]
   1b4b0:	mov	w3, #0x77                  	// #119
   1b4b4:	csel	w3, w3, w5, ne  // ne = any
   1b4b8:	strb	w3, [x13]
   1b4bc:	and	w1, w2, #0x40
   1b4c0:	tbz	w2, #11, 1b560 <scols_init_debug@@SMARTCOLS_2.25+0x6400>
   1b4c4:	cmp	w1, #0x0
   1b4c8:	mov	w3, #0x53                  	// #83
   1b4cc:	mov	w1, #0x73                  	// #115
   1b4d0:	csel	w1, w1, w3, ne  // ne = any
   1b4d4:	tst	x2, #0x20
   1b4d8:	strb	w1, [x12]
   1b4dc:	mov	w5, #0x2d                  	// #45
   1b4e0:	mov	w3, #0x72                  	// #114
   1b4e4:	csel	w3, w3, w5, ne  // ne = any
   1b4e8:	tst	x2, #0x10
   1b4ec:	strb	w3, [x11]
   1b4f0:	mov	w3, #0x77                  	// #119
   1b4f4:	csel	w3, w3, w5, ne  // ne = any
   1b4f8:	strb	w3, [x10]
   1b4fc:	and	w1, w2, #0x8
   1b500:	tbz	w2, #10, 1b588 <scols_init_debug@@SMARTCOLS_2.25+0x6428>
   1b504:	cmp	w1, #0x0
   1b508:	mov	w3, #0x53                  	// #83
   1b50c:	mov	w1, #0x73                  	// #115
   1b510:	csel	w1, w1, w3, ne  // ne = any
   1b514:	tst	x2, #0x4
   1b518:	strb	w1, [x9]
   1b51c:	mov	w5, #0x2d                  	// #45
   1b520:	mov	w3, #0x72                  	// #114
   1b524:	csel	w3, w3, w5, ne  // ne = any
   1b528:	tst	x2, #0x2
   1b52c:	strb	w3, [x8]
   1b530:	mov	w3, #0x77                  	// #119
   1b534:	csel	w3, w3, w5, ne  // ne = any
   1b538:	strb	w3, [x7]
   1b53c:	and	w1, w2, #0x1
   1b540:	tbz	w2, #9, 1b570 <scols_init_debug@@SMARTCOLS_2.25+0x6410>
   1b544:	cmp	w1, #0x0
   1b548:	mov	w2, #0x54                  	// #84
   1b54c:	mov	w1, #0x74                  	// #116
   1b550:	csel	w1, w1, w2, ne  // ne = any
   1b554:	strb	w1, [x6]
   1b558:	strb	wzr, [x4]
   1b55c:	ret
   1b560:	cmp	w1, #0x0
   1b564:	mov	w1, #0x78                  	// #120
   1b568:	csel	w1, w1, w5, ne  // ne = any
   1b56c:	b	1b4d4 <scols_init_debug@@SMARTCOLS_2.25+0x6374>
   1b570:	cmp	w1, #0x0
   1b574:	mov	w1, #0x78                  	// #120
   1b578:	csel	w1, w1, w5, ne  // ne = any
   1b57c:	strb	w1, [x6]
   1b580:	strb	wzr, [x4]
   1b584:	ret
   1b588:	cmp	w1, #0x0
   1b58c:	mov	w1, #0x78                  	// #120
   1b590:	csel	w1, w1, w5, ne  // ne = any
   1b594:	b	1b514 <scols_init_debug@@SMARTCOLS_2.25+0x63b4>
   1b598:	mov	x4, x0
   1b59c:	mov	w1, #0x64                  	// #100
   1b5a0:	strb	w1, [x4], #10
   1b5a4:	b	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x6338>
   1b5a8:	mov	x4, x0
   1b5ac:	mov	w1, #0x62                  	// #98
   1b5b0:	strb	w1, [x4], #10
   1b5b4:	b	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x6338>
   1b5b8:	mov	x4, x0
   1b5bc:	mov	w1, #0x63                  	// #99
   1b5c0:	strb	w1, [x4], #10
   1b5c4:	b	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x6338>
   1b5c8:	mov	x4, x0
   1b5cc:	mov	w1, #0x73                  	// #115
   1b5d0:	strb	w1, [x4], #10
   1b5d4:	b	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x6338>
   1b5d8:	mov	x4, x0
   1b5dc:	mov	w1, #0x70                  	// #112
   1b5e0:	strb	w1, [x4], #10
   1b5e4:	b	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x6338>
   1b5e8:	mov	x4, x0
   1b5ec:	mov	w1, #0x2d                  	// #45
   1b5f0:	strb	w1, [x4], #10
   1b5f4:	b	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x6338>
   1b5f8:	stp	x29, x30, [sp, #-96]!
   1b5fc:	mov	x29, sp
   1b600:	stp	x19, x20, [sp, #16]
   1b604:	add	x20, sp, #0x38
   1b608:	mov	x4, x20
   1b60c:	stp	x21, x22, [sp, #32]
   1b610:	tbz	w0, #1, 1b620 <scols_init_debug@@SMARTCOLS_2.25+0x64c0>
   1b614:	add	x4, x20, #0x1
   1b618:	mov	w2, #0x20                  	// #32
   1b61c:	strb	w2, [sp, #56]
   1b620:	cmp	x1, #0x3ff
   1b624:	b.ls	1b76c <scols_init_debug@@SMARTCOLS_2.25+0x660c>  // b.plast
   1b628:	mov	x2, #0xfffff               	// #1048575
   1b62c:	cmp	x1, x2
   1b630:	b.ls	1b7e8 <scols_init_debug@@SMARTCOLS_2.25+0x6688>  // b.plast
   1b634:	mov	x2, #0x3fffffff            	// #1073741823
   1b638:	cmp	x1, x2
   1b63c:	b.ls	1b7f4 <scols_init_debug@@SMARTCOLS_2.25+0x6694>  // b.plast
   1b640:	mov	x2, #0xffffffffff          	// #1099511627775
   1b644:	cmp	x1, x2
   1b648:	b.ls	1b800 <scols_init_debug@@SMARTCOLS_2.25+0x66a0>  // b.plast
   1b64c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
   1b650:	cmp	x1, x2
   1b654:	b.ls	1b80c <scols_init_debug@@SMARTCOLS_2.25+0x66ac>  // b.plast
   1b658:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
   1b65c:	cmp	x1, x2
   1b660:	b.ls	1b818 <scols_init_debug@@SMARTCOLS_2.25+0x66b8>  // b.plast
   1b664:	mov	w3, #0x3c                  	// #60
   1b668:	mov	w6, #0x46                  	// #70
   1b66c:	mov	w7, #0xcccd                	// #52429
   1b670:	adrp	x8, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b674:	movk	w7, #0xcccc, lsl #16
   1b678:	add	x8, x8, #0xbd0
   1b67c:	mov	x2, #0xffffffffffffffff    	// #-1
   1b680:	lsr	x22, x1, x3
   1b684:	umull	x7, w3, w7
   1b688:	lsl	x2, x2, x3
   1b68c:	bic	x2, x1, x2
   1b690:	and	w5, w0, #0x1
   1b694:	mov	w3, w22
   1b698:	lsr	x7, x7, #35
   1b69c:	ldrsb	w1, [x8, w7, sxtw]
   1b6a0:	strb	w1, [x4]
   1b6a4:	cmp	w1, #0x42
   1b6a8:	add	x1, x4, #0x1
   1b6ac:	csel	w5, w5, wzr, ne  // ne = any
   1b6b0:	cbz	w5, 1b6c0 <scols_init_debug@@SMARTCOLS_2.25+0x6560>
   1b6b4:	add	x1, x4, #0x3
   1b6b8:	mov	w5, #0x4269                	// #17001
   1b6bc:	sturh	w5, [x4, #1]
   1b6c0:	strb	wzr, [x1]
   1b6c4:	cbz	x2, 1b778 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   1b6c8:	sub	w6, w6, #0x14
   1b6cc:	lsr	x2, x2, x6
   1b6d0:	tbz	w0, #2, 1b7ac <scols_init_debug@@SMARTCOLS_2.25+0x664c>
   1b6d4:	add	x2, x2, #0x5
   1b6d8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   1b6dc:	movk	x0, #0xcccd
   1b6e0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
   1b6e4:	movk	x4, #0x1999, lsl #48
   1b6e8:	umulh	x19, x2, x0
   1b6ec:	lsr	x19, x19, #3
   1b6f0:	mul	x1, x19, x0
   1b6f4:	umulh	x0, x19, x0
   1b6f8:	ror	x1, x1, #1
   1b6fc:	lsr	x0, x0, #3
   1b700:	cmp	x1, x4
   1b704:	csel	x19, x19, x0, hi  // hi = pmore
   1b708:	cbz	x19, 1b778 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   1b70c:	bl	75a0 <localeconv@plt>
   1b710:	cbz	x0, 1b7dc <scols_init_debug@@SMARTCOLS_2.25+0x667c>
   1b714:	ldr	x4, [x0]
   1b718:	cbz	x4, 1b7dc <scols_init_debug@@SMARTCOLS_2.25+0x667c>
   1b71c:	ldrsb	w1, [x4]
   1b720:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b724:	add	x0, x0, #0xd78
   1b728:	cmp	w1, #0x0
   1b72c:	csel	x4, x0, x4, eq  // eq = none
   1b730:	mov	x6, x20
   1b734:	mov	x5, x19
   1b738:	mov	w3, w22
   1b73c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b740:	add	x2, x2, #0xbd8
   1b744:	add	x21, sp, #0x40
   1b748:	mov	x1, #0x20                  	// #32
   1b74c:	mov	x0, x21
   1b750:	bl	7590 <snprintf@plt>
   1b754:	mov	x0, x21
   1b758:	bl	7930 <strdup@plt>
   1b75c:	ldp	x19, x20, [sp, #16]
   1b760:	ldp	x21, x22, [sp, #32]
   1b764:	ldp	x29, x30, [sp], #96
   1b768:	ret
   1b76c:	mov	w3, w1
   1b770:	mov	w0, #0x42                  	// #66
   1b774:	strh	w0, [x4]
   1b778:	mov	x4, x20
   1b77c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b780:	add	x2, x2, #0xbe8
   1b784:	add	x21, sp, #0x40
   1b788:	mov	x1, #0x20                  	// #32
   1b78c:	mov	x0, x21
   1b790:	bl	7590 <snprintf@plt>
   1b794:	mov	x0, x21
   1b798:	bl	7930 <strdup@plt>
   1b79c:	ldp	x19, x20, [sp, #16]
   1b7a0:	ldp	x21, x22, [sp, #32]
   1b7a4:	ldp	x29, x30, [sp], #96
   1b7a8:	ret
   1b7ac:	add	x2, x2, #0x32
   1b7b0:	mov	x5, #0xf5c3                	// #62915
   1b7b4:	movk	x5, #0x5c28, lsl #16
   1b7b8:	lsr	x19, x2, #2
   1b7bc:	movk	x5, #0xc28f, lsl #32
   1b7c0:	movk	x5, #0x28f5, lsl #48
   1b7c4:	umulh	x19, x19, x5
   1b7c8:	lsr	x19, x19, #2
   1b7cc:	cmp	x19, #0xa
   1b7d0:	b.ne	1b708 <scols_init_debug@@SMARTCOLS_2.25+0x65a8>  // b.any
   1b7d4:	add	w3, w22, #0x1
   1b7d8:	b	1b778 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   1b7dc:	adrp	x4, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1b7e0:	add	x4, x4, #0xd78
   1b7e4:	b	1b730 <scols_init_debug@@SMARTCOLS_2.25+0x65d0>
   1b7e8:	mov	w6, #0x14                  	// #20
   1b7ec:	sub	w3, w6, #0xa
   1b7f0:	b	1b66c <scols_init_debug@@SMARTCOLS_2.25+0x650c>
   1b7f4:	mov	w6, #0x1e                  	// #30
   1b7f8:	sub	w3, w6, #0xa
   1b7fc:	b	1b66c <scols_init_debug@@SMARTCOLS_2.25+0x650c>
   1b800:	mov	w6, #0x28                  	// #40
   1b804:	sub	w3, w6, #0xa
   1b808:	b	1b66c <scols_init_debug@@SMARTCOLS_2.25+0x650c>
   1b80c:	mov	w6, #0x32                  	// #50
   1b810:	sub	w3, w6, #0xa
   1b814:	b	1b66c <scols_init_debug@@SMARTCOLS_2.25+0x650c>
   1b818:	mov	w6, #0x3c                  	// #60
   1b81c:	sub	w3, w6, #0xa
   1b820:	b	1b66c <scols_init_debug@@SMARTCOLS_2.25+0x650c>
   1b824:	nop
   1b828:	cbz	x0, 1b924 <scols_init_debug@@SMARTCOLS_2.25+0x67c4>
   1b82c:	stp	x29, x30, [sp, #-64]!
   1b830:	mov	x29, sp
   1b834:	stp	x19, x20, [sp, #16]
   1b838:	mov	x20, x0
   1b83c:	ldrsb	w4, [x0]
   1b840:	cbz	w4, 1b914 <scols_init_debug@@SMARTCOLS_2.25+0x67b4>
   1b844:	cmp	x1, #0x0
   1b848:	stp	x21, x22, [sp, #32]
   1b84c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   1b850:	stp	x23, x24, [sp, #48]
   1b854:	mov	x21, x2
   1b858:	mov	x23, x1
   1b85c:	mov	x22, x3
   1b860:	ccmp	x3, #0x0, #0x4, ne  // ne = any
   1b864:	b.eq	1b90c <scols_init_debug@@SMARTCOLS_2.25+0x67ac>  // b.none
   1b868:	mov	x19, #0x0                   	// #0
   1b86c:	nop
   1b870:	cmp	w4, #0x2c
   1b874:	ldrsb	w4, [x20, #1]
   1b878:	b.eq	1b8a4 <scols_init_debug@@SMARTCOLS_2.25+0x6744>  // b.none
   1b87c:	cbz	w4, 1b8ac <scols_init_debug@@SMARTCOLS_2.25+0x674c>
   1b880:	add	x20, x20, #0x1
   1b884:	cmp	x21, x19
   1b888:	b.hi	1b870 <scols_init_debug@@SMARTCOLS_2.25+0x6710>  // b.pmore
   1b88c:	mov	w0, #0xfffffffe            	// #-2
   1b890:	ldp	x19, x20, [sp, #16]
   1b894:	ldp	x21, x22, [sp, #32]
   1b898:	ldp	x23, x24, [sp, #48]
   1b89c:	ldp	x29, x30, [sp], #64
   1b8a0:	ret
   1b8a4:	mov	x24, x20
   1b8a8:	cbnz	w4, 1b8b0 <scols_init_debug@@SMARTCOLS_2.25+0x6750>
   1b8ac:	add	x24, x20, #0x1
   1b8b0:	cmp	x0, x24
   1b8b4:	b.cs	1b90c <scols_init_debug@@SMARTCOLS_2.25+0x67ac>  // b.hs, b.nlast
   1b8b8:	sub	x1, x24, x0
   1b8bc:	blr	x22
   1b8c0:	cmn	w0, #0x1
   1b8c4:	b.eq	1b90c <scols_init_debug@@SMARTCOLS_2.25+0x67ac>  // b.none
   1b8c8:	str	w0, [x23, x19, lsl #2]
   1b8cc:	add	x19, x19, #0x1
   1b8d0:	ldrsb	w0, [x24]
   1b8d4:	cbz	w0, 1b8f4 <scols_init_debug@@SMARTCOLS_2.25+0x6794>
   1b8d8:	mov	x0, x20
   1b8dc:	ldrsb	w4, [x0, #1]!
   1b8e0:	cbz	w4, 1b8f4 <scols_init_debug@@SMARTCOLS_2.25+0x6794>
   1b8e4:	cmp	x21, x19
   1b8e8:	b.ls	1b88c <scols_init_debug@@SMARTCOLS_2.25+0x672c>  // b.plast
   1b8ec:	mov	x20, x0
   1b8f0:	b	1b870 <scols_init_debug@@SMARTCOLS_2.25+0x6710>
   1b8f4:	mov	w0, w19
   1b8f8:	ldp	x19, x20, [sp, #16]
   1b8fc:	ldp	x21, x22, [sp, #32]
   1b900:	ldp	x23, x24, [sp, #48]
   1b904:	ldp	x29, x30, [sp], #64
   1b908:	ret
   1b90c:	ldp	x21, x22, [sp, #32]
   1b910:	ldp	x23, x24, [sp, #48]
   1b914:	mov	w0, #0xffffffff            	// #-1
   1b918:	ldp	x19, x20, [sp, #16]
   1b91c:	ldp	x29, x30, [sp], #64
   1b920:	ret
   1b924:	mov	w0, #0xffffffff            	// #-1
   1b928:	ret
   1b92c:	nop
   1b930:	cbz	x0, 1b9ac <scols_init_debug@@SMARTCOLS_2.25+0x684c>
   1b934:	stp	x29, x30, [sp, #-32]!
   1b938:	mov	x29, sp
   1b93c:	str	x19, [sp, #16]
   1b940:	mov	x19, x3
   1b944:	mov	x3, x4
   1b948:	cmp	x19, #0x0
   1b94c:	ldrsb	w4, [x0]
   1b950:	ccmp	w4, #0x0, #0x4, ne  // ne = any
   1b954:	b.eq	1b9a4 <scols_init_debug@@SMARTCOLS_2.25+0x6844>  // b.none
   1b958:	ldr	x5, [x19]
   1b95c:	cmp	x5, x2
   1b960:	b.hi	1b9a4 <scols_init_debug@@SMARTCOLS_2.25+0x6844>  // b.pmore
   1b964:	cmp	w4, #0x2b
   1b968:	b.eq	1b994 <scols_init_debug@@SMARTCOLS_2.25+0x6834>  // b.none
   1b96c:	str	xzr, [x19]
   1b970:	bl	1b828 <scols_init_debug@@SMARTCOLS_2.25+0x66c8>
   1b974:	cmp	w0, #0x0
   1b978:	b.le	1b988 <scols_init_debug@@SMARTCOLS_2.25+0x6828>
   1b97c:	ldr	x1, [x19]
   1b980:	add	x1, x1, w0, sxtw
   1b984:	str	x1, [x19]
   1b988:	ldr	x19, [sp, #16]
   1b98c:	ldp	x29, x30, [sp], #32
   1b990:	ret
   1b994:	add	x0, x0, #0x1
   1b998:	add	x1, x1, x5, lsl #2
   1b99c:	sub	x2, x2, x5
   1b9a0:	b	1b970 <scols_init_debug@@SMARTCOLS_2.25+0x6810>
   1b9a4:	mov	w0, #0xffffffff            	// #-1
   1b9a8:	b	1b988 <scols_init_debug@@SMARTCOLS_2.25+0x6828>
   1b9ac:	mov	w0, #0xffffffff            	// #-1
   1b9b0:	ret
   1b9b4:	nop
   1b9b8:	cmp	x2, #0x0
   1b9bc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1b9c0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1b9c4:	b.eq	1baa0 <scols_init_debug@@SMARTCOLS_2.25+0x6940>  // b.none
   1b9c8:	stp	x29, x30, [sp, #-64]!
   1b9cc:	mov	x29, sp
   1b9d0:	stp	x19, x20, [sp, #16]
   1b9d4:	mov	x20, x2
   1b9d8:	mov	x19, x0
   1b9dc:	stp	x21, x22, [sp, #32]
   1b9e0:	mov	w21, #0x1                   	// #1
   1b9e4:	str	x23, [sp, #48]
   1b9e8:	mov	x23, x1
   1b9ec:	ldrsb	w3, [x0]
   1b9f0:	cbz	w3, 1ba88 <scols_init_debug@@SMARTCOLS_2.25+0x6928>
   1b9f4:	nop
   1b9f8:	cmp	w3, #0x2c
   1b9fc:	ldrsb	w3, [x19, #1]
   1ba00:	b.eq	1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x68b8>  // b.none
   1ba04:	cbz	w3, 1ba64 <scols_init_debug@@SMARTCOLS_2.25+0x6904>
   1ba08:	add	x19, x19, #0x1
   1ba0c:	cmp	w3, #0x2c
   1ba10:	ldrsb	w3, [x19, #1]
   1ba14:	b.ne	1ba04 <scols_init_debug@@SMARTCOLS_2.25+0x68a4>  // b.any
   1ba18:	mov	x22, x19
   1ba1c:	cbz	w3, 1ba64 <scols_init_debug@@SMARTCOLS_2.25+0x6904>
   1ba20:	cmp	x0, x22
   1ba24:	b.cs	1ba70 <scols_init_debug@@SMARTCOLS_2.25+0x6910>  // b.hs, b.nlast
   1ba28:	sub	x1, x22, x0
   1ba2c:	blr	x20
   1ba30:	tbnz	w0, #31, 1ba74 <scols_init_debug@@SMARTCOLS_2.25+0x6914>
   1ba34:	asr	w2, w0, #3
   1ba38:	and	w0, w0, #0x7
   1ba3c:	lsl	w0, w21, w0
   1ba40:	ldrb	w1, [x23, w2, sxtw]
   1ba44:	orr	w0, w0, w1
   1ba48:	strb	w0, [x23, w2, sxtw]
   1ba4c:	ldrsb	w0, [x22]
   1ba50:	cbz	w0, 1ba88 <scols_init_debug@@SMARTCOLS_2.25+0x6928>
   1ba54:	ldrsb	w3, [x19, #1]!
   1ba58:	cbz	w3, 1ba88 <scols_init_debug@@SMARTCOLS_2.25+0x6928>
   1ba5c:	mov	x0, x19
   1ba60:	b	1b9f8 <scols_init_debug@@SMARTCOLS_2.25+0x6898>
   1ba64:	add	x22, x19, #0x1
   1ba68:	cmp	x0, x22
   1ba6c:	b.cc	1ba28 <scols_init_debug@@SMARTCOLS_2.25+0x68c8>  // b.lo, b.ul, b.last
   1ba70:	mov	w0, #0xffffffff            	// #-1
   1ba74:	ldp	x19, x20, [sp, #16]
   1ba78:	ldp	x21, x22, [sp, #32]
   1ba7c:	ldr	x23, [sp, #48]
   1ba80:	ldp	x29, x30, [sp], #64
   1ba84:	ret
   1ba88:	mov	w0, #0x0                   	// #0
   1ba8c:	ldp	x19, x20, [sp, #16]
   1ba90:	ldp	x21, x22, [sp, #32]
   1ba94:	ldr	x23, [sp, #48]
   1ba98:	ldp	x29, x30, [sp], #64
   1ba9c:	ret
   1baa0:	mov	w0, #0xffffffea            	// #-22
   1baa4:	ret
   1baa8:	cmp	x2, #0x0
   1baac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1bab0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1bab4:	b.eq	1bb74 <scols_init_debug@@SMARTCOLS_2.25+0x6a14>  // b.none
   1bab8:	stp	x29, x30, [sp, #-48]!
   1babc:	mov	x29, sp
   1bac0:	stp	x19, x20, [sp, #16]
   1bac4:	mov	x19, x0
   1bac8:	stp	x21, x22, [sp, #32]
   1bacc:	mov	x21, x2
   1bad0:	mov	x22, x1
   1bad4:	ldrsb	w3, [x0]
   1bad8:	cbz	w3, 1bb60 <scols_init_debug@@SMARTCOLS_2.25+0x6a00>
   1badc:	nop
   1bae0:	cmp	w3, #0x2c
   1bae4:	ldrsb	w3, [x19, #1]
   1bae8:	b.eq	1bb00 <scols_init_debug@@SMARTCOLS_2.25+0x69a0>  // b.none
   1baec:	cbz	w3, 1bb40 <scols_init_debug@@SMARTCOLS_2.25+0x69e0>
   1baf0:	add	x19, x19, #0x1
   1baf4:	cmp	w3, #0x2c
   1baf8:	ldrsb	w3, [x19, #1]
   1bafc:	b.ne	1baec <scols_init_debug@@SMARTCOLS_2.25+0x698c>  // b.any
   1bb00:	mov	x20, x19
   1bb04:	cbz	w3, 1bb40 <scols_init_debug@@SMARTCOLS_2.25+0x69e0>
   1bb08:	cmp	x0, x20
   1bb0c:	b.cs	1bb4c <scols_init_debug@@SMARTCOLS_2.25+0x69ec>  // b.hs, b.nlast
   1bb10:	sub	x1, x20, x0
   1bb14:	blr	x21
   1bb18:	tbnz	x0, #63, 1bb50 <scols_init_debug@@SMARTCOLS_2.25+0x69f0>
   1bb1c:	ldr	x2, [x22]
   1bb20:	orr	x0, x2, x0
   1bb24:	str	x0, [x22]
   1bb28:	ldrsb	w0, [x20]
   1bb2c:	cbz	w0, 1bb60 <scols_init_debug@@SMARTCOLS_2.25+0x6a00>
   1bb30:	ldrsb	w3, [x19, #1]!
   1bb34:	cbz	w3, 1bb60 <scols_init_debug@@SMARTCOLS_2.25+0x6a00>
   1bb38:	mov	x0, x19
   1bb3c:	b	1bae0 <scols_init_debug@@SMARTCOLS_2.25+0x6980>
   1bb40:	add	x20, x19, #0x1
   1bb44:	cmp	x0, x20
   1bb48:	b.cc	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>  // b.lo, b.ul, b.last
   1bb4c:	mov	w0, #0xffffffff            	// #-1
   1bb50:	ldp	x19, x20, [sp, #16]
   1bb54:	ldp	x21, x22, [sp, #32]
   1bb58:	ldp	x29, x30, [sp], #48
   1bb5c:	ret
   1bb60:	mov	w0, #0x0                   	// #0
   1bb64:	ldp	x19, x20, [sp, #16]
   1bb68:	ldp	x21, x22, [sp, #32]
   1bb6c:	ldp	x29, x30, [sp], #48
   1bb70:	ret
   1bb74:	mov	w0, #0xffffffea            	// #-22
   1bb78:	ret
   1bb7c:	nop
   1bb80:	stp	x29, x30, [sp, #-80]!
   1bb84:	mov	x29, sp
   1bb88:	str	xzr, [sp, #72]
   1bb8c:	cbz	x0, 1bc20 <scols_init_debug@@SMARTCOLS_2.25+0x6ac0>
   1bb90:	stp	x19, x20, [sp, #16]
   1bb94:	mov	x19, x0
   1bb98:	mov	x20, x2
   1bb9c:	stp	x21, x22, [sp, #32]
   1bba0:	mov	w21, w3
   1bba4:	stp	x23, x24, [sp, #48]
   1bba8:	mov	x23, x1
   1bbac:	str	w3, [x1]
   1bbb0:	str	w3, [x2]
   1bbb4:	bl	7fd0 <__errno_location@plt>
   1bbb8:	str	wzr, [x0]
   1bbbc:	mov	x22, x0
   1bbc0:	ldrsb	w0, [x19]
   1bbc4:	cmp	w0, #0x3a
   1bbc8:	b.eq	1bc2c <scols_init_debug@@SMARTCOLS_2.25+0x6acc>  // b.none
   1bbcc:	add	x24, sp, #0x48
   1bbd0:	mov	x0, x19
   1bbd4:	mov	x1, x24
   1bbd8:	mov	w2, #0xa                   	// #10
   1bbdc:	bl	7b00 <strtol@plt>
   1bbe0:	str	w0, [x23]
   1bbe4:	str	w0, [x20]
   1bbe8:	ldr	w0, [x22]
   1bbec:	cbnz	w0, 1bc64 <scols_init_debug@@SMARTCOLS_2.25+0x6b04>
   1bbf0:	ldr	x2, [sp, #72]
   1bbf4:	cmp	x2, #0x0
   1bbf8:	ccmp	x2, x19, #0x4, ne  // ne = any
   1bbfc:	b.eq	1bc64 <scols_init_debug@@SMARTCOLS_2.25+0x6b04>  // b.none
   1bc00:	ldrsb	w3, [x2]
   1bc04:	cmp	w3, #0x3a
   1bc08:	b.eq	1bc78 <scols_init_debug@@SMARTCOLS_2.25+0x6b18>  // b.none
   1bc0c:	cmp	w3, #0x2d
   1bc10:	b.eq	1bc94 <scols_init_debug@@SMARTCOLS_2.25+0x6b34>  // b.none
   1bc14:	ldp	x19, x20, [sp, #16]
   1bc18:	ldp	x21, x22, [sp, #32]
   1bc1c:	ldp	x23, x24, [sp, #48]
   1bc20:	mov	w0, #0x0                   	// #0
   1bc24:	ldp	x29, x30, [sp], #80
   1bc28:	ret
   1bc2c:	add	x19, x19, #0x1
   1bc30:	add	x1, sp, #0x48
   1bc34:	mov	x0, x19
   1bc38:	mov	w2, #0xa                   	// #10
   1bc3c:	bl	7b00 <strtol@plt>
   1bc40:	str	w0, [x20]
   1bc44:	ldr	w0, [x22]
   1bc48:	cbnz	w0, 1bc64 <scols_init_debug@@SMARTCOLS_2.25+0x6b04>
   1bc4c:	ldr	x0, [sp, #72]
   1bc50:	cbz	x0, 1bc64 <scols_init_debug@@SMARTCOLS_2.25+0x6b04>
   1bc54:	ldrsb	w1, [x0]
   1bc58:	cmp	w1, #0x0
   1bc5c:	ccmp	x0, x19, #0x4, eq  // eq = none
   1bc60:	b.ne	1bc14 <scols_init_debug@@SMARTCOLS_2.25+0x6ab4>  // b.any
   1bc64:	mov	w0, #0xffffffff            	// #-1
   1bc68:	ldp	x19, x20, [sp, #16]
   1bc6c:	ldp	x21, x22, [sp, #32]
   1bc70:	ldp	x23, x24, [sp, #48]
   1bc74:	b	1bc24 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1bc78:	ldrsb	w1, [x2, #1]
   1bc7c:	cbnz	w1, 1bc94 <scols_init_debug@@SMARTCOLS_2.25+0x6b34>
   1bc80:	ldp	x23, x24, [sp, #48]
   1bc84:	str	w21, [x20]
   1bc88:	ldp	x19, x20, [sp, #16]
   1bc8c:	ldp	x21, x22, [sp, #32]
   1bc90:	b	1bc24 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1bc94:	str	wzr, [x22]
   1bc98:	add	x19, x2, #0x1
   1bc9c:	mov	x1, x24
   1bca0:	mov	x0, x19
   1bca4:	mov	w2, #0xa                   	// #10
   1bca8:	str	xzr, [sp, #72]
   1bcac:	bl	7b00 <strtol@plt>
   1bcb0:	str	w0, [x20]
   1bcb4:	ldr	w0, [x22]
   1bcb8:	cbz	w0, 1bc4c <scols_init_debug@@SMARTCOLS_2.25+0x6aec>
   1bcbc:	b	1bc64 <scols_init_debug@@SMARTCOLS_2.25+0x6b04>
   1bcc0:	cmp	x1, #0x0
   1bcc4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1bcc8:	b.eq	1be54 <scols_init_debug@@SMARTCOLS_2.25+0x6cf4>  // b.none
   1bccc:	stp	x29, x30, [sp, #-48]!
   1bcd0:	mov	x29, sp
   1bcd4:	stp	x19, x20, [sp, #16]
   1bcd8:	mov	x19, x0
   1bcdc:	mov	x20, x1
   1bce0:	stp	x21, x22, [sp, #32]
   1bce4:	ldrsb	w0, [x19]
   1bce8:	cmp	w0, #0x2f
   1bcec:	b.eq	1bcf8 <scols_init_debug@@SMARTCOLS_2.25+0x6b98>  // b.none
   1bcf0:	b	1bdbc <scols_init_debug@@SMARTCOLS_2.25+0x6c5c>
   1bcf4:	add	x19, x19, #0x1
   1bcf8:	ldrsb	w0, [x19, #1]
   1bcfc:	cmp	w0, #0x2f
   1bd00:	b.eq	1bcf4 <scols_init_debug@@SMARTCOLS_2.25+0x6b94>  // b.none
   1bd04:	ldrsb	w0, [x19, #1]
   1bd08:	mov	x21, #0x1                   	// #1
   1bd0c:	cmp	w0, #0x2f
   1bd10:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   1bd14:	b.eq	1bd2c <scols_init_debug@@SMARTCOLS_2.25+0x6bcc>  // b.none
   1bd18:	add	x21, x21, #0x1
   1bd1c:	ldrsb	w0, [x19, x21]
   1bd20:	cmp	w0, #0x2f
   1bd24:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   1bd28:	b.ne	1bd18 <scols_init_debug@@SMARTCOLS_2.25+0x6bb8>  // b.any
   1bd2c:	ldrsb	w0, [x20]
   1bd30:	cmp	w0, #0x2f
   1bd34:	b.eq	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x6be0>  // b.none
   1bd38:	b	1bdd8 <scols_init_debug@@SMARTCOLS_2.25+0x6c78>
   1bd3c:	add	x20, x20, #0x1
   1bd40:	ldrsb	w0, [x20, #1]
   1bd44:	cmp	w0, #0x2f
   1bd48:	b.eq	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x6bdc>  // b.none
   1bd4c:	ldrsb	w0, [x20, #1]
   1bd50:	cmp	w0, #0x2f
   1bd54:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   1bd58:	b.eq	1be48 <scols_init_debug@@SMARTCOLS_2.25+0x6ce8>  // b.none
   1bd5c:	mov	x22, #0x1                   	// #1
   1bd60:	add	x22, x22, #0x1
   1bd64:	ldrsb	w0, [x20, x22]
   1bd68:	cmp	w0, #0x2f
   1bd6c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   1bd70:	b.ne	1bd60 <scols_init_debug@@SMARTCOLS_2.25+0x6c00>  // b.any
   1bd74:	add	x0, x22, x21
   1bd78:	cbz	x0, 1bdf0 <scols_init_debug@@SMARTCOLS_2.25+0x6c90>
   1bd7c:	cmp	x0, #0x1
   1bd80:	b.eq	1be04 <scols_init_debug@@SMARTCOLS_2.25+0x6ca4>  // b.none
   1bd84:	cmp	x20, #0x0
   1bd88:	ccmp	x21, x22, #0x0, ne  // ne = any
   1bd8c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
   1bd90:	b.eq	1be34 <scols_init_debug@@SMARTCOLS_2.25+0x6cd4>  // b.none
   1bd94:	mov	x2, x21
   1bd98:	mov	x1, x20
   1bd9c:	mov	x0, x19
   1bda0:	bl	7790 <strncmp@plt>
   1bda4:	cbnz	w0, 1be34 <scols_init_debug@@SMARTCOLS_2.25+0x6cd4>
   1bda8:	add	x19, x19, x21
   1bdac:	add	x20, x20, x22
   1bdb0:	ldrsb	w0, [x19]
   1bdb4:	cmp	w0, #0x2f
   1bdb8:	b.eq	1bcf8 <scols_init_debug@@SMARTCOLS_2.25+0x6b98>  // b.none
   1bdbc:	cbnz	w0, 1bd04 <scols_init_debug@@SMARTCOLS_2.25+0x6ba4>
   1bdc0:	ldrsb	w0, [x20]
   1bdc4:	mov	x21, #0x0                   	// #0
   1bdc8:	mov	x19, #0x0                   	// #0
   1bdcc:	cmp	w0, #0x2f
   1bdd0:	b.eq	1bd40 <scols_init_debug@@SMARTCOLS_2.25+0x6be0>  // b.none
   1bdd4:	nop
   1bdd8:	cbnz	w0, 1bd4c <scols_init_debug@@SMARTCOLS_2.25+0x6bec>
   1bddc:	mov	x0, x21
   1bde0:	mov	x22, #0x0                   	// #0
   1bde4:	mov	x20, #0x0                   	// #0
   1bde8:	cbnz	x0, 1bd7c <scols_init_debug@@SMARTCOLS_2.25+0x6c1c>
   1bdec:	nop
   1bdf0:	mov	w0, #0x1                   	// #1
   1bdf4:	ldp	x19, x20, [sp, #16]
   1bdf8:	ldp	x21, x22, [sp, #32]
   1bdfc:	ldp	x29, x30, [sp], #48
   1be00:	ret
   1be04:	cbz	x19, 1be14 <scols_init_debug@@SMARTCOLS_2.25+0x6cb4>
   1be08:	ldrsb	w1, [x19]
   1be0c:	cmp	w1, #0x2f
   1be10:	b.eq	1bdf4 <scols_init_debug@@SMARTCOLS_2.25+0x6c94>  // b.none
   1be14:	cbz	x20, 1be34 <scols_init_debug@@SMARTCOLS_2.25+0x6cd4>
   1be18:	ldrsb	w0, [x20]
   1be1c:	cmp	w0, #0x2f
   1be20:	b.eq	1bdf0 <scols_init_debug@@SMARTCOLS_2.25+0x6c90>  // b.none
   1be24:	cmp	x20, #0x0
   1be28:	ccmp	x21, x22, #0x0, ne  // ne = any
   1be2c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
   1be30:	b.ne	1bd94 <scols_init_debug@@SMARTCOLS_2.25+0x6c34>  // b.any
   1be34:	mov	w0, #0x0                   	// #0
   1be38:	ldp	x19, x20, [sp, #16]
   1be3c:	ldp	x21, x22, [sp, #32]
   1be40:	ldp	x29, x30, [sp], #48
   1be44:	ret
   1be48:	add	x0, x21, #0x1
   1be4c:	mov	x22, #0x1                   	// #1
   1be50:	b	1bd78 <scols_init_debug@@SMARTCOLS_2.25+0x6c18>
   1be54:	mov	w0, #0x0                   	// #0
   1be58:	ret
   1be5c:	nop
   1be60:	stp	x29, x30, [sp, #-64]!
   1be64:	mov	x29, sp
   1be68:	stp	x19, x20, [sp, #16]
   1be6c:	mov	x19, x1
   1be70:	orr	x1, x0, x1
   1be74:	cbz	x1, 1bef4 <scols_init_debug@@SMARTCOLS_2.25+0x6d94>
   1be78:	stp	x21, x22, [sp, #32]
   1be7c:	mov	x20, x0
   1be80:	mov	x21, x2
   1be84:	cbz	x0, 1bf08 <scols_init_debug@@SMARTCOLS_2.25+0x6da8>
   1be88:	cbz	x19, 1bf20 <scols_init_debug@@SMARTCOLS_2.25+0x6dc0>
   1be8c:	stp	x23, x24, [sp, #48]
   1be90:	bl	72c0 <strlen@plt>
   1be94:	mov	x23, x0
   1be98:	mvn	x0, x0
   1be9c:	mov	x22, #0x0                   	// #0
   1bea0:	cmp	x21, x0
   1bea4:	b.hi	1bedc <scols_init_debug@@SMARTCOLS_2.25+0x6d7c>  // b.pmore
   1bea8:	add	x24, x21, x23
   1beac:	add	x0, x24, #0x1
   1beb0:	bl	76a0 <malloc@plt>
   1beb4:	mov	x22, x0
   1beb8:	cbz	x0, 1bedc <scols_init_debug@@SMARTCOLS_2.25+0x6d7c>
   1bebc:	mov	x1, x20
   1bec0:	mov	x2, x23
   1bec4:	bl	7200 <memcpy@plt>
   1bec8:	mov	x2, x21
   1becc:	mov	x1, x19
   1bed0:	add	x0, x22, x23
   1bed4:	bl	7200 <memcpy@plt>
   1bed8:	strb	wzr, [x22, x24]
   1bedc:	mov	x0, x22
   1bee0:	ldp	x19, x20, [sp, #16]
   1bee4:	ldp	x21, x22, [sp, #32]
   1bee8:	ldp	x23, x24, [sp, #48]
   1beec:	ldp	x29, x30, [sp], #64
   1bef0:	ret
   1bef4:	ldp	x19, x20, [sp, #16]
   1bef8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1befc:	ldp	x29, x30, [sp], #64
   1bf00:	add	x0, x0, #0xd08
   1bf04:	b	7930 <strdup@plt>
   1bf08:	mov	x0, x19
   1bf0c:	mov	x1, x2
   1bf10:	ldp	x19, x20, [sp, #16]
   1bf14:	ldp	x21, x22, [sp, #32]
   1bf18:	ldp	x29, x30, [sp], #64
   1bf1c:	b	7c40 <strndup@plt>
   1bf20:	ldp	x19, x20, [sp, #16]
   1bf24:	ldp	x21, x22, [sp, #32]
   1bf28:	ldp	x29, x30, [sp], #64
   1bf2c:	b	7930 <strdup@plt>
   1bf30:	stp	x29, x30, [sp, #-32]!
   1bf34:	mov	x2, #0x0                   	// #0
   1bf38:	mov	x29, sp
   1bf3c:	stp	x19, x20, [sp, #16]
   1bf40:	mov	x20, x0
   1bf44:	mov	x19, x1
   1bf48:	cbz	x1, 1bf58 <scols_init_debug@@SMARTCOLS_2.25+0x6df8>
   1bf4c:	mov	x0, x1
   1bf50:	bl	72c0 <strlen@plt>
   1bf54:	mov	x2, x0
   1bf58:	mov	x1, x19
   1bf5c:	mov	x0, x20
   1bf60:	ldp	x19, x20, [sp, #16]
   1bf64:	ldp	x29, x30, [sp], #32
   1bf68:	b	1be60 <scols_init_debug@@SMARTCOLS_2.25+0x6d00>
   1bf6c:	nop
   1bf70:	stp	x29, x30, [sp, #-288]!
   1bf74:	mov	w9, #0xffffffd0            	// #-48
   1bf78:	mov	w8, #0xffffff80            	// #-128
   1bf7c:	mov	x29, sp
   1bf80:	add	x10, sp, #0xf0
   1bf84:	add	x11, sp, #0x120
   1bf88:	stp	x11, x11, [sp, #80]
   1bf8c:	str	x10, [sp, #96]
   1bf90:	stp	w9, w8, [sp, #104]
   1bf94:	ldp	x10, x11, [sp, #80]
   1bf98:	str	x19, [sp, #16]
   1bf9c:	ldp	x8, x9, [sp, #96]
   1bfa0:	mov	x19, x0
   1bfa4:	add	x0, sp, #0x48
   1bfa8:	stp	x10, x11, [sp, #32]
   1bfac:	stp	x8, x9, [sp, #48]
   1bfb0:	str	q0, [sp, #112]
   1bfb4:	str	q1, [sp, #128]
   1bfb8:	str	q2, [sp, #144]
   1bfbc:	str	q3, [sp, #160]
   1bfc0:	str	q4, [sp, #176]
   1bfc4:	str	q5, [sp, #192]
   1bfc8:	str	q6, [sp, #208]
   1bfcc:	str	q7, [sp, #224]
   1bfd0:	stp	x2, x3, [sp, #240]
   1bfd4:	add	x2, sp, #0x20
   1bfd8:	stp	x4, x5, [sp, #256]
   1bfdc:	stp	x6, x7, [sp, #272]
   1bfe0:	bl	7be0 <vasprintf@plt>
   1bfe4:	tbnz	w0, #31, 1c014 <scols_init_debug@@SMARTCOLS_2.25+0x6eb4>
   1bfe8:	ldr	x1, [sp, #72]
   1bfec:	sxtw	x2, w0
   1bff0:	mov	x0, x19
   1bff4:	bl	1be60 <scols_init_debug@@SMARTCOLS_2.25+0x6d00>
   1bff8:	mov	x19, x0
   1bffc:	ldr	x0, [sp, #72]
   1c000:	bl	7b50 <free@plt>
   1c004:	mov	x0, x19
   1c008:	ldr	x19, [sp, #16]
   1c00c:	ldp	x29, x30, [sp], #288
   1c010:	ret
   1c014:	mov	x19, #0x0                   	// #0
   1c018:	mov	x0, x19
   1c01c:	ldr	x19, [sp, #16]
   1c020:	ldp	x29, x30, [sp], #288
   1c024:	ret
   1c028:	stp	x29, x30, [sp, #-96]!
   1c02c:	mov	x29, sp
   1c030:	stp	x19, x20, [sp, #16]
   1c034:	ldr	x19, [x0]
   1c038:	stp	x21, x22, [sp, #32]
   1c03c:	stp	x23, x24, [sp, #48]
   1c040:	mov	x23, x0
   1c044:	ldrsb	w0, [x19]
   1c048:	cbz	w0, 1c1a0 <scols_init_debug@@SMARTCOLS_2.25+0x7040>
   1c04c:	mov	x24, x1
   1c050:	mov	x22, x2
   1c054:	mov	x1, x2
   1c058:	mov	x0, x19
   1c05c:	stp	x25, x26, [sp, #64]
   1c060:	mov	w25, w3
   1c064:	bl	7c50 <strspn@plt>
   1c068:	ldrsb	w20, [x19, x0]
   1c06c:	add	x21, x19, x0
   1c070:	cbz	w20, 1c15c <scols_init_debug@@SMARTCOLS_2.25+0x6ffc>
   1c074:	cbz	w25, 1c128 <scols_init_debug@@SMARTCOLS_2.25+0x6fc8>
   1c078:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c07c:	mov	w1, w20
   1c080:	add	x0, x0, #0xbf0
   1c084:	bl	7c60 <strchr@plt>
   1c088:	cbz	x0, 1c1bc <scols_init_debug@@SMARTCOLS_2.25+0x705c>
   1c08c:	ldrsb	w1, [x21, #1]
   1c090:	add	x25, x21, #0x1
   1c094:	strb	w20, [sp, #88]
   1c098:	add	x26, sp, #0x58
   1c09c:	strb	wzr, [sp, #89]
   1c0a0:	mov	w19, #0x0                   	// #0
   1c0a4:	cbz	w1, 1c274 <scols_init_debug@@SMARTCOLS_2.25+0x7114>
   1c0a8:	cmp	w1, #0x5c
   1c0ac:	b.eq	1c180 <scols_init_debug@@SMARTCOLS_2.25+0x7020>  // b.none
   1c0b0:	mov	x0, x26
   1c0b4:	bl	7c60 <strchr@plt>
   1c0b8:	cbnz	x0, 1c260 <scols_init_debug@@SMARTCOLS_2.25+0x7100>
   1c0bc:	add	w19, w19, #0x1
   1c0c0:	sxtw	x0, w19
   1c0c4:	ldrsb	w1, [x25, w19, sxtw]
   1c0c8:	cbnz	w1, 1c0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6f48>
   1c0cc:	add	x1, x0, #0x1
   1c0d0:	add	x1, x21, x1
   1c0d4:	str	x0, [x24]
   1c0d8:	ldrsb	w1, [x1]
   1c0dc:	cmp	w1, #0x0
   1c0e0:	ccmp	w20, w1, #0x0, ne  // ne = any
   1c0e4:	b.ne	1c15c <scols_init_debug@@SMARTCOLS_2.25+0x6ffc>  // b.any
   1c0e8:	add	x0, x0, #0x2
   1c0ec:	add	x19, x21, x0
   1c0f0:	ldrsb	w1, [x21, x0]
   1c0f4:	cbz	w1, 1c104 <scols_init_debug@@SMARTCOLS_2.25+0x6fa4>
   1c0f8:	mov	x0, x22
   1c0fc:	bl	7c60 <strchr@plt>
   1c100:	cbz	x0, 1c15c <scols_init_debug@@SMARTCOLS_2.25+0x6ffc>
   1c104:	mov	x21, x25
   1c108:	ldp	x25, x26, [sp, #64]
   1c10c:	str	x19, [x23]
   1c110:	mov	x0, x21
   1c114:	ldp	x19, x20, [sp, #16]
   1c118:	ldp	x21, x22, [sp, #32]
   1c11c:	ldp	x23, x24, [sp, #48]
   1c120:	ldp	x29, x30, [sp], #96
   1c124:	ret
   1c128:	mov	x1, x22
   1c12c:	mov	x0, x21
   1c130:	bl	7f80 <strcspn@plt>
   1c134:	ldp	x25, x26, [sp, #64]
   1c138:	str	x0, [x24]
   1c13c:	add	x0, x21, x0
   1c140:	str	x0, [x23]
   1c144:	mov	x0, x21
   1c148:	ldp	x19, x20, [sp, #16]
   1c14c:	ldp	x21, x22, [sp, #32]
   1c150:	ldp	x23, x24, [sp, #48]
   1c154:	ldp	x29, x30, [sp], #96
   1c158:	ret
   1c15c:	ldp	x25, x26, [sp, #64]
   1c160:	str	x21, [x23]
   1c164:	mov	x21, #0x0                   	// #0
   1c168:	mov	x0, x21
   1c16c:	ldp	x19, x20, [sp, #16]
   1c170:	ldp	x21, x22, [sp, #32]
   1c174:	ldp	x23, x24, [sp, #48]
   1c178:	ldp	x29, x30, [sp], #96
   1c17c:	ret
   1c180:	add	w0, w19, #0x1
   1c184:	ldrsb	w0, [x25, w0, sxtw]
   1c188:	cbz	w0, 1c260 <scols_init_debug@@SMARTCOLS_2.25+0x7100>
   1c18c:	add	w19, w19, #0x2
   1c190:	sxtw	x0, w19
   1c194:	ldrsb	w1, [x25, w19, sxtw]
   1c198:	cbnz	w1, 1c0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6f48>
   1c19c:	b	1c0cc <scols_init_debug@@SMARTCOLS_2.25+0x6f6c>
   1c1a0:	mov	x21, #0x0                   	// #0
   1c1a4:	mov	x0, x21
   1c1a8:	ldp	x19, x20, [sp, #16]
   1c1ac:	ldp	x21, x22, [sp, #32]
   1c1b0:	ldp	x23, x24, [sp, #48]
   1c1b4:	ldp	x29, x30, [sp], #96
   1c1b8:	ret
   1c1bc:	sub	x25, x21, #0x1
   1c1c0:	mov	w0, #0x0                   	// #0
   1c1c4:	add	w19, w0, #0x1
   1c1c8:	cmp	w20, #0x5c
   1c1cc:	sxtw	x19, w19
   1c1d0:	sub	w26, w19, #0x1
   1c1d4:	b.eq	1c208 <scols_init_debug@@SMARTCOLS_2.25+0x70a8>  // b.none
   1c1d8:	mov	w1, w20
   1c1dc:	mov	x0, x22
   1c1e0:	bl	7c60 <strchr@plt>
   1c1e4:	add	x1, x19, #0x1
   1c1e8:	cbnz	x0, 1c268 <scols_init_debug@@SMARTCOLS_2.25+0x7108>
   1c1ec:	ldrsb	w20, [x25, x1]
   1c1f0:	add	x26, x21, x19
   1c1f4:	cbz	w20, 1c228 <scols_init_debug@@SMARTCOLS_2.25+0x70c8>
   1c1f8:	mov	x19, x1
   1c1fc:	cmp	w20, #0x5c
   1c200:	sub	w26, w19, #0x1
   1c204:	b.ne	1c1d8 <scols_init_debug@@SMARTCOLS_2.25+0x7078>  // b.any
   1c208:	ldrsb	w1, [x21, w19, sxtw]
   1c20c:	cbz	w1, 1c268 <scols_init_debug@@SMARTCOLS_2.25+0x7108>
   1c210:	add	w0, w19, #0x1
   1c214:	sxtw	x19, w0
   1c218:	ldrsb	w20, [x21, w0, sxtw]
   1c21c:	add	x26, x21, x19
   1c220:	cbnz	w20, 1c1c4 <scols_init_debug@@SMARTCOLS_2.25+0x7064>
   1c224:	nop
   1c228:	str	x19, [x24]
   1c22c:	ldrsb	w1, [x26]
   1c230:	cbz	w1, 1c240 <scols_init_debug@@SMARTCOLS_2.25+0x70e0>
   1c234:	mov	x0, x22
   1c238:	bl	7c60 <strchr@plt>
   1c23c:	cbz	x0, 1c15c <scols_init_debug@@SMARTCOLS_2.25+0x6ffc>
   1c240:	str	x26, [x23]
   1c244:	mov	x0, x21
   1c248:	ldp	x19, x20, [sp, #16]
   1c24c:	ldp	x21, x22, [sp, #32]
   1c250:	ldp	x23, x24, [sp, #48]
   1c254:	ldp	x25, x26, [sp, #64]
   1c258:	ldp	x29, x30, [sp], #96
   1c25c:	ret
   1c260:	sxtw	x0, w19
   1c264:	b	1c0cc <scols_init_debug@@SMARTCOLS_2.25+0x6f6c>
   1c268:	sxtw	x19, w26
   1c26c:	add	x26, x21, x19
   1c270:	b	1c228 <scols_init_debug@@SMARTCOLS_2.25+0x70c8>
   1c274:	mov	x1, x25
   1c278:	mov	x0, #0x0                   	// #0
   1c27c:	b	1c0d4 <scols_init_debug@@SMARTCOLS_2.25+0x6f74>
   1c280:	stp	x29, x30, [sp, #-32]!
   1c284:	mov	x29, sp
   1c288:	str	x19, [sp, #16]
   1c28c:	mov	x19, x0
   1c290:	b	1c29c <scols_init_debug@@SMARTCOLS_2.25+0x713c>
   1c294:	cmp	w0, #0xa
   1c298:	b.eq	1c2bc <scols_init_debug@@SMARTCOLS_2.25+0x715c>  // b.none
   1c29c:	mov	x0, x19
   1c2a0:	bl	77c0 <fgetc@plt>
   1c2a4:	cmn	w0, #0x1
   1c2a8:	b.ne	1c294 <scols_init_debug@@SMARTCOLS_2.25+0x7134>  // b.any
   1c2ac:	mov	w0, #0x1                   	// #1
   1c2b0:	ldr	x19, [sp, #16]
   1c2b4:	ldp	x29, x30, [sp], #32
   1c2b8:	ret
   1c2bc:	mov	w0, #0x0                   	// #0
   1c2c0:	ldr	x19, [sp, #16]
   1c2c4:	ldp	x29, x30, [sp], #32
   1c2c8:	ret
   1c2cc:	nop
   1c2d0:	stp	x29, x30, [sp, #-144]!
   1c2d4:	mov	x29, sp
   1c2d8:	stp	x19, x20, [sp, #16]
   1c2dc:	stp	x21, x22, [sp, #32]
   1c2e0:	stp	x23, x24, [sp, #48]
   1c2e4:	stp	x25, x26, [sp, #64]
   1c2e8:	stp	x27, x28, [sp, #80]
   1c2ec:	str	x1, [sp, #120]
   1c2f0:	cbz	x0, 1c50c <scols_init_debug@@SMARTCOLS_2.25+0x73ac>
   1c2f4:	mov	x21, x0
   1c2f8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1c2fc:	adrp	x26, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c300:	add	x25, x0, #0x8b0
   1c304:	add	x26, x26, #0xc08
   1c308:	add	x0, sp, #0x88
   1c30c:	mov	x1, x26
   1c310:	stp	xzr, x0, [sp, #104]
   1c314:	mov	x0, x21
   1c318:	bl	7c50 <strspn@plt>
   1c31c:	add	x19, x21, x0
   1c320:	ldrsb	w0, [x21, x0]
   1c324:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
   1c328:	mov	w22, #0x0                   	// #0
   1c32c:	movk	x24, #0xcccd
   1c330:	cbz	w0, 1c42c <scols_init_debug@@SMARTCOLS_2.25+0x72cc>
   1c334:	nop
   1c338:	bl	7fd0 <__errno_location@plt>
   1c33c:	mov	x22, x0
   1c340:	ldr	x1, [sp, #112]
   1c344:	mov	x0, x19
   1c348:	str	wzr, [x22]
   1c34c:	mov	w2, #0xa                   	// #10
   1c350:	bl	73d0 <strtoll@plt>
   1c354:	str	x0, [sp, #96]
   1c358:	ldr	w1, [x22]
   1c35c:	cmp	w1, #0x0
   1c360:	b.gt	1c4cc <scols_init_debug@@SMARTCOLS_2.25+0x736c>
   1c364:	tbnz	x0, #63, 1c4ec <scols_init_debug@@SMARTCOLS_2.25+0x738c>
   1c368:	ldr	x21, [sp, #136]
   1c36c:	ldrsb	w0, [x21]
   1c370:	cmp	w0, #0x2e
   1c374:	b.eq	1c48c <scols_init_debug@@SMARTCOLS_2.25+0x732c>  // b.none
   1c378:	cmp	x19, x21
   1c37c:	b.eq	1c46c <scols_init_debug@@SMARTCOLS_2.25+0x730c>  // b.none
   1c380:	mov	w22, #0x0                   	// #0
   1c384:	mov	x20, #0x0                   	// #0
   1c388:	adrp	x2, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1c38c:	mov	x0, x21
   1c390:	mov	x1, x26
   1c394:	add	x19, x2, #0x8b0
   1c398:	mov	w28, #0x0                   	// #0
   1c39c:	bl	7c50 <strspn@plt>
   1c3a0:	add	x21, x21, x0
   1c3a4:	str	x21, [sp, #136]
   1c3a8:	ldr	x23, [x19]
   1c3ac:	cbz	x23, 1c45c <scols_init_debug@@SMARTCOLS_2.25+0x72fc>
   1c3b0:	mov	x0, x23
   1c3b4:	bl	72c0 <strlen@plt>
   1c3b8:	mov	x27, x0
   1c3bc:	cbz	x0, 1c45c <scols_init_debug@@SMARTCOLS_2.25+0x72fc>
   1c3c0:	mov	x2, x0
   1c3c4:	mov	x1, x23
   1c3c8:	mov	x0, x21
   1c3cc:	bl	7790 <strncmp@plt>
   1c3d0:	cbnz	w0, 1c45c <scols_init_debug@@SMARTCOLS_2.25+0x72fc>
   1c3d4:	ubfiz	x3, x28, #4, #32
   1c3d8:	add	x3, x25, x3
   1c3dc:	ldr	x0, [x3, #8]
   1c3e0:	mul	x20, x20, x0
   1c3e4:	cbz	w22, 1c3f8 <scols_init_debug@@SMARTCOLS_2.25+0x7298>
   1c3e8:	umulh	x20, x20, x24
   1c3ec:	subs	w22, w22, #0x1
   1c3f0:	lsr	x20, x20, #3
   1c3f4:	b.ne	1c3e8 <scols_init_debug@@SMARTCOLS_2.25+0x7288>  // b.any
   1c3f8:	ldr	x1, [sp, #96]
   1c3fc:	add	x21, x21, x27
   1c400:	mov	w22, #0x1                   	// #1
   1c404:	madd	x20, x1, x0, x20
   1c408:	mov	x1, x26
   1c40c:	ldr	x0, [sp, #104]
   1c410:	add	x0, x0, x20
   1c414:	str	x0, [sp, #104]
   1c418:	mov	x0, x21
   1c41c:	bl	7c50 <strspn@plt>
   1c420:	add	x19, x21, x0
   1c424:	ldrsb	w0, [x21, x0]
   1c428:	cbnz	w0, 1c338 <scols_init_debug@@SMARTCOLS_2.25+0x71d8>
   1c42c:	cbz	w22, 1c46c <scols_init_debug@@SMARTCOLS_2.25+0x730c>
   1c430:	ldr	x1, [sp, #120]
   1c434:	mov	w0, #0x0                   	// #0
   1c438:	ldr	x2, [sp, #104]
   1c43c:	str	x2, [x1]
   1c440:	ldp	x19, x20, [sp, #16]
   1c444:	ldp	x21, x22, [sp, #32]
   1c448:	ldp	x23, x24, [sp, #48]
   1c44c:	ldp	x25, x26, [sp, #64]
   1c450:	ldp	x27, x28, [sp, #80]
   1c454:	ldp	x29, x30, [sp], #144
   1c458:	ret
   1c45c:	add	w28, w28, #0x1
   1c460:	add	x19, x19, #0x10
   1c464:	cmp	w28, #0x1c
   1c468:	b.ne	1c3a8 <scols_init_debug@@SMARTCOLS_2.25+0x7248>  // b.any
   1c46c:	mov	w0, #0xffffffea            	// #-22
   1c470:	ldp	x19, x20, [sp, #16]
   1c474:	ldp	x21, x22, [sp, #32]
   1c478:	ldp	x23, x24, [sp, #48]
   1c47c:	ldp	x25, x26, [sp, #64]
   1c480:	ldp	x27, x28, [sp, #80]
   1c484:	ldp	x29, x30, [sp], #144
   1c488:	ret
   1c48c:	ldr	x1, [sp, #112]
   1c490:	str	wzr, [x22]
   1c494:	add	x19, x21, #0x1
   1c498:	mov	w2, #0xa                   	// #10
   1c49c:	mov	x0, x19
   1c4a0:	bl	73d0 <strtoll@plt>
   1c4a4:	mov	x20, x0
   1c4a8:	ldr	w1, [x22]
   1c4ac:	cmp	w1, #0x0
   1c4b0:	b.gt	1c4cc <scols_init_debug@@SMARTCOLS_2.25+0x736c>
   1c4b4:	tbnz	x0, #63, 1c4ec <scols_init_debug@@SMARTCOLS_2.25+0x738c>
   1c4b8:	ldr	x21, [sp, #136]
   1c4bc:	cmp	x19, x21
   1c4c0:	b.eq	1c46c <scols_init_debug@@SMARTCOLS_2.25+0x730c>  // b.none
   1c4c4:	sub	w22, w21, w19
   1c4c8:	b	1c388 <scols_init_debug@@SMARTCOLS_2.25+0x7228>
   1c4cc:	neg	w0, w1
   1c4d0:	ldp	x19, x20, [sp, #16]
   1c4d4:	ldp	x21, x22, [sp, #32]
   1c4d8:	ldp	x23, x24, [sp, #48]
   1c4dc:	ldp	x25, x26, [sp, #64]
   1c4e0:	ldp	x27, x28, [sp, #80]
   1c4e4:	ldp	x29, x30, [sp], #144
   1c4e8:	ret
   1c4ec:	mov	w0, #0xffffffde            	// #-34
   1c4f0:	ldp	x19, x20, [sp, #16]
   1c4f4:	ldp	x21, x22, [sp, #32]
   1c4f8:	ldp	x23, x24, [sp, #48]
   1c4fc:	ldp	x25, x26, [sp, #64]
   1c500:	ldp	x27, x28, [sp, #80]
   1c504:	ldp	x29, x30, [sp], #144
   1c508:	ret
   1c50c:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c510:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c514:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1c518:	add	x3, x3, #0xef0
   1c51c:	add	x1, x1, #0xbf8
   1c520:	add	x0, x0, #0xae8
   1c524:	mov	w2, #0x4d                  	// #77
   1c528:	bl	7fc0 <__assert_fail@plt>
   1c52c:	nop
   1c530:	stp	x29, x30, [sp, #-224]!
   1c534:	mov	x29, sp
   1c538:	stp	x19, x20, [sp, #16]
   1c53c:	stp	xzr, xzr, [sp, #96]
   1c540:	cbz	x0, 1ca54 <scols_init_debug@@SMARTCOLS_2.25+0x78f4>
   1c544:	stp	x21, x22, [sp, #32]
   1c548:	mov	x20, x1
   1c54c:	cbz	x1, 1ca84 <scols_init_debug@@SMARTCOLS_2.25+0x7924>
   1c550:	mov	x19, x0
   1c554:	mov	x0, #0x0                   	// #0
   1c558:	bl	7670 <time@plt>
   1c55c:	mov	x2, x0
   1c560:	add	x21, sp, #0x70
   1c564:	add	x0, sp, #0x58
   1c568:	mov	x1, x21
   1c56c:	str	x2, [sp, #88]
   1c570:	bl	7440 <localtime_r@plt>
   1c574:	mov	w2, #0xffffffff            	// #-1
   1c578:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c57c:	mov	x0, x19
   1c580:	add	x1, x1, #0xc18
   1c584:	str	w2, [sp, #144]
   1c588:	bl	7ab0 <strcmp@plt>
   1c58c:	cbz	w0, 1c630 <scols_init_debug@@SMARTCOLS_2.25+0x74d0>
   1c590:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c594:	mov	x0, x19
   1c598:	add	x1, x1, #0xc20
   1c59c:	bl	7ab0 <strcmp@plt>
   1c5a0:	cbz	w0, 1c648 <scols_init_debug@@SMARTCOLS_2.25+0x74e8>
   1c5a4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c5a8:	mov	x0, x19
   1c5ac:	add	x1, x1, #0xc28
   1c5b0:	bl	7ab0 <strcmp@plt>
   1c5b4:	cbz	w0, 1c6c0 <scols_init_debug@@SMARTCOLS_2.25+0x7560>
   1c5b8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c5bc:	mov	x0, x19
   1c5c0:	add	x1, x1, #0xc38
   1c5c4:	bl	7ab0 <strcmp@plt>
   1c5c8:	cbz	w0, 1c698 <scols_init_debug@@SMARTCOLS_2.25+0x7538>
   1c5cc:	ldrsb	w0, [x19]
   1c5d0:	cmp	w0, #0x2b
   1c5d4:	b.eq	1c6d4 <scols_init_debug@@SMARTCOLS_2.25+0x7574>  // b.none
   1c5d8:	cmp	w0, #0x2d
   1c5dc:	b.eq	1ca30 <scols_init_debug@@SMARTCOLS_2.25+0x78d0>  // b.none
   1c5e0:	mov	x0, x19
   1c5e4:	bl	72c0 <strlen@plt>
   1c5e8:	cmp	x0, #0x3
   1c5ec:	b.ls	1c6ec <scols_init_debug@@SMARTCOLS_2.25+0x758c>  // b.plast
   1c5f0:	sub	x1, x0, #0x4
   1c5f4:	mov	w0, #0x6120                	// #24864
   1c5f8:	movk	w0, #0x6f67, lsl #16
   1c5fc:	ldr	w2, [x19, x1]
   1c600:	cmp	w2, w0
   1c604:	b.ne	1c6ec <scols_init_debug@@SMARTCOLS_2.25+0x758c>  // b.any
   1c608:	mov	x0, x19
   1c60c:	bl	7c40 <strndup@plt>
   1c610:	mov	x22, x0
   1c614:	cbz	x0, 1cab0 <scols_init_debug@@SMARTCOLS_2.25+0x7950>
   1c618:	add	x1, sp, #0x68
   1c61c:	bl	1c2d0 <scols_init_debug@@SMARTCOLS_2.25+0x7170>
   1c620:	mov	w19, w0
   1c624:	mov	x0, x22
   1c628:	bl	7b50 <free@plt>
   1c62c:	tbnz	w19, #31, 1c684 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1c630:	mov	x0, x21
   1c634:	bl	79c0 <mktime@plt>
   1c638:	cmn	x0, #0x1
   1c63c:	b.ne	1c660 <scols_init_debug@@SMARTCOLS_2.25+0x7500>  // b.any
   1c640:	mov	w19, #0xffffffea            	// #-22
   1c644:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1c648:	mov	x0, x21
   1c64c:	str	xzr, [sp, #112]
   1c650:	str	wzr, [sp, #120]
   1c654:	bl	79c0 <mktime@plt>
   1c658:	cmn	x0, #0x1
   1c65c:	b.eq	1c640 <scols_init_debug@@SMARTCOLS_2.25+0x74e0>  // b.none
   1c660:	ldp	x2, x1, [sp, #96]
   1c664:	mov	x3, #0x4240                	// #16960
   1c668:	movk	x3, #0xf, lsl #16
   1c66c:	mov	w19, #0x0                   	// #0
   1c670:	madd	x0, x0, x3, x2
   1c674:	cmp	x1, x0
   1c678:	sub	x0, x0, x1
   1c67c:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
   1c680:	str	x0, [x20]
   1c684:	mov	w0, w19
   1c688:	ldp	x19, x20, [sp, #16]
   1c68c:	ldp	x21, x22, [sp, #32]
   1c690:	ldp	x29, x30, [sp], #224
   1c694:	ret
   1c698:	ldr	w1, [sp, #124]
   1c69c:	mov	x0, x21
   1c6a0:	str	xzr, [sp, #112]
   1c6a4:	add	w1, w1, #0x1
   1c6a8:	stp	wzr, w1, [sp, #120]
   1c6ac:	bl	79c0 <mktime@plt>
   1c6b0:	cmn	x0, #0x1
   1c6b4:	b.ne	1c660 <scols_init_debug@@SMARTCOLS_2.25+0x7500>  // b.any
   1c6b8:	mov	w19, #0xffffffea            	// #-22
   1c6bc:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1c6c0:	ldr	w1, [sp, #124]
   1c6c4:	mov	x0, x21
   1c6c8:	str	xzr, [sp, #112]
   1c6cc:	sub	w1, w1, #0x1
   1c6d0:	b	1c6a8 <scols_init_debug@@SMARTCOLS_2.25+0x7548>
   1c6d4:	add	x0, x19, #0x1
   1c6d8:	add	x1, sp, #0x60
   1c6dc:	bl	1c2d0 <scols_init_debug@@SMARTCOLS_2.25+0x7170>
   1c6e0:	mov	w19, w0
   1c6e4:	tbz	w0, #31, 1c630 <scols_init_debug@@SMARTCOLS_2.25+0x74d0>
   1c6e8:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1c6ec:	stp	x25, x26, [sp, #64]
   1c6f0:	adrp	x26, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1c6f4:	add	x25, x26, #0x8b0
   1c6f8:	add	x25, x25, #0x1c0
   1c6fc:	stp	x23, x24, [sp, #48]
   1c700:	mov	w23, #0x0                   	// #0
   1c704:	ldr	x24, [x25]
   1c708:	cbz	x24, 1ca18 <scols_init_debug@@SMARTCOLS_2.25+0x78b8>
   1c70c:	mov	x0, x24
   1c710:	bl	72c0 <strlen@plt>
   1c714:	mov	x22, x0
   1c718:	cbz	x0, 1ca18 <scols_init_debug@@SMARTCOLS_2.25+0x78b8>
   1c71c:	mov	x2, x0
   1c720:	mov	x1, x24
   1c724:	mov	x0, x19
   1c728:	bl	7bb0 <strncasecmp@plt>
   1c72c:	cbnz	w0, 1ca18 <scols_init_debug@@SMARTCOLS_2.25+0x78b8>
   1c730:	ldrsb	w0, [x19, x22]
   1c734:	cmp	w0, #0x20
   1c738:	b.ne	1ca18 <scols_init_debug@@SMARTCOLS_2.25+0x78b8>  // b.any
   1c73c:	add	x26, x26, #0x8b0
   1c740:	ubfiz	x23, x23, #4, #32
   1c744:	add	x23, x26, x23
   1c748:	add	x22, x22, #0x1
   1c74c:	add	x19, x19, x22
   1c750:	ldr	w22, [x23, #456]
   1c754:	ldp	x8, x9, [sp, #112]
   1c758:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c75c:	ldp	x6, x7, [sp, #128]
   1c760:	add	x1, x1, #0xc48
   1c764:	ldp	x4, x5, [sp, #144]
   1c768:	mov	x2, x21
   1c76c:	ldr	x3, [sp, #160]
   1c770:	mov	x0, x19
   1c774:	stp	x8, x9, [sp, #168]
   1c778:	stp	x6, x7, [sp, #184]
   1c77c:	stp	x4, x5, [sp, #200]
   1c780:	str	x3, [sp, #216]
   1c784:	bl	7550 <strptime@plt>
   1c788:	cbz	x0, 1c794 <scols_init_debug@@SMARTCOLS_2.25+0x7634>
   1c78c:	ldrsb	w0, [x0]
   1c790:	cbz	w0, 1c9dc <scols_init_debug@@SMARTCOLS_2.25+0x787c>
   1c794:	ldp	x8, x9, [sp, #168]
   1c798:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c79c:	ldp	x6, x7, [sp, #184]
   1c7a0:	add	x1, x1, #0xc60
   1c7a4:	ldp	x4, x5, [sp, #200]
   1c7a8:	mov	x2, x21
   1c7ac:	ldr	x3, [sp, #216]
   1c7b0:	mov	x0, x19
   1c7b4:	stp	x8, x9, [sp, #112]
   1c7b8:	stp	x6, x7, [sp, #128]
   1c7bc:	stp	x4, x5, [sp, #144]
   1c7c0:	str	x3, [sp, #160]
   1c7c4:	bl	7550 <strptime@plt>
   1c7c8:	cbz	x0, 1c7d4 <scols_init_debug@@SMARTCOLS_2.25+0x7674>
   1c7cc:	ldrsb	w0, [x0]
   1c7d0:	cbz	w0, 1c9dc <scols_init_debug@@SMARTCOLS_2.25+0x787c>
   1c7d4:	ldp	x8, x9, [sp, #168]
   1c7d8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c7dc:	ldp	x6, x7, [sp, #184]
   1c7e0:	add	x1, x1, #0xc78
   1c7e4:	ldp	x4, x5, [sp, #200]
   1c7e8:	mov	x2, x21
   1c7ec:	ldr	x3, [sp, #216]
   1c7f0:	mov	x0, x19
   1c7f4:	stp	x8, x9, [sp, #112]
   1c7f8:	stp	x6, x7, [sp, #128]
   1c7fc:	stp	x4, x5, [sp, #144]
   1c800:	str	x3, [sp, #160]
   1c804:	bl	7550 <strptime@plt>
   1c808:	cbz	x0, 1c814 <scols_init_debug@@SMARTCOLS_2.25+0x76b4>
   1c80c:	ldrsb	w0, [x0]
   1c810:	cbz	w0, 1c9dc <scols_init_debug@@SMARTCOLS_2.25+0x787c>
   1c814:	ldp	x6, x7, [sp, #168]
   1c818:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c81c:	ldp	x4, x5, [sp, #184]
   1c820:	add	x1, x1, #0xc90
   1c824:	ldp	x8, x9, [sp, #200]
   1c828:	mov	x2, x21
   1c82c:	ldr	x3, [sp, #216]
   1c830:	mov	x0, x19
   1c834:	stp	x6, x7, [sp, #112]
   1c838:	stp	x4, x5, [sp, #128]
   1c83c:	stp	x8, x9, [sp, #144]
   1c840:	str	x3, [sp, #160]
   1c844:	bl	7550 <strptime@plt>
   1c848:	cbz	x0, 1c854 <scols_init_debug@@SMARTCOLS_2.25+0x76f4>
   1c84c:	ldrsb	w0, [x0]
   1c850:	cbz	w0, 1c9d8 <scols_init_debug@@SMARTCOLS_2.25+0x7878>
   1c854:	ldp	x6, x7, [sp, #168]
   1c858:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c85c:	ldp	x4, x5, [sp, #184]
   1c860:	add	x1, x1, #0xca0
   1c864:	ldp	x8, x9, [sp, #200]
   1c868:	mov	x2, x21
   1c86c:	ldr	x3, [sp, #216]
   1c870:	mov	x0, x19
   1c874:	stp	x6, x7, [sp, #112]
   1c878:	stp	x4, x5, [sp, #128]
   1c87c:	stp	x8, x9, [sp, #144]
   1c880:	str	x3, [sp, #160]
   1c884:	bl	7550 <strptime@plt>
   1c888:	cbz	x0, 1c894 <scols_init_debug@@SMARTCOLS_2.25+0x7734>
   1c88c:	ldrsb	w0, [x0]
   1c890:	cbz	w0, 1c9d8 <scols_init_debug@@SMARTCOLS_2.25+0x7878>
   1c894:	ldp	x6, x7, [sp, #168]
   1c898:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c89c:	ldp	x4, x5, [sp, #184]
   1c8a0:	add	x1, x1, #0xcb0
   1c8a4:	ldp	x8, x9, [sp, #200]
   1c8a8:	mov	x2, x21
   1c8ac:	ldr	x3, [sp, #216]
   1c8b0:	mov	x0, x19
   1c8b4:	stp	x6, x7, [sp, #112]
   1c8b8:	stp	x4, x5, [sp, #128]
   1c8bc:	stp	x8, x9, [sp, #144]
   1c8c0:	str	x3, [sp, #160]
   1c8c4:	bl	7550 <strptime@plt>
   1c8c8:	cbz	x0, 1c8d4 <scols_init_debug@@SMARTCOLS_2.25+0x7774>
   1c8cc:	ldrsb	w0, [x0]
   1c8d0:	cbz	w0, 1ca48 <scols_init_debug@@SMARTCOLS_2.25+0x78e8>
   1c8d4:	ldp	x6, x7, [sp, #168]
   1c8d8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c8dc:	ldp	x4, x5, [sp, #184]
   1c8e0:	add	x1, x1, #0xcc0
   1c8e4:	ldp	x8, x9, [sp, #200]
   1c8e8:	mov	x2, x21
   1c8ec:	ldr	x3, [sp, #216]
   1c8f0:	mov	x0, x19
   1c8f4:	stp	x6, x7, [sp, #112]
   1c8f8:	stp	x4, x5, [sp, #128]
   1c8fc:	stp	x8, x9, [sp, #144]
   1c900:	str	x3, [sp, #160]
   1c904:	bl	7550 <strptime@plt>
   1c908:	cbz	x0, 1c914 <scols_init_debug@@SMARTCOLS_2.25+0x77b4>
   1c90c:	ldrsb	w0, [x0]
   1c910:	cbz	w0, 1ca48 <scols_init_debug@@SMARTCOLS_2.25+0x78e8>
   1c914:	ldp	x6, x7, [sp, #168]
   1c918:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c91c:	ldp	x4, x5, [sp, #184]
   1c920:	add	x1, x1, #0xcd0
   1c924:	ldp	x8, x9, [sp, #200]
   1c928:	mov	x2, x21
   1c92c:	ldr	x3, [sp, #216]
   1c930:	mov	x0, x19
   1c934:	stp	x6, x7, [sp, #112]
   1c938:	stp	x4, x5, [sp, #128]
   1c93c:	stp	x8, x9, [sp, #144]
   1c940:	str	x3, [sp, #160]
   1c944:	bl	7550 <strptime@plt>
   1c948:	cbz	x0, 1c954 <scols_init_debug@@SMARTCOLS_2.25+0x77f4>
   1c94c:	ldrsb	w0, [x0]
   1c950:	cbz	w0, 1c9dc <scols_init_debug@@SMARTCOLS_2.25+0x787c>
   1c954:	ldp	x6, x7, [sp, #168]
   1c958:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c95c:	ldp	x4, x5, [sp, #184]
   1c960:	add	x1, x1, #0xce0
   1c964:	ldp	x8, x9, [sp, #200]
   1c968:	mov	x2, x21
   1c96c:	ldr	x3, [sp, #216]
   1c970:	mov	x0, x19
   1c974:	stp	x6, x7, [sp, #112]
   1c978:	stp	x4, x5, [sp, #128]
   1c97c:	stp	x8, x9, [sp, #144]
   1c980:	str	x3, [sp, #160]
   1c984:	bl	7550 <strptime@plt>
   1c988:	cbz	x0, 1c994 <scols_init_debug@@SMARTCOLS_2.25+0x7834>
   1c98c:	ldrsb	w0, [x0]
   1c990:	cbz	w0, 1c9d8 <scols_init_debug@@SMARTCOLS_2.25+0x7878>
   1c994:	ldp	x6, x7, [sp, #168]
   1c998:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1c99c:	ldp	x4, x5, [sp, #184]
   1c9a0:	mov	x0, x19
   1c9a4:	ldp	x8, x9, [sp, #200]
   1c9a8:	add	x1, x1, #0xce8
   1c9ac:	ldr	x3, [sp, #216]
   1c9b0:	mov	x2, x21
   1c9b4:	stp	x6, x7, [sp, #112]
   1c9b8:	stp	x4, x5, [sp, #128]
   1c9bc:	stp	x8, x9, [sp, #144]
   1c9c0:	str	x3, [sp, #160]
   1c9c4:	bl	7550 <strptime@plt>
   1c9c8:	cbz	x0, 1ca08 <scols_init_debug@@SMARTCOLS_2.25+0x78a8>
   1c9cc:	ldrsb	w0, [x0]
   1c9d0:	cbnz	w0, 1ca08 <scols_init_debug@@SMARTCOLS_2.25+0x78a8>
   1c9d4:	nop
   1c9d8:	str	wzr, [sp, #112]
   1c9dc:	mov	x0, x21
   1c9e0:	bl	79c0 <mktime@plt>
   1c9e4:	cmn	x0, #0x1
   1c9e8:	b.eq	1ca08 <scols_init_debug@@SMARTCOLS_2.25+0x78a8>  // b.none
   1c9ec:	tbnz	w22, #31, 1c9fc <scols_init_debug@@SMARTCOLS_2.25+0x789c>
   1c9f0:	ldr	w1, [sp, #136]
   1c9f4:	cmp	w1, w22
   1c9f8:	b.ne	1ca08 <scols_init_debug@@SMARTCOLS_2.25+0x78a8>  // b.any
   1c9fc:	ldp	x23, x24, [sp, #48]
   1ca00:	ldp	x25, x26, [sp, #64]
   1ca04:	b	1c660 <scols_init_debug@@SMARTCOLS_2.25+0x7500>
   1ca08:	mov	w19, #0xffffffea            	// #-22
   1ca0c:	ldp	x23, x24, [sp, #48]
   1ca10:	ldp	x25, x26, [sp, #64]
   1ca14:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1ca18:	add	w23, w23, #0x1
   1ca1c:	add	x25, x25, #0x10
   1ca20:	cmp	w23, #0xe
   1ca24:	b.ne	1c704 <scols_init_debug@@SMARTCOLS_2.25+0x75a4>  // b.any
   1ca28:	mov	w22, #0xffffffff            	// #-1
   1ca2c:	b	1c754 <scols_init_debug@@SMARTCOLS_2.25+0x75f4>
   1ca30:	add	x0, x19, #0x1
   1ca34:	add	x1, sp, #0x68
   1ca38:	bl	1c2d0 <scols_init_debug@@SMARTCOLS_2.25+0x7170>
   1ca3c:	mov	w19, w0
   1ca40:	tbz	w0, #31, 1c630 <scols_init_debug@@SMARTCOLS_2.25+0x74d0>
   1ca44:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1ca48:	str	xzr, [sp, #112]
   1ca4c:	str	wzr, [sp, #120]
   1ca50:	b	1c9dc <scols_init_debug@@SMARTCOLS_2.25+0x787c>
   1ca54:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ca58:	add	x3, x3, #0xef0
   1ca5c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ca60:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1ca64:	add	x3, x3, #0x10
   1ca68:	add	x1, x1, #0xbf8
   1ca6c:	add	x0, x0, #0xae8
   1ca70:	mov	w2, #0xc4                  	// #196
   1ca74:	stp	x21, x22, [sp, #32]
   1ca78:	stp	x23, x24, [sp, #48]
   1ca7c:	stp	x25, x26, [sp, #64]
   1ca80:	bl	7fc0 <__assert_fail@plt>
   1ca84:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ca88:	add	x3, x3, #0xef0
   1ca8c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ca90:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ca94:	add	x3, x3, #0x10
   1ca98:	add	x1, x1, #0xbf8
   1ca9c:	add	x0, x0, #0xc10
   1caa0:	mov	w2, #0xc5                  	// #197
   1caa4:	stp	x23, x24, [sp, #48]
   1caa8:	stp	x25, x26, [sp, #64]
   1caac:	bl	7fc0 <__assert_fail@plt>
   1cab0:	mov	w19, #0xfffffff4            	// #-12
   1cab4:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0x7524>
   1cab8:	ldr	w1, [x0, #32]
   1cabc:	tbnz	w1, #31, 1cac8 <scols_init_debug@@SMARTCOLS_2.25+0x7968>
   1cac0:	ldr	w0, [x0, #40]
   1cac4:	ret
   1cac8:	mov	w0, #0x0                   	// #0
   1cacc:	ret
   1cad0:	stp	x29, x30, [sp, #-128]!
   1cad4:	mov	x29, sp
   1cad8:	stp	x19, x20, [sp, #16]
   1cadc:	mov	w19, w1
   1cae0:	mov	x20, x3
   1cae4:	stp	x21, x22, [sp, #32]
   1cae8:	mov	x21, x2
   1caec:	mov	x22, x0
   1caf0:	str	x23, [sp, #48]
   1caf4:	add	x23, sp, #0x48
   1caf8:	mov	x1, x23
   1cafc:	tbz	w19, #6, 1cb44 <scols_init_debug@@SMARTCOLS_2.25+0x79e4>
   1cb00:	bl	7820 <gmtime_r@plt>
   1cb04:	cbz	x0, 1ccc8 <scols_init_debug@@SMARTCOLS_2.25+0x7b68>
   1cb08:	ldr	x22, [x22, #8]
   1cb0c:	tbnz	w19, #0, 1cc88 <scols_init_debug@@SMARTCOLS_2.25+0x7b28>
   1cb10:	and	w0, w19, #0x3
   1cb14:	cmp	w0, #0x3
   1cb18:	b.eq	1cb4c <scols_init_debug@@SMARTCOLS_2.25+0x79ec>  // b.none
   1cb1c:	tbnz	w19, #1, 1cb6c <scols_init_debug@@SMARTCOLS_2.25+0x7a0c>
   1cb20:	tbnz	w19, #3, 1cba4 <scols_init_debug@@SMARTCOLS_2.25+0x7a44>
   1cb24:	tbnz	w19, #4, 1cc50 <scols_init_debug@@SMARTCOLS_2.25+0x7af0>
   1cb28:	tbnz	w19, #2, 1cbe0 <scols_init_debug@@SMARTCOLS_2.25+0x7a80>
   1cb2c:	mov	w0, #0x0                   	// #0
   1cb30:	ldp	x19, x20, [sp, #16]
   1cb34:	ldp	x21, x22, [sp, #32]
   1cb38:	ldr	x23, [sp, #48]
   1cb3c:	ldp	x29, x30, [sp], #128
   1cb40:	ret
   1cb44:	bl	7440 <localtime_r@plt>
   1cb48:	b	1cb04 <scols_init_debug@@SMARTCOLS_2.25+0x79a4>
   1cb4c:	cbz	x20, 1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1cb50:	tst	x19, #0x20
   1cb54:	mov	w0, #0x54                  	// #84
   1cb58:	mov	w1, #0x20                  	// #32
   1cb5c:	csel	w0, w0, w1, ne  // ne = any
   1cb60:	strb	w0, [x21], #1
   1cb64:	sub	x20, x20, #0x1
   1cb68:	tbz	w19, #1, 1cb20 <scols_init_debug@@SMARTCOLS_2.25+0x79c0>
   1cb6c:	ldp	w5, w4, [sp, #72]
   1cb70:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cb74:	ldr	w3, [sp, #80]
   1cb78:	add	x2, x2, #0xd30
   1cb7c:	mov	x1, x20
   1cb80:	mov	x0, x21
   1cb84:	bl	7590 <snprintf@plt>
   1cb88:	tbnz	w0, #31, 1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1cb8c:	cmp	x20, w0, sxtw
   1cb90:	sxtw	x0, w0
   1cb94:	b.cc	1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>  // b.lo, b.ul, b.last
   1cb98:	sub	x20, x20, x0
   1cb9c:	add	x21, x21, x0
   1cba0:	tbz	w19, #3, 1cb24 <scols_init_debug@@SMARTCOLS_2.25+0x79c4>
   1cba4:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cba8:	mov	x3, x22
   1cbac:	mov	x1, x20
   1cbb0:	add	x2, x2, #0xd40
   1cbb4:	mov	x0, x21
   1cbb8:	bl	7590 <snprintf@plt>
   1cbbc:	tbz	w0, #31, 1cc6c <scols_init_debug@@SMARTCOLS_2.25+0x7b0c>
   1cbc0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cbc4:	add	x1, x1, #0xd08
   1cbc8:	mov	w2, #0x5                   	// #5
   1cbcc:	mov	x0, #0x0                   	// #0
   1cbd0:	bl	7e40 <dcgettext@plt>
   1cbd4:	bl	7d60 <warnx@plt>
   1cbd8:	mov	w0, #0xffffffff            	// #-1
   1cbdc:	b	1cb30 <scols_init_debug@@SMARTCOLS_2.25+0x79d0>
   1cbe0:	mov	x0, x23
   1cbe4:	bl	1cab8 <scols_init_debug@@SMARTCOLS_2.25+0x7958>
   1cbe8:	mov	w3, #0x8889                	// #34953
   1cbec:	mov	w4, w0
   1cbf0:	movk	w3, #0x8888, lsl #16
   1cbf4:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cbf8:	mov	x0, x21
   1cbfc:	mov	x1, x20
   1cc00:	smull	x5, w4, w3
   1cc04:	add	x2, x2, #0xd50
   1cc08:	lsr	x5, x5, #32
   1cc0c:	add	w5, w4, w5
   1cc10:	asr	w5, w5, #5
   1cc14:	sub	w4, w5, w4, asr #31
   1cc18:	smull	x3, w4, w3
   1cc1c:	lsr	x3, x3, #32
   1cc20:	add	w3, w4, w3
   1cc24:	asr	w3, w3, #5
   1cc28:	sub	w3, w3, w4, asr #31
   1cc2c:	lsl	w5, w3, #4
   1cc30:	sub	w5, w5, w3
   1cc34:	subs	w4, w4, w5, lsl #2
   1cc38:	cneg	w4, w4, mi  // mi = first
   1cc3c:	bl	7590 <snprintf@plt>
   1cc40:	tbnz	w0, #31, 1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1cc44:	cmp	x20, w0, sxtw
   1cc48:	b.cs	1cb2c <scols_init_debug@@SMARTCOLS_2.25+0x79cc>  // b.hs, b.nlast
   1cc4c:	b	1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1cc50:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cc54:	mov	x3, x22
   1cc58:	mov	x1, x20
   1cc5c:	add	x2, x2, #0xd48
   1cc60:	mov	x0, x21
   1cc64:	bl	7590 <snprintf@plt>
   1cc68:	tbnz	w0, #31, 1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1cc6c:	cmp	x20, w0, sxtw
   1cc70:	sxtw	x0, w0
   1cc74:	b.cc	1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>  // b.lo, b.ul, b.last
   1cc78:	sub	x20, x20, x0
   1cc7c:	add	x21, x21, x0
   1cc80:	tbz	w19, #2, 1cb2c <scols_init_debug@@SMARTCOLS_2.25+0x79cc>
   1cc84:	b	1cbe0 <scols_init_debug@@SMARTCOLS_2.25+0x7a80>
   1cc88:	ldp	w5, w4, [sp, #84]
   1cc8c:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cc90:	ldrsw	x3, [sp, #92]
   1cc94:	add	x2, x2, #0xcf8
   1cc98:	mov	x1, x20
   1cc9c:	mov	x0, x21
   1cca0:	add	x3, x3, #0x76c
   1cca4:	add	w4, w4, #0x1
   1cca8:	bl	7590 <snprintf@plt>
   1ccac:	tbnz	w0, #31, 1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1ccb0:	cmp	x20, w0, sxtw
   1ccb4:	sxtw	x0, w0
   1ccb8:	b.cc	1cbc0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>  // b.lo, b.ul, b.last
   1ccbc:	sub	x20, x20, x0
   1ccc0:	add	x21, x21, x0
   1ccc4:	b	1cb10 <scols_init_debug@@SMARTCOLS_2.25+0x79b0>
   1ccc8:	mov	w2, #0x5                   	// #5
   1cccc:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ccd0:	mov	x0, #0x0                   	// #0
   1ccd4:	add	x1, x1, #0xd60
   1ccd8:	bl	7e40 <dcgettext@plt>
   1ccdc:	ldr	x1, [x22]
   1cce0:	bl	7d60 <warnx@plt>
   1cce4:	mov	w0, #0xffffffff            	// #-1
   1cce8:	b	1cb30 <scols_init_debug@@SMARTCOLS_2.25+0x79d0>
   1ccec:	nop
   1ccf0:	stp	x29, x30, [sp, #-48]!
   1ccf4:	mov	x29, sp
   1ccf8:	stp	x19, x20, [sp, #16]
   1ccfc:	mov	w20, w1
   1cd00:	mov	x19, x3
   1cd04:	stp	x21, x22, [sp, #32]
   1cd08:	mov	x22, x0
   1cd0c:	mov	x21, x2
   1cd10:	tbnz	w20, #0, 1ce98 <scols_init_debug@@SMARTCOLS_2.25+0x7d38>
   1cd14:	and	w0, w20, #0x3
   1cd18:	cmp	w0, #0x3
   1cd1c:	b.eq	1cd44 <scols_init_debug@@SMARTCOLS_2.25+0x7be4>  // b.none
   1cd20:	tbnz	w20, #1, 1cd64 <scols_init_debug@@SMARTCOLS_2.25+0x7c04>
   1cd24:	tbnz	w20, #3, 1cd9c <scols_init_debug@@SMARTCOLS_2.25+0x7c3c>
   1cd28:	tbnz	w20, #4, 1ce60 <scols_init_debug@@SMARTCOLS_2.25+0x7d00>
   1cd2c:	tbnz	w20, #2, 1cdd0 <scols_init_debug@@SMARTCOLS_2.25+0x7c70>
   1cd30:	mov	w0, #0x0                   	// #0
   1cd34:	ldp	x19, x20, [sp, #16]
   1cd38:	ldp	x21, x22, [sp, #32]
   1cd3c:	ldp	x29, x30, [sp], #48
   1cd40:	ret
   1cd44:	cbz	x19, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>
   1cd48:	tst	x20, #0x20
   1cd4c:	mov	w0, #0x54                  	// #84
   1cd50:	mov	w1, #0x20                  	// #32
   1cd54:	csel	w0, w0, w1, ne  // ne = any
   1cd58:	strb	w0, [x21], #1
   1cd5c:	sub	x19, x19, #0x1
   1cd60:	tbz	w20, #1, 1cd24 <scols_init_debug@@SMARTCOLS_2.25+0x7bc4>
   1cd64:	ldp	w5, w4, [x22]
   1cd68:	mov	x1, x19
   1cd6c:	ldr	w3, [x22, #8]
   1cd70:	mov	x0, x21
   1cd74:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cd78:	add	x2, x2, #0xd30
   1cd7c:	bl	7590 <snprintf@plt>
   1cd80:	sxtw	x1, w0
   1cd84:	tbnz	w1, #31, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>
   1cd88:	cmp	x19, w1, sxtw
   1cd8c:	b.cc	1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>  // b.lo, b.ul, b.last
   1cd90:	sub	x19, x19, x1
   1cd94:	add	x21, x21, x1
   1cd98:	tbz	w20, #3, 1cd28 <scols_init_debug@@SMARTCOLS_2.25+0x7bc8>
   1cd9c:	mov	x1, x19
   1cda0:	mov	x0, x21
   1cda4:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cda8:	mov	x3, #0x0                   	// #0
   1cdac:	add	x2, x2, #0xd40
   1cdb0:	bl	7590 <snprintf@plt>
   1cdb4:	sxtw	x1, w0
   1cdb8:	tbnz	w1, #31, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>
   1cdbc:	cmp	x19, w1, sxtw
   1cdc0:	b.cc	1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>  // b.lo, b.ul, b.last
   1cdc4:	sub	x19, x19, x1
   1cdc8:	add	x21, x21, x1
   1cdcc:	tbz	w20, #2, 1cd30 <scols_init_debug@@SMARTCOLS_2.25+0x7bd0>
   1cdd0:	mov	x0, x22
   1cdd4:	bl	1cab8 <scols_init_debug@@SMARTCOLS_2.25+0x7958>
   1cdd8:	mov	w3, #0x8889                	// #34953
   1cddc:	mov	w4, w0
   1cde0:	movk	w3, #0x8888, lsl #16
   1cde4:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cde8:	mov	x0, x21
   1cdec:	mov	x1, x19
   1cdf0:	smull	x5, w4, w3
   1cdf4:	add	x2, x2, #0xd50
   1cdf8:	lsr	x5, x5, #32
   1cdfc:	add	w5, w4, w5
   1ce00:	asr	w5, w5, #5
   1ce04:	sub	w4, w5, w4, asr #31
   1ce08:	smull	x3, w4, w3
   1ce0c:	lsr	x3, x3, #32
   1ce10:	add	w3, w4, w3
   1ce14:	asr	w3, w3, #5
   1ce18:	sub	w3, w3, w4, asr #31
   1ce1c:	lsl	w5, w3, #4
   1ce20:	sub	w5, w5, w3
   1ce24:	subs	w4, w4, w5, lsl #2
   1ce28:	cneg	w4, w4, mi  // mi = first
   1ce2c:	bl	7590 <snprintf@plt>
   1ce30:	tbnz	w0, #31, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>
   1ce34:	cmp	x19, w0, sxtw
   1ce38:	b.cs	1cd30 <scols_init_debug@@SMARTCOLS_2.25+0x7bd0>  // b.hs, b.nlast
   1ce3c:	nop
   1ce40:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ce44:	add	x1, x1, #0xd08
   1ce48:	mov	w2, #0x5                   	// #5
   1ce4c:	mov	x0, #0x0                   	// #0
   1ce50:	bl	7e40 <dcgettext@plt>
   1ce54:	bl	7d60 <warnx@plt>
   1ce58:	mov	w0, #0xffffffff            	// #-1
   1ce5c:	b	1cd34 <scols_init_debug@@SMARTCOLS_2.25+0x7bd4>
   1ce60:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ce64:	mov	x1, x19
   1ce68:	add	x2, x2, #0xd48
   1ce6c:	mov	x0, x21
   1ce70:	mov	x3, #0x0                   	// #0
   1ce74:	bl	7590 <snprintf@plt>
   1ce78:	tbnz	w0, #31, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>
   1ce7c:	cmp	x19, w0, sxtw
   1ce80:	sxtw	x0, w0
   1ce84:	b.cc	1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>  // b.lo, b.ul, b.last
   1ce88:	sub	x19, x19, x0
   1ce8c:	add	x21, x21, x0
   1ce90:	tbz	w20, #2, 1cd30 <scols_init_debug@@SMARTCOLS_2.25+0x7bd0>
   1ce94:	b	1cdd0 <scols_init_debug@@SMARTCOLS_2.25+0x7c70>
   1ce98:	ldp	w5, w4, [x22, #12]
   1ce9c:	mov	x1, x3
   1cea0:	ldrsw	x3, [x22, #20]
   1cea4:	mov	x0, x21
   1cea8:	add	w4, w4, #0x1
   1ceac:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1ceb0:	add	x3, x3, #0x76c
   1ceb4:	add	x2, x2, #0xcf8
   1ceb8:	bl	7590 <snprintf@plt>
   1cebc:	sxtw	x1, w0
   1cec0:	tbnz	w1, #31, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>
   1cec4:	cmp	x19, w1, sxtw
   1cec8:	b.cc	1ce40 <scols_init_debug@@SMARTCOLS_2.25+0x7ce0>  // b.lo, b.ul, b.last
   1cecc:	sub	x19, x19, x1
   1ced0:	add	x21, x21, x1
   1ced4:	b	1cd14 <scols_init_debug@@SMARTCOLS_2.25+0x7bb4>
   1ced8:	stp	x29, x30, [sp, #-128]!
   1cedc:	mov	x29, sp
   1cee0:	stp	x19, x20, [sp, #16]
   1cee4:	mov	w19, w1
   1cee8:	mov	x20, x3
   1ceec:	stp	x21, x22, [sp, #32]
   1cef0:	mov	x21, x2
   1cef4:	mov	x22, x0
   1cef8:	str	x23, [sp, #48]
   1cefc:	add	x23, sp, #0x48
   1cf00:	mov	x1, x23
   1cf04:	tbz	w19, #6, 1cf48 <scols_init_debug@@SMARTCOLS_2.25+0x7de8>
   1cf08:	bl	7820 <gmtime_r@plt>
   1cf0c:	cbz	x0, 1d0d0 <scols_init_debug@@SMARTCOLS_2.25+0x7f70>
   1cf10:	tbnz	w19, #0, 1d090 <scols_init_debug@@SMARTCOLS_2.25+0x7f30>
   1cf14:	and	w0, w19, #0x3
   1cf18:	cmp	w0, #0x3
   1cf1c:	b.eq	1cf50 <scols_init_debug@@SMARTCOLS_2.25+0x7df0>  // b.none
   1cf20:	tbnz	w19, #1, 1cf70 <scols_init_debug@@SMARTCOLS_2.25+0x7e10>
   1cf24:	tbnz	w19, #3, 1cfa8 <scols_init_debug@@SMARTCOLS_2.25+0x7e48>
   1cf28:	tbnz	w19, #4, 1d058 <scols_init_debug@@SMARTCOLS_2.25+0x7ef8>
   1cf2c:	tbnz	w19, #2, 1cfe8 <scols_init_debug@@SMARTCOLS_2.25+0x7e88>
   1cf30:	mov	w0, #0x0                   	// #0
   1cf34:	ldp	x19, x20, [sp, #16]
   1cf38:	ldp	x21, x22, [sp, #32]
   1cf3c:	ldr	x23, [sp, #48]
   1cf40:	ldp	x29, x30, [sp], #128
   1cf44:	ret
   1cf48:	bl	7440 <localtime_r@plt>
   1cf4c:	b	1cf0c <scols_init_debug@@SMARTCOLS_2.25+0x7dac>
   1cf50:	cbz	x20, 1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>
   1cf54:	tst	x19, #0x20
   1cf58:	mov	w0, #0x54                  	// #84
   1cf5c:	mov	w1, #0x20                  	// #32
   1cf60:	csel	w0, w0, w1, ne  // ne = any
   1cf64:	strb	w0, [x21], #1
   1cf68:	sub	x20, x20, #0x1
   1cf6c:	tbz	w19, #1, 1cf24 <scols_init_debug@@SMARTCOLS_2.25+0x7dc4>
   1cf70:	ldp	w5, w4, [sp, #72]
   1cf74:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cf78:	ldr	w3, [sp, #80]
   1cf7c:	add	x2, x2, #0xd30
   1cf80:	mov	x1, x20
   1cf84:	mov	x0, x21
   1cf88:	bl	7590 <snprintf@plt>
   1cf8c:	tbnz	w0, #31, 1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>
   1cf90:	cmp	x20, w0, sxtw
   1cf94:	sxtw	x0, w0
   1cf98:	b.cc	1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>  // b.lo, b.ul, b.last
   1cf9c:	sub	x20, x20, x0
   1cfa0:	add	x21, x21, x0
   1cfa4:	tbz	w19, #3, 1cf28 <scols_init_debug@@SMARTCOLS_2.25+0x7dc8>
   1cfa8:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cfac:	mov	x1, x20
   1cfb0:	add	x2, x2, #0xd40
   1cfb4:	mov	x0, x21
   1cfb8:	mov	x3, #0x0                   	// #0
   1cfbc:	bl	7590 <snprintf@plt>
   1cfc0:	tbz	w0, #31, 1d074 <scols_init_debug@@SMARTCOLS_2.25+0x7f14>
   1cfc4:	nop
   1cfc8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1cfcc:	add	x1, x1, #0xd08
   1cfd0:	mov	w2, #0x5                   	// #5
   1cfd4:	mov	x0, #0x0                   	// #0
   1cfd8:	bl	7e40 <dcgettext@plt>
   1cfdc:	bl	7d60 <warnx@plt>
   1cfe0:	mov	w0, #0xffffffff            	// #-1
   1cfe4:	b	1cf34 <scols_init_debug@@SMARTCOLS_2.25+0x7dd4>
   1cfe8:	mov	x0, x23
   1cfec:	bl	1cab8 <scols_init_debug@@SMARTCOLS_2.25+0x7958>
   1cff0:	mov	w3, #0x8889                	// #34953
   1cff4:	mov	w4, w0
   1cff8:	movk	w3, #0x8888, lsl #16
   1cffc:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d000:	mov	x0, x21
   1d004:	mov	x1, x20
   1d008:	smull	x5, w4, w3
   1d00c:	add	x2, x2, #0xd50
   1d010:	lsr	x5, x5, #32
   1d014:	add	w5, w4, w5
   1d018:	asr	w5, w5, #5
   1d01c:	sub	w4, w5, w4, asr #31
   1d020:	smull	x3, w4, w3
   1d024:	lsr	x3, x3, #32
   1d028:	add	w3, w4, w3
   1d02c:	asr	w3, w3, #5
   1d030:	sub	w3, w3, w4, asr #31
   1d034:	lsl	w5, w3, #4
   1d038:	sub	w5, w5, w3
   1d03c:	subs	w4, w4, w5, lsl #2
   1d040:	cneg	w4, w4, mi  // mi = first
   1d044:	bl	7590 <snprintf@plt>
   1d048:	tbnz	w0, #31, 1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>
   1d04c:	cmp	x20, w0, sxtw
   1d050:	b.cs	1cf30 <scols_init_debug@@SMARTCOLS_2.25+0x7dd0>  // b.hs, b.nlast
   1d054:	b	1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>
   1d058:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d05c:	mov	x1, x20
   1d060:	add	x2, x2, #0xd48
   1d064:	mov	x0, x21
   1d068:	mov	x3, #0x0                   	// #0
   1d06c:	bl	7590 <snprintf@plt>
   1d070:	tbnz	w0, #31, 1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>
   1d074:	cmp	x20, w0, sxtw
   1d078:	sxtw	x0, w0
   1d07c:	b.cc	1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>  // b.lo, b.ul, b.last
   1d080:	sub	x20, x20, x0
   1d084:	add	x21, x21, x0
   1d088:	tbz	w19, #2, 1cf30 <scols_init_debug@@SMARTCOLS_2.25+0x7dd0>
   1d08c:	b	1cfe8 <scols_init_debug@@SMARTCOLS_2.25+0x7e88>
   1d090:	ldp	w5, w4, [sp, #84]
   1d094:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d098:	ldrsw	x3, [sp, #92]
   1d09c:	add	x2, x2, #0xcf8
   1d0a0:	mov	x1, x20
   1d0a4:	mov	x0, x21
   1d0a8:	add	x3, x3, #0x76c
   1d0ac:	add	w4, w4, #0x1
   1d0b0:	bl	7590 <snprintf@plt>
   1d0b4:	tbnz	w0, #31, 1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>
   1d0b8:	cmp	x20, w0, sxtw
   1d0bc:	sxtw	x0, w0
   1d0c0:	b.cc	1cfc8 <scols_init_debug@@SMARTCOLS_2.25+0x7e68>  // b.lo, b.ul, b.last
   1d0c4:	sub	x20, x20, x0
   1d0c8:	add	x21, x21, x0
   1d0cc:	b	1cf14 <scols_init_debug@@SMARTCOLS_2.25+0x7db4>
   1d0d0:	mov	w2, #0x5                   	// #5
   1d0d4:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d0d8:	mov	x0, #0x0                   	// #0
   1d0dc:	add	x1, x1, #0xd60
   1d0e0:	bl	7e40 <dcgettext@plt>
   1d0e4:	mov	x1, x22
   1d0e8:	bl	7d60 <warnx@plt>
   1d0ec:	mov	w0, #0xffffffff            	// #-1
   1d0f0:	b	1cf34 <scols_init_debug@@SMARTCOLS_2.25+0x7dd4>
   1d0f4:	nop
   1d0f8:	stp	x29, x30, [sp, #-176]!
   1d0fc:	mov	x29, sp
   1d100:	stp	x21, x22, [sp, #32]
   1d104:	mov	x21, x0
   1d108:	mov	x22, x3
   1d10c:	ldr	x0, [x1]
   1d110:	stp	x19, x20, [sp, #16]
   1d114:	mov	x19, x1
   1d118:	stp	x23, x24, [sp, #48]
   1d11c:	mov	x20, x4
   1d120:	mov	w23, w2
   1d124:	cbz	x0, 1d1c0 <scols_init_debug@@SMARTCOLS_2.25+0x8060>
   1d128:	add	x24, sp, #0x40
   1d12c:	mov	x0, x21
   1d130:	mov	x1, x24
   1d134:	bl	7440 <localtime_r@plt>
   1d138:	add	x1, sp, #0x78
   1d13c:	mov	x0, x19
   1d140:	bl	7440 <localtime_r@plt>
   1d144:	ldr	w0, [sp, #92]
   1d148:	ldr	w1, [sp, #148]
   1d14c:	cmp	w1, w0
   1d150:	ldr	w1, [sp, #84]
   1d154:	ldr	w0, [sp, #140]
   1d158:	b.eq	1d19c <scols_init_debug@@SMARTCOLS_2.25+0x803c>  // b.none
   1d15c:	cmp	w1, w0
   1d160:	b.ne	1d1a4 <scols_init_debug@@SMARTCOLS_2.25+0x8044>  // b.any
   1d164:	mov	x3, x24
   1d168:	mov	x1, x20
   1d16c:	mov	x0, x22
   1d170:	tbz	w23, #1, 1d1d0 <scols_init_debug@@SMARTCOLS_2.25+0x8070>
   1d174:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d178:	add	x2, x2, #0xd90
   1d17c:	bl	74c0 <strftime@plt>
   1d180:	cmp	w0, #0x0
   1d184:	csetm	w0, le
   1d188:	ldp	x19, x20, [sp, #16]
   1d18c:	ldp	x21, x22, [sp, #32]
   1d190:	ldp	x23, x24, [sp, #48]
   1d194:	ldp	x29, x30, [sp], #176
   1d198:	ret
   1d19c:	cmp	w1, w0
   1d1a0:	b.eq	1d1e0 <scols_init_debug@@SMARTCOLS_2.25+0x8080>  // b.none
   1d1a4:	mov	x3, x24
   1d1a8:	mov	x1, x20
   1d1ac:	mov	x0, x22
   1d1b0:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d1b4:	add	x2, x2, #0xda8
   1d1b8:	bl	74c0 <strftime@plt>
   1d1bc:	b	1d180 <scols_init_debug@@SMARTCOLS_2.25+0x8020>
   1d1c0:	mov	x0, x19
   1d1c4:	mov	x1, #0x0                   	// #0
   1d1c8:	bl	7810 <gettimeofday@plt>
   1d1cc:	b	1d128 <scols_init_debug@@SMARTCOLS_2.25+0x7fc8>
   1d1d0:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d1d4:	add	x2, x2, #0xda0
   1d1d8:	bl	74c0 <strftime@plt>
   1d1dc:	b	1d180 <scols_init_debug@@SMARTCOLS_2.25+0x8020>
   1d1e0:	ldp	w4, w3, [sp, #68]
   1d1e4:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d1e8:	mov	x0, x22
   1d1ec:	mov	x1, x20
   1d1f0:	add	x2, x2, #0xd80
   1d1f4:	bl	7590 <snprintf@plt>
   1d1f8:	tbnz	w0, #31, 1d218 <scols_init_debug@@SMARTCOLS_2.25+0x80b8>
   1d1fc:	cmp	x20, w0, sxtw
   1d200:	csetm	w0, cc  // cc = lo, ul, last
   1d204:	ldp	x19, x20, [sp, #16]
   1d208:	ldp	x21, x22, [sp, #32]
   1d20c:	ldp	x23, x24, [sp, #48]
   1d210:	ldp	x29, x30, [sp], #176
   1d214:	ret
   1d218:	mov	w0, #0xffffffff            	// #-1
   1d21c:	b	1d188 <scols_init_debug@@SMARTCOLS_2.25+0x8028>
   1d220:	stp	x29, x30, [sp, #-80]!
   1d224:	mov	x29, sp
   1d228:	add	x2, sp, #0x40
   1d22c:	stp	x19, x20, [sp, #16]
   1d230:	mov	x20, x0
   1d234:	mov	x19, x1
   1d238:	mov	w0, #0x1                   	// #1
   1d23c:	mov	x1, #0x5413                	// #21523
   1d240:	stp	x21, x22, [sp, #32]
   1d244:	bl	8130 <ioctl@plt>
   1d248:	cbz	w0, 1d2e4 <scols_init_debug@@SMARTCOLS_2.25+0x8184>
   1d24c:	mov	w21, #0x0                   	// #0
   1d250:	cbz	x20, 1d2fc <scols_init_debug@@SMARTCOLS_2.25+0x819c>
   1d254:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d258:	add	x0, x0, #0xf10
   1d25c:	bl	7ff0 <getenv@plt>
   1d260:	mov	x22, x0
   1d264:	cbz	x0, 1d380 <scols_init_debug@@SMARTCOLS_2.25+0x8220>
   1d268:	str	x23, [sp, #48]
   1d26c:	str	xzr, [sp, #72]
   1d270:	bl	7fd0 <__errno_location@plt>
   1d274:	mov	x23, x0
   1d278:	add	x1, sp, #0x48
   1d27c:	mov	x0, x22
   1d280:	mov	w2, #0xa                   	// #10
   1d284:	str	wzr, [x23]
   1d288:	bl	7b00 <strtol@plt>
   1d28c:	ldr	w1, [x23]
   1d290:	cbnz	w1, 1d370 <scols_init_debug@@SMARTCOLS_2.25+0x8210>
   1d294:	ldr	x1, [sp, #72]
   1d298:	cbz	x1, 1d370 <scols_init_debug@@SMARTCOLS_2.25+0x8210>
   1d29c:	ldrsb	w2, [x1]
   1d2a0:	cmp	w2, #0x0
   1d2a4:	ccmp	x22, x1, #0x2, eq  // eq = none
   1d2a8:	b.cs	1d370 <scols_init_debug@@SMARTCOLS_2.25+0x8210>  // b.hs, b.nlast
   1d2ac:	sub	x2, x0, #0x1
   1d2b0:	mov	x1, #0x7ffffffe            	// #2147483646
   1d2b4:	cmp	x2, x1
   1d2b8:	b.hi	1d370 <scols_init_debug@@SMARTCOLS_2.25+0x8210>  // b.pmore
   1d2bc:	ldr	x23, [sp, #48]
   1d2c0:	str	w0, [x20]
   1d2c4:	cbz	x19, 1d2d0 <scols_init_debug@@SMARTCOLS_2.25+0x8170>
   1d2c8:	cbz	w21, 1d300 <scols_init_debug@@SMARTCOLS_2.25+0x81a0>
   1d2cc:	str	w21, [x19]
   1d2d0:	mov	w0, #0x0                   	// #0
   1d2d4:	ldp	x19, x20, [sp, #16]
   1d2d8:	ldp	x21, x22, [sp, #32]
   1d2dc:	ldp	x29, x30, [sp], #80
   1d2e0:	ret
   1d2e4:	ldrh	w21, [sp, #64]
   1d2e8:	cbz	x20, 1d2c4 <scols_init_debug@@SMARTCOLS_2.25+0x8164>
   1d2ec:	ldrh	w0, [sp, #66]
   1d2f0:	cbz	w0, 1d254 <scols_init_debug@@SMARTCOLS_2.25+0x80f4>
   1d2f4:	str	w0, [x20]
   1d2f8:	b	1d2c4 <scols_init_debug@@SMARTCOLS_2.25+0x8164>
   1d2fc:	cbz	x19, 1d2d0 <scols_init_debug@@SMARTCOLS_2.25+0x8170>
   1d300:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d304:	add	x0, x0, #0xf18
   1d308:	bl	7ff0 <getenv@plt>
   1d30c:	mov	x20, x0
   1d310:	cbz	x0, 1d368 <scols_init_debug@@SMARTCOLS_2.25+0x8208>
   1d314:	str	xzr, [sp, #72]
   1d318:	bl	7fd0 <__errno_location@plt>
   1d31c:	mov	x22, x0
   1d320:	add	x1, sp, #0x48
   1d324:	mov	x0, x20
   1d328:	mov	w2, #0xa                   	// #10
   1d32c:	str	wzr, [x22]
   1d330:	bl	7b00 <strtol@plt>
   1d334:	mov	x21, x0
   1d338:	ldr	w0, [x22]
   1d33c:	cbnz	w0, 1d368 <scols_init_debug@@SMARTCOLS_2.25+0x8208>
   1d340:	ldr	x0, [sp, #72]
   1d344:	cbz	x0, 1d368 <scols_init_debug@@SMARTCOLS_2.25+0x8208>
   1d348:	ldrsb	w1, [x0]
   1d34c:	cmp	w1, #0x0
   1d350:	ccmp	x20, x0, #0x2, eq  // eq = none
   1d354:	b.cs	1d368 <scols_init_debug@@SMARTCOLS_2.25+0x8208>  // b.hs, b.nlast
   1d358:	sub	x1, x21, #0x1
   1d35c:	mov	x0, #0x7ffffffe            	// #2147483646
   1d360:	cmp	x1, x0
   1d364:	b.ls	1d2cc <scols_init_debug@@SMARTCOLS_2.25+0x816c>  // b.plast
   1d368:	mov	w21, #0xffffffff            	// #-1
   1d36c:	b	1d2cc <scols_init_debug@@SMARTCOLS_2.25+0x816c>
   1d370:	mov	w0, #0xffffffff            	// #-1
   1d374:	ldr	x23, [sp, #48]
   1d378:	str	w0, [x20]
   1d37c:	b	1d2c4 <scols_init_debug@@SMARTCOLS_2.25+0x8164>
   1d380:	mov	w0, #0xffffffff            	// #-1
   1d384:	str	w0, [x20]
   1d388:	b	1d2c4 <scols_init_debug@@SMARTCOLS_2.25+0x8164>
   1d38c:	nop
   1d390:	stp	x29, x30, [sp, #-48]!
   1d394:	mov	x1, #0x0                   	// #0
   1d398:	mov	x29, sp
   1d39c:	str	x19, [sp, #16]
   1d3a0:	mov	w19, w0
   1d3a4:	add	x0, sp, #0x2c
   1d3a8:	str	wzr, [sp, #44]
   1d3ac:	bl	1d220 <scols_init_debug@@SMARTCOLS_2.25+0x80c0>
   1d3b0:	ldr	w0, [sp, #44]
   1d3b4:	cmp	w0, #0x0
   1d3b8:	csel	w0, w0, w19, gt
   1d3bc:	ldr	x19, [sp, #16]
   1d3c0:	ldp	x29, x30, [sp], #48
   1d3c4:	ret
   1d3c8:	stp	x29, x30, [sp, #-16]!
   1d3cc:	mov	w0, #0x0                   	// #0
   1d3d0:	mov	x29, sp
   1d3d4:	bl	7d80 <isatty@plt>
   1d3d8:	mov	w1, #0x0                   	// #0
   1d3dc:	cbz	w0, 1d3ec <scols_init_debug@@SMARTCOLS_2.25+0x828c>
   1d3e0:	mov	w0, w1
   1d3e4:	ldp	x29, x30, [sp], #16
   1d3e8:	ret
   1d3ec:	mov	w0, #0x1                   	// #1
   1d3f0:	bl	7d80 <isatty@plt>
   1d3f4:	mov	w1, #0x1                   	// #1
   1d3f8:	cbnz	w0, 1d3e0 <scols_init_debug@@SMARTCOLS_2.25+0x8280>
   1d3fc:	mov	w0, #0x2                   	// #2
   1d400:	bl	7d80 <isatty@plt>
   1d404:	cmp	w0, #0x0
   1d408:	mov	w1, #0xffffffea            	// #-22
   1d40c:	mov	w0, #0x2                   	// #2
   1d410:	csel	w1, w1, w0, eq  // eq = none
   1d414:	mov	w0, w1
   1d418:	ldp	x29, x30, [sp], #16
   1d41c:	ret
   1d420:	stp	x29, x30, [sp, #-48]!
   1d424:	mov	x29, sp
   1d428:	stp	x19, x20, [sp, #16]
   1d42c:	mov	x20, x1
   1d430:	stp	x21, x22, [sp, #32]
   1d434:	mov	x22, x0
   1d438:	mov	x21, x2
   1d43c:	cbz	x1, 1d444 <scols_init_debug@@SMARTCOLS_2.25+0x82e4>
   1d440:	str	xzr, [x1]
   1d444:	cbz	x22, 1d44c <scols_init_debug@@SMARTCOLS_2.25+0x82ec>
   1d448:	str	xzr, [x22]
   1d44c:	cbz	x21, 1d454 <scols_init_debug@@SMARTCOLS_2.25+0x82f4>
   1d450:	str	xzr, [x21]
   1d454:	bl	1d3c8 <scols_init_debug@@SMARTCOLS_2.25+0x8268>
   1d458:	mov	w1, w0
   1d45c:	tbnz	w0, #31, 1d4d4 <scols_init_debug@@SMARTCOLS_2.25+0x8374>
   1d460:	bl	7430 <ttyname@plt>
   1d464:	mov	x19, x0
   1d468:	cbz	x0, 1d500 <scols_init_debug@@SMARTCOLS_2.25+0x83a0>
   1d46c:	cbz	x22, 1d474 <scols_init_debug@@SMARTCOLS_2.25+0x8314>
   1d470:	str	x0, [x22]
   1d474:	orr	x0, x20, x21
   1d478:	cbz	x0, 1d4e8 <scols_init_debug@@SMARTCOLS_2.25+0x8388>
   1d47c:	mov	x0, x19
   1d480:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d484:	mov	x2, #0x5                   	// #5
   1d488:	add	x1, x1, #0xf20
   1d48c:	bl	7790 <strncmp@plt>
   1d490:	cmp	w0, #0x0
   1d494:	add	x0, x19, #0x5
   1d498:	csel	x19, x0, x19, eq  // eq = none
   1d49c:	cbz	x20, 1d4a8 <scols_init_debug@@SMARTCOLS_2.25+0x8348>
   1d4a0:	str	x19, [x20]
   1d4a4:	cbz	x21, 1d4e8 <scols_init_debug@@SMARTCOLS_2.25+0x8388>
   1d4a8:	ldrsb	w20, [x19]
   1d4ac:	cbz	w20, 1d4e8 <scols_init_debug@@SMARTCOLS_2.25+0x8388>
   1d4b0:	bl	7ae0 <__ctype_b_loc@plt>
   1d4b4:	ldr	x1, [x0]
   1d4b8:	b	1d4c4 <scols_init_debug@@SMARTCOLS_2.25+0x8364>
   1d4bc:	ldrsb	w20, [x19, #1]!
   1d4c0:	cbz	w20, 1d4e8 <scols_init_debug@@SMARTCOLS_2.25+0x8388>
   1d4c4:	ldrh	w0, [x1, w20, sxtw #1]
   1d4c8:	tbz	w0, #11, 1d4bc <scols_init_debug@@SMARTCOLS_2.25+0x835c>
   1d4cc:	mov	w1, #0x0                   	// #0
   1d4d0:	str	x19, [x21]
   1d4d4:	mov	w0, w1
   1d4d8:	ldp	x19, x20, [sp, #16]
   1d4dc:	ldp	x21, x22, [sp, #32]
   1d4e0:	ldp	x29, x30, [sp], #48
   1d4e4:	ret
   1d4e8:	mov	w1, #0x0                   	// #0
   1d4ec:	mov	w0, w1
   1d4f0:	ldp	x19, x20, [sp, #16]
   1d4f4:	ldp	x21, x22, [sp, #32]
   1d4f8:	ldp	x29, x30, [sp], #48
   1d4fc:	ret
   1d500:	mov	w1, #0xffffffff            	// #-1
   1d504:	b	1d4d4 <scols_init_debug@@SMARTCOLS_2.25+0x8374>
   1d508:	stp	x29, x30, [sp, #-32]!
   1d50c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d510:	mov	x29, sp
   1d514:	str	x19, [sp, #16]
   1d518:	mov	x19, x0
   1d51c:	add	x0, x1, #0xf28
   1d520:	bl	7ff0 <getenv@plt>
   1d524:	cmp	x0, #0x0
   1d528:	mov	w1, #0xffffffea            	// #-22
   1d52c:	str	x0, [x19]
   1d530:	csel	w0, w1, wzr, ne  // ne = any
   1d534:	ldr	x19, [sp, #16]
   1d538:	ldp	x29, x30, [sp], #32
   1d53c:	ret
   1d540:	stp	x29, x30, [sp, #-48]!
   1d544:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d548:	add	x0, x0, #0xf38
   1d54c:	mov	x29, sp
   1d550:	stp	x19, x20, [sp, #16]
   1d554:	bl	7ff0 <getenv@plt>
   1d558:	mov	x19, x0
   1d55c:	cmp	x19, #0x0
   1d560:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d564:	add	x0, x0, #0xf30
   1d568:	csel	x19, x0, x19, eq  // eq = none
   1d56c:	mov	x0, x19
   1d570:	bl	7930 <strdup@plt>
   1d574:	stp	x21, x22, [sp, #32]
   1d578:	cbz	x0, 1d5f8 <scols_init_debug@@SMARTCOLS_2.25+0x8498>
   1d57c:	bl	78d0 <__xpg_basename@plt>
   1d580:	mov	x22, x0
   1d584:	bl	72c0 <strlen@plt>
   1d588:	add	x21, x0, #0x2
   1d58c:	mov	x0, x21
   1d590:	bl	76a0 <malloc@plt>
   1d594:	mov	x20, x0
   1d598:	cbz	x0, 1d608 <scols_init_debug@@SMARTCOLS_2.25+0x84a8>
   1d59c:	mov	w2, #0x2d                  	// #45
   1d5a0:	strb	w2, [x0], #1
   1d5a4:	mov	x1, x22
   1d5a8:	bl	7cf0 <strcpy@plt>
   1d5ac:	mov	x1, x20
   1d5b0:	mov	x2, #0x0                   	// #0
   1d5b4:	mov	x0, x19
   1d5b8:	bl	7380 <execl@plt>
   1d5bc:	bl	7fd0 <__errno_location@plt>
   1d5c0:	mov	x3, x0
   1d5c4:	mov	w2, #0x5                   	// #5
   1d5c8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d5cc:	mov	x0, #0x0                   	// #0
   1d5d0:	add	x1, x1, #0xaf8
   1d5d4:	ldr	w3, [x3]
   1d5d8:	cmp	w3, #0x2
   1d5dc:	cset	w20, eq  // eq = none
   1d5e0:	add	w20, w20, #0x7e
   1d5e4:	bl	7e40 <dcgettext@plt>
   1d5e8:	mov	x1, x0
   1d5ec:	mov	x2, x19
   1d5f0:	mov	w0, w20
   1d5f4:	bl	8120 <err@plt>
   1d5f8:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d5fc:	mov	w0, #0x1                   	// #1
   1d600:	add	x1, x1, #0xad8
   1d604:	bl	8120 <err@plt>
   1d608:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1d60c:	mov	x2, x21
   1d610:	add	x1, x1, #0xb20
   1d614:	mov	w0, #0x1                   	// #1
   1d618:	bl	8120 <err@plt>
   1d61c:	nop
   1d620:	cbz	x0, 1d65c <scols_init_debug@@SMARTCOLS_2.25+0x84fc>
   1d624:	stp	x29, x30, [sp, #-32]!
   1d628:	mov	x29, sp
   1d62c:	stp	x19, x20, [sp, #16]
   1d630:	mov	x20, x0
   1d634:	ldr	x0, [x0]
   1d638:	cbz	x0, 1d64c <scols_init_debug@@SMARTCOLS_2.25+0x84ec>
   1d63c:	mov	x19, x20
   1d640:	bl	7b50 <free@plt>
   1d644:	ldr	x0, [x19, #8]!
   1d648:	cbnz	x0, 1d640 <scols_init_debug@@SMARTCOLS_2.25+0x84e0>
   1d64c:	str	xzr, [x20]
   1d650:	ldp	x19, x20, [sp, #16]
   1d654:	ldp	x29, x30, [sp], #32
   1d658:	ret
   1d65c:	ret
   1d660:	stp	x29, x30, [sp, #-32]!
   1d664:	mov	x29, sp
   1d668:	str	x19, [sp, #16]
   1d66c:	mov	x19, x0
   1d670:	bl	1d620 <scols_init_debug@@SMARTCOLS_2.25+0x84c0>
   1d674:	mov	x0, x19
   1d678:	bl	7b50 <free@plt>
   1d67c:	mov	x0, #0x0                   	// #0
   1d680:	ldr	x19, [sp, #16]
   1d684:	ldp	x29, x30, [sp], #32
   1d688:	ret
   1d68c:	nop
   1d690:	mov	x1, x0
   1d694:	cbz	x0, 1d6b8 <scols_init_debug@@SMARTCOLS_2.25+0x8558>
   1d698:	ldr	x0, [x0]
   1d69c:	cbz	x0, 1d6b8 <scols_init_debug@@SMARTCOLS_2.25+0x8558>
   1d6a0:	mov	w0, #0x0                   	// #0
   1d6a4:	nop
   1d6a8:	ldr	x2, [x1, #8]!
   1d6ac:	add	w0, w0, #0x1
   1d6b0:	cbnz	x2, 1d6a8 <scols_init_debug@@SMARTCOLS_2.25+0x8548>
   1d6b4:	ret
   1d6b8:	mov	w0, #0x0                   	// #0
   1d6bc:	ret
   1d6c0:	stp	x29, x30, [sp, #-48]!
   1d6c4:	mov	x29, sp
   1d6c8:	stp	x19, x20, [sp, #16]
   1d6cc:	mov	x20, x0
   1d6d0:	str	x21, [sp, #32]
   1d6d4:	bl	1d690 <scols_init_debug@@SMARTCOLS_2.25+0x8530>
   1d6d8:	add	w0, w0, #0x1
   1d6dc:	lsl	x0, x0, #3
   1d6e0:	bl	76a0 <malloc@plt>
   1d6e4:	mov	x21, x0
   1d6e8:	cbz	x0, 1d71c <scols_init_debug@@SMARTCOLS_2.25+0x85bc>
   1d6ec:	cbz	x20, 1d730 <scols_init_debug@@SMARTCOLS_2.25+0x85d0>
   1d6f0:	mov	x19, x0
   1d6f4:	ldr	x0, [x20]
   1d6f8:	cbz	x0, 1d718 <scols_init_debug@@SMARTCOLS_2.25+0x85b8>
   1d6fc:	nop
   1d700:	bl	7930 <strdup@plt>
   1d704:	str	x0, [x19]
   1d708:	add	x19, x19, #0x8
   1d70c:	cbz	x0, 1d738 <scols_init_debug@@SMARTCOLS_2.25+0x85d8>
   1d710:	ldr	x0, [x20, #8]!
   1d714:	cbnz	x0, 1d700 <scols_init_debug@@SMARTCOLS_2.25+0x85a0>
   1d718:	str	xzr, [x19]
   1d71c:	mov	x0, x21
   1d720:	ldp	x19, x20, [sp, #16]
   1d724:	ldr	x21, [sp, #32]
   1d728:	ldp	x29, x30, [sp], #48
   1d72c:	ret
   1d730:	mov	x19, x0
   1d734:	b	1d718 <scols_init_debug@@SMARTCOLS_2.25+0x85b8>
   1d738:	mov	x0, x21
   1d73c:	mov	x21, #0x0                   	// #0
   1d740:	bl	1d660 <scols_init_debug@@SMARTCOLS_2.25+0x8500>
   1d744:	b	1d71c <scols_init_debug@@SMARTCOLS_2.25+0x85bc>
   1d748:	stp	x29, x30, [sp, #-96]!
   1d74c:	mov	x29, sp
   1d750:	stp	x21, x22, [sp, #32]
   1d754:	cbz	x0, 1d8c8 <scols_init_debug@@SMARTCOLS_2.25+0x8768>
   1d758:	cmn	x0, #0x1
   1d75c:	mov	x21, x0
   1d760:	str	x23, [sp, #48]
   1d764:	mov	x23, x1
   1d768:	ldp	x2, x3, [x1]
   1d76c:	stp	x2, x3, [sp, #64]
   1d770:	cset	w6, ne  // ne = any
   1d774:	ldp	x0, x1, [x1, #16]
   1d778:	stp	x0, x1, [sp, #80]
   1d77c:	add	w6, w6, #0x1
   1d780:	ldr	w4, [sp, #88]
   1d784:	stp	x19, x20, [sp, #16]
   1d788:	ldr	w20, [x23, #24]
   1d78c:	ldr	x19, [x23]
   1d790:	ldp	x3, x0, [sp, #64]
   1d794:	b	1d7b4 <scols_init_debug@@SMARTCOLS_2.25+0x8654>
   1d798:	mov	x5, x3
   1d79c:	str	x2, [sp, #64]
   1d7a0:	mov	x3, x2
   1d7a4:	ldr	x2, [x5]
   1d7a8:	cmn	x2, #0x1
   1d7ac:	cbz	x2, 1d7e8 <scols_init_debug@@SMARTCOLS_2.25+0x8688>
   1d7b0:	cinc	w6, w6, ne  // ne = any
   1d7b4:	add	x2, x3, #0xf
   1d7b8:	add	w7, w4, #0x8
   1d7bc:	and	x2, x2, #0xfffffffffffffff8
   1d7c0:	tbz	w4, #31, 1d798 <scols_init_debug@@SMARTCOLS_2.25+0x8638>
   1d7c4:	add	x2, x3, #0xf
   1d7c8:	add	x5, x0, w4, sxtw
   1d7cc:	cmp	w7, #0x0
   1d7d0:	mov	w4, w7
   1d7d4:	and	x2, x2, #0xfffffffffffffff8
   1d7d8:	b.gt	1d798 <scols_init_debug@@SMARTCOLS_2.25+0x8638>
   1d7dc:	ldr	x2, [x5]
   1d7e0:	cmn	x2, #0x1
   1d7e4:	cbnz	x2, 1d7b0 <scols_init_debug@@SMARTCOLS_2.25+0x8650>
   1d7e8:	ubfiz	x0, x6, #3, #32
   1d7ec:	bl	76a0 <malloc@plt>
   1d7f0:	mov	x22, x0
   1d7f4:	cbz	x0, 1d8e0 <scols_init_debug@@SMARTCOLS_2.25+0x8780>
   1d7f8:	cmn	x21, #0x1
   1d7fc:	b.eq	1d864 <scols_init_debug@@SMARTCOLS_2.25+0x8704>  // b.none
   1d800:	mov	x0, x21
   1d804:	bl	7930 <strdup@plt>
   1d808:	str	x0, [x22]
   1d80c:	cbz	x0, 1d84c <scols_init_debug@@SMARTCOLS_2.25+0x86ec>
   1d810:	mov	w21, #0x1                   	// #1
   1d814:	ldr	x23, [x23, #8]
   1d818:	add	x1, x19, #0xf
   1d81c:	add	w0, w20, #0x8
   1d820:	and	x1, x1, #0xfffffffffffffff8
   1d824:	tbnz	w20, #31, 1d86c <scols_init_debug@@SMARTCOLS_2.25+0x870c>
   1d828:	ldr	x0, [x19]
   1d82c:	mov	x19, x1
   1d830:	cmn	x0, #0x1
   1d834:	cbz	x0, 1d898 <scols_init_debug@@SMARTCOLS_2.25+0x8738>
   1d838:	b.eq	1d8b8 <scols_init_debug@@SMARTCOLS_2.25+0x8758>  // b.none
   1d83c:	bl	7930 <strdup@plt>
   1d840:	str	x0, [x22, w21, uxtw #3]
   1d844:	add	w21, w21, #0x1
   1d848:	cbnz	x0, 1d818 <scols_init_debug@@SMARTCOLS_2.25+0x86b8>
   1d84c:	mov	x0, x22
   1d850:	mov	x22, #0x0                   	// #0
   1d854:	bl	1d660 <scols_init_debug@@SMARTCOLS_2.25+0x8500>
   1d858:	ldp	x19, x20, [sp, #16]
   1d85c:	ldr	x23, [sp, #48]
   1d860:	b	1d8a8 <scols_init_debug@@SMARTCOLS_2.25+0x8748>
   1d864:	mov	w21, #0x0                   	// #0
   1d868:	b	1d814 <scols_init_debug@@SMARTCOLS_2.25+0x86b4>
   1d86c:	add	x3, x23, w20, sxtw
   1d870:	mov	x1, x19
   1d874:	mov	w20, w0
   1d878:	add	x2, x19, #0xf
   1d87c:	cmp	w0, #0x0
   1d880:	b.le	1d8c0 <scols_init_debug@@SMARTCOLS_2.25+0x8760>
   1d884:	ldr	x0, [x19]
   1d888:	and	x1, x2, #0xfffffffffffffff8
   1d88c:	mov	x19, x1
   1d890:	cmn	x0, #0x1
   1d894:	cbnz	x0, 1d838 <scols_init_debug@@SMARTCOLS_2.25+0x86d8>
   1d898:	ldp	x19, x20, [sp, #16]
   1d89c:	add	x21, x22, w21, uxtw #3
   1d8a0:	ldr	x23, [sp, #48]
   1d8a4:	str	xzr, [x21]
   1d8a8:	mov	x0, x22
   1d8ac:	ldp	x21, x22, [sp, #32]
   1d8b0:	ldp	x29, x30, [sp], #96
   1d8b4:	ret
   1d8b8:	mov	x19, x1
   1d8bc:	b	1d818 <scols_init_debug@@SMARTCOLS_2.25+0x86b8>
   1d8c0:	mov	x19, x3
   1d8c4:	b	1d828 <scols_init_debug@@SMARTCOLS_2.25+0x86c8>
   1d8c8:	mov	x0, #0x8                   	// #8
   1d8cc:	bl	76a0 <malloc@plt>
   1d8d0:	mov	x22, x0
   1d8d4:	cbz	x0, 1d8e8 <scols_init_debug@@SMARTCOLS_2.25+0x8788>
   1d8d8:	mov	x21, x0
   1d8dc:	b	1d8a4 <scols_init_debug@@SMARTCOLS_2.25+0x8744>
   1d8e0:	ldp	x19, x20, [sp, #16]
   1d8e4:	ldr	x23, [sp, #48]
   1d8e8:	mov	x22, #0x0                   	// #0
   1d8ec:	b	1d8a8 <scols_init_debug@@SMARTCOLS_2.25+0x8748>
   1d8f0:	stp	x29, x30, [sp, #-272]!
   1d8f4:	mov	w9, #0xffffffc8            	// #-56
   1d8f8:	mov	w8, #0xffffff80            	// #-128
   1d8fc:	mov	x29, sp
   1d900:	add	x10, sp, #0xd0
   1d904:	add	x11, sp, #0x110
   1d908:	stp	x11, x11, [sp, #48]
   1d90c:	str	x10, [sp, #64]
   1d910:	stp	w9, w8, [sp, #72]
   1d914:	ldp	x10, x11, [sp, #48]
   1d918:	stp	x10, x11, [sp, #16]
   1d91c:	ldp	x8, x9, [sp, #64]
   1d920:	stp	x8, x9, [sp, #32]
   1d924:	str	q0, [sp, #80]
   1d928:	str	q1, [sp, #96]
   1d92c:	str	q2, [sp, #112]
   1d930:	str	q3, [sp, #128]
   1d934:	str	q4, [sp, #144]
   1d938:	str	q5, [sp, #160]
   1d93c:	str	q6, [sp, #176]
   1d940:	str	q7, [sp, #192]
   1d944:	stp	x1, x2, [sp, #216]
   1d948:	add	x1, sp, #0x10
   1d94c:	stp	x3, x4, [sp, #232]
   1d950:	stp	x5, x6, [sp, #248]
   1d954:	str	x7, [sp, #264]
   1d958:	bl	1d748 <scols_init_debug@@SMARTCOLS_2.25+0x85e8>
   1d95c:	ldp	x29, x30, [sp], #272
   1d960:	ret
   1d964:	nop
   1d968:	stp	x29, x30, [sp, #-80]!
   1d96c:	mov	x29, sp
   1d970:	stp	x19, x20, [sp, #16]
   1d974:	stp	x21, x22, [sp, #32]
   1d978:	stp	x23, x24, [sp, #48]
   1d97c:	cbz	x0, 1da74 <scols_init_debug@@SMARTCOLS_2.25+0x8914>
   1d980:	mov	x20, x1
   1d984:	add	x23, sp, #0x48
   1d988:	add	x21, sp, #0x40
   1d98c:	mov	x24, x0
   1d990:	mov	x1, x23
   1d994:	mov	x0, x21
   1d998:	mov	x2, x20
   1d99c:	mov	w3, #0x0                   	// #0
   1d9a0:	str	x24, [sp, #64]
   1d9a4:	bl	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x6ec8>
   1d9a8:	cbz	x0, 1da54 <scols_init_debug@@SMARTCOLS_2.25+0x88f4>
   1d9ac:	mov	w19, #0x0                   	// #0
   1d9b0:	mov	x2, x20
   1d9b4:	mov	x1, x23
   1d9b8:	mov	x0, x21
   1d9bc:	mov	w22, w19
   1d9c0:	mov	w3, #0x0                   	// #0
   1d9c4:	add	w19, w19, #0x1
   1d9c8:	bl	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x6ec8>
   1d9cc:	cbnz	x0, 1d9b0 <scols_init_debug@@SMARTCOLS_2.25+0x8850>
   1d9d0:	add	w22, w22, #0x2
   1d9d4:	lsl	x0, x22, #3
   1d9d8:	bl	76a0 <malloc@plt>
   1d9dc:	mov	x22, x0
   1d9e0:	cbz	x0, 1da3c <scols_init_debug@@SMARTCOLS_2.25+0x88dc>
   1d9e4:	mov	x2, x20
   1d9e8:	mov	x1, x23
   1d9ec:	mov	x0, x21
   1d9f0:	mov	w3, #0x0                   	// #0
   1d9f4:	str	x24, [sp, #64]
   1d9f8:	bl	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x6ec8>
   1d9fc:	cbz	x0, 1da5c <scols_init_debug@@SMARTCOLS_2.25+0x88fc>
   1da00:	mov	w19, #0x0                   	// #0
   1da04:	nop
   1da08:	ldr	x1, [sp, #72]
   1da0c:	bl	7c40 <strndup@plt>
   1da10:	str	x0, [x22, w19, uxtw #3]
   1da14:	cbz	x0, 1da64 <scols_init_debug@@SMARTCOLS_2.25+0x8904>
   1da18:	mov	x2, x20
   1da1c:	mov	x1, x23
   1da20:	mov	x0, x21
   1da24:	mov	w3, #0x0                   	// #0
   1da28:	add	w19, w19, #0x1
   1da2c:	bl	1c028 <scols_init_debug@@SMARTCOLS_2.25+0x6ec8>
   1da30:	cbnz	x0, 1da08 <scols_init_debug@@SMARTCOLS_2.25+0x88a8>
   1da34:	add	x19, x22, w19, uxtw #3
   1da38:	str	xzr, [x19]
   1da3c:	mov	x0, x22
   1da40:	ldp	x19, x20, [sp, #16]
   1da44:	ldp	x21, x22, [sp, #32]
   1da48:	ldp	x23, x24, [sp, #48]
   1da4c:	ldp	x29, x30, [sp], #80
   1da50:	ret
   1da54:	mov	x0, #0x8                   	// #8
   1da58:	b	1d9d8 <scols_init_debug@@SMARTCOLS_2.25+0x8878>
   1da5c:	mov	x19, x22
   1da60:	b	1da38 <scols_init_debug@@SMARTCOLS_2.25+0x88d8>
   1da64:	mov	x0, x22
   1da68:	mov	x22, #0x0                   	// #0
   1da6c:	bl	1d660 <scols_init_debug@@SMARTCOLS_2.25+0x8500>
   1da70:	b	1da3c <scols_init_debug@@SMARTCOLS_2.25+0x88dc>
   1da74:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1da78:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1da7c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1da80:	add	x3, x3, #0xf50
   1da84:	add	x1, x1, #0xf40
   1da88:	add	x0, x0, #0xe28
   1da8c:	mov	w2, #0xc1                  	// #193
   1da90:	bl	7fc0 <__assert_fail@plt>
   1da94:	nop
   1da98:	stp	x29, x30, [sp, #-64]!
   1da9c:	mov	x29, sp
   1daa0:	stp	x19, x20, [sp, #16]
   1daa4:	mov	x20, x0
   1daa8:	stp	x21, x22, [sp, #32]
   1daac:	stp	x23, x24, [sp, #48]
   1dab0:	cbz	x1, 1db78 <scols_init_debug@@SMARTCOLS_2.25+0x8a18>
   1dab4:	mov	x21, x1
   1dab8:	mov	x0, x1
   1dabc:	bl	72c0 <strlen@plt>
   1dac0:	mov	x24, x0
   1dac4:	cbz	x20, 1db88 <scols_init_debug@@SMARTCOLS_2.25+0x8a28>
   1dac8:	ldr	x19, [x20]
   1dacc:	cbz	x19, 1db88 <scols_init_debug@@SMARTCOLS_2.25+0x8a28>
   1dad0:	mov	x22, x20
   1dad4:	mov	x0, x19
   1dad8:	mov	x2, #0x0                   	// #0
   1dadc:	nop
   1dae0:	add	x23, x24, x2
   1dae4:	cbz	x2, 1db4c <scols_init_debug@@SMARTCOLS_2.25+0x89ec>
   1dae8:	bl	72c0 <strlen@plt>
   1daec:	mov	x2, x0
   1daf0:	ldr	x0, [x22, #8]!
   1daf4:	add	x2, x23, x2
   1daf8:	cbnz	x0, 1dae0 <scols_init_debug@@SMARTCOLS_2.25+0x8980>
   1dafc:	add	x0, x2, #0x1
   1db00:	bl	76a0 <malloc@plt>
   1db04:	mov	x22, x0
   1db08:	cbz	x0, 1db9c <scols_init_debug@@SMARTCOLS_2.25+0x8a3c>
   1db0c:	nop
   1db10:	mov	x1, x21
   1db14:	cmp	x22, x0
   1db18:	b.eq	1db60 <scols_init_debug@@SMARTCOLS_2.25+0x8a00>  // b.none
   1db1c:	bl	75b0 <stpcpy@plt>
   1db20:	mov	x1, x19
   1db24:	bl	75b0 <stpcpy@plt>
   1db28:	ldr	x19, [x20, #8]!
   1db2c:	cbnz	x19, 1db10 <scols_init_debug@@SMARTCOLS_2.25+0x89b0>
   1db30:	strb	wzr, [x0]
   1db34:	mov	x0, x22
   1db38:	ldp	x19, x20, [sp, #16]
   1db3c:	ldp	x21, x22, [sp, #32]
   1db40:	ldp	x23, x24, [sp, #48]
   1db44:	ldp	x29, x30, [sp], #64
   1db48:	ret
   1db4c:	bl	72c0 <strlen@plt>
   1db50:	mov	x2, x0
   1db54:	ldr	x0, [x22, #8]!
   1db58:	cbnz	x0, 1dae0 <scols_init_debug@@SMARTCOLS_2.25+0x8980>
   1db5c:	b	1dafc <scols_init_debug@@SMARTCOLS_2.25+0x899c>
   1db60:	mov	x1, x19
   1db64:	mov	x0, x22
   1db68:	bl	75b0 <stpcpy@plt>
   1db6c:	ldr	x19, [x20, #8]!
   1db70:	cbnz	x19, 1db10 <scols_init_debug@@SMARTCOLS_2.25+0x89b0>
   1db74:	b	1db30 <scols_init_debug@@SMARTCOLS_2.25+0x89d0>
   1db78:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1db7c:	mov	x24, #0x1                   	// #1
   1db80:	add	x21, x21, #0xf60
   1db84:	b	1dac4 <scols_init_debug@@SMARTCOLS_2.25+0x8964>
   1db88:	mov	x0, #0x1                   	// #1
   1db8c:	bl	76a0 <malloc@plt>
   1db90:	cbz	x0, 1db9c <scols_init_debug@@SMARTCOLS_2.25+0x8a3c>
   1db94:	mov	x22, x0
   1db98:	b	1db30 <scols_init_debug@@SMARTCOLS_2.25+0x89d0>
   1db9c:	mov	x22, #0x0                   	// #0
   1dba0:	b	1db34 <scols_init_debug@@SMARTCOLS_2.25+0x89d4>
   1dba4:	nop
   1dba8:	cbz	x1, 1dc10 <scols_init_debug@@SMARTCOLS_2.25+0x8ab0>
   1dbac:	stp	x29, x30, [sp, #-48]!
   1dbb0:	mov	x29, sp
   1dbb4:	stp	x19, x20, [sp, #16]
   1dbb8:	mov	x20, x0
   1dbbc:	ldr	x0, [x0]
   1dbc0:	str	x21, [sp, #32]
   1dbc4:	mov	x21, x1
   1dbc8:	bl	1d690 <scols_init_debug@@SMARTCOLS_2.25+0x8530>
   1dbcc:	mov	w19, w0
   1dbd0:	adds	w1, w0, #0x2
   1dbd4:	b.cs	1dc18 <scols_init_debug@@SMARTCOLS_2.25+0x8ab8>  // b.hs, b.nlast
   1dbd8:	ldr	x0, [x20]
   1dbdc:	ubfiz	x1, x1, #3, #32
   1dbe0:	bl	7900 <realloc@plt>
   1dbe4:	mov	x2, x0
   1dbe8:	cbz	x0, 1dc18 <scols_init_debug@@SMARTCOLS_2.25+0x8ab8>
   1dbec:	add	w1, w19, #0x1
   1dbf0:	str	x21, [x0, w19, uxtw #3]
   1dbf4:	mov	w0, #0x0                   	// #0
   1dbf8:	str	xzr, [x2, x1, lsl #3]
   1dbfc:	str	x2, [x20]
   1dc00:	ldp	x19, x20, [sp, #16]
   1dc04:	ldr	x21, [sp, #32]
   1dc08:	ldp	x29, x30, [sp], #48
   1dc0c:	ret
   1dc10:	mov	w0, #0x0                   	// #0
   1dc14:	ret
   1dc18:	mov	w0, #0xfffffff4            	// #-12
   1dc1c:	b	1dc00 <scols_init_debug@@SMARTCOLS_2.25+0x8aa0>
   1dc20:	stp	x29, x30, [sp, #-64]!
   1dc24:	mov	x29, sp
   1dc28:	stp	x19, x20, [sp, #16]
   1dc2c:	cbz	x1, 1dc80 <scols_init_debug@@SMARTCOLS_2.25+0x8b20>
   1dc30:	stp	x21, x22, [sp, #32]
   1dc34:	mov	x21, x1
   1dc38:	mov	x22, x2
   1dc3c:	str	x23, [sp, #48]
   1dc40:	mov	x23, x0
   1dc44:	b	1dc68 <scols_init_debug@@SMARTCOLS_2.25+0x8b08>
   1dc48:	bl	1bf30 <scols_init_debug@@SMARTCOLS_2.25+0x6dd0>
   1dc4c:	mov	x19, x0
   1dc50:	mov	x1, x19
   1dc54:	mov	x0, x23
   1dc58:	cbz	x19, 1dc94 <scols_init_debug@@SMARTCOLS_2.25+0x8b34>
   1dc5c:	bl	1dba8 <scols_init_debug@@SMARTCOLS_2.25+0x8a48>
   1dc60:	mov	w20, w0
   1dc64:	tbnz	w0, #31, 1dcb0 <scols_init_debug@@SMARTCOLS_2.25+0x8b50>
   1dc68:	ldr	x0, [x21]
   1dc6c:	mov	x1, x22
   1dc70:	add	x21, x21, #0x8
   1dc74:	cbnz	x0, 1dc48 <scols_init_debug@@SMARTCOLS_2.25+0x8ae8>
   1dc78:	ldp	x21, x22, [sp, #32]
   1dc7c:	ldr	x23, [sp, #48]
   1dc80:	mov	w20, #0x0                   	// #0
   1dc84:	mov	w0, w20
   1dc88:	ldp	x19, x20, [sp, #16]
   1dc8c:	ldp	x29, x30, [sp], #64
   1dc90:	ret
   1dc94:	mov	w20, #0xfffffff4            	// #-12
   1dc98:	mov	w0, w20
   1dc9c:	ldp	x19, x20, [sp, #16]
   1dca0:	ldp	x21, x22, [sp, #32]
   1dca4:	ldr	x23, [sp, #48]
   1dca8:	ldp	x29, x30, [sp], #64
   1dcac:	ret
   1dcb0:	mov	x0, x19
   1dcb4:	bl	7b50 <free@plt>
   1dcb8:	mov	w0, w20
   1dcbc:	ldp	x19, x20, [sp, #16]
   1dcc0:	ldp	x21, x22, [sp, #32]
   1dcc4:	ldr	x23, [sp, #48]
   1dcc8:	ldp	x29, x30, [sp], #64
   1dccc:	ret
   1dcd0:	cbz	x1, 1dd9c <scols_init_debug@@SMARTCOLS_2.25+0x8c3c>
   1dcd4:	stp	x29, x30, [sp, #-48]!
   1dcd8:	mov	x29, sp
   1dcdc:	stp	x21, x22, [sp, #32]
   1dce0:	mov	x21, x0
   1dce4:	mov	x22, x1
   1dce8:	ldr	x0, [x0]
   1dcec:	stp	x19, x20, [sp, #16]
   1dcf0:	bl	1d690 <scols_init_debug@@SMARTCOLS_2.25+0x8530>
   1dcf4:	mov	w19, w0
   1dcf8:	adds	w0, w0, #0x2
   1dcfc:	b.cs	1ddc0 <scols_init_debug@@SMARTCOLS_2.25+0x8c60>  // b.hs, b.nlast
   1dd00:	ubfiz	x0, x0, #3, #32
   1dd04:	bl	76a0 <malloc@plt>
   1dd08:	mov	x20, x0
   1dd0c:	cbz	x0, 1ddc0 <scols_init_debug@@SMARTCOLS_2.25+0x8c60>
   1dd10:	ldr	x0, [x21]
   1dd14:	cbz	w19, 1dd74 <scols_init_debug@@SMARTCOLS_2.25+0x8c14>
   1dd18:	add	x1, x0, #0x10
   1dd1c:	add	x3, x20, #0x8
   1dd20:	cmp	x3, x1
   1dd24:	add	x1, x20, #0x18
   1dd28:	ccmp	x0, x1, #0x2, cc  // cc = lo, ul, last
   1dd2c:	sub	w1, w19, #0x1
   1dd30:	ccmp	w1, #0x9, #0x0, cs  // cs = hs, nlast
   1dd34:	b.ls	1dda4 <scols_init_debug@@SMARTCOLS_2.25+0x8c44>  // b.plast
   1dd38:	lsr	w1, w19, #1
   1dd3c:	mov	x2, #0x0                   	// #0
   1dd40:	lsl	x1, x1, #4
   1dd44:	nop
   1dd48:	ldr	q0, [x0, x2]
   1dd4c:	str	q0, [x3, x2]
   1dd50:	add	x2, x2, #0x10
   1dd54:	cmp	x2, x1
   1dd58:	b.ne	1dd48 <scols_init_debug@@SMARTCOLS_2.25+0x8be8>  // b.any
   1dd5c:	and	w2, w19, #0xfffffffe
   1dd60:	tbz	w19, #0, 1dd74 <scols_init_debug@@SMARTCOLS_2.25+0x8c14>
   1dd64:	mov	w1, w2
   1dd68:	add	w2, w2, #0x1
   1dd6c:	ldr	x1, [x0, x1, lsl #3]
   1dd70:	str	x1, [x20, x2, lsl #3]
   1dd74:	add	w19, w19, #0x1
   1dd78:	str	x22, [x20]
   1dd7c:	str	xzr, [x20, x19, lsl #3]
   1dd80:	bl	7b50 <free@plt>
   1dd84:	mov	w0, #0x0                   	// #0
   1dd88:	str	x20, [x21]
   1dd8c:	ldp	x19, x20, [sp, #16]
   1dd90:	ldp	x21, x22, [sp, #32]
   1dd94:	ldp	x29, x30, [sp], #48
   1dd98:	ret
   1dd9c:	mov	w0, #0x0                   	// #0
   1dda0:	ret
   1dda4:	mov	x1, #0x0                   	// #0
   1dda8:	ldr	x2, [x0, x1, lsl #3]
   1ddac:	str	x2, [x3, x1, lsl #3]
   1ddb0:	add	x1, x1, #0x1
   1ddb4:	cmp	w19, w1
   1ddb8:	b.hi	1dda8 <scols_init_debug@@SMARTCOLS_2.25+0x8c48>  // b.pmore
   1ddbc:	b	1dd74 <scols_init_debug@@SMARTCOLS_2.25+0x8c14>
   1ddc0:	mov	w0, #0xfffffff4            	// #-12
   1ddc4:	b	1dd8c <scols_init_debug@@SMARTCOLS_2.25+0x8c2c>
   1ddc8:	stp	x29, x30, [sp, #-32]!
   1ddcc:	mov	x29, sp
   1ddd0:	stp	x19, x20, [sp, #16]
   1ddd4:	mov	x20, x1
   1ddd8:	bl	1dba8 <scols_init_debug@@SMARTCOLS_2.25+0x8a48>
   1dddc:	mov	w19, w0
   1dde0:	tbnz	w0, #31, 1ddf4 <scols_init_debug@@SMARTCOLS_2.25+0x8c94>
   1dde4:	mov	w0, w19
   1dde8:	ldp	x19, x20, [sp, #16]
   1ddec:	ldp	x29, x30, [sp], #32
   1ddf0:	ret
   1ddf4:	mov	x0, x20
   1ddf8:	bl	7b50 <free@plt>
   1ddfc:	mov	w0, w19
   1de00:	ldp	x19, x20, [sp, #16]
   1de04:	ldp	x29, x30, [sp], #32
   1de08:	ret
   1de0c:	nop
   1de10:	stp	x29, x30, [sp, #-32]!
   1de14:	mov	x29, sp
   1de18:	stp	x19, x20, [sp, #16]
   1de1c:	mov	x20, x1
   1de20:	bl	1dcd0 <scols_init_debug@@SMARTCOLS_2.25+0x8b70>
   1de24:	mov	w19, w0
   1de28:	tbnz	w0, #31, 1de3c <scols_init_debug@@SMARTCOLS_2.25+0x8cdc>
   1de2c:	mov	w0, w19
   1de30:	ldp	x19, x20, [sp, #16]
   1de34:	ldp	x29, x30, [sp], #32
   1de38:	ret
   1de3c:	mov	x0, x20
   1de40:	bl	7b50 <free@plt>
   1de44:	mov	w0, w19
   1de48:	ldp	x19, x20, [sp, #16]
   1de4c:	ldp	x29, x30, [sp], #32
   1de50:	ret
   1de54:	nop
   1de58:	cbz	x1, 1de8c <scols_init_debug@@SMARTCOLS_2.25+0x8d2c>
   1de5c:	stp	x29, x30, [sp, #-32]!
   1de60:	mov	x29, sp
   1de64:	str	x19, [sp, #16]
   1de68:	mov	x19, x0
   1de6c:	mov	x0, x1
   1de70:	bl	7930 <strdup@plt>
   1de74:	mov	x1, x0
   1de78:	cbz	x0, 1de94 <scols_init_debug@@SMARTCOLS_2.25+0x8d34>
   1de7c:	mov	x0, x19
   1de80:	ldr	x19, [sp, #16]
   1de84:	ldp	x29, x30, [sp], #32
   1de88:	b	1ddc8 <scols_init_debug@@SMARTCOLS_2.25+0x8c68>
   1de8c:	mov	w0, #0x0                   	// #0
   1de90:	ret
   1de94:	mov	w0, #0xfffffff4            	// #-12
   1de98:	ldr	x19, [sp, #16]
   1de9c:	ldp	x29, x30, [sp], #32
   1dea0:	ret
   1dea4:	nop
   1dea8:	cbz	x1, 1deec <scols_init_debug@@SMARTCOLS_2.25+0x8d8c>
   1deac:	stp	x29, x30, [sp, #-32]!
   1deb0:	mov	x29, sp
   1deb4:	stp	x19, x20, [sp, #16]
   1deb8:	mov	x20, x0
   1debc:	mov	x19, x1
   1dec0:	b	1decc <scols_init_debug@@SMARTCOLS_2.25+0x8d6c>
   1dec4:	bl	1de58 <scols_init_debug@@SMARTCOLS_2.25+0x8cf8>
   1dec8:	tbnz	w0, #31, 1dee0 <scols_init_debug@@SMARTCOLS_2.25+0x8d80>
   1decc:	ldr	x1, [x19]
   1ded0:	mov	x0, x20
   1ded4:	add	x19, x19, #0x8
   1ded8:	cbnz	x1, 1dec4 <scols_init_debug@@SMARTCOLS_2.25+0x8d64>
   1dedc:	mov	w0, #0x0                   	// #0
   1dee0:	ldp	x19, x20, [sp, #16]
   1dee4:	ldp	x29, x30, [sp], #32
   1dee8:	ret
   1deec:	mov	w0, #0x0                   	// #0
   1def0:	ret
   1def4:	nop
   1def8:	stp	x29, x30, [sp, #-64]!
   1defc:	mov	x29, sp
   1df00:	str	x23, [sp, #48]
   1df04:	mov	x23, x0
   1df08:	cbz	x0, 1df84 <scols_init_debug@@SMARTCOLS_2.25+0x8e24>
   1df0c:	stp	x19, x20, [sp, #16]
   1df10:	stp	x21, x22, [sp, #32]
   1df14:	mov	x22, x1
   1df18:	cbz	x1, 1df94 <scols_init_debug@@SMARTCOLS_2.25+0x8e34>
   1df1c:	ldr	x19, [x0]
   1df20:	mov	x20, x0
   1df24:	mov	x21, x0
   1df28:	mov	x2, x0
   1df2c:	cbz	x19, 1df78 <scols_init_debug@@SMARTCOLS_2.25+0x8e18>
   1df30:	mov	x1, x22
   1df34:	mov	x0, x19
   1df38:	bl	7ab0 <strcmp@plt>
   1df3c:	cbz	w0, 1df64 <scols_init_debug@@SMARTCOLS_2.25+0x8e04>
   1df40:	mov	x2, x20
   1df44:	str	x19, [x2], #8
   1df48:	ldr	x19, [x21, #8]!
   1df4c:	cbz	x19, 1df78 <scols_init_debug@@SMARTCOLS_2.25+0x8e18>
   1df50:	mov	x20, x2
   1df54:	mov	x1, x22
   1df58:	mov	x0, x19
   1df5c:	bl	7ab0 <strcmp@plt>
   1df60:	cbnz	w0, 1df40 <scols_init_debug@@SMARTCOLS_2.25+0x8de0>
   1df64:	mov	x0, x19
   1df68:	bl	7b50 <free@plt>
   1df6c:	ldr	x19, [x21, #8]!
   1df70:	cbnz	x19, 1df30 <scols_init_debug@@SMARTCOLS_2.25+0x8dd0>
   1df74:	mov	x2, x20
   1df78:	ldp	x19, x20, [sp, #16]
   1df7c:	ldp	x21, x22, [sp, #32]
   1df80:	str	xzr, [x2]
   1df84:	mov	x0, x23
   1df88:	ldr	x23, [sp, #48]
   1df8c:	ldp	x29, x30, [sp], #64
   1df90:	ret
   1df94:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1df98:	add	x3, x3, #0xf50
   1df9c:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1dfa0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1dfa4:	add	x3, x3, #0x10
   1dfa8:	add	x1, x1, #0xf40
   1dfac:	add	x0, x0, #0xe28
   1dfb0:	mov	w2, #0x15a                 	// #346
   1dfb4:	bl	7fc0 <__assert_fail@plt>
   1dfb8:	stp	x29, x30, [sp, #-288]!
   1dfbc:	mov	w9, #0xffffffd0            	// #-48
   1dfc0:	mov	w8, #0xffffff80            	// #-128
   1dfc4:	mov	x29, sp
   1dfc8:	add	x10, sp, #0xf0
   1dfcc:	add	x11, sp, #0x120
   1dfd0:	stp	x11, x11, [sp, #80]
   1dfd4:	str	x10, [sp, #96]
   1dfd8:	stp	w9, w8, [sp, #104]
   1dfdc:	ldp	x10, x11, [sp, #80]
   1dfe0:	str	x19, [sp, #16]
   1dfe4:	ldp	x8, x9, [sp, #96]
   1dfe8:	mov	x19, x0
   1dfec:	add	x0, sp, #0x48
   1dff0:	stp	x10, x11, [sp, #32]
   1dff4:	stp	x8, x9, [sp, #48]
   1dff8:	str	q0, [sp, #112]
   1dffc:	str	q1, [sp, #128]
   1e000:	str	q2, [sp, #144]
   1e004:	str	q3, [sp, #160]
   1e008:	str	q4, [sp, #176]
   1e00c:	str	q5, [sp, #192]
   1e010:	str	q6, [sp, #208]
   1e014:	str	q7, [sp, #224]
   1e018:	stp	x2, x3, [sp, #240]
   1e01c:	add	x2, sp, #0x20
   1e020:	stp	x4, x5, [sp, #256]
   1e024:	stp	x6, x7, [sp, #272]
   1e028:	bl	7be0 <vasprintf@plt>
   1e02c:	tbnz	w0, #31, 1e048 <scols_init_debug@@SMARTCOLS_2.25+0x8ee8>
   1e030:	ldr	x1, [sp, #72]
   1e034:	mov	x0, x19
   1e038:	bl	1ddc8 <scols_init_debug@@SMARTCOLS_2.25+0x8c68>
   1e03c:	ldr	x19, [sp, #16]
   1e040:	ldp	x29, x30, [sp], #288
   1e044:	ret
   1e048:	mov	w0, #0xfffffff4            	// #-12
   1e04c:	b	1e03c <scols_init_debug@@SMARTCOLS_2.25+0x8edc>
   1e050:	mov	x3, x2
   1e054:	stp	x29, x30, [sp, #-80]!
   1e058:	mov	x29, sp
   1e05c:	ldp	x4, x5, [x3]
   1e060:	stp	x4, x5, [sp, #32]
   1e064:	add	x2, sp, #0x20
   1e068:	ldp	x4, x5, [x3, #16]
   1e06c:	str	x19, [sp, #16]
   1e070:	mov	x19, x0
   1e074:	add	x0, sp, #0x48
   1e078:	stp	x4, x5, [sp, #48]
   1e07c:	bl	7be0 <vasprintf@plt>
   1e080:	tbnz	w0, #31, 1e09c <scols_init_debug@@SMARTCOLS_2.25+0x8f3c>
   1e084:	ldr	x1, [sp, #72]
   1e088:	mov	x0, x19
   1e08c:	bl	1ddc8 <scols_init_debug@@SMARTCOLS_2.25+0x8c68>
   1e090:	ldr	x19, [sp, #16]
   1e094:	ldp	x29, x30, [sp], #80
   1e098:	ret
   1e09c:	mov	w0, #0xfffffff4            	// #-12
   1e0a0:	b	1e090 <scols_init_debug@@SMARTCOLS_2.25+0x8f30>
   1e0a4:	nop
   1e0a8:	stp	x29, x30, [sp, #-32]!
   1e0ac:	mov	x29, sp
   1e0b0:	str	x19, [sp, #16]
   1e0b4:	mov	x19, x0
   1e0b8:	bl	1d690 <scols_init_debug@@SMARTCOLS_2.25+0x8530>
   1e0bc:	cmp	w0, #0x1
   1e0c0:	b.ls	1e0f0 <scols_init_debug@@SMARTCOLS_2.25+0x8f90>  // b.plast
   1e0c4:	sub	w5, w0, #0x1
   1e0c8:	lsr	w2, w0, #1
   1e0cc:	mov	x1, #0x0                   	// #0
   1e0d0:	sub	w0, w5, w1
   1e0d4:	ldr	x3, [x19, x1, lsl #3]
   1e0d8:	ldr	x4, [x19, x0, lsl #3]
   1e0dc:	str	x4, [x19, x1, lsl #3]
   1e0e0:	str	x3, [x19, x0, lsl #3]
   1e0e4:	add	x1, x1, #0x1
   1e0e8:	cmp	x2, x1
   1e0ec:	b.ne	1e0d0 <scols_init_debug@@SMARTCOLS_2.25+0x8f70>  // b.any
   1e0f0:	mov	x0, x19
   1e0f4:	ldr	x19, [sp, #16]
   1e0f8:	ldp	x29, x30, [sp], #32
   1e0fc:	ret
   1e100:	stp	x29, x30, [sp, #-96]!
   1e104:	mov	w12, #0xeba1                	// #60321
   1e108:	movk	w12, #0x6ed9, lsl #16
   1e10c:	mov	x29, sp
   1e110:	stp	x23, x24, [sp, #48]
   1e114:	mov	w11, #0xbcdc                	// #48348
   1e118:	movk	w11, #0x8f1b, lsl #16
   1e11c:	ldp	w3, w24, [x0, #4]
   1e120:	stp	x21, x22, [sp, #32]
   1e124:	ldr	w22, [x0, #12]
   1e128:	stp	x27, x28, [sp, #80]
   1e12c:	mov	x28, x1
   1e130:	eor	w2, w24, w22
   1e134:	ldp	w23, w1, [x0]
   1e138:	stp	x19, x20, [sp, #16]
   1e13c:	ror	w4, w3, #2
   1e140:	and	w2, w2, w1
   1e144:	stp	x25, x26, [sp, #64]
   1e148:	ror	w1, w23, #27
   1e14c:	eor	w2, w2, w22
   1e150:	mov	w19, #0x7999                	// #31129
   1e154:	ldp	w9, w15, [x28]
   1e158:	add	w2, w2, w1
   1e15c:	ldr	w1, [x0, #16]
   1e160:	movk	w19, #0x5a82, lsl #16
   1e164:	eor	w3, w24, w4
   1e168:	rev	w9, w9
   1e16c:	add	w1, w1, w19
   1e170:	and	w3, w3, w23
   1e174:	add	w2, w2, w1
   1e178:	ror	w13, w23, #2
   1e17c:	ldp	w1, w10, [x28, #8]
   1e180:	add	w2, w9, w2
   1e184:	eor	w3, w3, w24
   1e188:	rev	w15, w15
   1e18c:	add	w7, w22, w19
   1e190:	eor	w5, w4, w13
   1e194:	add	w3, w3, w15
   1e198:	ror	w6, w2, #27
   1e19c:	add	w3, w3, w7
   1e1a0:	and	w5, w5, w2
   1e1a4:	add	w6, w6, w3
   1e1a8:	ror	w2, w2, #2
   1e1ac:	rev	w1, w1
   1e1b0:	eor	w5, w5, w4
   1e1b4:	add	w14, w24, w19
   1e1b8:	eor	w3, w13, w2
   1e1bc:	add	w5, w5, w1
   1e1c0:	and	w3, w3, w6
   1e1c4:	add	w5, w5, w14
   1e1c8:	ror	w14, w6, #27
   1e1cc:	ldp	w8, w17, [x28, #16]
   1e1d0:	add	w14, w14, w5
   1e1d4:	rev	w10, w10
   1e1d8:	ror	w6, w6, #2
   1e1dc:	eor	w3, w3, w13
   1e1e0:	add	w4, w4, w19
   1e1e4:	eor	w7, w2, w6
   1e1e8:	add	w3, w3, w10
   1e1ec:	add	w3, w3, w4
   1e1f0:	and	w7, w7, w14
   1e1f4:	rev	w8, w8
   1e1f8:	ror	w4, w14, #27
   1e1fc:	add	w4, w4, w3
   1e200:	ror	w14, w14, #2
   1e204:	eor	w7, w7, w2
   1e208:	add	w13, w13, w19
   1e20c:	eor	w3, w6, w14
   1e210:	add	w7, w7, w8
   1e214:	add	w7, w7, w13
   1e218:	and	w3, w3, w4
   1e21c:	eor	w3, w3, w6
   1e220:	ror	w13, w4, #27
   1e224:	add	w13, w13, w7
   1e228:	rev	w17, w17
   1e22c:	add	w2, w3, w2
   1e230:	add	w3, w17, w19
   1e234:	add	w2, w2, w3
   1e238:	ror	w3, w13, #27
   1e23c:	add	w3, w3, w2
   1e240:	ror	w4, w4, #2
   1e244:	ldp	w7, w2, [x28, #24]
   1e248:	eor	w26, w14, w4
   1e24c:	and	w26, w26, w13
   1e250:	ror	w13, w13, #2
   1e254:	eor	w26, w26, w14
   1e258:	rev	w7, w7
   1e25c:	add	w6, w26, w6
   1e260:	eor	w20, w4, w13
   1e264:	add	w26, w7, w19
   1e268:	and	w20, w20, w3
   1e26c:	add	w6, w6, w26
   1e270:	ror	w26, w3, #27
   1e274:	add	w26, w26, w6
   1e278:	rev	w2, w2
   1e27c:	eor	w20, w20, w4
   1e280:	add	w5, w2, w19
   1e284:	add	w20, w20, w14
   1e288:	ror	w6, w26, #2
   1e28c:	add	w5, w20, w5
   1e290:	ror	w3, w3, #2
   1e294:	eor	w30, w13, w3
   1e298:	ror	w20, w26, #27
   1e29c:	add	w20, w20, w5
   1e2a0:	eor	w18, w3, w6
   1e2a4:	ldr	w14, [x28, #32]
   1e2a8:	and	w30, w30, w26
   1e2ac:	and	w18, w18, w20
   1e2b0:	eor	w30, w30, w13
   1e2b4:	eor	w18, w18, w3
   1e2b8:	rev	w14, w14
   1e2bc:	add	w30, w30, w4
   1e2c0:	add	w18, w18, w13
   1e2c4:	ldp	w4, w13, [x28, #36]
   1e2c8:	add	w5, w14, w19
   1e2cc:	add	w5, w30, w5
   1e2d0:	ror	w30, w20, #27
   1e2d4:	add	w30, w30, w5
   1e2d8:	ror	w20, w20, #2
   1e2dc:	rev	w4, w4
   1e2e0:	eor	w25, w6, w20
   1e2e4:	add	w27, w4, w19
   1e2e8:	ror	w21, w30, #27
   1e2ec:	add	w18, w18, w27
   1e2f0:	and	w25, w25, w30
   1e2f4:	add	w21, w21, w18
   1e2f8:	ror	w5, w30, #2
   1e2fc:	rev	w13, w13
   1e300:	eor	w25, w25, w6
   1e304:	add	w18, w13, w19
   1e308:	eor	w26, w20, w5
   1e30c:	add	w25, w25, w3
   1e310:	ldr	w3, [x28, #44]
   1e314:	add	w25, w25, w18
   1e318:	and	w26, w26, w21
   1e31c:	ror	w18, w21, #27
   1e320:	add	w25, w18, w25
   1e324:	ror	w27, w21, #2
   1e328:	rev	w3, w3
   1e32c:	eor	w26, w26, w20
   1e330:	ldr	w21, [x28, #48]
   1e334:	eor	w18, w5, w27
   1e338:	add	w26, w26, w6
   1e33c:	add	w6, w3, w19
   1e340:	add	w26, w26, w6
   1e344:	and	w18, w18, w25
   1e348:	eor	w18, w18, w5
   1e34c:	ror	w6, w25, #27
   1e350:	add	w26, w6, w26
   1e354:	ror	w25, w25, #2
   1e358:	rev	w6, w21
   1e35c:	eor	w30, w27, w25
   1e360:	ldr	w21, [x28, #52]
   1e364:	add	w18, w18, w20
   1e368:	add	w20, w6, w19
   1e36c:	and	w30, w30, w26
   1e370:	add	w18, w18, w20
   1e374:	ror	w20, w26, #27
   1e378:	add	w18, w20, w18
   1e37c:	eor	w30, w30, w27
   1e380:	rev	w20, w21
   1e384:	add	w30, w30, w5
   1e388:	add	w5, w20, w19
   1e38c:	ror	w26, w26, #2
   1e390:	add	w30, w30, w5
   1e394:	ror	w5, w18, #27
   1e398:	add	w30, w5, w30
   1e39c:	eor	w21, w25, w26
   1e3a0:	ldp	w5, w28, [x28, #56]
   1e3a4:	and	w21, w21, w18
   1e3a8:	eor	w21, w21, w25
   1e3ac:	ror	w18, w18, #2
   1e3b0:	rev	w5, w5
   1e3b4:	add	w21, w21, w27
   1e3b8:	add	w27, w5, w19
   1e3bc:	rev	w28, w28
   1e3c0:	add	w21, w21, w27
   1e3c4:	ror	w27, w30, #27
   1e3c8:	add	w21, w27, w21
   1e3cc:	eor	w27, w26, w18
   1e3d0:	and	w27, w27, w30
   1e3d4:	eor	w9, w9, w1
   1e3d8:	eor	w27, w27, w26
   1e3dc:	ror	w30, w30, #2
   1e3e0:	add	w25, w27, w25
   1e3e4:	add	w27, w28, w19
   1e3e8:	add	w25, w25, w27
   1e3ec:	eor	w27, w14, w20
   1e3f0:	eor	w9, w9, w27
   1e3f4:	ror	w27, w21, #27
   1e3f8:	add	w25, w27, w25
   1e3fc:	eor	w27, w18, w30
   1e400:	and	w27, w27, w21
   1e404:	ror	w9, w9, #31
   1e408:	eor	w27, w27, w18
   1e40c:	eor	w15, w15, w10
   1e410:	add	w26, w27, w26
   1e414:	add	w27, w9, w19
   1e418:	add	w26, w26, w27
   1e41c:	eor	w27, w4, w5
   1e420:	eor	w15, w27, w15
   1e424:	ror	w21, w21, #2
   1e428:	eor	w1, w1, w8
   1e42c:	ror	w27, w25, #27
   1e430:	add	w26, w27, w26
   1e434:	eor	w27, w30, w21
   1e438:	and	w27, w27, w25
   1e43c:	ror	w15, w15, #31
   1e440:	eor	w27, w27, w30
   1e444:	ror	w25, w25, #2
   1e448:	add	w18, w27, w18
   1e44c:	add	w27, w15, w19
   1e450:	add	w18, w18, w27
   1e454:	eor	w27, w13, w28
   1e458:	eor	w1, w1, w27
   1e45c:	ror	w27, w26, #27
   1e460:	add	w18, w27, w18
   1e464:	eor	w27, w21, w25
   1e468:	and	w27, w27, w26
   1e46c:	ror	w1, w1, #31
   1e470:	eor	w27, w27, w21
   1e474:	eor	w10, w10, w17
   1e478:	add	w30, w27, w30
   1e47c:	add	w27, w1, w19
   1e480:	add	w30, w30, w27
   1e484:	eor	w27, w3, w9
   1e488:	eor	w10, w10, w27
   1e48c:	ror	w26, w26, #2
   1e490:	eor	w8, w8, w7
   1e494:	ror	w27, w18, #27
   1e498:	add	w30, w27, w30
   1e49c:	eor	w27, w25, w26
   1e4a0:	and	w27, w27, w18
   1e4a4:	ror	w10, w10, #31
   1e4a8:	eor	w27, w27, w25
   1e4ac:	ror	w18, w18, #2
   1e4b0:	add	w27, w27, w21
   1e4b4:	eor	w21, w6, w15
   1e4b8:	add	w19, w10, w19
   1e4bc:	eor	w8, w8, w21
   1e4c0:	add	w27, w27, w19
   1e4c4:	eor	w21, w26, w18
   1e4c8:	ror	w19, w30, #27
   1e4cc:	add	w27, w19, w27
   1e4d0:	ror	w8, w8, #31
   1e4d4:	eor	w19, w20, w1
   1e4d8:	eor	w17, w17, w2
   1e4dc:	eor	w21, w21, w30
   1e4e0:	eor	w17, w17, w19
   1e4e4:	add	w21, w21, w25
   1e4e8:	ror	w30, w30, #2
   1e4ec:	add	w25, w8, w12
   1e4f0:	eor	w19, w18, w30
   1e4f4:	add	w21, w21, w25
   1e4f8:	ror	w25, w27, #27
   1e4fc:	add	w25, w25, w21
   1e500:	ror	w17, w17, #31
   1e504:	eor	w21, w5, w10
   1e508:	eor	w7, w7, w14
   1e50c:	eor	w19, w19, w27
   1e510:	eor	w7, w7, w21
   1e514:	add	w19, w19, w26
   1e518:	ror	w27, w27, #2
   1e51c:	add	w26, w17, w12
   1e520:	eor	w21, w30, w27
   1e524:	add	w19, w19, w26
   1e528:	ror	w26, w25, #27
   1e52c:	add	w19, w26, w19
   1e530:	ror	w7, w7, #31
   1e534:	eor	w26, w28, w8
   1e538:	eor	w21, w21, w25
   1e53c:	eor	w2, w2, w4
   1e540:	add	w18, w21, w18
   1e544:	eor	w2, w26, w2
   1e548:	ror	w21, w25, #2
   1e54c:	add	w25, w7, w12
   1e550:	ror	w26, w19, #27
   1e554:	add	w18, w18, w25
   1e558:	eor	w25, w27, w21
   1e55c:	add	w18, w26, w18
   1e560:	ror	w2, w2, #31
   1e564:	eor	w26, w9, w17
   1e568:	eor	w25, w25, w19
   1e56c:	eor	w14, w14, w13
   1e570:	ror	w19, w19, #2
   1e574:	add	w30, w25, w30
   1e578:	eor	w14, w14, w26
   1e57c:	add	w25, w2, w12
   1e580:	ror	w26, w18, #27
   1e584:	add	w30, w30, w25
   1e588:	eor	w25, w21, w19
   1e58c:	add	w30, w26, w30
   1e590:	ror	w14, w14, #31
   1e594:	eor	w26, w15, w7
   1e598:	eor	w25, w25, w18
   1e59c:	eor	w4, w4, w3
   1e5a0:	ror	w18, w18, #2
   1e5a4:	add	w27, w25, w27
   1e5a8:	eor	w4, w4, w26
   1e5ac:	add	w25, w14, w12
   1e5b0:	ror	w26, w30, #27
   1e5b4:	add	w27, w27, w25
   1e5b8:	eor	w25, w19, w18
   1e5bc:	add	w27, w26, w27
   1e5c0:	ror	w4, w4, #31
   1e5c4:	eor	w26, w1, w2
   1e5c8:	eor	w13, w13, w6
   1e5cc:	eor	w25, w25, w30
   1e5d0:	eor	w13, w13, w26
   1e5d4:	add	w25, w25, w21
   1e5d8:	ror	w30, w30, #2
   1e5dc:	add	w21, w4, w12
   1e5e0:	eor	w26, w18, w30
   1e5e4:	add	w25, w25, w21
   1e5e8:	ror	w21, w27, #27
   1e5ec:	add	w25, w21, w25
   1e5f0:	ror	w13, w13, #31
   1e5f4:	eor	w21, w10, w14
   1e5f8:	eor	w3, w3, w20
   1e5fc:	eor	w26, w26, w27
   1e600:	eor	w3, w3, w21
   1e604:	add	w26, w26, w19
   1e608:	ror	w27, w27, #2
   1e60c:	add	w19, w13, w12
   1e610:	ror	w21, w25, #27
   1e614:	add	w26, w26, w19
   1e618:	eor	w19, w30, w27
   1e61c:	add	w26, w21, w26
   1e620:	ror	w3, w3, #31
   1e624:	eor	w21, w8, w4
   1e628:	eor	w19, w19, w25
   1e62c:	eor	w6, w6, w5
   1e630:	ror	w25, w25, #2
   1e634:	add	w18, w19, w18
   1e638:	eor	w6, w6, w21
   1e63c:	add	w19, w3, w12
   1e640:	ror	w21, w26, #27
   1e644:	add	w18, w18, w19
   1e648:	eor	w19, w27, w25
   1e64c:	add	w18, w21, w18
   1e650:	ror	w6, w6, #31
   1e654:	eor	w20, w20, w28
   1e658:	eor	w19, w19, w26
   1e65c:	eor	w21, w17, w13
   1e660:	ror	w26, w26, #2
   1e664:	add	w30, w19, w30
   1e668:	eor	w21, w21, w20
   1e66c:	add	w19, w6, w12
   1e670:	eor	w20, w25, w26
   1e674:	add	w19, w30, w19
   1e678:	ror	w30, w18, #27
   1e67c:	add	w30, w30, w19
   1e680:	ror	w21, w21, #31
   1e684:	eor	w19, w20, w18
   1e688:	eor	w5, w5, w9
   1e68c:	eor	w20, w7, w3
   1e690:	ror	w18, w18, #2
   1e694:	add	w27, w19, w27
   1e698:	eor	w5, w5, w20
   1e69c:	add	w19, w21, w12
   1e6a0:	eor	w20, w26, w18
   1e6a4:	add	w27, w27, w19
   1e6a8:	ror	w19, w30, #27
   1e6ac:	add	w27, w19, w27
   1e6b0:	ror	w5, w5, #31
   1e6b4:	eor	w19, w2, w6
   1e6b8:	eor	w28, w28, w15
   1e6bc:	eor	w20, w20, w30
   1e6c0:	eor	w28, w28, w19
   1e6c4:	add	w20, w20, w25
   1e6c8:	ror	w30, w30, #2
   1e6cc:	add	w25, w5, w12
   1e6d0:	eor	w19, w18, w30
   1e6d4:	add	w20, w20, w25
   1e6d8:	ror	w25, w27, #27
   1e6dc:	add	w25, w25, w20
   1e6e0:	ror	w28, w28, #31
   1e6e4:	eor	w20, w14, w21
   1e6e8:	eor	w9, w9, w1
   1e6ec:	eor	w19, w19, w27
   1e6f0:	eor	w9, w20, w9
   1e6f4:	add	w19, w19, w26
   1e6f8:	ror	w27, w27, #2
   1e6fc:	add	w26, w28, w12
   1e700:	eor	w20, w30, w27
   1e704:	add	w19, w19, w26
   1e708:	ror	w26, w25, #27
   1e70c:	add	w19, w26, w19
   1e710:	ror	w9, w9, #31
   1e714:	eor	w26, w4, w5
   1e718:	eor	w20, w20, w25
   1e71c:	eor	w15, w15, w10
   1e720:	add	w18, w20, w18
   1e724:	eor	w15, w15, w26
   1e728:	ror	w20, w25, #2
   1e72c:	add	w25, w9, w12
   1e730:	ror	w26, w19, #27
   1e734:	add	w18, w18, w25
   1e738:	eor	w25, w27, w20
   1e73c:	add	w18, w26, w18
   1e740:	ror	w15, w15, #31
   1e744:	eor	w26, w13, w28
   1e748:	eor	w25, w25, w19
   1e74c:	eor	w1, w1, w8
   1e750:	ror	w19, w19, #2
   1e754:	add	w30, w25, w30
   1e758:	eor	w1, w1, w26
   1e75c:	add	w25, w15, w12
   1e760:	ror	w26, w18, #27
   1e764:	add	w30, w30, w25
   1e768:	eor	w25, w20, w19
   1e76c:	add	w30, w26, w30
   1e770:	ror	w1, w1, #31
   1e774:	eor	w26, w3, w9
   1e778:	eor	w25, w25, w18
   1e77c:	eor	w10, w10, w17
   1e780:	ror	w18, w18, #2
   1e784:	add	w27, w25, w27
   1e788:	eor	w10, w10, w26
   1e78c:	add	w25, w1, w12
   1e790:	ror	w26, w30, #27
   1e794:	add	w27, w27, w25
   1e798:	eor	w25, w19, w18
   1e79c:	add	w27, w26, w27
   1e7a0:	ror	w10, w10, #31
   1e7a4:	eor	w26, w6, w15
   1e7a8:	eor	w8, w8, w7
   1e7ac:	eor	w25, w25, w30
   1e7b0:	eor	w8, w8, w26
   1e7b4:	add	w25, w25, w20
   1e7b8:	ror	w30, w30, #2
   1e7bc:	add	w20, w10, w12
   1e7c0:	eor	w26, w18, w30
   1e7c4:	add	w25, w25, w20
   1e7c8:	ror	w20, w27, #27
   1e7cc:	add	w25, w20, w25
   1e7d0:	ror	w8, w8, #31
   1e7d4:	eor	w17, w17, w2
   1e7d8:	eor	w20, w21, w1
   1e7dc:	eor	w26, w26, w27
   1e7e0:	eor	w20, w20, w17
   1e7e4:	add	w26, w26, w19
   1e7e8:	ror	w27, w27, #2
   1e7ec:	add	w19, w8, w12
   1e7f0:	eor	w17, w30, w27
   1e7f4:	add	w26, w26, w19
   1e7f8:	ror	w19, w25, #27
   1e7fc:	add	w26, w19, w26
   1e800:	ror	w20, w20, #31
   1e804:	eor	w19, w5, w10
   1e808:	eor	w7, w7, w14
   1e80c:	eor	w17, w17, w25
   1e810:	eor	w7, w7, w19
   1e814:	add	w17, w17, w18
   1e818:	ror	w25, w25, #2
   1e81c:	add	w18, w20, w12
   1e820:	ror	w19, w26, #27
   1e824:	add	w17, w17, w18
   1e828:	eor	w18, w27, w25
   1e82c:	add	w17, w19, w17
   1e830:	ror	w7, w7, #31
   1e834:	eor	w2, w2, w4
   1e838:	eor	w18, w18, w26
   1e83c:	eor	w19, w28, w8
   1e840:	ror	w26, w26, #2
   1e844:	add	w30, w18, w30
   1e848:	eor	w19, w2, w19
   1e84c:	add	w18, w7, w12
   1e850:	eor	w2, w25, w26
   1e854:	add	w30, w30, w18
   1e858:	ror	w18, w17, #27
   1e85c:	add	w30, w18, w30
   1e860:	ror	w19, w19, #31
   1e864:	eor	w2, w2, w17
   1e868:	add	w12, w19, w12
   1e86c:	add	w27, w2, w27
   1e870:	ror	w18, w17, #2
   1e874:	eor	w2, w9, w20
   1e878:	eor	w14, w14, w13
   1e87c:	add	w12, w27, w12
   1e880:	ror	w27, w30, #27
   1e884:	add	w12, w27, w12
   1e888:	eor	w14, w14, w2
   1e88c:	orr	w2, w30, w18
   1e890:	and	w17, w30, w18
   1e894:	and	w2, w2, w26
   1e898:	ror	w14, w14, #31
   1e89c:	ror	w30, w30, #2
   1e8a0:	eor	w4, w4, w3
   1e8a4:	ror	w27, w12, #27
   1e8a8:	orr	w2, w2, w17
   1e8ac:	eor	w17, w15, w7
   1e8b0:	add	w2, w2, w27
   1e8b4:	eor	w4, w4, w17
   1e8b8:	add	w27, w14, w11
   1e8bc:	orr	w17, w12, w30
   1e8c0:	add	w2, w2, w27
   1e8c4:	and	w17, w17, w18
   1e8c8:	and	w27, w12, w30
   1e8cc:	ror	w4, w4, #31
   1e8d0:	add	w2, w2, w25
   1e8d4:	orr	w17, w17, w27
   1e8d8:	add	w26, w17, w26
   1e8dc:	add	w17, w4, w11
   1e8e0:	add	w26, w26, w17
   1e8e4:	ror	w27, w12, #2
   1e8e8:	eor	w13, w13, w6
   1e8ec:	ror	w12, w2, #27
   1e8f0:	add	w26, w12, w26
   1e8f4:	eor	w12, w1, w19
   1e8f8:	orr	w17, w2, w27
   1e8fc:	eor	w13, w12, w13
   1e900:	and	w25, w2, w27
   1e904:	and	w17, w17, w30
   1e908:	ror	w13, w13, #31
   1e90c:	ror	w2, w2, #2
   1e910:	eor	w3, w3, w21
   1e914:	ror	w12, w26, #27
   1e918:	orr	w17, w17, w25
   1e91c:	eor	w25, w10, w14
   1e920:	add	w17, w17, w12
   1e924:	eor	w3, w3, w25
   1e928:	add	w12, w13, w11
   1e92c:	orr	w25, w26, w2
   1e930:	add	w17, w17, w12
   1e934:	and	w25, w25, w27
   1e938:	and	w12, w26, w2
   1e93c:	add	w17, w17, w18
   1e940:	orr	w25, w25, w12
   1e944:	ror	w3, w3, #31
   1e948:	add	w30, w25, w30
   1e94c:	add	w25, w3, w11
   1e950:	eor	w18, w8, w4
   1e954:	ror	w26, w26, #2
   1e958:	add	w30, w30, w25
   1e95c:	eor	w6, w6, w5
   1e960:	orr	w12, w17, w26
   1e964:	ror	w25, w17, #27
   1e968:	add	w25, w25, w30
   1e96c:	eor	w6, w6, w18
   1e970:	and	w30, w17, w26
   1e974:	and	w12, w12, w2
   1e978:	ror	w6, w6, #31
   1e97c:	eor	w21, w21, w28
   1e980:	ror	w17, w17, #2
   1e984:	orr	w12, w12, w30
   1e988:	ror	w18, w25, #27
   1e98c:	eor	w30, w20, w13
   1e990:	add	w12, w12, w18
   1e994:	eor	w30, w30, w21
   1e998:	add	w18, w6, w11
   1e99c:	orr	w21, w25, w17
   1e9a0:	add	w12, w12, w18
   1e9a4:	and	w21, w21, w26
   1e9a8:	and	w18, w25, w17
   1e9ac:	add	w12, w12, w27
   1e9b0:	ror	w30, w30, #31
   1e9b4:	orr	w21, w21, w18
   1e9b8:	ror	w25, w25, #2
   1e9bc:	add	w2, w21, w2
   1e9c0:	add	w21, w30, w11
   1e9c4:	eor	w18, w7, w3
   1e9c8:	add	w2, w2, w21
   1e9cc:	eor	w5, w5, w9
   1e9d0:	ror	w21, w12, #27
   1e9d4:	add	w21, w21, w2
   1e9d8:	orr	w27, w12, w25
   1e9dc:	eor	w5, w5, w18
   1e9e0:	and	w2, w12, w25
   1e9e4:	and	w27, w27, w17
   1e9e8:	ror	w12, w12, #2
   1e9ec:	eor	w28, w28, w15
   1e9f0:	ror	w5, w5, #31
   1e9f4:	orr	w27, w27, w2
   1e9f8:	ror	w18, w21, #27
   1e9fc:	eor	w2, w19, w6
   1ea00:	add	w27, w27, w18
   1ea04:	eor	w2, w28, w2
   1ea08:	add	w18, w5, w11
   1ea0c:	orr	w28, w21, w12
   1ea10:	add	w18, w27, w18
   1ea14:	and	w28, w28, w25
   1ea18:	and	w27, w21, w12
   1ea1c:	add	w18, w18, w26
   1ea20:	ror	w2, w2, #31
   1ea24:	orr	w28, w28, w27
   1ea28:	add	w27, w2, w11
   1ea2c:	add	w17, w28, w17
   1ea30:	ror	w21, w21, #2
   1ea34:	eor	w28, w14, w30
   1ea38:	eor	w9, w9, w1
   1ea3c:	add	w17, w17, w27
   1ea40:	ror	w27, w18, #27
   1ea44:	add	w17, w27, w17
   1ea48:	orr	w26, w18, w21
   1ea4c:	eor	w9, w9, w28
   1ea50:	and	w27, w18, w21
   1ea54:	and	w26, w26, w12
   1ea58:	ror	w18, w18, #2
   1ea5c:	ror	w9, w9, #31
   1ea60:	eor	w15, w15, w10
   1ea64:	ror	w28, w17, #27
   1ea68:	orr	w26, w26, w27
   1ea6c:	eor	w27, w4, w5
   1ea70:	add	w26, w26, w28
   1ea74:	eor	w15, w15, w27
   1ea78:	add	w28, w9, w11
   1ea7c:	orr	w27, w17, w18
   1ea80:	add	w26, w26, w28
   1ea84:	and	w27, w27, w21
   1ea88:	and	w28, w17, w18
   1ea8c:	ror	w15, w15, #31
   1ea90:	add	w26, w26, w25
   1ea94:	orr	w27, w27, w28
   1ea98:	add	w12, w27, w12
   1ea9c:	add	w27, w15, w11
   1eaa0:	eor	w28, w13, w2
   1eaa4:	ror	w17, w17, #2
   1eaa8:	eor	w1, w1, w8
   1eaac:	add	w12, w12, w27
   1eab0:	orr	w25, w26, w17
   1eab4:	ror	w27, w26, #27
   1eab8:	add	w12, w27, w12
   1eabc:	eor	w1, w1, w28
   1eac0:	and	w27, w26, w17
   1eac4:	and	w25, w25, w18
   1eac8:	ror	w1, w1, #31
   1eacc:	ror	w26, w26, #2
   1ead0:	eor	w10, w10, w20
   1ead4:	ror	w28, w12, #27
   1ead8:	orr	w27, w25, w27
   1eadc:	eor	w25, w3, w9
   1eae0:	add	w27, w27, w28
   1eae4:	eor	w10, w25, w10
   1eae8:	add	w28, w1, w11
   1eaec:	orr	w25, w12, w26
   1eaf0:	add	w27, w27, w28
   1eaf4:	and	w25, w25, w17
   1eaf8:	and	w28, w12, w26
   1eafc:	ror	w10, w10, #31
   1eb00:	add	w27, w27, w21
   1eb04:	orr	w25, w25, w28
   1eb08:	add	w18, w25, w18
   1eb0c:	add	w25, w10, w11
   1eb10:	eor	w28, w6, w15
   1eb14:	ror	w12, w12, #2
   1eb18:	eor	w8, w8, w7
   1eb1c:	add	w18, w18, w25
   1eb20:	orr	w21, w27, w12
   1eb24:	ror	w25, w27, #27
   1eb28:	add	w18, w25, w18
   1eb2c:	eor	w8, w8, w28
   1eb30:	and	w25, w27, w12
   1eb34:	and	w21, w21, w26
   1eb38:	ror	w8, w8, #31
   1eb3c:	ror	w27, w27, #2
   1eb40:	eor	w20, w20, w19
   1eb44:	ror	w28, w18, #27
   1eb48:	orr	w21, w21, w25
   1eb4c:	eor	w25, w30, w1
   1eb50:	add	w21, w21, w28
   1eb54:	eor	w20, w20, w25
   1eb58:	add	w28, w8, w11
   1eb5c:	orr	w25, w18, w27
   1eb60:	add	w21, w21, w28
   1eb64:	and	w25, w25, w12
   1eb68:	and	w28, w18, w27
   1eb6c:	ror	w20, w20, #31
   1eb70:	add	w21, w21, w17
   1eb74:	orr	w25, w25, w28
   1eb78:	add	w26, w25, w26
   1eb7c:	add	w25, w20, w11
   1eb80:	eor	w28, w5, w10
   1eb84:	ror	w18, w18, #2
   1eb88:	eor	w7, w7, w14
   1eb8c:	add	w26, w26, w25
   1eb90:	orr	w17, w21, w18
   1eb94:	ror	w25, w21, #27
   1eb98:	add	w26, w25, w26
   1eb9c:	eor	w7, w7, w28
   1eba0:	and	w25, w21, w18
   1eba4:	and	w17, w17, w27
   1eba8:	ror	w7, w7, #31
   1ebac:	ror	w21, w21, #2
   1ebb0:	eor	w19, w19, w4
   1ebb4:	ror	w28, w26, #27
   1ebb8:	orr	w17, w17, w25
   1ebbc:	eor	w25, w2, w8
   1ebc0:	add	w17, w17, w28
   1ebc4:	eor	w19, w19, w25
   1ebc8:	add	w28, w7, w11
   1ebcc:	orr	w25, w26, w21
   1ebd0:	add	w17, w17, w28
   1ebd4:	and	w25, w25, w18
   1ebd8:	and	w28, w26, w21
   1ebdc:	ror	w19, w19, #31
   1ebe0:	add	w17, w17, w12
   1ebe4:	orr	w25, w25, w28
   1ebe8:	add	w27, w25, w27
   1ebec:	add	w25, w19, w11
   1ebf0:	eor	w28, w9, w20
   1ebf4:	ror	w26, w26, #2
   1ebf8:	eor	w14, w14, w13
   1ebfc:	add	w27, w27, w25
   1ec00:	orr	w12, w17, w26
   1ec04:	ror	w25, w17, #27
   1ec08:	add	w27, w25, w27
   1ec0c:	eor	w14, w14, w28
   1ec10:	and	w25, w17, w26
   1ec14:	and	w12, w12, w21
   1ec18:	ror	w14, w14, #31
   1ec1c:	ror	w17, w17, #2
   1ec20:	eor	w4, w4, w3
   1ec24:	ror	w28, w27, #27
   1ec28:	orr	w12, w12, w25
   1ec2c:	eor	w25, w15, w7
   1ec30:	add	w12, w12, w28
   1ec34:	eor	w4, w25, w4
   1ec38:	add	w28, w14, w11
   1ec3c:	orr	w25, w27, w17
   1ec40:	add	w12, w12, w28
   1ec44:	and	w25, w25, w26
   1ec48:	and	w28, w27, w17
   1ec4c:	ror	w4, w4, #31
   1ec50:	add	w12, w12, w18
   1ec54:	orr	w25, w25, w28
   1ec58:	add	w21, w25, w21
   1ec5c:	add	w25, w4, w11
   1ec60:	eor	w28, w1, w19
   1ec64:	ror	w27, w27, #2
   1ec68:	eor	w13, w13, w6
   1ec6c:	add	w21, w21, w25
   1ec70:	orr	w18, w12, w27
   1ec74:	ror	w25, w12, #27
   1ec78:	add	w21, w25, w21
   1ec7c:	eor	w13, w13, w28
   1ec80:	and	w25, w12, w27
   1ec84:	and	w18, w18, w17
   1ec88:	ror	w13, w13, #31
   1ec8c:	ror	w12, w12, #2
   1ec90:	eor	w3, w3, w30
   1ec94:	ror	w28, w21, #27
   1ec98:	orr	w18, w18, w25
   1ec9c:	eor	w25, w10, w14
   1eca0:	add	w18, w18, w28
   1eca4:	eor	w3, w3, w25
   1eca8:	add	w28, w13, w11
   1ecac:	orr	w25, w21, w12
   1ecb0:	add	w18, w18, w28
   1ecb4:	and	w28, w25, w27
   1ecb8:	and	w25, w21, w12
   1ecbc:	ror	w3, w3, #31
   1ecc0:	add	w18, w18, w26
   1ecc4:	orr	w25, w28, w25
   1ecc8:	eor	w26, w8, w4
   1eccc:	eor	w6, w6, w5
   1ecd0:	add	w11, w3, w11
   1ecd4:	ror	w21, w21, #2
   1ecd8:	add	w17, w25, w17
   1ecdc:	eor	w6, w6, w26
   1ece0:	eor	w25, w12, w21
   1ece4:	add	w17, w17, w11
   1ece8:	ror	w11, w18, #27
   1ecec:	add	w17, w11, w17
   1ecf0:	ror	w6, w6, #31
   1ecf4:	eor	w11, w20, w13
   1ecf8:	eor	w25, w25, w18
   1ecfc:	eor	w30, w30, w2
   1ed00:	mov	w16, #0xc1d6                	// #49622
   1ed04:	movk	w16, #0xca62, lsl #16
   1ed08:	ror	w18, w18, #2
   1ed0c:	add	w27, w25, w27
   1ed10:	eor	w30, w30, w11
   1ed14:	add	w25, w6, w16
   1ed18:	eor	w28, w21, w18
   1ed1c:	add	w27, w27, w25
   1ed20:	ror	w25, w17, #27
   1ed24:	add	w25, w25, w27
   1ed28:	ror	w30, w30, #31
   1ed2c:	eor	w11, w7, w3
   1ed30:	eor	w28, w28, w17
   1ed34:	eor	w5, w5, w9
   1ed38:	add	w26, w30, w16
   1ed3c:	add	w12, w28, w12
   1ed40:	ror	w17, w17, #2
   1ed44:	eor	w5, w11, w5
   1ed48:	add	w12, w12, w26
   1ed4c:	eor	w11, w18, w17
   1ed50:	ror	w26, w25, #27
   1ed54:	add	w12, w26, w12
   1ed58:	ror	w5, w5, #31
   1ed5c:	eor	w26, w19, w6
   1ed60:	eor	w11, w11, w25
   1ed64:	eor	w2, w2, w15
   1ed68:	ror	w25, w25, #2
   1ed6c:	add	w21, w11, w21
   1ed70:	eor	w2, w2, w26
   1ed74:	add	w11, w5, w16
   1ed78:	eor	w28, w17, w25
   1ed7c:	add	w21, w21, w11
   1ed80:	ror	w11, w12, #27
   1ed84:	add	w11, w11, w21
   1ed88:	ror	w2, w2, #31
   1ed8c:	eor	w21, w14, w30
   1ed90:	eor	w28, w28, w12
   1ed94:	eor	w9, w9, w1
   1ed98:	ror	w12, w12, #2
   1ed9c:	add	w18, w28, w18
   1eda0:	eor	w9, w9, w21
   1eda4:	add	w28, w2, w16
   1eda8:	eor	w21, w25, w12
   1edac:	add	w18, w18, w28
   1edb0:	ror	w28, w11, #27
   1edb4:	add	w28, w28, w18
   1edb8:	ror	w9, w9, #31
   1edbc:	eor	w27, w4, w5
   1edc0:	eor	w21, w21, w11
   1edc4:	eor	w15, w15, w10
   1edc8:	ror	w11, w11, #2
   1edcc:	add	w17, w21, w17
   1edd0:	eor	w15, w27, w15
   1edd4:	add	w21, w9, w16
   1edd8:	eor	w18, w12, w11
   1eddc:	add	w17, w17, w21
   1ede0:	ror	w21, w28, #27
   1ede4:	add	w21, w21, w17
   1ede8:	ror	w15, w15, #31
   1edec:	eor	w26, w13, w2
   1edf0:	eor	w18, w18, w28
   1edf4:	eor	w1, w1, w8
   1edf8:	ror	w28, w28, #2
   1edfc:	add	w25, w18, w25
   1ee00:	eor	w1, w1, w26
   1ee04:	add	w18, w15, w16
   1ee08:	eor	w27, w11, w28
   1ee0c:	add	w25, w25, w18
   1ee10:	ror	w18, w21, #27
   1ee14:	add	w18, w18, w25
   1ee18:	eor	w17, w3, w9
   1ee1c:	eor	w27, w27, w21
   1ee20:	ror	w1, w1, #31
   1ee24:	eor	w10, w10, w20
   1ee28:	ror	w21, w21, #2
   1ee2c:	add	w12, w27, w12
   1ee30:	eor	w10, w10, w17
   1ee34:	add	w27, w1, w16
   1ee38:	eor	w26, w28, w21
   1ee3c:	add	w12, w12, w27
   1ee40:	ror	w27, w18, #27
   1ee44:	add	w27, w27, w12
   1ee48:	ror	w10, w10, #31
   1ee4c:	eor	w12, w6, w15
   1ee50:	eor	w26, w26, w18
   1ee54:	eor	w8, w8, w7
   1ee58:	ror	w18, w18, #2
   1ee5c:	add	w11, w26, w11
   1ee60:	eor	w8, w12, w8
   1ee64:	add	w26, w10, w16
   1ee68:	eor	w12, w21, w18
   1ee6c:	add	w11, w11, w26
   1ee70:	ror	w26, w27, #27
   1ee74:	add	w26, w26, w11
   1ee78:	ror	w8, w8, #31
   1ee7c:	eor	w11, w30, w1
   1ee80:	eor	w12, w12, w27
   1ee84:	eor	w20, w20, w19
   1ee88:	ror	w27, w27, #2
   1ee8c:	add	w28, w12, w28
   1ee90:	eor	w20, w20, w11
   1ee94:	add	w12, w8, w16
   1ee98:	ror	w11, w26, #27
   1ee9c:	add	w28, w28, w12
   1eea0:	eor	w12, w18, w27
   1eea4:	add	w28, w11, w28
   1eea8:	eor	w12, w12, w26
   1eeac:	eor	w11, w5, w10
   1eeb0:	ror	w20, w20, #31
   1eeb4:	eor	w7, w7, w14
   1eeb8:	ror	w26, w26, #2
   1eebc:	add	w21, w12, w21
   1eec0:	eor	w7, w7, w11
   1eec4:	add	w12, w20, w16
   1eec8:	ror	w11, w28, #27
   1eecc:	eor	w17, w27, w26
   1eed0:	add	w21, w21, w12
   1eed4:	add	w21, w11, w21
   1eed8:	ror	w7, w7, #31
   1eedc:	eor	w11, w2, w8
   1eee0:	eor	w19, w19, w4
   1eee4:	eor	w17, w17, w28
   1eee8:	add	w12, w7, w16
   1eeec:	add	w17, w17, w18
   1eef0:	ror	w28, w28, #2
   1eef4:	eor	w19, w19, w11
   1eef8:	add	w17, w17, w12
   1eefc:	eor	w12, w26, w28
   1ef00:	ror	w11, w21, #27
   1ef04:	eor	w18, w9, w20
   1ef08:	add	w17, w11, w17
   1ef0c:	eor	w12, w12, w21
   1ef10:	ror	w19, w19, #31
   1ef14:	eor	w14, w14, w13
   1ef18:	ror	w21, w21, #2
   1ef1c:	eor	w14, w14, w18
   1ef20:	add	w27, w12, w27
   1ef24:	add	w12, w19, w16
   1ef28:	ror	w18, w17, #27
   1ef2c:	eor	w11, w28, w21
   1ef30:	add	w27, w27, w12
   1ef34:	eor	w25, w15, w7
   1ef38:	add	w27, w18, w27
   1ef3c:	eor	w4, w4, w3
   1ef40:	ror	w14, w14, #31
   1ef44:	eor	w11, w11, w17
   1ef48:	add	w12, w14, w16
   1ef4c:	add	w11, w11, w26
   1ef50:	ror	w17, w17, #2
   1ef54:	eor	w4, w4, w25
   1ef58:	eor	w18, w21, w17
   1ef5c:	add	w12, w11, w12
   1ef60:	ror	w11, w27, #27
   1ef64:	add	w12, w11, w12
   1ef68:	eor	w1, w1, w19
   1ef6c:	eor	w18, w18, w27
   1ef70:	eor	w13, w13, w6
   1ef74:	ror	w4, w4, #31
   1ef78:	eor	w13, w13, w1
   1ef7c:	ror	w27, w27, #2
   1ef80:	add	w1, w4, w16
   1ef84:	add	w28, w18, w28
   1ef88:	eor	w11, w17, w27
   1ef8c:	ror	w26, w12, #27
   1ef90:	add	w28, w28, w1
   1ef94:	eor	w3, w3, w30
   1ef98:	add	w28, w26, w28
   1ef9c:	ror	w13, w13, #31
   1efa0:	eor	w11, w11, w12
   1efa4:	eor	w14, w10, w14
   1efa8:	add	w1, w13, w16
   1efac:	ror	w12, w12, #2
   1efb0:	eor	w14, w3, w14
   1efb4:	add	w21, w11, w21
   1efb8:	add	w21, w21, w1
   1efbc:	eor	w11, w27, w12
   1efc0:	eor	w6, w6, w5
   1efc4:	ror	w1, w28, #27
   1efc8:	add	w21, w1, w21
   1efcc:	ror	w14, w14, #31
   1efd0:	eor	w11, w11, w28
   1efd4:	eor	w4, w8, w4
   1efd8:	add	w1, w14, w16
   1efdc:	ror	w28, w28, #2
   1efe0:	eor	w4, w6, w4
   1efe4:	add	w17, w11, w17
   1efe8:	eor	w18, w12, w28
   1efec:	add	w17, w17, w1
   1eff0:	eor	w3, w30, w2
   1eff4:	ror	w1, w21, #27
   1eff8:	add	w17, w1, w17
   1effc:	eor	w20, w20, w13
   1f000:	eor	w18, w18, w21
   1f004:	ror	w4, w4, #31
   1f008:	add	w1, w4, w16
   1f00c:	ror	w21, w21, #2
   1f010:	eor	w3, w3, w20
   1f014:	add	w27, w18, w27
   1f018:	add	w27, w27, w1
   1f01c:	eor	w11, w28, w21
   1f020:	eor	w1, w5, w9
   1f024:	ror	w18, w17, #27
   1f028:	add	w18, w18, w27
   1f02c:	eor	w11, w11, w17
   1f030:	eor	w7, w7, w14
   1f034:	ror	w3, w3, #31
   1f038:	add	w3, w3, w16
   1f03c:	ror	w17, w17, #2
   1f040:	eor	w1, w1, w7
   1f044:	add	w12, w11, w12
   1f048:	eor	w5, w21, w17
   1f04c:	ror	w6, w18, #27
   1f050:	add	w3, w3, w12
   1f054:	eor	w5, w5, w18
   1f058:	add	w3, w6, w3
   1f05c:	ror	w1, w1, #31
   1f060:	eor	w2, w2, w15
   1f064:	add	w28, w5, w28
   1f068:	add	w1, w1, w16
   1f06c:	eor	w19, w19, w4
   1f070:	eor	w19, w2, w19
   1f074:	add	w1, w1, w28
   1f078:	ror	w2, w3, #27
   1f07c:	add	w1, w2, w1
   1f080:	ror	w18, w18, #2
   1f084:	eor	w2, w17, w18
   1f088:	ror	w19, w19, #31
   1f08c:	add	w23, w23, w16
   1f090:	eor	w2, w2, w3
   1f094:	add	w16, w19, w21
   1f098:	ror	w4, w1, #27
   1f09c:	add	w16, w16, w23
   1f0a0:	add	w23, w2, w4
   1f0a4:	ldr	w2, [x0, #16]
   1f0a8:	ror	w3, w3, #2
   1f0ac:	add	w22, w22, w18
   1f0b0:	add	w24, w3, w24
   1f0b4:	add	w17, w2, w17
   1f0b8:	ldr	w2, [x0, #4]
   1f0bc:	add	w16, w16, w23
   1f0c0:	stp	w24, w22, [x0, #8]
   1f0c4:	add	w1, w2, w1
   1f0c8:	stp	w16, w1, [x0]
   1f0cc:	str	w17, [x0, #16]
   1f0d0:	ldp	x19, x20, [sp, #16]
   1f0d4:	ldp	x21, x22, [sp, #32]
   1f0d8:	ldp	x23, x24, [sp, #48]
   1f0dc:	ldp	x25, x26, [sp, #64]
   1f0e0:	ldp	x27, x28, [sp, #80]
   1f0e4:	ldp	x29, x30, [sp], #96
   1f0e8:	ret
   1f0ec:	nop
   1f0f0:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1f0f4:	mov	x1, #0xe1f0                	// #57840
   1f0f8:	movk	x1, #0xc3d2, lsl #16
   1f0fc:	str	x1, [x0, #16]
   1f100:	ldr	q0, [x2, #2640]
   1f104:	str	wzr, [x0, #24]
   1f108:	str	q0, [x0]
   1f10c:	ret
   1f110:	stp	x29, x30, [sp, #-80]!
   1f114:	mov	x29, sp
   1f118:	stp	x19, x20, [sp, #16]
   1f11c:	mov	x20, x0
   1f120:	ldr	w0, [x0, #20]
   1f124:	stp	x21, x22, [sp, #32]
   1f128:	mov	w21, w2
   1f12c:	ldr	w3, [x20, #24]
   1f130:	lsl	w2, w2, #3
   1f134:	lsr	w4, w21, #29
   1f138:	adds	w2, w2, w0
   1f13c:	stp	x23, x24, [sp, #48]
   1f140:	mov	x23, x1
   1f144:	str	x25, [sp, #64]
   1f148:	ubfx	x25, x0, #3, #6
   1f14c:	str	w2, [x20, #20]
   1f150:	adc	w2, w3, w4
   1f154:	str	w2, [x20, #24]
   1f158:	add	x22, x25, #0x1c
   1f15c:	add	w0, w21, w25
   1f160:	add	x22, x20, x22
   1f164:	cmp	w0, #0x3f
   1f168:	b.hi	1f190 <scols_init_debug@@SMARTCOLS_2.25+0xa030>  // b.pmore
   1f16c:	mov	w2, w21
   1f170:	mov	x1, x23
   1f174:	mov	x0, x22
   1f178:	ldp	x19, x20, [sp, #16]
   1f17c:	ldp	x21, x22, [sp, #32]
   1f180:	ldp	x23, x24, [sp, #48]
   1f184:	ldr	x25, [sp, #64]
   1f188:	ldp	x29, x30, [sp], #80
   1f18c:	b	7200 <memcpy@plt>
   1f190:	mov	w19, #0x40                  	// #64
   1f194:	sub	w24, w19, w25
   1f198:	mov	x2, x24
   1f19c:	mov	x0, x22
   1f1a0:	add	x22, x20, #0x1c
   1f1a4:	bl	7200 <memcpy@plt>
   1f1a8:	mov	x0, x20
   1f1ac:	mov	x1, x22
   1f1b0:	bl	1e100 <scols_init_debug@@SMARTCOLS_2.25+0x8fa0>
   1f1b4:	sub	w19, w19, w25
   1f1b8:	mov	w0, #0x7f                  	// #127
   1f1bc:	sub	w0, w0, w25
   1f1c0:	cmp	w21, w0
   1f1c4:	b.hi	1f1d0 <scols_init_debug@@SMARTCOLS_2.25+0xa070>  // b.pmore
   1f1c8:	b	1f1f8 <scols_init_debug@@SMARTCOLS_2.25+0xa098>
   1f1cc:	mov	w24, w19
   1f1d0:	mov	x0, x20
   1f1d4:	add	x1, x23, x24
   1f1d8:	bl	1e100 <scols_init_debug@@SMARTCOLS_2.25+0x8fa0>
   1f1dc:	add	w0, w19, #0x7f
   1f1e0:	add	w19, w19, #0x40
   1f1e4:	cmp	w0, w21
   1f1e8:	b.cc	1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xa06c>  // b.lo, b.ul, b.last
   1f1ec:	add	x23, x23, w19, uxtw
   1f1f0:	sub	w21, w21, w19
   1f1f4:	b	1f16c <scols_init_debug@@SMARTCOLS_2.25+0xa00c>
   1f1f8:	sub	w25, w25, #0x40
   1f1fc:	add	x23, x23, x24
   1f200:	add	w21, w21, w25
   1f204:	b	1f16c <scols_init_debug@@SMARTCOLS_2.25+0xa00c>
   1f208:	stp	x29, x30, [sp, #-64]!
   1f20c:	mov	w4, #0xffffff80            	// #-128
   1f210:	mov	w2, #0x1                   	// #1
   1f214:	mov	x29, sp
   1f218:	ldur	x3, [x1, #20]
   1f21c:	stp	x19, x20, [sp, #16]
   1f220:	mov	x19, x1
   1f224:	rev	x3, x3
   1f228:	str	x21, [sp, #32]
   1f22c:	add	x21, sp, #0x37
   1f230:	mov	x20, x0
   1f234:	mov	x0, x1
   1f238:	mov	x1, x21
   1f23c:	strb	w4, [sp, #55]
   1f240:	str	x3, [sp, #56]
   1f244:	bl	1f110 <scols_init_debug@@SMARTCOLS_2.25+0x9fb0>
   1f248:	ldr	w0, [x19, #20]
   1f24c:	and	w0, w0, #0x1f8
   1f250:	cmp	w0, #0x1c0
   1f254:	b.eq	1f27c <scols_init_debug@@SMARTCOLS_2.25+0xa11c>  // b.none
   1f258:	mov	w2, #0x1                   	// #1
   1f25c:	mov	x1, x21
   1f260:	mov	x0, x19
   1f264:	strb	wzr, [sp, #55]
   1f268:	bl	1f110 <scols_init_debug@@SMARTCOLS_2.25+0x9fb0>
   1f26c:	ldr	w2, [x19, #20]
   1f270:	and	w2, w2, #0x1f8
   1f274:	cmp	w2, #0x1c0
   1f278:	b.ne	1f258 <scols_init_debug@@SMARTCOLS_2.25+0xa0f8>  // b.any
   1f27c:	mov	w2, #0x8                   	// #8
   1f280:	add	x1, sp, #0x38
   1f284:	mov	x0, x19
   1f288:	bl	1f110 <scols_init_debug@@SMARTCOLS_2.25+0x9fb0>
   1f28c:	mov	x2, #0x0                   	// #0
   1f290:	lsr	w1, w2, #2
   1f294:	mvn	w3, w2
   1f298:	ubfiz	w4, w3, #3, #2
   1f29c:	ldr	w3, [x19, x1, lsl #2]
   1f2a0:	lsr	w3, w3, w4
   1f2a4:	strb	w3, [x20, x2]
   1f2a8:	add	x2, x2, #0x1
   1f2ac:	cmp	x2, #0x14
   1f2b0:	b.ne	1f290 <scols_init_debug@@SMARTCOLS_2.25+0xa130>  // b.any
   1f2b4:	stp	xzr, xzr, [x19]
   1f2b8:	stp	xzr, xzr, [x19, #16]
   1f2bc:	stp	xzr, xzr, [x19, #32]
   1f2c0:	stp	xzr, xzr, [x19, #48]
   1f2c4:	stp	xzr, xzr, [x19, #64]
   1f2c8:	str	xzr, [x19, #80]
   1f2cc:	str	wzr, [x19, #88]
   1f2d0:	ldp	x19, x20, [sp, #16]
   1f2d4:	ldr	x21, [sp, #32]
   1f2d8:	ldp	x29, x30, [sp], #64
   1f2dc:	ret
   1f2e0:	stp	x29, x30, [sp, #-144]!
   1f2e4:	mov	x29, sp
   1f2e8:	stp	x21, x22, [sp, #32]
   1f2ec:	add	x21, sp, #0x30
   1f2f0:	mov	x22, x0
   1f2f4:	mov	x0, x21
   1f2f8:	stp	x19, x20, [sp, #16]
   1f2fc:	mov	w20, w2
   1f300:	mov	x19, x1
   1f304:	bl	1f0f0 <scols_init_debug@@SMARTCOLS_2.25+0x9f90>
   1f308:	cbz	w20, 1f334 <scols_init_debug@@SMARTCOLS_2.25+0xa1d4>
   1f30c:	sub	w20, w20, #0x1
   1f310:	add	x0, x19, #0x1
   1f314:	add	x20, x20, x0
   1f318:	mov	x1, x19
   1f31c:	mov	x0, x21
   1f320:	add	x19, x19, #0x1
   1f324:	mov	w2, #0x1                   	// #1
   1f328:	bl	1f110 <scols_init_debug@@SMARTCOLS_2.25+0x9fb0>
   1f32c:	cmp	x19, x20
   1f330:	b.ne	1f318 <scols_init_debug@@SMARTCOLS_2.25+0xa1b8>  // b.any
   1f334:	mov	x1, x21
   1f338:	mov	x0, x22
   1f33c:	bl	1f208 <scols_init_debug@@SMARTCOLS_2.25+0xa0a8>
   1f340:	strb	wzr, [x22, #20]
   1f344:	ldp	x19, x20, [sp, #16]
   1f348:	ldp	x21, x22, [sp, #32]
   1f34c:	ldp	x29, x30, [sp], #144
   1f350:	ret
   1f354:	nop
   1f358:	stp	x29, x30, [sp, #-64]!
   1f35c:	mov	x2, #0x3                   	// #3
   1f360:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1f364:	mov	x29, sp
   1f368:	add	x1, x1, #0xf70
   1f36c:	stp	x19, x20, [sp, #16]
   1f370:	stp	x21, x22, [sp, #32]
   1f374:	mov	x21, x0
   1f378:	bl	7bb0 <strncasecmp@plt>
   1f37c:	cmp	w0, #0x0
   1f380:	add	x2, x21, #0x3
   1f384:	csel	x21, x2, x21, eq  // eq = none
   1f388:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1f38c:	mov	x0, x21
   1f390:	add	x1, x1, #0xf78
   1f394:	mov	x2, #0x2                   	// #2
   1f398:	bl	7bb0 <strncasecmp@plt>
   1f39c:	cbz	w0, 1f3ec <scols_init_debug@@SMARTCOLS_2.25+0xa28c>
   1f3a0:	adrp	x22, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1f3a4:	mov	x19, #0x0                   	// #0
   1f3a8:	add	x22, x22, #0xb50
   1f3ac:	b	1f3b8 <scols_init_debug@@SMARTCOLS_2.25+0xa258>
   1f3b0:	cmp	x19, #0x22
   1f3b4:	b.eq	1f4ac <scols_init_debug@@SMARTCOLS_2.25+0xa34c>  // b.none
   1f3b8:	lsl	x20, x19, #4
   1f3bc:	mov	x1, x21
   1f3c0:	add	x19, x19, #0x1
   1f3c4:	ldr	x0, [x22, x20]
   1f3c8:	bl	78e0 <strcasecmp@plt>
   1f3cc:	cbnz	w0, 1f3b0 <scols_init_debug@@SMARTCOLS_2.25+0xa250>
   1f3d0:	add	x20, x22, x20
   1f3d4:	ldr	w19, [x20, #8]
   1f3d8:	mov	w0, w19
   1f3dc:	ldp	x19, x20, [sp, #16]
   1f3e0:	ldp	x21, x22, [sp, #32]
   1f3e4:	ldp	x29, x30, [sp], #64
   1f3e8:	ret
   1f3ec:	add	x20, x21, #0x2
   1f3f0:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1f3f4:	mov	x0, x20
   1f3f8:	add	x1, x1, #0xf80
   1f3fc:	mov	x2, #0x4                   	// #4
   1f400:	str	xzr, [sp, #56]
   1f404:	bl	7bb0 <strncasecmp@plt>
   1f408:	mov	w22, w0
   1f40c:	cbz	w0, 1f4c4 <scols_init_debug@@SMARTCOLS_2.25+0xa364>
   1f410:	adrp	x1, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1f414:	mov	x0, x20
   1f418:	add	x1, x1, #0xf88
   1f41c:	mov	x2, #0x4                   	// #4
   1f420:	mov	w22, #0x0                   	// #0
   1f424:	bl	7bb0 <strncasecmp@plt>
   1f428:	cbnz	w0, 1f434 <scols_init_debug@@SMARTCOLS_2.25+0xa2d4>
   1f42c:	add	x20, x21, #0x6
   1f430:	mov	w22, #0x1                   	// #1
   1f434:	bl	7ae0 <__ctype_b_loc@plt>
   1f438:	ldrsb	x1, [x20]
   1f43c:	ldr	x0, [x0]
   1f440:	ldrh	w0, [x0, x1, lsl #1]
   1f444:	tbz	w0, #11, 1f4ac <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   1f448:	bl	7fd0 <__errno_location@plt>
   1f44c:	mov	x21, x0
   1f450:	add	x1, sp, #0x38
   1f454:	mov	x0, x20
   1f458:	mov	w2, #0xa                   	// #10
   1f45c:	str	wzr, [x21]
   1f460:	bl	7b00 <strtol@plt>
   1f464:	mov	x19, x0
   1f468:	ldr	x0, [sp, #56]
   1f46c:	cmp	x0, #0x0
   1f470:	ccmp	x20, x0, #0x4, ne  // ne = any
   1f474:	b.eq	1f4ac <scols_init_debug@@SMARTCOLS_2.25+0xa34c>  // b.none
   1f478:	ldr	w0, [x21]
   1f47c:	cmp	w0, #0x0
   1f480:	ccmp	w19, #0x0, #0x1, eq  // eq = none
   1f484:	b.lt	1f4ac <scols_init_debug@@SMARTCOLS_2.25+0xa34c>  // b.tstop
   1f488:	cbz	w22, 1f4cc <scols_init_debug@@SMARTCOLS_2.25+0xa36c>
   1f48c:	bl	7370 <__libc_current_sigrtmax@plt>
   1f490:	sub	w19, w0, w19
   1f494:	bl	77a0 <__libc_current_sigrtmin@plt>
   1f498:	cmp	w0, w19
   1f49c:	b.gt	1f4ac <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   1f4a0:	bl	7370 <__libc_current_sigrtmax@plt>
   1f4a4:	cmp	w19, w0
   1f4a8:	b.le	1f3d8 <scols_init_debug@@SMARTCOLS_2.25+0xa278>
   1f4ac:	mov	w19, #0xffffffff            	// #-1
   1f4b0:	mov	w0, w19
   1f4b4:	ldp	x19, x20, [sp, #16]
   1f4b8:	ldp	x21, x22, [sp, #32]
   1f4bc:	ldp	x29, x30, [sp], #64
   1f4c0:	ret
   1f4c4:	add	x20, x21, #0x6
   1f4c8:	b	1f434 <scols_init_debug@@SMARTCOLS_2.25+0xa2d4>
   1f4cc:	bl	77a0 <__libc_current_sigrtmin@plt>
   1f4d0:	add	w19, w0, w19
   1f4d4:	b	1f494 <scols_init_debug@@SMARTCOLS_2.25+0xa334>
   1f4d8:	adrp	x4, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1f4dc:	mov	x1, #0x0                   	// #0
   1f4e0:	add	x4, x4, #0xb50
   1f4e4:	b	1f4f0 <scols_init_debug@@SMARTCOLS_2.25+0xa390>
   1f4e8:	cmp	x1, #0x22
   1f4ec:	b.eq	1f50c <scols_init_debug@@SMARTCOLS_2.25+0xa3ac>  // b.none
   1f4f0:	add	x2, x4, x1, lsl #4
   1f4f4:	add	x1, x1, #0x1
   1f4f8:	ldr	w3, [x2, #8]
   1f4fc:	cmp	w3, w0
   1f500:	b.ne	1f4e8 <scols_init_debug@@SMARTCOLS_2.25+0xa388>  // b.any
   1f504:	ldr	x0, [x2]
   1f508:	ret
   1f50c:	mov	x0, #0x0                   	// #0
   1f510:	ret
   1f514:	nop
   1f518:	mov	x3, x0
   1f51c:	cmp	x0, #0x21
   1f520:	b.hi	1f55c <scols_init_debug@@SMARTCOLS_2.25+0xa3fc>  // b.pmore
   1f524:	cbz	x1, 1f53c <scols_init_debug@@SMARTCOLS_2.25+0xa3dc>
   1f528:	lsl	x0, x0, #4
   1f52c:	adrp	x4, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1f530:	add	x4, x4, #0xb50
   1f534:	ldr	x0, [x4, x0]
   1f538:	str	x0, [x1]
   1f53c:	mov	w0, #0x0                   	// #0
   1f540:	cbz	x2, 1f558 <scols_init_debug@@SMARTCOLS_2.25+0xa3f8>
   1f544:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1f548:	add	x1, x1, #0xb50
   1f54c:	add	x3, x1, x3, lsl #4
   1f550:	ldr	w1, [x3, #8]
   1f554:	str	w1, [x2]
   1f558:	ret
   1f55c:	mov	w0, #0xffffffff            	// #-1
   1f560:	ret
   1f564:	nop
   1f568:	stp	x29, x30, [sp, #-48]!
   1f56c:	mov	x29, sp
   1f570:	stp	x19, x20, [sp, #16]
   1f574:	adrp	x19, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1f578:	ldr	w0, [x19, #2068]
   1f57c:	cmn	w0, #0x1
   1f580:	b.eq	1f590 <scols_init_debug@@SMARTCOLS_2.25+0xa430>  // b.none
   1f584:	ldp	x19, x20, [sp, #16]
   1f588:	ldp	x29, x30, [sp], #48
   1f58c:	ret
   1f590:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1f594:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1f598:	add	x1, x1, #0xea0
   1f59c:	add	x0, x0, #0x98
   1f5a0:	bl	7660 <fopen@plt>
   1f5a4:	mov	x20, x0
   1f5a8:	cbz	x0, 1f604 <scols_init_debug@@SMARTCOLS_2.25+0xa4a4>
   1f5ac:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1f5b0:	add	x1, x1, #0xb8
   1f5b4:	str	x21, [sp, #32]
   1f5b8:	add	x21, x19, #0x814
   1f5bc:	mov	x2, x21
   1f5c0:	bl	7750 <__isoc99_fscanf@plt>
   1f5c4:	mov	w1, w0
   1f5c8:	mov	x0, x20
   1f5cc:	mov	w20, w1
   1f5d0:	bl	7610 <fclose@plt>
   1f5d4:	cmp	w20, #0x1
   1f5d8:	b.eq	1f5f8 <scols_init_debug@@SMARTCOLS_2.25+0xa498>  // b.none
   1f5dc:	mov	w1, #0x25                  	// #37
   1f5e0:	mov	w0, w1
   1f5e4:	str	w1, [x19, #2068]
   1f5e8:	ldp	x19, x20, [sp, #16]
   1f5ec:	ldr	x21, [sp, #32]
   1f5f0:	ldp	x29, x30, [sp], #48
   1f5f4:	ret
   1f5f8:	ldr	w0, [x19, #2068]
   1f5fc:	ldr	x21, [sp, #32]
   1f600:	b	1f584 <scols_init_debug@@SMARTCOLS_2.25+0xa424>
   1f604:	mov	w0, #0x25                  	// #37
   1f608:	str	w0, [x19, #2068]
   1f60c:	b	1f584 <scols_init_debug@@SMARTCOLS_2.25+0xa424>
   1f610:	stp	x29, x30, [sp, #-448]!
   1f614:	mov	x29, sp
   1f618:	stp	x19, x20, [sp, #16]
   1f61c:	adrp	x19, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1f620:	ldr	w0, [x19, #2072]
   1f624:	stp	wzr, wzr, [sp, #44]
   1f628:	str	wzr, [sp, #52]
   1f62c:	cmn	w0, #0x1
   1f630:	b.eq	1f640 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>  // b.none
   1f634:	ldp	x19, x20, [sp, #16]
   1f638:	ldp	x29, x30, [sp], #448
   1f63c:	ret
   1f640:	add	x20, sp, #0x38
   1f644:	mov	x0, x20
   1f648:	bl	7fe0 <uname@plt>
   1f64c:	cbz	w0, 1f664 <scols_init_debug@@SMARTCOLS_2.25+0xa504>
   1f650:	str	wzr, [x19, #2072]
   1f654:	mov	w0, #0x0                   	// #0
   1f658:	ldp	x19, x20, [sp, #16]
   1f65c:	ldp	x29, x30, [sp], #448
   1f660:	ret
   1f664:	add	x0, x20, #0x82
   1f668:	add	x4, sp, #0x34
   1f66c:	add	x3, sp, #0x30
   1f670:	add	x2, sp, #0x2c
   1f674:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1f678:	add	x1, x1, #0xc0
   1f67c:	bl	7e80 <__isoc99_sscanf@plt>
   1f680:	sub	w0, w0, #0x1
   1f684:	cmp	w0, #0x2
   1f688:	b.hi	1f650 <scols_init_debug@@SMARTCOLS_2.25+0xa4f0>  // b.pmore
   1f68c:	ldp	w0, w1, [sp, #44]
   1f690:	ldr	w2, [sp, #52]
   1f694:	lsl	w1, w1, #8
   1f698:	add	w0, w1, w0, lsl #16
   1f69c:	add	w0, w0, w2
   1f6a0:	str	w0, [x19, #2072]
   1f6a4:	ldp	x19, x20, [sp, #16]
   1f6a8:	ldp	x29, x30, [sp], #448
   1f6ac:	ret
   1f6b0:	ldr	w2, [x0]
   1f6b4:	ldr	w1, [x1]
   1f6b8:	cmp	w2, w1
   1f6bc:	cset	w3, gt
   1f6c0:	cset	w0, lt  // lt = tstop
   1f6c4:	sub	w0, w3, w0
   1f6c8:	ret
   1f6cc:	nop
   1f6d0:	stp	x29, x30, [sp, #-272]!
   1f6d4:	mov	x29, sp
   1f6d8:	stp	x19, x20, [sp, #16]
   1f6dc:	mov	x20, x1
   1f6e0:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1f6e4:	str	q0, [sp, #96]
   1f6e8:	str	q1, [sp, #112]
   1f6ec:	str	q2, [sp, #128]
   1f6f0:	str	q3, [sp, #144]
   1f6f4:	str	q4, [sp, #160]
   1f6f8:	str	q5, [sp, #176]
   1f6fc:	str	q6, [sp, #192]
   1f700:	str	q7, [sp, #208]
   1f704:	stp	x2, x3, [sp, #224]
   1f708:	stp	x4, x5, [sp, #240]
   1f70c:	stp	x6, x7, [sp, #256]
   1f710:	cbz	x0, 1f720 <scols_init_debug@@SMARTCOLS_2.25+0xa5c0>
   1f714:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1f718:	ldr	w1, [x1, #2912]
   1f71c:	tbz	w1, #24, 1f77c <scols_init_debug@@SMARTCOLS_2.25+0xa61c>
   1f720:	ldr	x19, [x19, #4008]
   1f724:	add	x0, sp, #0x110
   1f728:	add	x5, sp, #0x110
   1f72c:	stp	x0, x5, [sp, #64]
   1f730:	mov	w3, #0xffffff80            	// #-128
   1f734:	add	x2, sp, #0xe0
   1f738:	mov	w4, #0xffffffd0            	// #-48
   1f73c:	str	x2, [sp, #80]
   1f740:	mov	x1, x20
   1f744:	stp	w4, w3, [sp, #88]
   1f748:	add	x2, sp, #0x20
   1f74c:	ldp	x4, x5, [sp, #64]
   1f750:	ldr	x0, [x19]
   1f754:	stp	x4, x5, [sp, #32]
   1f758:	ldp	x4, x5, [sp, #80]
   1f75c:	stp	x4, x5, [sp, #48]
   1f760:	bl	7fa0 <vfprintf@plt>
   1f764:	ldr	x1, [x19]
   1f768:	mov	w0, #0xa                   	// #10
   1f76c:	bl	74e0 <fputc@plt>
   1f770:	ldp	x19, x20, [sp, #16]
   1f774:	ldp	x29, x30, [sp], #272
   1f778:	ret
   1f77c:	ldr	x3, [x19, #4008]
   1f780:	mov	x2, x0
   1f784:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1f788:	add	x1, x1, #0xb30
   1f78c:	ldr	x0, [x3]
   1f790:	bl	80f0 <fprintf@plt>
   1f794:	b	1f720 <scols_init_debug@@SMARTCOLS_2.25+0xa5c0>
   1f798:	stp	x29, x30, [sp, #-288]!
   1f79c:	mov	w9, #0xffffffc8            	// #-56
   1f7a0:	mov	w8, #0xffffff80            	// #-128
   1f7a4:	mov	x29, sp
   1f7a8:	str	x19, [sp, #16]
   1f7ac:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1f7b0:	add	x0, sp, #0xe0
   1f7b4:	add	x10, sp, #0x120
   1f7b8:	ldr	x19, [x19, #4008]
   1f7bc:	stp	x10, x10, [sp, #64]
   1f7c0:	adrp	x10, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1f7c4:	str	x0, [sp, #80]
   1f7c8:	stp	w9, w8, [sp, #88]
   1f7cc:	ldp	x12, x13, [sp, #64]
   1f7d0:	ldp	x8, x9, [sp, #80]
   1f7d4:	ldr	x0, [x19]
   1f7d8:	stp	x12, x13, [sp, #32]
   1f7dc:	stp	x8, x9, [sp, #48]
   1f7e0:	str	q0, [sp, #96]
   1f7e4:	str	q1, [sp, #112]
   1f7e8:	str	q2, [sp, #128]
   1f7ec:	str	q3, [sp, #144]
   1f7f0:	str	q4, [sp, #160]
   1f7f4:	str	q5, [sp, #176]
   1f7f8:	str	q6, [sp, #192]
   1f7fc:	str	q7, [sp, #208]
   1f800:	stp	x1, x2, [sp, #232]
   1f804:	add	x1, x10, #0xd0
   1f808:	add	x2, sp, #0x20
   1f80c:	stp	x3, x4, [sp, #248]
   1f810:	stp	x5, x6, [sp, #264]
   1f814:	str	x7, [sp, #280]
   1f818:	bl	7fa0 <vfprintf@plt>
   1f81c:	ldr	x1, [x19]
   1f820:	mov	w0, #0xa                   	// #10
   1f824:	bl	74e0 <fputc@plt>
   1f828:	ldr	x19, [sp, #16]
   1f82c:	ldp	x29, x30, [sp], #288
   1f830:	ret
   1f834:	nop
   1f838:	stp	x29, x30, [sp, #-128]!
   1f83c:	adrp	x3, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1f840:	mov	x29, sp
   1f844:	ldr	w3, [x3, #2912]
   1f848:	stp	x19, x20, [sp, #16]
   1f84c:	mov	x19, x0
   1f850:	mov	w20, w2
   1f854:	stp	x21, x22, [sp, #32]
   1f858:	stp	x23, x24, [sp, #48]
   1f85c:	mov	x23, x1
   1f860:	tbnz	w3, #3, 1fa04 <scols_init_debug@@SMARTCOLS_2.25+0xa8a4>
   1f864:	mov	x0, x19
   1f868:	mov	w21, #0x0                   	// #0
   1f86c:	bl	74b0 <opendir@plt>
   1f870:	mov	x19, x0
   1f874:	cbz	x0, 1f968 <scols_init_debug@@SMARTCOLS_2.25+0xa808>
   1f878:	ldr	x0, [x23]
   1f87c:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1f880:	add	x24, x24, #0xf0
   1f884:	stp	x25, x26, [sp, #64]
   1f888:	add	x26, sp, #0x74
   1f88c:	stp	x27, x28, [sp, #80]
   1f890:	add	x27, sp, #0x78
   1f894:	mov	w22, #0x2e2e                	// #11822
   1f898:	str	wzr, [sp, #108]
   1f89c:	bl	7b50 <free@plt>
   1f8a0:	str	xzr, [x23]
   1f8a4:	nop
   1f8a8:	mov	x0, x19
   1f8ac:	bl	78f0 <readdir@plt>
   1f8b0:	cbz	x0, 1f938 <scols_init_debug@@SMARTCOLS_2.25+0xa7d8>
   1f8b4:	ldrb	w1, [x0, #18]
   1f8b8:	mov	w2, #0xfb                  	// #251
   1f8bc:	sub	w3, w1, #0x6
   1f8c0:	tst	w3, w2
   1f8c4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
   1f8c8:	b.ne	1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>  // b.any
   1f8cc:	ldurh	w1, [x0, #19]
   1f8d0:	add	x28, x0, #0x13
   1f8d4:	cmp	w1, #0x2e
   1f8d8:	b.eq	1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>  // b.none
   1f8dc:	cmp	w1, w22
   1f8e0:	b.eq	1f980 <scols_init_debug@@SMARTCOLS_2.25+0xa820>  // b.none
   1f8e4:	cbz	w20, 1f98c <scols_init_debug@@SMARTCOLS_2.25+0xa82c>
   1f8e8:	mov	x0, x28
   1f8ec:	mov	x2, x26
   1f8f0:	mov	x1, x24
   1f8f4:	bl	7e80 <__isoc99_sscanf@plt>
   1f8f8:	cmp	w0, #0x1
   1f8fc:	b.ne	1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>  // b.any
   1f900:	ldr	w1, [sp, #116]
   1f904:	cmp	w1, #0x7
   1f908:	b.ls	1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>  // b.plast
   1f90c:	ldr	w0, [sp, #108]
   1f910:	add	w28, w21, #0x1
   1f914:	cmp	w28, w0
   1f918:	ldr	x0, [x23]
   1f91c:	b.hi	1f9d8 <scols_init_debug@@SMARTCOLS_2.25+0xa878>  // b.pmore
   1f920:	cbz	x0, 1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>
   1f924:	str	w1, [x0, w21, uxtw #2]
   1f928:	mov	w21, w28
   1f92c:	mov	x0, x19
   1f930:	bl	78f0 <readdir@plt>
   1f934:	cbnz	x0, 1f8b4 <scols_init_debug@@SMARTCOLS_2.25+0xa754>
   1f938:	cbz	w21, 1f958 <scols_init_debug@@SMARTCOLS_2.25+0xa7f8>
   1f93c:	ldr	x0, [x23]
   1f940:	cbz	x0, 1f958 <scols_init_debug@@SMARTCOLS_2.25+0xa7f8>
   1f944:	adrp	x3, 1f000 <scols_init_debug@@SMARTCOLS_2.25+0x9ea0>
   1f948:	mov	w1, w21
   1f94c:	add	x3, x3, #0x6b0
   1f950:	mov	x2, #0x4                   	// #4
   1f954:	bl	7500 <qsort@plt>
   1f958:	mov	x0, x19
   1f95c:	bl	7940 <closedir@plt>
   1f960:	ldp	x25, x26, [sp, #64]
   1f964:	ldp	x27, x28, [sp, #80]
   1f968:	mov	w0, w21
   1f96c:	ldp	x19, x20, [sp, #16]
   1f970:	ldp	x21, x22, [sp, #32]
   1f974:	ldp	x23, x24, [sp, #48]
   1f978:	ldp	x29, x30, [sp], #128
   1f97c:	ret
   1f980:	ldrb	w0, [x28, #2]
   1f984:	cbz	w0, 1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>
   1f988:	cbnz	w20, 1f8e8 <scols_init_debug@@SMARTCOLS_2.25+0xa788>
   1f98c:	str	xzr, [sp, #120]
   1f990:	bl	7fd0 <__errno_location@plt>
   1f994:	mov	x25, x0
   1f998:	mov	x1, x27
   1f99c:	mov	x0, x28
   1f9a0:	mov	w2, #0xa                   	// #10
   1f9a4:	str	wzr, [x25]
   1f9a8:	bl	7b00 <strtol@plt>
   1f9ac:	mov	x1, x0
   1f9b0:	ldr	x0, [sp, #120]
   1f9b4:	str	w1, [sp, #116]
   1f9b8:	cmp	x28, x0
   1f9bc:	b.eq	1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>  // b.none
   1f9c0:	cbz	x0, 1f9cc <scols_init_debug@@SMARTCOLS_2.25+0xa86c>
   1f9c4:	ldrsb	w0, [x0]
   1f9c8:	cbnz	w0, 1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>
   1f9cc:	ldr	w0, [x25]
   1f9d0:	cbz	w0, 1f904 <scols_init_debug@@SMARTCOLS_2.25+0xa7a4>
   1f9d4:	b	1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xa748>
   1f9d8:	ldr	w1, [sp, #108]
   1f9dc:	add	w1, w1, #0x1
   1f9e0:	str	w1, [sp, #108]
   1f9e4:	ubfiz	x1, x1, #2, #32
   1f9e8:	bl	7900 <realloc@plt>
   1f9ec:	cbz	x0, 1fa4c <scols_init_debug@@SMARTCOLS_2.25+0xa8ec>
   1f9f0:	ldr	w1, [sp, #116]
   1f9f4:	str	x0, [x23]
   1f9f8:	str	w1, [x0, w21, uxtw #2]
   1f9fc:	mov	w21, w28
   1fa00:	b	1f92c <scols_init_debug@@SMARTCOLS_2.25+0xa7cc>
   1fa04:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1fa08:	ldr	x0, [x0, #4008]
   1fa0c:	ldr	x21, [x0]
   1fa10:	bl	7630 <getpid@plt>
   1fa14:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fa18:	mov	w2, w0
   1fa1c:	add	x4, x4, #0xe0
   1fa20:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fa24:	add	x3, x3, #0xe8
   1fa28:	mov	x0, x21
   1fa2c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1fa30:	add	x1, x1, #0xb58
   1fa34:	bl	80f0 <fprintf@plt>
   1fa38:	mov	x1, x19
   1fa3c:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fa40:	add	x0, x0, #0xd0
   1fa44:	bl	1f798 <scols_init_debug@@SMARTCOLS_2.25+0xa638>
   1fa48:	b	1f864 <scols_init_debug@@SMARTCOLS_2.25+0xa704>
   1fa4c:	ldr	x0, [x23]
   1fa50:	mov	w21, #0xffffffff            	// #-1
   1fa54:	bl	7b50 <free@plt>
   1fa58:	str	xzr, [x23]
   1fa5c:	mov	x0, x19
   1fa60:	bl	7940 <closedir@plt>
   1fa64:	ldp	x25, x26, [sp, #64]
   1fa68:	ldp	x27, x28, [sp, #80]
   1fa6c:	b	1f968 <scols_init_debug@@SMARTCOLS_2.25+0xa808>
   1fa70:	cbz	x0, 1fc10 <scols_init_debug@@SMARTCOLS_2.25+0xaab0>
   1fa74:	stp	x29, x30, [sp, #-48]!
   1fa78:	mov	x29, sp
   1fa7c:	stp	x19, x20, [sp, #16]
   1fa80:	mov	x19, x0
   1fa84:	ldr	w0, [x0, #136]
   1fa88:	mov	x20, x1
   1fa8c:	tbz	w0, #31, 1fb90 <scols_init_debug@@SMARTCOLS_2.25+0xaa30>
   1fa90:	movi	d0, #0xffffffff
   1fa94:	ldrb	w1, [x19, #156]
   1fa98:	mov	x0, x19
   1fa9c:	mov	w3, #0xfffffffa            	// #-6
   1faa0:	and	w1, w1, w3
   1faa4:	str	xzr, [x19, #144]
   1faa8:	strb	w1, [x19, #156]
   1faac:	mov	x2, #0xe8                  	// #232
   1fab0:	str	d0, [x19, #136]
   1fab4:	mov	w1, #0x0                   	// #0
   1fab8:	strb	wzr, [x0], #168
   1fabc:	bl	77f0 <memset@plt>
   1fac0:	cbz	x20, 1fb68 <scols_init_debug@@SMARTCOLS_2.25+0xaa08>
   1fac4:	ldrsb	w0, [x20]
   1fac8:	cmp	w0, #0x2f
   1facc:	b.eq	1fbf0 <scols_init_debug@@SMARTCOLS_2.25+0xaa90>  // b.none
   1fad0:	ldr	w0, [x19, #152]
   1fad4:	tbz	w0, #7, 1fb84 <scols_init_debug@@SMARTCOLS_2.25+0xaa24>
   1fad8:	mov	x0, x20
   1fadc:	bl	72c0 <strlen@plt>
   1fae0:	cmp	x0, #0x4
   1fae4:	b.ls	1fc08 <scols_init_debug@@SMARTCOLS_2.25+0xaaa8>  // b.plast
   1fae8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1faec:	add	x20, x20, #0x4
   1faf0:	add	x3, x3, #0xf8
   1faf4:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1faf8:	mov	x4, x20
   1fafc:	add	x2, x2, #0x128
   1fb00:	mov	x0, x19
   1fb04:	mov	x1, #0x80                  	// #128
   1fb08:	bl	7590 <snprintf@plt>
   1fb0c:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1fb10:	ldr	w0, [x0, #2912]
   1fb14:	tbz	w0, #2, 1fb68 <scols_init_debug@@SMARTCOLS_2.25+0xaa08>
   1fb18:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1fb1c:	str	x21, [sp, #32]
   1fb20:	ldr	x0, [x0, #4008]
   1fb24:	ldr	x21, [x0]
   1fb28:	bl	7630 <getpid@plt>
   1fb2c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fb30:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fb34:	add	x4, x4, #0x108
   1fb38:	add	x3, x3, #0xe8
   1fb3c:	mov	w2, w0
   1fb40:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1fb44:	mov	x0, x21
   1fb48:	add	x1, x1, #0xb58
   1fb4c:	bl	80f0 <fprintf@plt>
   1fb50:	mov	x2, x20
   1fb54:	mov	x0, x19
   1fb58:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fb5c:	add	x1, x1, #0x130
   1fb60:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1fb64:	ldr	x21, [sp, #32]
   1fb68:	ldr	x0, [x19, #160]
   1fb6c:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   1fb70:	str	xzr, [x19, #160]
   1fb74:	mov	w0, #0x0                   	// #0
   1fb78:	ldp	x19, x20, [sp, #16]
   1fb7c:	ldp	x29, x30, [sp], #48
   1fb80:	ret
   1fb84:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   1fb88:	add	x3, x3, #0xf20
   1fb8c:	b	1faf4 <scols_init_debug@@SMARTCOLS_2.25+0xa994>
   1fb90:	bl	7970 <close@plt>
   1fb94:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1fb98:	ldr	w0, [x0, #2912]
   1fb9c:	tbz	w0, #2, 1fa90 <scols_init_debug@@SMARTCOLS_2.25+0xa930>
   1fba0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1fba4:	str	x21, [sp, #32]
   1fba8:	ldr	x0, [x0, #4008]
   1fbac:	ldr	x21, [x0]
   1fbb0:	bl	7630 <getpid@plt>
   1fbb4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fbb8:	mov	w2, w0
   1fbbc:	add	x4, x4, #0x108
   1fbc0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fbc4:	add	x3, x3, #0xe8
   1fbc8:	mov	x0, x21
   1fbcc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1fbd0:	add	x1, x1, #0xb58
   1fbd4:	bl	80f0 <fprintf@plt>
   1fbd8:	mov	x0, x19
   1fbdc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fbe0:	add	x1, x1, #0x110
   1fbe4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1fbe8:	ldr	x21, [sp, #32]
   1fbec:	b	1fa90 <scols_init_debug@@SMARTCOLS_2.25+0xa930>
   1fbf0:	mov	x1, x20
   1fbf4:	mov	x0, x19
   1fbf8:	mov	x2, #0x7f                  	// #127
   1fbfc:	bl	7f10 <strncpy@plt>
   1fc00:	strb	wzr, [x19, #127]
   1fc04:	b	1fb0c <scols_init_debug@@SMARTCOLS_2.25+0xa9ac>
   1fc08:	mov	w0, #0xffffffff            	// #-1
   1fc0c:	b	1fb78 <scols_init_debug@@SMARTCOLS_2.25+0xaa18>
   1fc10:	mov	w0, #0xffffffea            	// #-22
   1fc14:	ret
   1fc18:	cbz	x0, 1fc2c <scols_init_debug@@SMARTCOLS_2.25+0xaacc>
   1fc1c:	ldrsb	w0, [x0]
   1fc20:	cmp	w0, #0x0
   1fc24:	cset	w0, ne  // ne = any
   1fc28:	ret
   1fc2c:	mov	w0, #0x0                   	// #0
   1fc30:	ret
   1fc34:	nop
   1fc38:	sub	sp, sp, #0x290
   1fc3c:	mov	x2, #0x1c8                 	// #456
   1fc40:	stp	x29, x30, [sp]
   1fc44:	mov	x29, sp
   1fc48:	stp	x21, x22, [sp, #32]
   1fc4c:	add	x22, sp, #0xc8
   1fc50:	stp	x19, x20, [sp, #16]
   1fc54:	mov	x19, x0
   1fc58:	mov	x0, x22
   1fc5c:	stp	x23, x24, [sp, #48]
   1fc60:	mov	w23, w1
   1fc64:	mov	w1, #0x0                   	// #0
   1fc68:	bl	77f0 <memset@plt>
   1fc6c:	mov	w0, #0xffffffff            	// #-1
   1fc70:	str	w0, [sp, #336]
   1fc74:	cbz	x19, 1ff8c <scols_init_debug@@SMARTCOLS_2.25+0xae2c>
   1fc78:	adrp	x21, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   1fc7c:	ldr	w0, [x21, #2912]
   1fc80:	and	w20, w0, #0x4
   1fc84:	cbz	w0, 1fd14 <scols_init_debug@@SMARTCOLS_2.25+0xabb4>
   1fc88:	cbz	w20, 1fcd0 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   1fc8c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1fc90:	ldr	x0, [x0, #4008]
   1fc94:	ldr	x20, [x0]
   1fc98:	bl	7630 <getpid@plt>
   1fc9c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fca0:	mov	w2, w0
   1fca4:	add	x4, x4, #0x108
   1fca8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fcac:	add	x3, x3, #0xe8
   1fcb0:	mov	x0, x20
   1fcb4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1fcb8:	add	x1, x1, #0xb58
   1fcbc:	bl	80f0 <fprintf@plt>
   1fcc0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fcc4:	mov	x0, x19
   1fcc8:	add	x1, x1, #0x158
   1fccc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1fcd0:	mov	x1, x22
   1fcd4:	mov	x2, #0x1c8                 	// #456
   1fcd8:	mov	x0, x19
   1fcdc:	bl	7200 <memcpy@plt>
   1fce0:	str	w23, [x19, #152]
   1fce4:	mov	x0, x19
   1fce8:	mov	x1, #0x0                   	// #0
   1fcec:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   1fcf0:	mov	w20, w0
   1fcf4:	cbz	w0, 1fd64 <scols_init_debug@@SMARTCOLS_2.25+0xac04>
   1fcf8:	mov	w0, w20
   1fcfc:	ldp	x29, x30, [sp]
   1fd00:	ldp	x19, x20, [sp, #16]
   1fd04:	ldp	x21, x22, [sp, #32]
   1fd08:	ldp	x23, x24, [sp, #48]
   1fd0c:	add	sp, sp, #0x290
   1fd10:	ret
   1fd14:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fd18:	add	x0, x0, #0x148
   1fd1c:	bl	7ff0 <getenv@plt>
   1fd20:	cbz	x0, 1ff5c <scols_init_debug@@SMARTCOLS_2.25+0xadfc>
   1fd24:	add	x1, sp, #0x48
   1fd28:	mov	w2, #0x0                   	// #0
   1fd2c:	bl	72b0 <strtoul@plt>
   1fd30:	mov	x24, x0
   1fd34:	mov	w20, w0
   1fd38:	ldr	x0, [sp, #72]
   1fd3c:	cbz	x0, 1fd50 <scols_init_debug@@SMARTCOLS_2.25+0xabf0>
   1fd40:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1fd44:	add	x1, x1, #0xca8
   1fd48:	bl	7ab0 <strcmp@plt>
   1fd4c:	cbz	w0, 1fef4 <scols_init_debug@@SMARTCOLS_2.25+0xad94>
   1fd50:	str	w24, [x21, #2912]
   1fd54:	mov	w1, #0x2                   	// #2
   1fd58:	cbnz	w24, 1ff00 <scols_init_debug@@SMARTCOLS_2.25+0xada0>
   1fd5c:	str	w1, [x21, #2912]
   1fd60:	b	1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xab28>
   1fd64:	add	x22, sp, #0x48
   1fd68:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fd6c:	mov	x2, x22
   1fd70:	add	x1, x1, #0x170
   1fd74:	bl	8010 <__xstat@plt>
   1fd78:	cbz	w0, 1fe0c <scols_init_debug@@SMARTCOLS_2.25+0xacac>
   1fd7c:	ldr	w0, [x19, #152]
   1fd80:	ldr	w1, [x21, #2912]
   1fd84:	and	w0, w0, #0xffffffbf
   1fd88:	orr	w0, w0, #0x20
   1fd8c:	str	w0, [x19, #152]
   1fd90:	tbnz	w1, #2, 1fea0 <scols_init_debug@@SMARTCOLS_2.25+0xad40>
   1fd94:	tbnz	w0, #8, 1fcf8 <scols_init_debug@@SMARTCOLS_2.25+0xab98>
   1fd98:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fd9c:	mov	x2, x22
   1fda0:	add	x1, x1, #0x1b8
   1fda4:	mov	w0, #0x0                   	// #0
   1fda8:	bl	8010 <__xstat@plt>
   1fdac:	cbnz	w0, 1fcf8 <scols_init_debug@@SMARTCOLS_2.25+0xab98>
   1fdb0:	ldr	w0, [x19, #152]
   1fdb4:	ldr	w1, [x21, #2912]
   1fdb8:	orr	w0, w0, #0x100
   1fdbc:	str	w0, [x19, #152]
   1fdc0:	tbz	w1, #2, 1fcf8 <scols_init_debug@@SMARTCOLS_2.25+0xab98>
   1fdc4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1fdc8:	ldr	x0, [x0, #4008]
   1fdcc:	ldr	x21, [x0]
   1fdd0:	bl	7630 <getpid@plt>
   1fdd4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fdd8:	mov	w2, w0
   1fddc:	add	x4, x4, #0x108
   1fde0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fde4:	add	x3, x3, #0xe8
   1fde8:	mov	x0, x21
   1fdec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1fdf0:	add	x1, x1, #0xb58
   1fdf4:	bl	80f0 <fprintf@plt>
   1fdf8:	mov	x0, x19
   1fdfc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fe00:	add	x1, x1, #0x1d0
   1fe04:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1fe08:	b	1fcf8 <scols_init_debug@@SMARTCOLS_2.25+0xab98>
   1fe0c:	ldr	w1, [sp, #88]
   1fe10:	ldr	w0, [x19, #152]
   1fe14:	and	w1, w1, #0xf000
   1fe18:	cmp	w1, #0x4, lsl #12
   1fe1c:	b.ne	1fd80 <scols_init_debug@@SMARTCOLS_2.25+0xac20>  // b.any
   1fe20:	and	w1, w0, #0x20
   1fe24:	cbnz	w1, 1fd94 <scols_init_debug@@SMARTCOLS_2.25+0xac34>
   1fe28:	bl	1f610 <scols_init_debug@@SMARTCOLS_2.25+0xa4b0>
   1fe2c:	mov	w1, #0x624                 	// #1572
   1fe30:	movk	w1, #0x2, lsl #16
   1fe34:	cmp	w0, w1
   1fe38:	b.le	1fe94 <scols_init_debug@@SMARTCOLS_2.25+0xad34>
   1fe3c:	ldr	w0, [x19, #152]
   1fe40:	ldr	w1, [x21, #2912]
   1fe44:	orr	w0, w0, #0x40
   1fe48:	str	w0, [x19, #152]
   1fe4c:	tbz	w1, #2, 1fd94 <scols_init_debug@@SMARTCOLS_2.25+0xac34>
   1fe50:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1fe54:	ldr	x0, [x0, #4008]
   1fe58:	ldr	x23, [x0]
   1fe5c:	bl	7630 <getpid@plt>
   1fe60:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fe64:	mov	w2, w0
   1fe68:	add	x4, x4, #0x108
   1fe6c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fe70:	add	x3, x3, #0xe8
   1fe74:	mov	x0, x23
   1fe78:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1fe7c:	add	x1, x1, #0xb58
   1fe80:	bl	80f0 <fprintf@plt>
   1fe84:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fe88:	mov	x0, x19
   1fe8c:	add	x1, x1, #0x1a0
   1fe90:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1fe94:	ldr	w0, [x19, #152]
   1fe98:	tbnz	w0, #8, 1fcf8 <scols_init_debug@@SMARTCOLS_2.25+0xab98>
   1fe9c:	b	1fd98 <scols_init_debug@@SMARTCOLS_2.25+0xac38>
   1fea0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1fea4:	ldr	x0, [x0, #4008]
   1fea8:	ldr	x23, [x0]
   1feac:	bl	7630 <getpid@plt>
   1feb0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1feb4:	mov	w2, w0
   1feb8:	add	x4, x4, #0x108
   1febc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fec0:	add	x3, x3, #0xe8
   1fec4:	mov	x0, x23
   1fec8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   1fecc:	add	x1, x1, #0xb58
   1fed0:	bl	80f0 <fprintf@plt>
   1fed4:	mov	x0, x19
   1fed8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1fedc:	add	x1, x1, #0x180
   1fee0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1fee4:	ldr	w0, [x19, #152]
   1fee8:	and	w1, w0, #0x20
   1feec:	cbz	w1, 1fe28 <scols_init_debug@@SMARTCOLS_2.25+0xacc8>
   1fef0:	b	1fd94 <scols_init_debug@@SMARTCOLS_2.25+0xac34>
   1fef4:	mov	w0, #0xffff                	// #65535
   1fef8:	mov	w20, w0
   1fefc:	str	w0, [x21, #2912]
   1ff00:	bl	7490 <getuid@plt>
   1ff04:	mov	w24, w0
   1ff08:	bl	7400 <geteuid@plt>
   1ff0c:	cmp	w24, w0
   1ff10:	b.eq	1ff68 <scols_init_debug@@SMARTCOLS_2.25+0xae08>  // b.none
   1ff14:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   1ff18:	orr	w0, w20, #0x1000000
   1ff1c:	str	w0, [x21, #2912]
   1ff20:	ldr	x0, [x1, #4008]
   1ff24:	ldr	x20, [x0]
   1ff28:	bl	7630 <getpid@plt>
   1ff2c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   1ff30:	mov	w2, w0
   1ff34:	add	x3, x3, #0xe8
   1ff38:	mov	x0, x20
   1ff3c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   1ff40:	add	x1, x1, #0xcd0
   1ff44:	bl	80f0 <fprintf@plt>
   1ff48:	ldr	w0, [x21, #2912]
   1ff4c:	orr	w1, w0, #0x2
   1ff50:	and	w20, w0, #0x4
   1ff54:	str	w1, [x21, #2912]
   1ff58:	b	1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xab28>
   1ff5c:	mov	w0, #0x2                   	// #2
   1ff60:	str	w0, [x21, #2912]
   1ff64:	b	1fcd0 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   1ff68:	bl	7b80 <getgid@plt>
   1ff6c:	mov	w24, w0
   1ff70:	bl	73c0 <getegid@plt>
   1ff74:	cmp	w24, w0
   1ff78:	b.ne	1ff14 <scols_init_debug@@SMARTCOLS_2.25+0xadb4>  // b.any
   1ff7c:	orr	w1, w20, #0x2
   1ff80:	and	w20, w20, #0x4
   1ff84:	str	w1, [x21, #2912]
   1ff88:	b	1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xab28>
   1ff8c:	mov	w20, #0xffffffea            	// #-22
   1ff90:	b	1fcf8 <scols_init_debug@@SMARTCOLS_2.25+0xab98>
   1ff94:	nop
   1ff98:	cbz	x0, 1ffa8 <scols_init_debug@@SMARTCOLS_2.25+0xae48>
   1ff9c:	ldrsb	w1, [x0]
   1ffa0:	cbz	w1, 1ffa8 <scols_init_debug@@SMARTCOLS_2.25+0xae48>
   1ffa4:	b	7930 <strdup@plt>
   1ffa8:	mov	x0, #0x0                   	// #0
   1ffac:	ret
   1ffb0:	cbz	x0, 1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xae64>
   1ffb4:	ldrsb	w1, [x0]
   1ffb8:	cmp	w1, #0x0
   1ffbc:	csel	x0, x0, xzr, ne  // ne = any
   1ffc0:	ret
   1ffc4:	mov	x0, #0x0                   	// #0
   1ffc8:	ret
   1ffcc:	nop
   1ffd0:	cbz	x0, 200a0 <scols_init_debug@@SMARTCOLS_2.25+0xaf40>
   1ffd4:	stp	x29, x30, [sp, #-32]!
   1ffd8:	mov	x29, sp
   1ffdc:	stp	x19, x20, [sp, #16]
   1ffe0:	mov	x19, x0
   1ffe4:	ldrsb	w1, [x0]
   1ffe8:	cbz	w1, 20098 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   1ffec:	ldr	w1, [x0, #136]
   1fff0:	tbnz	w1, #31, 20004 <scols_init_debug@@SMARTCOLS_2.25+0xaea4>
   1fff4:	mov	w0, w1
   1fff8:	ldp	x19, x20, [sp, #16]
   1fffc:	ldp	x29, x30, [sp], #32
   20000:	ret
   20004:	ldr	w1, [x0, #152]
   20008:	and	w1, w1, #0x2
   2000c:	str	w1, [x0, #140]
   20010:	orr	w1, w1, #0x80000
   20014:	bl	7710 <open@plt>
   20018:	mov	w1, w0
   2001c:	adrp	x2, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20020:	str	w1, [x19, #136]
   20024:	ldr	w0, [x2, #2912]
   20028:	tbz	w0, #2, 1fff4 <scols_init_debug@@SMARTCOLS_2.25+0xae94>
   2002c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20030:	ldr	x0, [x0, #4008]
   20034:	ldr	x20, [x0]
   20038:	bl	7630 <getpid@plt>
   2003c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20040:	mov	w2, w0
   20044:	add	x4, x4, #0x108
   20048:	mov	x0, x20
   2004c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20050:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20054:	add	x3, x3, #0xe8
   20058:	add	x1, x1, #0xb58
   2005c:	bl	80f0 <fprintf@plt>
   20060:	ldr	w2, [x19, #152]
   20064:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   20068:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2006c:	add	x0, x0, #0x860
   20070:	add	x3, x3, #0x1f0
   20074:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20078:	tst	x2, #0x2
   2007c:	add	x1, x1, #0x1f8
   20080:	csel	x3, x3, x0, ne  // ne = any
   20084:	mov	x2, x19
   20088:	mov	x0, x19
   2008c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20090:	ldr	w1, [x19, #136]
   20094:	b	1fff4 <scols_init_debug@@SMARTCOLS_2.25+0xae94>
   20098:	mov	w1, #0xffffffea            	// #-22
   2009c:	b	1fff4 <scols_init_debug@@SMARTCOLS_2.25+0xae94>
   200a0:	mov	w1, #0xffffffea            	// #-22
   200a4:	mov	w0, w1
   200a8:	ret
   200ac:	nop
   200b0:	mov	x3, x0
   200b4:	cbz	x0, 200c4 <scols_init_debug@@SMARTCOLS_2.25+0xaf64>
   200b8:	mov	w0, #0x0                   	// #0
   200bc:	stp	w1, w2, [x3, #136]
   200c0:	ret
   200c4:	mov	w0, #0xffffffea            	// #-22
   200c8:	ret
   200cc:	nop
   200d0:	cbz	x0, 201d8 <scols_init_debug@@SMARTCOLS_2.25+0xb078>
   200d4:	stp	x29, x30, [sp, #-176]!
   200d8:	mov	x29, sp
   200dc:	stp	x19, x20, [sp, #16]
   200e0:	mov	x19, x0
   200e4:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   200e8:	stp	x21, x22, [sp, #32]
   200ec:	add	x20, x19, #0x190
   200f0:	ldr	w0, [x0, #2912]
   200f4:	mov	w21, w1
   200f8:	tbnz	w0, #3, 20158 <scols_init_debug@@SMARTCOLS_2.25+0xaff8>
   200fc:	stp	xzr, xzr, [x19, #400]
   20100:	mov	w2, #0xffffffff            	// #-1
   20104:	mov	w0, #0x0                   	// #0
   20108:	stp	xzr, xzr, [x20, #32]
   2010c:	ldrb	w1, [x20, #44]
   20110:	stp	xzr, xzr, [x20, #16]
   20114:	orr	w1, w1, #0x2
   20118:	str	xzr, [x20, #48]
   2011c:	str	w2, [x20, #16]
   20120:	strb	w1, [x20, #44]
   20124:	str	w21, [x20, #48]
   20128:	ldrb	w1, [x19, #156]
   2012c:	tbnz	w1, #1, 20148 <scols_init_debug@@SMARTCOLS_2.25+0xafe8>
   20130:	ldr	w0, [x19, #152]
   20134:	tbz	w0, #7, 201a0 <scols_init_debug@@SMARTCOLS_2.25+0xb040>
   20138:	ldrb	w1, [x19, #156]
   2013c:	mov	w0, #0x0                   	// #0
   20140:	orr	w1, w1, #0x2
   20144:	strb	w1, [x19, #156]
   20148:	ldp	x19, x20, [sp, #16]
   2014c:	ldp	x21, x22, [sp, #32]
   20150:	ldp	x29, x30, [sp], #176
   20154:	ret
   20158:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2015c:	ldr	x0, [x0, #4008]
   20160:	ldr	x22, [x0]
   20164:	bl	7630 <getpid@plt>
   20168:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2016c:	mov	w2, w0
   20170:	add	x4, x4, #0xe0
   20174:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20178:	add	x3, x3, #0xe8
   2017c:	mov	x0, x22
   20180:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20184:	add	x1, x1, #0xb58
   20188:	bl	80f0 <fprintf@plt>
   2018c:	mov	x0, x20
   20190:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20194:	add	x1, x1, #0x210
   20198:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   2019c:	b	200fc <scols_init_debug@@SMARTCOLS_2.25+0xaf9c>
   201a0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   201a4:	add	x2, sp, #0x30
   201a8:	add	x1, x1, #0x220
   201ac:	mov	w0, #0x0                   	// #0
   201b0:	bl	8010 <__xstat@plt>
   201b4:	cbnz	w0, 20138 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>
   201b8:	ldr	w0, [sp, #64]
   201bc:	and	w0, w0, #0xf000
   201c0:	cmp	w0, #0x4, lsl #12
   201c4:	b.ne	20138 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>  // b.any
   201c8:	ldr	w0, [x19, #152]
   201cc:	orr	w0, w0, #0x80
   201d0:	str	w0, [x19, #152]
   201d4:	b	20138 <scols_init_debug@@SMARTCOLS_2.25+0xafd8>
   201d8:	mov	w0, #0xffffffea            	// #-22
   201dc:	ret
   201e0:	cbz	x0, 20294 <scols_init_debug@@SMARTCOLS_2.25+0xb134>
   201e4:	stp	x29, x30, [sp, #-48]!
   201e8:	mov	x29, sp
   201ec:	stp	x19, x20, [sp, #16]
   201f0:	mov	x19, x0
   201f4:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   201f8:	add	x20, x19, #0x190
   201fc:	ldr	w0, [x0, #2912]
   20200:	tbnz	w0, #3, 20244 <scols_init_debug@@SMARTCOLS_2.25+0xb0e4>
   20204:	ldr	x0, [x20, #24]
   20208:	bl	7b50 <free@plt>
   2020c:	ldr	x0, [x19, #400]
   20210:	cbz	x0, 20218 <scols_init_debug@@SMARTCOLS_2.25+0xb0b8>
   20214:	bl	7610 <fclose@plt>
   20218:	ldr	x0, [x20, #8]
   2021c:	cbz	x0, 20224 <scols_init_debug@@SMARTCOLS_2.25+0xb0c4>
   20220:	bl	7940 <closedir@plt>
   20224:	stp	xzr, xzr, [x19, #400]
   20228:	mov	w0, #0x0                   	// #0
   2022c:	stp	xzr, xzr, [x20, #16]
   20230:	stp	xzr, xzr, [x20, #32]
   20234:	str	xzr, [x20, #48]
   20238:	ldp	x19, x20, [sp, #16]
   2023c:	ldp	x29, x30, [sp], #48
   20240:	ret
   20244:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20248:	str	x21, [sp, #32]
   2024c:	ldr	x0, [x0, #4008]
   20250:	ldr	x21, [x0]
   20254:	bl	7630 <getpid@plt>
   20258:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2025c:	mov	w2, w0
   20260:	add	x4, x4, #0xe0
   20264:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20268:	add	x3, x3, #0xe8
   2026c:	mov	x0, x21
   20270:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20274:	add	x1, x1, #0xb58
   20278:	bl	80f0 <fprintf@plt>
   2027c:	mov	x0, x20
   20280:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20284:	add	x1, x1, #0x230
   20288:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   2028c:	ldr	x21, [sp, #32]
   20290:	b	20204 <scols_init_debug@@SMARTCOLS_2.25+0xb0a4>
   20294:	mov	w0, #0xffffffea            	// #-22
   20298:	ret
   2029c:	nop
   202a0:	stp	x29, x30, [sp, #-48]!
   202a4:	mov	x29, sp
   202a8:	stp	x19, x20, [sp, #16]
   202ac:	mov	x19, x0
   202b0:	bl	7fd0 <__errno_location@plt>
   202b4:	cbz	x19, 202f8 <scols_init_debug@@SMARTCOLS_2.25+0xb198>
   202b8:	mov	x20, x0
   202bc:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   202c0:	stp	x21, x22, [sp, #32]
   202c4:	ldr	w0, [x0, #2912]
   202c8:	ldr	w21, [x20]
   202cc:	tbnz	w0, #2, 20304 <scols_init_debug@@SMARTCOLS_2.25+0xb1a4>
   202d0:	ldr	x0, [x19, #128]
   202d4:	bl	7b50 <free@plt>
   202d8:	str	xzr, [x19, #128]
   202dc:	mov	x1, #0x0                   	// #0
   202e0:	mov	x0, x19
   202e4:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   202e8:	mov	x0, x19
   202ec:	bl	201e0 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   202f0:	str	w21, [x20]
   202f4:	ldp	x21, x22, [sp, #32]
   202f8:	ldp	x19, x20, [sp, #16]
   202fc:	ldp	x29, x30, [sp], #48
   20300:	ret
   20304:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20308:	ldr	x0, [x0, #4008]
   2030c:	ldr	x22, [x0]
   20310:	bl	7630 <getpid@plt>
   20314:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20318:	mov	w2, w0
   2031c:	add	x4, x4, #0x108
   20320:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20324:	add	x3, x3, #0xe8
   20328:	mov	x0, x22
   2032c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20330:	add	x1, x1, #0xb58
   20334:	bl	80f0 <fprintf@plt>
   20338:	mov	x0, x19
   2033c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20340:	add	x1, x1, #0x230
   20344:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20348:	b	202d0 <scols_init_debug@@SMARTCOLS_2.25+0xb170>
   2034c:	nop
   20350:	stp	x29, x30, [sp, #-144]!
   20354:	mov	x29, sp
   20358:	cbz	x0, 20370 <scols_init_debug@@SMARTCOLS_2.25+0xb210>
   2035c:	mov	x1, x0
   20360:	add	x2, sp, #0x10
   20364:	mov	w0, #0x0                   	// #0
   20368:	bl	8010 <__xstat@plt>
   2036c:	cbz	w0, 2038c <scols_init_debug@@SMARTCOLS_2.25+0xb22c>
   20370:	bl	7fd0 <__errno_location@plt>
   20374:	mov	x1, x0
   20378:	mov	w2, #0x13                  	// #19
   2037c:	mov	w0, #0x0                   	// #0
   20380:	str	w2, [x1]
   20384:	ldp	x29, x30, [sp], #144
   20388:	ret
   2038c:	ldr	w0, [sp, #32]
   20390:	and	w0, w0, #0xf000
   20394:	cmp	w0, #0x6, lsl #12
   20398:	b.ne	20370 <scols_init_debug@@SMARTCOLS_2.25+0xb210>  // b.any
   2039c:	ldr	x1, [sp, #48]
   203a0:	lsr	x0, x1, #32
   203a4:	ubfx	w1, w1, #8, #12
   203a8:	and	w0, w0, #0xfffff000
   203ac:	orr	w0, w0, w1
   203b0:	cmp	w0, #0x7
   203b4:	b.ne	20370 <scols_init_debug@@SMARTCOLS_2.25+0xb210>  // b.any
   203b8:	mov	w0, #0x1                   	// #1
   203bc:	b	20384 <scols_init_debug@@SMARTCOLS_2.25+0xb224>
   203c0:	stp	x29, x30, [sp, #-48]!
   203c4:	mov	x29, sp
   203c8:	stp	x19, x20, [sp, #16]
   203cc:	mov	x19, x0
   203d0:	bl	7fd0 <__errno_location@plt>
   203d4:	cbz	x19, 20498 <scols_init_debug@@SMARTCOLS_2.25+0xb338>
   203d8:	ldrb	w1, [x19, #156]
   203dc:	tbnz	w1, #2, 20498 <scols_init_debug@@SMARTCOLS_2.25+0xb338>
   203e0:	str	wzr, [x0]
   203e4:	ldrb	w0, [x19, #156]
   203e8:	tbz	w0, #0, 20404 <scols_init_debug@@SMARTCOLS_2.25+0xb2a4>
   203ec:	add	x2, x19, #0xa8
   203f0:	mov	x20, x2
   203f4:	mov	x0, x20
   203f8:	ldp	x19, x20, [sp, #16]
   203fc:	ldp	x29, x30, [sp], #48
   20400:	ret
   20404:	mov	x0, x19
   20408:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   2040c:	tbnz	w0, #31, 204b4 <scols_init_debug@@SMARTCOLS_2.25+0xb354>
   20410:	add	x20, x19, #0xa8
   20414:	mov	x1, #0x4c05                	// #19461
   20418:	mov	x2, x20
   2041c:	bl	8130 <ioctl@plt>
   20420:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20424:	mov	x2, x20
   20428:	ldr	w1, [x1, #2912]
   2042c:	and	w1, w1, #0x4
   20430:	cbz	w0, 204c8 <scols_init_debug@@SMARTCOLS_2.25+0xb368>
   20434:	ldrb	w0, [x19, #156]
   20438:	orr	w0, w0, #0x4
   2043c:	strb	w0, [x19, #156]
   20440:	cbz	w1, 204b4 <scols_init_debug@@SMARTCOLS_2.25+0xb354>
   20444:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20448:	str	x21, [sp, #32]
   2044c:	mov	x20, #0x0                   	// #0
   20450:	ldr	x0, [x0, #4008]
   20454:	ldr	x21, [x0]
   20458:	bl	7630 <getpid@plt>
   2045c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20460:	mov	w2, w0
   20464:	add	x4, x4, #0x108
   20468:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2046c:	add	x3, x3, #0xe8
   20470:	mov	x0, x21
   20474:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20478:	add	x1, x1, #0xb58
   2047c:	bl	80f0 <fprintf@plt>
   20480:	mov	x0, x19
   20484:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20488:	add	x1, x1, #0x258
   2048c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20490:	ldr	x21, [sp, #32]
   20494:	b	203f4 <scols_init_debug@@SMARTCOLS_2.25+0xb294>
   20498:	mov	w1, #0x16                  	// #22
   2049c:	str	w1, [x0]
   204a0:	mov	x20, #0x0                   	// #0
   204a4:	mov	x0, x20
   204a8:	ldp	x19, x20, [sp, #16]
   204ac:	ldp	x29, x30, [sp], #48
   204b0:	ret
   204b4:	mov	x20, #0x0                   	// #0
   204b8:	mov	x0, x20
   204bc:	ldp	x19, x20, [sp, #16]
   204c0:	ldp	x29, x30, [sp], #48
   204c4:	ret
   204c8:	ldrb	w0, [x19, #156]
   204cc:	mov	w3, #0xfffffffa            	// #-6
   204d0:	and	w0, w0, w3
   204d4:	orr	w0, w0, #0x1
   204d8:	strb	w0, [x19, #156]
   204dc:	cbz	w1, 203f0 <scols_init_debug@@SMARTCOLS_2.25+0xb290>
   204e0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   204e4:	str	x21, [sp, #32]
   204e8:	ldr	x0, [x0, #4008]
   204ec:	ldr	x21, [x0]
   204f0:	bl	7630 <getpid@plt>
   204f4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   204f8:	mov	w2, w0
   204fc:	add	x4, x4, #0x108
   20500:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20504:	add	x3, x3, #0xe8
   20508:	mov	x0, x21
   2050c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20510:	add	x1, x1, #0xb58
   20514:	bl	80f0 <fprintf@plt>
   20518:	mov	x0, x19
   2051c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20520:	add	x1, x1, #0x240
   20524:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20528:	ldr	x21, [sp, #32]
   2052c:	b	203f4 <scols_init_debug@@SMARTCOLS_2.25+0xb294>
   20530:	stp	x29, x30, [sp, #-64]!
   20534:	mov	x29, sp
   20538:	stp	x19, x20, [sp, #16]
   2053c:	mov	x19, x0
   20540:	ldr	w1, [x0, #152]
   20544:	ldrsb	w2, [x0]
   20548:	cbz	w2, 205ec <scols_init_debug@@SMARTCOLS_2.25+0xb48c>
   2054c:	tbnz	w1, #5, 205ec <scols_init_debug@@SMARTCOLS_2.25+0xb48c>
   20550:	ldr	x1, [x0, #160]
   20554:	cbz	x1, 2061c <scols_init_debug@@SMARTCOLS_2.25+0xb4bc>
   20558:	adrp	x20, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2055c:	str	xzr, [sp, #56]
   20560:	mov	x0, x1
   20564:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20568:	add	x1, sp, #0x38
   2056c:	add	x2, x2, #0x2b0
   20570:	bl	26e30 <scols_init_debug@@SMARTCOLS_2.25+0x11cd0>
   20574:	ldr	x0, [sp, #56]
   20578:	cbz	x0, 20730 <scols_init_debug@@SMARTCOLS_2.25+0xb5d0>
   2057c:	ldr	w0, [x20, #2912]
   20580:	tbnz	w0, #2, 20594 <scols_init_debug@@SMARTCOLS_2.25+0xb434>
   20584:	ldp	x19, x20, [sp, #16]
   20588:	ldr	x0, [sp, #56]
   2058c:	ldp	x29, x30, [sp], #64
   20590:	ret
   20594:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20598:	ldr	x0, [x0, #4008]
   2059c:	ldr	x20, [x0]
   205a0:	bl	7630 <getpid@plt>
   205a4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   205a8:	mov	w2, w0
   205ac:	add	x4, x4, #0x108
   205b0:	mov	x0, x20
   205b4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   205b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   205bc:	add	x3, x3, #0xe8
   205c0:	add	x1, x1, #0xb58
   205c4:	bl	80f0 <fprintf@plt>
   205c8:	ldr	x2, [sp, #56]
   205cc:	mov	x0, x19
   205d0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   205d4:	add	x1, x1, #0x2c8
   205d8:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   205dc:	ldp	x19, x20, [sp, #16]
   205e0:	ldr	x0, [sp, #56]
   205e4:	ldp	x29, x30, [sp], #64
   205e8:	ret
   205ec:	str	xzr, [sp, #56]
   205f0:	adrp	x20, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   205f4:	tbnz	w1, #6, 2057c <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   205f8:	mov	x0, x19
   205fc:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   20600:	cbz	x0, 2057c <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   20604:	mov	w1, #0x2a                  	// #42
   20608:	strh	w1, [x0, #118]
   2060c:	add	x0, x0, #0x38
   20610:	bl	7930 <strdup@plt>
   20614:	str	x0, [sp, #56]
   20618:	b	2057c <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   2061c:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   20620:	cbz	x0, 20660 <scols_init_debug@@SMARTCOLS_2.25+0xb500>
   20624:	mov	x1, #0x0                   	// #0
   20628:	mov	x2, #0x0                   	// #0
   2062c:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   20630:	str	x0, [x19, #160]
   20634:	mov	x1, x0
   20638:	cbnz	x0, 20558 <scols_init_debug@@SMARTCOLS_2.25+0xb3f8>
   2063c:	adrp	x20, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20640:	str	x21, [sp, #32]
   20644:	ldr	w0, [x20, #2912]
   20648:	tbnz	w0, #2, 2067c <scols_init_debug@@SMARTCOLS_2.25+0xb51c>
   2064c:	str	xzr, [sp, #56]
   20650:	ldr	w1, [x19, #152]
   20654:	ldr	x21, [sp, #32]
   20658:	tbnz	w1, #6, 2057c <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   2065c:	b	205f8 <scols_init_debug@@SMARTCOLS_2.25+0xb498>
   20660:	adrp	x20, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20664:	ldr	w0, [x20, #2912]
   20668:	tbnz	w0, #2, 206d4 <scols_init_debug@@SMARTCOLS_2.25+0xb574>
   2066c:	ldr	w1, [x19, #152]
   20670:	str	xzr, [sp, #56]
   20674:	tbnz	w1, #6, 2057c <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   20678:	b	205f8 <scols_init_debug@@SMARTCOLS_2.25+0xb498>
   2067c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20680:	ldr	x0, [x0, #4008]
   20684:	ldr	x21, [x0]
   20688:	bl	7630 <getpid@plt>
   2068c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20690:	mov	w2, w0
   20694:	add	x4, x4, #0x108
   20698:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2069c:	add	x3, x3, #0xe8
   206a0:	mov	x0, x21
   206a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   206a8:	add	x1, x1, #0xb58
   206ac:	bl	80f0 <fprintf@plt>
   206b0:	mov	x0, x19
   206b4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   206b8:	add	x1, x1, #0x298
   206bc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   206c0:	ldr	x1, [x19, #160]
   206c4:	str	xzr, [sp, #56]
   206c8:	cbz	x1, 20650 <scols_init_debug@@SMARTCOLS_2.25+0xb4f0>
   206cc:	ldr	x21, [sp, #32]
   206d0:	b	20560 <scols_init_debug@@SMARTCOLS_2.25+0xb400>
   206d4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   206d8:	str	x21, [sp, #32]
   206dc:	ldr	x0, [x0, #4008]
   206e0:	ldr	x21, [x0]
   206e4:	bl	7630 <getpid@plt>
   206e8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   206ec:	mov	w2, w0
   206f0:	add	x4, x4, #0x108
   206f4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   206f8:	add	x3, x3, #0xe8
   206fc:	mov	x0, x21
   20700:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20704:	add	x1, x1, #0xb58
   20708:	bl	80f0 <fprintf@plt>
   2070c:	mov	x0, x19
   20710:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20714:	add	x1, x1, #0x278
   20718:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   2071c:	ldr	w1, [x19, #152]
   20720:	str	xzr, [sp, #56]
   20724:	ldr	x21, [sp, #32]
   20728:	tbnz	w1, #6, 2057c <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   2072c:	b	205f8 <scols_init_debug@@SMARTCOLS_2.25+0xb498>
   20730:	ldr	w1, [x19, #152]
   20734:	tbnz	w1, #6, 2057c <scols_init_debug@@SMARTCOLS_2.25+0xb41c>
   20738:	b	205f8 <scols_init_debug@@SMARTCOLS_2.25+0xb498>
   2073c:	nop
   20740:	stp	x29, x30, [sp, #-64]!
   20744:	mov	x29, sp
   20748:	stp	x19, x20, [sp, #16]
   2074c:	mov	x19, x0
   20750:	ldr	w2, [x0, #152]
   20754:	stp	x21, x22, [sp, #32]
   20758:	mov	x22, x1
   2075c:	ldrsb	w3, [x0]
   20760:	cbz	w3, 20820 <scols_init_debug@@SMARTCOLS_2.25+0xb6c0>
   20764:	tbnz	w2, #5, 20820 <scols_init_debug@@SMARTCOLS_2.25+0xb6c0>
   20768:	ldr	x2, [x0, #160]
   2076c:	adrp	x21, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20770:	cbz	x2, 2083c <scols_init_debug@@SMARTCOLS_2.25+0xb6dc>
   20774:	mov	x0, x2
   20778:	mov	x1, x22
   2077c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20780:	add	x2, x2, #0x2e0
   20784:	bl	27518 <scols_init_debug@@SMARTCOLS_2.25+0x123b8>
   20788:	mov	w20, w0
   2078c:	cbnz	w0, 207f8 <scols_init_debug@@SMARTCOLS_2.25+0xb698>
   20790:	mov	w20, #0x0                   	// #0
   20794:	ldr	w0, [x21, #2912]
   20798:	tbz	w0, #2, 207e4 <scols_init_debug@@SMARTCOLS_2.25+0xb684>
   2079c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   207a0:	ldr	x0, [x0, #4008]
   207a4:	ldr	x21, [x0]
   207a8:	bl	7630 <getpid@plt>
   207ac:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   207b0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   207b4:	add	x4, x4, #0x108
   207b8:	add	x3, x3, #0xe8
   207bc:	mov	w2, w0
   207c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   207c4:	mov	x0, x21
   207c8:	add	x1, x1, #0xb58
   207cc:	bl	80f0 <fprintf@plt>
   207d0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   207d4:	mov	x0, x19
   207d8:	mov	w2, w20
   207dc:	add	x1, x1, #0x2f0
   207e0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   207e4:	mov	w0, w20
   207e8:	ldp	x19, x20, [sp, #16]
   207ec:	ldp	x21, x22, [sp, #32]
   207f0:	ldp	x29, x30, [sp], #64
   207f4:	ret
   207f8:	ldr	w2, [x19, #152]
   207fc:	tbnz	w2, #6, 20794 <scols_init_debug@@SMARTCOLS_2.25+0xb634>
   20800:	mov	x0, x19
   20804:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   20808:	cbz	x0, 2082c <scols_init_debug@@SMARTCOLS_2.25+0xb6cc>
   2080c:	cbz	x22, 20790 <scols_init_debug@@SMARTCOLS_2.25+0xb630>
   20810:	ldr	x0, [x0, #24]
   20814:	mov	w20, #0x0                   	// #0
   20818:	str	x0, [x22]
   2081c:	b	20794 <scols_init_debug@@SMARTCOLS_2.25+0xb634>
   20820:	mov	w20, #0xffffffea            	// #-22
   20824:	adrp	x21, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20828:	b	207fc <scols_init_debug@@SMARTCOLS_2.25+0xb69c>
   2082c:	bl	7fd0 <__errno_location@plt>
   20830:	ldr	w20, [x0]
   20834:	neg	w20, w20
   20838:	b	20794 <scols_init_debug@@SMARTCOLS_2.25+0xb634>
   2083c:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   20840:	cbz	x0, 20874 <scols_init_debug@@SMARTCOLS_2.25+0xb714>
   20844:	mov	x2, #0x0                   	// #0
   20848:	mov	x1, #0x0                   	// #0
   2084c:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   20850:	str	x0, [x19, #160]
   20854:	mov	x2, x0
   20858:	cbnz	x0, 20774 <scols_init_debug@@SMARTCOLS_2.25+0xb614>
   2085c:	ldr	w0, [x21, #2912]
   20860:	tbnz	w0, #2, 208d4 <scols_init_debug@@SMARTCOLS_2.25+0xb774>
   20864:	ldr	w0, [x19, #152]
   20868:	tbz	w0, #6, 20800 <scols_init_debug@@SMARTCOLS_2.25+0xb6a0>
   2086c:	mov	w20, #0xffffffea            	// #-22
   20870:	b	207e4 <scols_init_debug@@SMARTCOLS_2.25+0xb684>
   20874:	ldr	w0, [x21, #2912]
   20878:	tbz	w0, #2, 20864 <scols_init_debug@@SMARTCOLS_2.25+0xb704>
   2087c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20880:	str	x23, [sp, #48]
   20884:	mov	w20, #0xffffffea            	// #-22
   20888:	ldr	x0, [x0, #4008]
   2088c:	ldr	x23, [x0]
   20890:	bl	7630 <getpid@plt>
   20894:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20898:	mov	w2, w0
   2089c:	add	x4, x4, #0x108
   208a0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   208a4:	add	x3, x3, #0xe8
   208a8:	mov	x0, x23
   208ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   208b0:	add	x1, x1, #0xb58
   208b4:	bl	80f0 <fprintf@plt>
   208b8:	mov	x0, x19
   208bc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   208c0:	add	x1, x1, #0x278
   208c4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   208c8:	ldr	w2, [x19, #152]
   208cc:	ldr	x23, [sp, #48]
   208d0:	b	207fc <scols_init_debug@@SMARTCOLS_2.25+0xb69c>
   208d4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   208d8:	ldr	x0, [x0, #4008]
   208dc:	ldr	x20, [x0]
   208e0:	bl	7630 <getpid@plt>
   208e4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   208e8:	mov	w2, w0
   208ec:	add	x4, x4, #0x108
   208f0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   208f4:	add	x3, x3, #0xe8
   208f8:	mov	x0, x20
   208fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20900:	add	x1, x1, #0xb58
   20904:	bl	80f0 <fprintf@plt>
   20908:	mov	x0, x19
   2090c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20910:	add	x1, x1, #0x298
   20914:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20918:	ldr	x2, [x19, #160]
   2091c:	cbnz	x2, 20774 <scols_init_debug@@SMARTCOLS_2.25+0xb614>
   20920:	ldr	w2, [x19, #152]
   20924:	mov	w20, #0xffffffea            	// #-22
   20928:	b	207fc <scols_init_debug@@SMARTCOLS_2.25+0xb69c>
   2092c:	nop
   20930:	stp	x29, x30, [sp, #-48]!
   20934:	mov	x29, sp
   20938:	stp	x19, x20, [sp, #16]
   2093c:	mov	x19, x0
   20940:	bl	20350 <scols_init_debug@@SMARTCOLS_2.25+0xb1f0>
   20944:	cbz	w0, 20a64 <scols_init_debug@@SMARTCOLS_2.25+0xb904>
   20948:	adrp	x20, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2094c:	ldr	w0, [x20, #2912]
   20950:	tbnz	w0, #3, 209fc <scols_init_debug@@SMARTCOLS_2.25+0xb89c>
   20954:	mov	x1, #0x0                   	// #0
   20958:	mov	x0, x19
   2095c:	bl	20740 <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>
   20960:	ldr	w1, [x19, #448]
   20964:	tbnz	w1, #1, 2099c <scols_init_debug@@SMARTCOLS_2.25+0xb83c>
   20968:	cmp	w0, #0x0
   2096c:	and	w1, w1, #0x1
   20970:	csel	w1, w1, wzr, ne  // ne = any
   20974:	cbnz	w1, 20ad4 <scols_init_debug@@SMARTCOLS_2.25+0xb974>
   20978:	ldr	w0, [x20, #2912]
   2097c:	tbnz	w0, #3, 209b0 <scols_init_debug@@SMARTCOLS_2.25+0xb850>
   20980:	mov	x0, x19
   20984:	mov	x1, #0x0                   	// #0
   20988:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   2098c:	mov	w0, #0x1                   	// #1
   20990:	ldp	x19, x20, [sp, #16]
   20994:	ldp	x29, x30, [sp], #48
   20998:	ret
   2099c:	cbz	w0, 20990 <scols_init_debug@@SMARTCOLS_2.25+0xb830>
   209a0:	mov	w0, #0x0                   	// #0
   209a4:	tbnz	w1, #0, 20990 <scols_init_debug@@SMARTCOLS_2.25+0xb830>
   209a8:	ldr	w0, [x20, #2912]
   209ac:	tbz	w0, #3, 20980 <scols_init_debug@@SMARTCOLS_2.25+0xb820>
   209b0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   209b4:	ldr	x0, [x0, #4008]
   209b8:	ldr	x20, [x0]
   209bc:	bl	7630 <getpid@plt>
   209c0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   209c4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   209c8:	add	x4, x4, #0xe0
   209cc:	add	x3, x3, #0xe8
   209d0:	mov	w2, w0
   209d4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   209d8:	mov	x0, x20
   209dc:	add	x1, x1, #0xb58
   209e0:	bl	80f0 <fprintf@plt>
   209e4:	mov	x2, x19
   209e8:	add	x0, x19, #0x190
   209ec:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   209f0:	add	x1, x1, #0x330
   209f4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   209f8:	b	20980 <scols_init_debug@@SMARTCOLS_2.25+0xb820>
   209fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20a00:	str	x21, [sp, #32]
   20a04:	ldr	x0, [x0, #4008]
   20a08:	ldr	x21, [x0]
   20a0c:	bl	7630 <getpid@plt>
   20a10:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20a14:	mov	w2, w0
   20a18:	add	x4, x4, #0xe0
   20a1c:	mov	x0, x21
   20a20:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20a24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20a28:	add	x3, x3, #0xe8
   20a2c:	add	x1, x1, #0xb58
   20a30:	bl	80f0 <fprintf@plt>
   20a34:	mov	x2, x19
   20a38:	add	x0, x19, #0x190
   20a3c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20a40:	add	x1, x1, #0x320
   20a44:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20a48:	mov	x1, #0x0                   	// #0
   20a4c:	mov	x0, x19
   20a50:	ldr	x21, [sp, #32]
   20a54:	bl	20740 <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>
   20a58:	ldr	w1, [x19, #448]
   20a5c:	tbz	w1, #1, 20968 <scols_init_debug@@SMARTCOLS_2.25+0xb808>
   20a60:	b	2099c <scols_init_debug@@SMARTCOLS_2.25+0xb83c>
   20a64:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20a68:	ldr	w0, [x0, #2912]
   20a6c:	tbnz	w0, #3, 20a88 <scols_init_debug@@SMARTCOLS_2.25+0xb928>
   20a70:	bl	7fd0 <__errno_location@plt>
   20a74:	ldr	w0, [x0]
   20a78:	ldp	x19, x20, [sp, #16]
   20a7c:	neg	w0, w0
   20a80:	ldp	x29, x30, [sp], #48
   20a84:	ret
   20a88:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20a8c:	ldr	x0, [x0, #4008]
   20a90:	ldr	x20, [x0]
   20a94:	bl	7630 <getpid@plt>
   20a98:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20a9c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20aa0:	add	x4, x4, #0xe0
   20aa4:	add	x3, x3, #0xe8
   20aa8:	mov	w2, w0
   20aac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20ab0:	mov	x0, x20
   20ab4:	add	x1, x1, #0xb58
   20ab8:	bl	80f0 <fprintf@plt>
   20abc:	mov	x2, x19
   20ac0:	add	x0, x19, #0x190
   20ac4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20ac8:	add	x1, x1, #0x308
   20acc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20ad0:	b	20a70 <scols_init_debug@@SMARTCOLS_2.25+0xb910>
   20ad4:	mov	w0, #0x0                   	// #0
   20ad8:	b	20990 <scols_init_debug@@SMARTCOLS_2.25+0xb830>
   20adc:	nop
   20ae0:	mov	x12, #0x20e0                	// #8416
   20ae4:	sub	sp, sp, x12
   20ae8:	stp	x29, x30, [sp]
   20aec:	mov	x29, sp
   20af0:	stp	x23, x24, [sp, #48]
   20af4:	adrp	x24, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20af8:	mov	x23, x0
   20afc:	ldr	w0, [x24, #2912]
   20b00:	stp	x19, x20, [sp, #16]
   20b04:	stp	x21, x22, [sp, #32]
   20b08:	add	x22, x23, #0x190
   20b0c:	stp	x25, x26, [sp, #64]
   20b10:	tbnz	w0, #3, 20c3c <scols_init_debug@@SMARTCOLS_2.25+0xbadc>
   20b14:	ldr	x2, [x23, #400]
   20b18:	cbz	x2, 20ba8 <scols_init_debug@@SMARTCOLS_2.25+0xba48>
   20b1c:	adrp	x21, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20b20:	add	x19, sp, #0xe0
   20b24:	add	x21, x21, #0x378
   20b28:	add	x20, sp, #0x58
   20b2c:	add	x25, sp, #0x54
   20b30:	mov	w1, #0x2000                	// #8192
   20b34:	mov	x0, x19
   20b38:	bl	8100 <fgets@plt>
   20b3c:	mov	x4, x0
   20b40:	mov	x3, x20
   20b44:	mov	x2, x25
   20b48:	mov	x1, x21
   20b4c:	mov	x0, x19
   20b50:	cbz	x4, 20bc8 <scols_init_debug@@SMARTCOLS_2.25+0xba68>
   20b54:	bl	7e80 <__isoc99_sscanf@plt>
   20b58:	cmp	w0, #0x2
   20b5c:	b.ne	20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xba40>  // b.any
   20b60:	ldr	w0, [sp, #84]
   20b64:	cmp	w0, #0x7
   20b68:	b.ne	20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xba40>  // b.any
   20b6c:	ldr	w0, [x24, #2912]
   20b70:	tbnz	w0, #3, 20bf0 <scols_init_debug@@SMARTCOLS_2.25+0xba90>
   20b74:	mov	x1, x20
   20b78:	mov	x0, x23
   20b7c:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   20b80:	mov	w26, w0
   20b84:	cbnz	w0, 20ba0 <scols_init_debug@@SMARTCOLS_2.25+0xba40>
   20b88:	ldr	w1, [x23, #448]
   20b8c:	mov	x0, x23
   20b90:	tst	x1, #0x3
   20b94:	b.eq	20bcc <scols_init_debug@@SMARTCOLS_2.25+0xba6c>  // b.none
   20b98:	bl	20930 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   20b9c:	cbz	w0, 20bcc <scols_init_debug@@SMARTCOLS_2.25+0xba6c>
   20ba0:	ldr	x2, [x22]
   20ba4:	b	20b30 <scols_init_debug@@SMARTCOLS_2.25+0xb9d0>
   20ba8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   20bac:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20bb0:	add	x1, x1, #0xf38
   20bb4:	add	x0, x0, #0x360
   20bb8:	bl	7660 <fopen@plt>
   20bbc:	str	x0, [x23, #400]
   20bc0:	mov	x2, x0
   20bc4:	cbnz	x0, 20b1c <scols_init_debug@@SMARTCOLS_2.25+0xb9bc>
   20bc8:	mov	w26, #0x1                   	// #1
   20bcc:	mov	w0, w26
   20bd0:	mov	x12, #0x20e0                	// #8416
   20bd4:	ldp	x29, x30, [sp]
   20bd8:	ldp	x19, x20, [sp, #16]
   20bdc:	ldp	x21, x22, [sp, #32]
   20be0:	ldp	x23, x24, [sp, #48]
   20be4:	ldp	x25, x26, [sp, #64]
   20be8:	add	sp, sp, x12
   20bec:	ret
   20bf0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20bf4:	ldr	x0, [x0, #4008]
   20bf8:	ldr	x26, [x0]
   20bfc:	bl	7630 <getpid@plt>
   20c00:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20c04:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20c08:	add	x4, x4, #0xe0
   20c0c:	add	x3, x3, #0xe8
   20c10:	mov	w2, w0
   20c14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20c18:	mov	x0, x26
   20c1c:	add	x1, x1, #0xb58
   20c20:	bl	80f0 <fprintf@plt>
   20c24:	mov	x2, x20
   20c28:	mov	x0, x22
   20c2c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20c30:	add	x1, x1, #0x390
   20c34:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20c38:	b	20b74 <scols_init_debug@@SMARTCOLS_2.25+0xba14>
   20c3c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20c40:	ldr	x0, [x0, #4008]
   20c44:	ldr	x19, [x0]
   20c48:	bl	7630 <getpid@plt>
   20c4c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20c50:	mov	w2, w0
   20c54:	add	x4, x4, #0xe0
   20c58:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20c5c:	add	x3, x3, #0xe8
   20c60:	mov	x0, x19
   20c64:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20c68:	add	x1, x1, #0xb58
   20c6c:	bl	80f0 <fprintf@plt>
   20c70:	mov	x0, x22
   20c74:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20c78:	add	x1, x1, #0x348
   20c7c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20c80:	b	20b14 <scols_init_debug@@SMARTCOLS_2.25+0xb9b4>
   20c84:	nop
   20c88:	sub	sp, sp, #0x200
   20c8c:	stp	x29, x30, [sp]
   20c90:	mov	x29, sp
   20c94:	stp	x21, x22, [sp, #32]
   20c98:	adrp	x21, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20c9c:	stp	x23, x24, [sp, #48]
   20ca0:	mov	x23, x0
   20ca4:	ldr	w0, [x21, #2912]
   20ca8:	stp	x19, x20, [sp, #16]
   20cac:	add	x20, x23, #0x190
   20cb0:	tbnz	w0, #3, 20e38 <scols_init_debug@@SMARTCOLS_2.25+0xbcd8>
   20cb4:	ldr	x0, [x20, #8]
   20cb8:	cbz	x0, 20e84 <scols_init_debug@@SMARTCOLS_2.25+0xbd24>
   20cbc:	stp	x25, x26, [sp, #64]
   20cc0:	adrp	x25, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20cc4:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20cc8:	stp	x27, x28, [sp, #80]
   20ccc:	bl	7d00 <dirfd@plt>
   20cd0:	mov	w22, #0x6f6c                	// #28524
   20cd4:	ldr	x25, [x25, #4008]
   20cd8:	mov	w26, w0
   20cdc:	add	x24, x24, #0xe0
   20ce0:	movk	w22, #0x706f, lsl #16
   20ce4:	nop
   20ce8:	ldr	x0, [x20, #8]
   20cec:	bl	78f0 <readdir@plt>
   20cf0:	mov	x19, x0
   20cf4:	cbz	x0, 20e00 <scols_init_debug@@SMARTCOLS_2.25+0xbca0>
   20cf8:	ldr	w0, [x21, #2912]
   20cfc:	add	x27, x19, #0x13
   20d00:	tbnz	w0, #3, 20da4 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>
   20d04:	ldurh	w1, [x19, #19]
   20d08:	cmp	w1, #0x2e
   20d0c:	b.eq	20ce8 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>  // b.none
   20d10:	mov	w0, #0x2e2e                	// #11822
   20d14:	cmp	w1, w0
   20d18:	b.eq	20de4 <scols_init_debug@@SMARTCOLS_2.25+0xbc84>  // b.none
   20d1c:	ldur	w0, [x19, #19]
   20d20:	cmp	w0, w22
   20d24:	b.ne	20ce8 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>  // b.any
   20d28:	add	x19, sp, #0xe8
   20d2c:	mov	x3, x27
   20d30:	mov	x1, #0x112                 	// #274
   20d34:	mov	x0, x19
   20d38:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20d3c:	add	x2, x2, #0x3d0
   20d40:	bl	7590 <snprintf@plt>
   20d44:	mov	x2, x19
   20d48:	add	x3, sp, #0x68
   20d4c:	mov	w1, w26
   20d50:	mov	w4, #0x0                   	// #0
   20d54:	mov	w0, #0x0                   	// #0
   20d58:	bl	8150 <__fxstatat@plt>
   20d5c:	cbnz	w0, 20ce8 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>
   20d60:	mov	x1, x27
   20d64:	mov	x0, x23
   20d68:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   20d6c:	mov	w19, w0
   20d70:	cbnz	w0, 20ce8 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>
   20d74:	ldr	w0, [x23, #448]
   20d78:	tst	x0, #0x3
   20d7c:	b.ne	20e28 <scols_init_debug@@SMARTCOLS_2.25+0xbcc8>  // b.any
   20d80:	mov	w0, w19
   20d84:	ldp	x29, x30, [sp]
   20d88:	ldp	x19, x20, [sp, #16]
   20d8c:	ldp	x21, x22, [sp, #32]
   20d90:	ldp	x23, x24, [sp, #48]
   20d94:	ldp	x25, x26, [sp, #64]
   20d98:	ldp	x27, x28, [sp, #80]
   20d9c:	add	sp, sp, #0x200
   20da0:	ret
   20da4:	ldr	x28, [x25]
   20da8:	bl	7630 <getpid@plt>
   20dac:	mov	x4, x24
   20db0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20db4:	add	x3, x3, #0xe8
   20db8:	mov	w2, w0
   20dbc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20dc0:	mov	x0, x28
   20dc4:	add	x1, x1, #0xb58
   20dc8:	bl	80f0 <fprintf@plt>
   20dcc:	mov	x2, x27
   20dd0:	mov	x0, x20
   20dd4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20dd8:	add	x1, x1, #0x3b8
   20ddc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20de0:	b	20d04 <scols_init_debug@@SMARTCOLS_2.25+0xbba4>
   20de4:	ldrb	w0, [x27, #2]
   20de8:	cbnz	w0, 20d1c <scols_init_debug@@SMARTCOLS_2.25+0xbbbc>
   20dec:	ldr	x0, [x20, #8]
   20df0:	bl	78f0 <readdir@plt>
   20df4:	mov	x19, x0
   20df8:	cbnz	x0, 20cf8 <scols_init_debug@@SMARTCOLS_2.25+0xbb98>
   20dfc:	nop
   20e00:	ldp	x25, x26, [sp, #64]
   20e04:	ldp	x27, x28, [sp, #80]
   20e08:	mov	w19, #0x1                   	// #1
   20e0c:	mov	w0, w19
   20e10:	ldp	x29, x30, [sp]
   20e14:	ldp	x19, x20, [sp, #16]
   20e18:	ldp	x21, x22, [sp, #32]
   20e1c:	ldp	x23, x24, [sp, #48]
   20e20:	add	sp, sp, #0x200
   20e24:	ret
   20e28:	mov	x0, x23
   20e2c:	bl	20930 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   20e30:	cbnz	w0, 20ce8 <scols_init_debug@@SMARTCOLS_2.25+0xbb88>
   20e34:	b	20d80 <scols_init_debug@@SMARTCOLS_2.25+0xbc20>
   20e38:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20e3c:	ldr	x0, [x0, #4008]
   20e40:	ldr	x19, [x0]
   20e44:	bl	7630 <getpid@plt>
   20e48:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20e4c:	mov	w2, w0
   20e50:	add	x4, x4, #0xe0
   20e54:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20e58:	add	x3, x3, #0xe8
   20e5c:	mov	x0, x19
   20e60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20e64:	add	x1, x1, #0xb58
   20e68:	bl	80f0 <fprintf@plt>
   20e6c:	mov	x0, x20
   20e70:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20e74:	add	x1, x1, #0x3a0
   20e78:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   20e7c:	ldr	x0, [x20, #8]
   20e80:	cbnz	x0, 20cbc <scols_init_debug@@SMARTCOLS_2.25+0xbb5c>
   20e84:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20e88:	add	x0, x0, #0x170
   20e8c:	bl	74b0 <opendir@plt>
   20e90:	str	x0, [x20, #8]
   20e94:	cbz	x0, 20e08 <scols_init_debug@@SMARTCOLS_2.25+0xbca8>
   20e98:	b	20cbc <scols_init_debug@@SMARTCOLS_2.25+0xbb5c>
   20e9c:	nop
   20ea0:	stp	x29, x30, [sp, #-96]!
   20ea4:	mov	x29, sp
   20ea8:	stp	x19, x20, [sp, #16]
   20eac:	cbz	x0, 211c8 <scols_init_debug@@SMARTCOLS_2.25+0xc068>
   20eb0:	add	x20, x0, #0x190
   20eb4:	stp	x21, x22, [sp, #32]
   20eb8:	mov	x21, x0
   20ebc:	mov	w19, #0x1                   	// #1
   20ec0:	ldrb	w0, [x20, #44]
   20ec4:	tbnz	w0, #0, 210c8 <scols_init_debug@@SMARTCOLS_2.25+0xbf68>
   20ec8:	str	x25, [sp, #64]
   20ecc:	adrp	x25, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   20ed0:	ldr	w0, [x25, #2912]
   20ed4:	tbnz	w0, #3, 20fcc <scols_init_debug@@SMARTCOLS_2.25+0xbe6c>
   20ed8:	ldr	w0, [x20, #48]
   20edc:	and	w22, w0, #0x2
   20ee0:	tbz	w0, #1, 20f28 <scols_init_debug@@SMARTCOLS_2.25+0xbdc8>
   20ee4:	ldr	w0, [x21, #152]
   20ee8:	and	w0, w0, #0x60
   20eec:	cmp	w0, #0x40
   20ef0:	mov	x0, x21
   20ef4:	b.eq	21110 <scols_init_debug@@SMARTCOLS_2.25+0xbfb0>  // b.none
   20ef8:	bl	20ae0 <scols_init_debug@@SMARTCOLS_2.25+0xb980>
   20efc:	mov	w19, w0
   20f00:	cbz	w19, 210d0 <scols_init_debug@@SMARTCOLS_2.25+0xbf70>
   20f04:	mov	x0, x21
   20f08:	bl	201e0 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   20f0c:	ldp	x21, x22, [sp, #32]
   20f10:	mov	w19, #0x1                   	// #1
   20f14:	ldr	x25, [sp, #64]
   20f18:	mov	w0, w19
   20f1c:	ldp	x19, x20, [sp, #16]
   20f20:	ldp	x29, x30, [sp], #96
   20f24:	ret
   20f28:	ldrb	w0, [x20, #44]
   20f2c:	stp	x23, x24, [sp, #48]
   20f30:	tbz	w0, #1, 2102c <scols_init_debug@@SMARTCOLS_2.25+0xbecc>
   20f34:	ldr	w0, [x25, #2912]
   20f38:	tbnz	w0, #3, 21120 <scols_init_debug@@SMARTCOLS_2.25+0xbfc0>
   20f3c:	ldr	w3, [x20, #16]
   20f40:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20f44:	add	x23, sp, #0x50
   20f48:	add	x24, x24, #0x408
   20f4c:	add	w3, w3, #0x1
   20f50:	str	w3, [x20, #16]
   20f54:	cmp	w3, #0x7
   20f58:	b.le	20f7c <scols_init_debug@@SMARTCOLS_2.25+0xbe1c>
   20f5c:	b	21020 <scols_init_debug@@SMARTCOLS_2.25+0xbec0>
   20f60:	bl	20930 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   20f64:	cbz	w0, 20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xbe50>
   20f68:	ldr	w3, [x20, #16]
   20f6c:	add	w3, w3, #0x1
   20f70:	str	w3, [x20, #16]
   20f74:	cmp	w3, #0x7
   20f78:	b.gt	21020 <scols_init_debug@@SMARTCOLS_2.25+0xbec0>
   20f7c:	mov	x2, x24
   20f80:	mov	x1, #0x10                  	// #16
   20f84:	mov	x0, x23
   20f88:	bl	7590 <snprintf@plt>
   20f8c:	mov	x1, x23
   20f90:	mov	x0, x21
   20f94:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   20f98:	mov	w19, w0
   20f9c:	cbnz	w0, 20f68 <scols_init_debug@@SMARTCOLS_2.25+0xbe08>
   20fa0:	ldr	w1, [x21, #448]
   20fa4:	mov	x0, x21
   20fa8:	tst	x1, #0x3
   20fac:	b.ne	20f60 <scols_init_debug@@SMARTCOLS_2.25+0xbe00>  // b.any
   20fb0:	ldp	x21, x22, [sp, #32]
   20fb4:	ldp	x23, x24, [sp, #48]
   20fb8:	ldr	x25, [sp, #64]
   20fbc:	mov	w0, w19
   20fc0:	ldp	x19, x20, [sp, #16]
   20fc4:	ldp	x29, x30, [sp], #96
   20fc8:	ret
   20fcc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   20fd0:	ldr	x0, [x0, #4008]
   20fd4:	ldr	x19, [x0]
   20fd8:	bl	7630 <getpid@plt>
   20fdc:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20fe0:	mov	w2, w0
   20fe4:	add	x4, x4, #0xe0
   20fe8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   20fec:	add	x3, x3, #0xe8
   20ff0:	mov	x0, x19
   20ff4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   20ff8:	add	x1, x1, #0xb58
   20ffc:	bl	80f0 <fprintf@plt>
   21000:	mov	x0, x20
   21004:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21008:	add	x1, x1, #0x3e8
   2100c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21010:	ldr	w0, [x20, #48]
   21014:	and	w22, w0, #0x2
   21018:	tbz	w0, #1, 20f28 <scols_init_debug@@SMARTCOLS_2.25+0xbdc8>
   2101c:	b	20ee4 <scols_init_debug@@SMARTCOLS_2.25+0xbd84>
   21020:	ldrb	w0, [x20, #44]
   21024:	and	w0, w0, #0xfffffffd
   21028:	strb	w0, [x20, #44]
   2102c:	ldr	x0, [x20, #24]
   21030:	cbz	x0, 210dc <scols_init_debug@@SMARTCOLS_2.25+0xbf7c>
   21034:	ldr	w22, [x20, #16]
   21038:	ldr	w0, [x20, #32]
   2103c:	add	w22, w22, #0x1
   21040:	str	w22, [x20, #16]
   21044:	cmp	w22, w0
   21048:	b.ge	21108 <scols_init_debug@@SMARTCOLS_2.25+0xbfa8>  // b.tcont
   2104c:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21050:	add	x23, sp, #0x50
   21054:	add	x24, x24, #0x408
   21058:	b	2107c <scols_init_debug@@SMARTCOLS_2.25+0xbf1c>
   2105c:	bl	20930 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   21060:	cbz	w0, 20fb0 <scols_init_debug@@SMARTCOLS_2.25+0xbe50>
   21064:	ldr	w22, [x20, #16]
   21068:	ldr	w0, [x20, #32]
   2106c:	add	w22, w22, #0x1
   21070:	str	w22, [x20, #16]
   21074:	cmp	w22, w0
   21078:	b.ge	21108 <scols_init_debug@@SMARTCOLS_2.25+0xbfa8>  // b.tcont
   2107c:	ldr	x3, [x20, #24]
   21080:	mov	x2, x24
   21084:	mov	x1, #0x10                  	// #16
   21088:	mov	x0, x23
   2108c:	ldr	w3, [x3, w22, sxtw #2]
   21090:	bl	7590 <snprintf@plt>
   21094:	mov	x1, x23
   21098:	mov	x0, x21
   2109c:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   210a0:	mov	w19, w0
   210a4:	cbnz	w0, 21064 <scols_init_debug@@SMARTCOLS_2.25+0xbf04>
   210a8:	ldr	w1, [x21, #448]
   210ac:	mov	x0, x21
   210b0:	tst	x1, #0x3
   210b4:	b.ne	2105c <scols_init_debug@@SMARTCOLS_2.25+0xbefc>  // b.any
   210b8:	ldp	x21, x22, [sp, #32]
   210bc:	ldp	x23, x24, [sp, #48]
   210c0:	ldr	x25, [sp, #64]
   210c4:	b	20fbc <scols_init_debug@@SMARTCOLS_2.25+0xbe5c>
   210c8:	ldp	x21, x22, [sp, #32]
   210cc:	b	20f18 <scols_init_debug@@SMARTCOLS_2.25+0xbdb8>
   210d0:	ldp	x21, x22, [sp, #32]
   210d4:	ldr	x25, [sp, #64]
   210d8:	b	20f18 <scols_init_debug@@SMARTCOLS_2.25+0xbdb8>
   210dc:	ldr	w0, [x25, #2912]
   210e0:	tbnz	w0, #3, 21180 <scols_init_debug@@SMARTCOLS_2.25+0xc020>
   210e4:	ldr	w0, [x21, #152]
   210e8:	add	x1, x21, #0x1a8
   210ec:	tbz	w0, #7, 21168 <scols_init_debug@@SMARTCOLS_2.25+0xc008>
   210f0:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   210f4:	mov	w2, #0x0                   	// #0
   210f8:	add	x0, x0, #0x220
   210fc:	bl	1f838 <scols_init_debug@@SMARTCOLS_2.25+0xa6d8>
   21100:	str	w0, [x20, #32]
   21104:	b	21040 <scols_init_debug@@SMARTCOLS_2.25+0xbee0>
   21108:	ldp	x23, x24, [sp, #48]
   2110c:	b	20f04 <scols_init_debug@@SMARTCOLS_2.25+0xbda4>
   21110:	bl	20c88 <scols_init_debug@@SMARTCOLS_2.25+0xbb28>
   21114:	mov	w19, w0
   21118:	cbz	w19, 210d0 <scols_init_debug@@SMARTCOLS_2.25+0xbf70>
   2111c:	b	20f04 <scols_init_debug@@SMARTCOLS_2.25+0xbda4>
   21120:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21124:	ldr	x0, [x0, #4008]
   21128:	ldr	x19, [x0]
   2112c:	bl	7630 <getpid@plt>
   21130:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21134:	mov	w2, w0
   21138:	add	x4, x4, #0xe0
   2113c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21140:	add	x3, x3, #0xe8
   21144:	mov	x0, x19
   21148:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2114c:	add	x1, x1, #0xb58
   21150:	bl	80f0 <fprintf@plt>
   21154:	mov	x0, x20
   21158:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2115c:	add	x1, x1, #0x3f0
   21160:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21164:	b	20f3c <scols_init_debug@@SMARTCOLS_2.25+0xbddc>
   21168:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   2116c:	mov	w2, #0x1                   	// #1
   21170:	add	x0, x0, #0xf20
   21174:	bl	1f838 <scols_init_debug@@SMARTCOLS_2.25+0xa6d8>
   21178:	str	w0, [x20, #32]
   2117c:	b	21040 <scols_init_debug@@SMARTCOLS_2.25+0xbee0>
   21180:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21184:	ldr	x0, [x0, #4008]
   21188:	ldr	x19, [x0]
   2118c:	bl	7630 <getpid@plt>
   21190:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21194:	mov	w2, w0
   21198:	add	x4, x4, #0xe0
   2119c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   211a0:	add	x3, x3, #0xe8
   211a4:	mov	x0, x19
   211a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   211ac:	add	x1, x1, #0xb58
   211b0:	bl	80f0 <fprintf@plt>
   211b4:	mov	x0, x20
   211b8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   211bc:	add	x1, x1, #0x410
   211c0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   211c4:	b	210e4 <scols_init_debug@@SMARTCOLS_2.25+0xbf84>
   211c8:	mov	w19, #0xffffffea            	// #-22
   211cc:	b	20f18 <scols_init_debug@@SMARTCOLS_2.25+0xbdb8>
   211d0:	stp	x29, x30, [sp, #-64]!
   211d4:	mov	x29, sp
   211d8:	stp	x19, x20, [sp, #16]
   211dc:	mov	x20, x1
   211e0:	mov	x19, x0
   211e4:	cbz	x0, 21218 <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   211e8:	ldrsb	w1, [x0]
   211ec:	cbz	w1, 21218 <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   211f0:	ldr	w1, [x0, #152]
   211f4:	tbnz	w1, #5, 21218 <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   211f8:	ldr	x2, [x0, #160]
   211fc:	cbz	x2, 212c0 <scols_init_debug@@SMARTCOLS_2.25+0xc160>
   21200:	mov	x0, x2
   21204:	mov	x1, x20
   21208:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2120c:	add	x2, x2, #0x428
   21210:	bl	27518 <scols_init_debug@@SMARTCOLS_2.25+0x123b8>
   21214:	cbz	w0, 21244 <scols_init_debug@@SMARTCOLS_2.25+0xc0e4>
   21218:	mov	x0, x19
   2121c:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   21220:	str	wzr, [sp, #60]
   21224:	mov	w2, #0xffffffea            	// #-22
   21228:	tbnz	w0, #31, 21254 <scols_init_debug@@SMARTCOLS_2.25+0xc0f4>
   2122c:	add	x1, sp, #0x3c
   21230:	bl	15748 <scols_init_debug@@SMARTCOLS_2.25+0x5e8>
   21234:	mov	w2, w0
   21238:	cbnz	w0, 21254 <scols_init_debug@@SMARTCOLS_2.25+0xc0f4>
   2123c:	ldrsw	x0, [sp, #60]
   21240:	str	x0, [x20]
   21244:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21248:	ldr	w0, [x0, #2912]
   2124c:	and	w2, w0, #0x4
   21250:	tbnz	w0, #2, 21264 <scols_init_debug@@SMARTCOLS_2.25+0xc104>
   21254:	mov	w0, w2
   21258:	ldp	x19, x20, [sp, #16]
   2125c:	ldp	x29, x30, [sp], #64
   21260:	ret
   21264:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21268:	ldr	x0, [x0, #4008]
   2126c:	ldr	x20, [x0]
   21270:	bl	7630 <getpid@plt>
   21274:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21278:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2127c:	add	x4, x4, #0x108
   21280:	add	x3, x3, #0xe8
   21284:	mov	w2, w0
   21288:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2128c:	mov	x0, x20
   21290:	add	x1, x1, #0xb58
   21294:	bl	80f0 <fprintf@plt>
   21298:	mov	x0, x19
   2129c:	mov	w2, #0x0                   	// #0
   212a0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   212a4:	add	x1, x1, #0x448
   212a8:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   212ac:	mov	w2, #0x0                   	// #0
   212b0:	mov	w0, w2
   212b4:	ldp	x19, x20, [sp, #16]
   212b8:	ldp	x29, x30, [sp], #64
   212bc:	ret
   212c0:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   212c4:	cbz	x0, 21344 <scols_init_debug@@SMARTCOLS_2.25+0xc1e4>
   212c8:	mov	x2, #0x0                   	// #0
   212cc:	mov	x1, #0x0                   	// #0
   212d0:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   212d4:	str	x0, [x19, #160]
   212d8:	mov	x2, x0
   212dc:	cbnz	x0, 21200 <scols_init_debug@@SMARTCOLS_2.25+0xc0a0>
   212e0:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   212e4:	ldr	w0, [x0, #2912]
   212e8:	tbz	w0, #2, 21218 <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   212ec:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   212f0:	str	x21, [sp, #32]
   212f4:	ldr	x0, [x0, #4008]
   212f8:	ldr	x21, [x0]
   212fc:	bl	7630 <getpid@plt>
   21300:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21304:	mov	w2, w0
   21308:	add	x4, x4, #0x108
   2130c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21310:	add	x3, x3, #0xe8
   21314:	mov	x0, x21
   21318:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2131c:	add	x1, x1, #0xb58
   21320:	bl	80f0 <fprintf@plt>
   21324:	mov	x0, x19
   21328:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2132c:	add	x1, x1, #0x298
   21330:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21334:	ldr	x2, [x19, #160]
   21338:	ldr	x21, [sp, #32]
   2133c:	cbnz	x2, 21200 <scols_init_debug@@SMARTCOLS_2.25+0xc0a0>
   21340:	b	21218 <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   21344:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21348:	ldr	w0, [x0, #2912]
   2134c:	tbz	w0, #2, 21218 <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   21350:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21354:	str	x21, [sp, #32]
   21358:	ldr	x0, [x0, #4008]
   2135c:	ldr	x21, [x0]
   21360:	bl	7630 <getpid@plt>
   21364:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21368:	mov	w2, w0
   2136c:	add	x4, x4, #0x108
   21370:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21374:	add	x3, x3, #0xe8
   21378:	mov	x0, x21
   2137c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21380:	add	x1, x1, #0xb58
   21384:	bl	80f0 <fprintf@plt>
   21388:	mov	x0, x19
   2138c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21390:	add	x1, x1, #0x278
   21394:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21398:	ldr	x21, [sp, #32]
   2139c:	b	21218 <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   213a0:	stp	x29, x30, [sp, #-64]!
   213a4:	mov	x29, sp
   213a8:	stp	x19, x20, [sp, #16]
   213ac:	mov	x19, x0
   213b0:	ldr	w2, [x0, #152]
   213b4:	stp	x21, x22, [sp, #32]
   213b8:	mov	x22, x1
   213bc:	ldrsb	w3, [x0]
   213c0:	cbz	w3, 21480 <scols_init_debug@@SMARTCOLS_2.25+0xc320>
   213c4:	tbnz	w2, #5, 21480 <scols_init_debug@@SMARTCOLS_2.25+0xc320>
   213c8:	ldr	x2, [x0, #160]
   213cc:	adrp	x21, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   213d0:	cbz	x2, 2149c <scols_init_debug@@SMARTCOLS_2.25+0xc33c>
   213d4:	mov	x0, x2
   213d8:	mov	x1, x22
   213dc:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   213e0:	add	x2, x2, #0x460
   213e4:	bl	27518 <scols_init_debug@@SMARTCOLS_2.25+0x123b8>
   213e8:	mov	w20, w0
   213ec:	cbnz	w0, 21458 <scols_init_debug@@SMARTCOLS_2.25+0xc2f8>
   213f0:	mov	w20, #0x0                   	// #0
   213f4:	ldr	w0, [x21, #2912]
   213f8:	tbz	w0, #2, 21444 <scols_init_debug@@SMARTCOLS_2.25+0xc2e4>
   213fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21400:	ldr	x0, [x0, #4008]
   21404:	ldr	x21, [x0]
   21408:	bl	7630 <getpid@plt>
   2140c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21410:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21414:	add	x4, x4, #0x108
   21418:	add	x3, x3, #0xe8
   2141c:	mov	w2, w0
   21420:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21424:	mov	x0, x21
   21428:	add	x1, x1, #0xb58
   2142c:	bl	80f0 <fprintf@plt>
   21430:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21434:	mov	x0, x19
   21438:	mov	w2, w20
   2143c:	add	x1, x1, #0x470
   21440:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21444:	mov	w0, w20
   21448:	ldp	x19, x20, [sp, #16]
   2144c:	ldp	x21, x22, [sp, #32]
   21450:	ldp	x29, x30, [sp], #64
   21454:	ret
   21458:	ldr	w2, [x19, #152]
   2145c:	tbnz	w2, #6, 213f4 <scols_init_debug@@SMARTCOLS_2.25+0xc294>
   21460:	mov	x0, x19
   21464:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   21468:	cbz	x0, 2148c <scols_init_debug@@SMARTCOLS_2.25+0xc32c>
   2146c:	cbz	x22, 213f0 <scols_init_debug@@SMARTCOLS_2.25+0xc290>
   21470:	ldr	x0, [x0, #32]
   21474:	mov	w20, #0x0                   	// #0
   21478:	str	x0, [x22]
   2147c:	b	213f4 <scols_init_debug@@SMARTCOLS_2.25+0xc294>
   21480:	mov	w20, #0xffffffea            	// #-22
   21484:	adrp	x21, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21488:	b	2145c <scols_init_debug@@SMARTCOLS_2.25+0xc2fc>
   2148c:	bl	7fd0 <__errno_location@plt>
   21490:	ldr	w20, [x0]
   21494:	neg	w20, w20
   21498:	b	213f4 <scols_init_debug@@SMARTCOLS_2.25+0xc294>
   2149c:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   214a0:	cbz	x0, 214d4 <scols_init_debug@@SMARTCOLS_2.25+0xc374>
   214a4:	mov	x2, #0x0                   	// #0
   214a8:	mov	x1, #0x0                   	// #0
   214ac:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   214b0:	str	x0, [x19, #160]
   214b4:	mov	x2, x0
   214b8:	cbnz	x0, 213d4 <scols_init_debug@@SMARTCOLS_2.25+0xc274>
   214bc:	ldr	w0, [x21, #2912]
   214c0:	tbnz	w0, #2, 21534 <scols_init_debug@@SMARTCOLS_2.25+0xc3d4>
   214c4:	ldr	w0, [x19, #152]
   214c8:	tbz	w0, #6, 21460 <scols_init_debug@@SMARTCOLS_2.25+0xc300>
   214cc:	mov	w20, #0xffffffea            	// #-22
   214d0:	b	21444 <scols_init_debug@@SMARTCOLS_2.25+0xc2e4>
   214d4:	ldr	w0, [x21, #2912]
   214d8:	tbz	w0, #2, 214c4 <scols_init_debug@@SMARTCOLS_2.25+0xc364>
   214dc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   214e0:	str	x23, [sp, #48]
   214e4:	mov	w20, #0xffffffea            	// #-22
   214e8:	ldr	x0, [x0, #4008]
   214ec:	ldr	x23, [x0]
   214f0:	bl	7630 <getpid@plt>
   214f4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   214f8:	mov	w2, w0
   214fc:	add	x4, x4, #0x108
   21500:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21504:	add	x3, x3, #0xe8
   21508:	mov	x0, x23
   2150c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21510:	add	x1, x1, #0xb58
   21514:	bl	80f0 <fprintf@plt>
   21518:	mov	x0, x19
   2151c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21520:	add	x1, x1, #0x278
   21524:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21528:	ldr	w2, [x19, #152]
   2152c:	ldr	x23, [sp, #48]
   21530:	b	2145c <scols_init_debug@@SMARTCOLS_2.25+0xc2fc>
   21534:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21538:	ldr	x0, [x0, #4008]
   2153c:	ldr	x20, [x0]
   21540:	bl	7630 <getpid@plt>
   21544:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21548:	mov	w2, w0
   2154c:	add	x4, x4, #0x108
   21550:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21554:	add	x3, x3, #0xe8
   21558:	mov	x0, x20
   2155c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21560:	add	x1, x1, #0xb58
   21564:	bl	80f0 <fprintf@plt>
   21568:	mov	x0, x19
   2156c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21570:	add	x1, x1, #0x298
   21574:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21578:	ldr	x2, [x19, #160]
   2157c:	cbnz	x2, 213d4 <scols_init_debug@@SMARTCOLS_2.25+0xc274>
   21580:	ldr	w2, [x19, #152]
   21584:	mov	w20, #0xffffffea            	// #-22
   21588:	b	2145c <scols_init_debug@@SMARTCOLS_2.25+0xc2fc>
   2158c:	nop
   21590:	stp	x29, x30, [sp, #-48]!
   21594:	mov	x29, sp
   21598:	stp	x19, x20, [sp, #16]
   2159c:	mov	x19, x1
   215a0:	str	x21, [sp, #32]
   215a4:	mov	x21, x0
   215a8:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   215ac:	cbz	x0, 2163c <scols_init_debug@@SMARTCOLS_2.25+0xc4dc>
   215b0:	mov	w20, #0x0                   	// #0
   215b4:	cbz	x19, 215c0 <scols_init_debug@@SMARTCOLS_2.25+0xc460>
   215b8:	ldr	w0, [x0, #44]
   215bc:	str	w0, [x19]
   215c0:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   215c4:	ldr	w1, [x1, #2912]
   215c8:	tbnz	w1, #2, 215e0 <scols_init_debug@@SMARTCOLS_2.25+0xc480>
   215cc:	mov	w0, w20
   215d0:	ldp	x19, x20, [sp, #16]
   215d4:	ldr	x21, [sp, #32]
   215d8:	ldp	x29, x30, [sp], #48
   215dc:	ret
   215e0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   215e4:	ldr	x0, [x0, #4008]
   215e8:	ldr	x19, [x0]
   215ec:	bl	7630 <getpid@plt>
   215f0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   215f4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   215f8:	add	x4, x4, #0x108
   215fc:	add	x3, x3, #0xe8
   21600:	mov	w2, w0
   21604:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21608:	mov	x0, x19
   2160c:	add	x1, x1, #0xb58
   21610:	bl	80f0 <fprintf@plt>
   21614:	mov	x0, x21
   21618:	mov	w2, w20
   2161c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21620:	add	x1, x1, #0x488
   21624:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21628:	mov	w0, w20
   2162c:	ldp	x19, x20, [sp, #16]
   21630:	ldr	x21, [sp, #32]
   21634:	ldp	x29, x30, [sp], #48
   21638:	ret
   2163c:	bl	7fd0 <__errno_location@plt>
   21640:	ldr	w20, [x0]
   21644:	neg	w20, w20
   21648:	b	215c0 <scols_init_debug@@SMARTCOLS_2.25+0xc460>
   2164c:	nop
   21650:	stp	x29, x30, [sp, #-48]!
   21654:	mov	x29, sp
   21658:	stp	x19, x20, [sp, #16]
   2165c:	mov	x20, x0
   21660:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   21664:	mov	x19, x0
   21668:	cbz	x0, 21680 <scols_init_debug@@SMARTCOLS_2.25+0xc520>
   2166c:	add	x19, x0, #0x78
   21670:	mov	x0, x19
   21674:	ldp	x19, x20, [sp, #16]
   21678:	ldp	x29, x30, [sp], #48
   2167c:	ret
   21680:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21684:	ldr	w0, [x0, #2912]
   21688:	tbz	w0, #2, 21670 <scols_init_debug@@SMARTCOLS_2.25+0xc510>
   2168c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21690:	str	x21, [sp, #32]
   21694:	ldr	x0, [x0, #4008]
   21698:	ldr	x21, [x0]
   2169c:	bl	7630 <getpid@plt>
   216a0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   216a4:	mov	w2, w0
   216a8:	add	x4, x4, #0x108
   216ac:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   216b0:	add	x3, x3, #0xe8
   216b4:	mov	x0, x21
   216b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   216bc:	add	x1, x1, #0xb58
   216c0:	bl	80f0 <fprintf@plt>
   216c4:	mov	x0, x20
   216c8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   216cc:	add	x1, x1, #0x4a8
   216d0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   216d4:	mov	x0, x19
   216d8:	ldp	x19, x20, [sp, #16]
   216dc:	ldr	x21, [sp, #32]
   216e0:	ldp	x29, x30, [sp], #48
   216e4:	ret
   216e8:	stp	x29, x30, [sp, #-48]!
   216ec:	mov	x29, sp
   216f0:	stp	x19, x20, [sp, #16]
   216f4:	mov	x19, x1
   216f8:	str	x21, [sp, #32]
   216fc:	mov	x21, x0
   21700:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   21704:	cbz	x0, 21794 <scols_init_debug@@SMARTCOLS_2.25+0xc634>
   21708:	mov	w20, #0x0                   	// #0
   2170c:	cbz	x19, 21718 <scols_init_debug@@SMARTCOLS_2.25+0xc5b8>
   21710:	ldr	x0, [x0]
   21714:	str	x0, [x19]
   21718:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2171c:	ldr	w1, [x1, #2912]
   21720:	tbnz	w1, #2, 21738 <scols_init_debug@@SMARTCOLS_2.25+0xc5d8>
   21724:	mov	w0, w20
   21728:	ldp	x19, x20, [sp, #16]
   2172c:	ldr	x21, [sp, #32]
   21730:	ldp	x29, x30, [sp], #48
   21734:	ret
   21738:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2173c:	ldr	x0, [x0, #4008]
   21740:	ldr	x19, [x0]
   21744:	bl	7630 <getpid@plt>
   21748:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2174c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21750:	add	x4, x4, #0x108
   21754:	add	x3, x3, #0xe8
   21758:	mov	w2, w0
   2175c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21760:	mov	x0, x19
   21764:	add	x1, x1, #0xb58
   21768:	bl	80f0 <fprintf@plt>
   2176c:	mov	x0, x21
   21770:	mov	w2, w20
   21774:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21778:	add	x1, x1, #0x4c0
   2177c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21780:	mov	w0, w20
   21784:	ldp	x19, x20, [sp, #16]
   21788:	ldr	x21, [sp, #32]
   2178c:	ldp	x29, x30, [sp], #48
   21790:	ret
   21794:	bl	7fd0 <__errno_location@plt>
   21798:	ldr	w20, [x0]
   2179c:	neg	w20, w20
   217a0:	b	21718 <scols_init_debug@@SMARTCOLS_2.25+0xc5b8>
   217a4:	nop
   217a8:	stp	x29, x30, [sp, #-48]!
   217ac:	mov	x29, sp
   217b0:	stp	x19, x20, [sp, #16]
   217b4:	mov	x19, x1
   217b8:	str	x21, [sp, #32]
   217bc:	mov	x21, x0
   217c0:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   217c4:	cbz	x0, 21854 <scols_init_debug@@SMARTCOLS_2.25+0xc6f4>
   217c8:	mov	w20, #0x0                   	// #0
   217cc:	cbz	x19, 217d8 <scols_init_debug@@SMARTCOLS_2.25+0xc678>
   217d0:	ldr	x0, [x0, #8]
   217d4:	str	x0, [x19]
   217d8:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   217dc:	ldr	w1, [x1, #2912]
   217e0:	tbnz	w1, #2, 217f8 <scols_init_debug@@SMARTCOLS_2.25+0xc698>
   217e4:	mov	w0, w20
   217e8:	ldp	x19, x20, [sp, #16]
   217ec:	ldr	x21, [sp, #32]
   217f0:	ldp	x29, x30, [sp], #48
   217f4:	ret
   217f8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   217fc:	ldr	x0, [x0, #4008]
   21800:	ldr	x19, [x0]
   21804:	bl	7630 <getpid@plt>
   21808:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2180c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21810:	add	x4, x4, #0x108
   21814:	add	x3, x3, #0xe8
   21818:	mov	w2, w0
   2181c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21820:	mov	x0, x19
   21824:	add	x1, x1, #0xb58
   21828:	bl	80f0 <fprintf@plt>
   2182c:	mov	x0, x21
   21830:	mov	w2, w20
   21834:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21838:	add	x1, x1, #0x4e0
   2183c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21840:	mov	w0, w20
   21844:	ldp	x19, x20, [sp, #16]
   21848:	ldr	x21, [sp, #32]
   2184c:	ldp	x29, x30, [sp], #48
   21850:	ret
   21854:	bl	7fd0 <__errno_location@plt>
   21858:	ldr	w20, [x0]
   2185c:	neg	w20, w20
   21860:	b	217d8 <scols_init_debug@@SMARTCOLS_2.25+0xc678>
   21864:	nop
   21868:	stp	x29, x30, [sp, #-48]!
   2186c:	mov	x29, sp
   21870:	str	wzr, [sp, #44]
   21874:	bl	1f610 <scols_init_debug@@SMARTCOLS_2.25+0xa4b0>
   21878:	mov	w1, #0x1ff                 	// #511
   2187c:	mov	w2, w0
   21880:	movk	w1, #0x3, lsl #16
   21884:	mov	w0, #0x1                   	// #1
   21888:	cmp	w2, w1
   2188c:	b.le	21898 <scols_init_debug@@SMARTCOLS_2.25+0xc738>
   21890:	ldp	x29, x30, [sp], #48
   21894:	ret
   21898:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   2189c:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   218a0:	add	x1, x1, #0xf38
   218a4:	add	x0, x0, #0x500
   218a8:	str	x19, [sp, #16]
   218ac:	bl	7660 <fopen@plt>
   218b0:	mov	x19, x0
   218b4:	cbz	x0, 218e0 <scols_init_debug@@SMARTCOLS_2.25+0xc780>
   218b8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   218bc:	add	x1, x1, #0xb8
   218c0:	add	x2, sp, #0x2c
   218c4:	bl	7750 <__isoc99_fscanf@plt>
   218c8:	mov	w1, w0
   218cc:	mov	x0, x19
   218d0:	mov	w19, w1
   218d4:	bl	7610 <fclose@plt>
   218d8:	cmp	w19, #0x1
   218dc:	b.eq	218f0 <scols_init_debug@@SMARTCOLS_2.25+0xc790>  // b.none
   218e0:	mov	w0, #0x0                   	// #0
   218e4:	ldr	x19, [sp, #16]
   218e8:	ldp	x29, x30, [sp], #48
   218ec:	ret
   218f0:	ldr	w0, [sp, #44]
   218f4:	ldr	x19, [sp, #16]
   218f8:	ldp	x29, x30, [sp], #48
   218fc:	ret
   21900:	stp	x29, x30, [sp, #-48]!
   21904:	mov	x29, sp
   21908:	cbz	x0, 21948 <scols_init_debug@@SMARTCOLS_2.25+0xc7e8>
   2190c:	stp	x19, x20, [sp, #16]
   21910:	mov	x19, x0
   21914:	ldrsb	w1, [x0]
   21918:	cbz	w1, 21944 <scols_init_debug@@SMARTCOLS_2.25+0xc7e4>
   2191c:	ldr	w1, [x0, #152]
   21920:	tbnz	w1, #5, 21944 <scols_init_debug@@SMARTCOLS_2.25+0xc7e4>
   21924:	ldr	x1, [x0, #160]
   21928:	cbz	x1, 21964 <scols_init_debug@@SMARTCOLS_2.25+0xc804>
   2192c:	mov	x0, x1
   21930:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21934:	add	x1, sp, #0x2c
   21938:	add	x2, x2, #0x528
   2193c:	bl	27690 <scols_init_debug@@SMARTCOLS_2.25+0x12530>
   21940:	cbz	w0, 21954 <scols_init_debug@@SMARTCOLS_2.25+0xc7f4>
   21944:	ldp	x19, x20, [sp, #16]
   21948:	bl	21868 <scols_init_debug@@SMARTCOLS_2.25+0xc708>
   2194c:	ldp	x29, x30, [sp], #48
   21950:	ret
   21954:	ldr	w0, [sp, #44]
   21958:	ldp	x19, x20, [sp, #16]
   2195c:	ldp	x29, x30, [sp], #48
   21960:	ret
   21964:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   21968:	cbz	x0, 219e4 <scols_init_debug@@SMARTCOLS_2.25+0xc884>
   2196c:	mov	x1, #0x0                   	// #0
   21970:	mov	x2, #0x0                   	// #0
   21974:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   21978:	str	x0, [x19, #160]
   2197c:	mov	x1, x0
   21980:	cbnz	x0, 2192c <scols_init_debug@@SMARTCOLS_2.25+0xc7cc>
   21984:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21988:	ldr	w0, [x0, #2912]
   2198c:	tbz	w0, #2, 21944 <scols_init_debug@@SMARTCOLS_2.25+0xc7e4>
   21990:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21994:	ldr	x0, [x0, #4008]
   21998:	ldr	x20, [x0]
   2199c:	bl	7630 <getpid@plt>
   219a0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   219a4:	mov	w2, w0
   219a8:	add	x4, x4, #0x108
   219ac:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   219b0:	add	x3, x3, #0xe8
   219b4:	mov	x0, x20
   219b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   219bc:	add	x1, x1, #0xb58
   219c0:	bl	80f0 <fprintf@plt>
   219c4:	mov	x0, x19
   219c8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   219cc:	add	x1, x1, #0x298
   219d0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   219d4:	ldr	x1, [x19, #160]
   219d8:	cbnz	x1, 2192c <scols_init_debug@@SMARTCOLS_2.25+0xc7cc>
   219dc:	ldp	x19, x20, [sp, #16]
   219e0:	b	21948 <scols_init_debug@@SMARTCOLS_2.25+0xc7e8>
   219e4:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   219e8:	ldr	w0, [x0, #2912]
   219ec:	tbz	w0, #2, 21944 <scols_init_debug@@SMARTCOLS_2.25+0xc7e4>
   219f0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   219f4:	ldr	x0, [x0, #4008]
   219f8:	ldr	x20, [x0]
   219fc:	bl	7630 <getpid@plt>
   21a00:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21a04:	mov	w2, w0
   21a08:	add	x4, x4, #0x108
   21a0c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21a10:	add	x3, x3, #0xe8
   21a14:	mov	x0, x20
   21a18:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21a1c:	add	x1, x1, #0xb58
   21a20:	bl	80f0 <fprintf@plt>
   21a24:	mov	x0, x19
   21a28:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21a2c:	add	x1, x1, #0x278
   21a30:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21a34:	ldp	x19, x20, [sp, #16]
   21a38:	b	21948 <scols_init_debug@@SMARTCOLS_2.25+0xc7e8>
   21a3c:	nop
   21a40:	stp	x29, x30, [sp, #-48]!
   21a44:	mov	x29, sp
   21a48:	stp	x19, x20, [sp, #16]
   21a4c:	mov	x19, x0
   21a50:	ldr	w1, [x0, #152]
   21a54:	ldrsb	w2, [x0]
   21a58:	cbz	w2, 21a84 <scols_init_debug@@SMARTCOLS_2.25+0xc924>
   21a5c:	tbnz	w1, #5, 21a84 <scols_init_debug@@SMARTCOLS_2.25+0xc924>
   21a60:	ldr	x1, [x0, #160]
   21a64:	cbz	x1, 21ac8 <scols_init_debug@@SMARTCOLS_2.25+0xc968>
   21a68:	mov	x0, x1
   21a6c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21a70:	add	x1, sp, #0x2c
   21a74:	add	x2, x2, #0x538
   21a78:	bl	27690 <scols_init_debug@@SMARTCOLS_2.25+0x12530>
   21a7c:	cbz	w0, 21ab8 <scols_init_debug@@SMARTCOLS_2.25+0xc958>
   21a80:	ldr	w1, [x19, #152]
   21a84:	tbz	w1, #6, 21a98 <scols_init_debug@@SMARTCOLS_2.25+0xc938>
   21a88:	mov	w0, #0x0                   	// #0
   21a8c:	ldp	x19, x20, [sp, #16]
   21a90:	ldp	x29, x30, [sp], #48
   21a94:	ret
   21a98:	mov	x0, x19
   21a9c:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   21aa0:	cbz	x0, 21a88 <scols_init_debug@@SMARTCOLS_2.25+0xc928>
   21aa4:	ldr	w0, [x0, #52]
   21aa8:	ldp	x19, x20, [sp, #16]
   21aac:	and	w0, w0, #0x4
   21ab0:	ldp	x29, x30, [sp], #48
   21ab4:	ret
   21ab8:	ldr	w0, [sp, #44]
   21abc:	ldp	x19, x20, [sp, #16]
   21ac0:	ldp	x29, x30, [sp], #48
   21ac4:	ret
   21ac8:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   21acc:	cbz	x0, 21b48 <scols_init_debug@@SMARTCOLS_2.25+0xc9e8>
   21ad0:	mov	x1, #0x0                   	// #0
   21ad4:	mov	x2, #0x0                   	// #0
   21ad8:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   21adc:	str	x0, [x19, #160]
   21ae0:	mov	x1, x0
   21ae4:	cbnz	x0, 21a68 <scols_init_debug@@SMARTCOLS_2.25+0xc908>
   21ae8:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21aec:	ldr	w0, [x0, #2912]
   21af0:	tbz	w0, #2, 21a80 <scols_init_debug@@SMARTCOLS_2.25+0xc920>
   21af4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21af8:	ldr	x0, [x0, #4008]
   21afc:	ldr	x20, [x0]
   21b00:	bl	7630 <getpid@plt>
   21b04:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21b08:	mov	w2, w0
   21b0c:	add	x4, x4, #0x108
   21b10:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21b14:	add	x3, x3, #0xe8
   21b18:	mov	x0, x20
   21b1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21b20:	add	x1, x1, #0xb58
   21b24:	bl	80f0 <fprintf@plt>
   21b28:	mov	x0, x19
   21b2c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21b30:	add	x1, x1, #0x298
   21b34:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21b38:	ldr	x1, [x19, #160]
   21b3c:	cbnz	x1, 21a68 <scols_init_debug@@SMARTCOLS_2.25+0xc908>
   21b40:	ldr	w1, [x19, #152]
   21b44:	b	21a84 <scols_init_debug@@SMARTCOLS_2.25+0xc924>
   21b48:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21b4c:	ldr	w0, [x0, #2912]
   21b50:	tbz	w0, #2, 21a80 <scols_init_debug@@SMARTCOLS_2.25+0xc920>
   21b54:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21b58:	ldr	x0, [x0, #4008]
   21b5c:	ldr	x20, [x0]
   21b60:	bl	7630 <getpid@plt>
   21b64:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21b68:	mov	w2, w0
   21b6c:	add	x4, x4, #0x108
   21b70:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21b74:	add	x3, x3, #0xe8
   21b78:	mov	x0, x20
   21b7c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21b80:	add	x1, x1, #0xb58
   21b84:	bl	80f0 <fprintf@plt>
   21b88:	mov	x0, x19
   21b8c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21b90:	add	x1, x1, #0x278
   21b94:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21b98:	ldr	w1, [x19, #152]
   21b9c:	tbnz	w1, #6, 21a88 <scols_init_debug@@SMARTCOLS_2.25+0xc928>
   21ba0:	b	21a98 <scols_init_debug@@SMARTCOLS_2.25+0xc938>
   21ba4:	nop
   21ba8:	stp	x29, x30, [sp, #-48]!
   21bac:	mov	x29, sp
   21bb0:	stp	x19, x20, [sp, #16]
   21bb4:	mov	x19, x0
   21bb8:	ldr	w1, [x0, #152]
   21bbc:	ldrsb	w2, [x0]
   21bc0:	cbz	w2, 21bec <scols_init_debug@@SMARTCOLS_2.25+0xca8c>
   21bc4:	tbnz	w1, #5, 21bec <scols_init_debug@@SMARTCOLS_2.25+0xca8c>
   21bc8:	ldr	x1, [x0, #160]
   21bcc:	cbz	x1, 21c30 <scols_init_debug@@SMARTCOLS_2.25+0xcad0>
   21bd0:	mov	x0, x1
   21bd4:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   21bd8:	add	x1, sp, #0x2c
   21bdc:	add	x2, x2, #0x860
   21be0:	bl	27690 <scols_init_debug@@SMARTCOLS_2.25+0x12530>
   21be4:	cbz	w0, 21c20 <scols_init_debug@@SMARTCOLS_2.25+0xcac0>
   21be8:	ldr	w1, [x19, #152]
   21bec:	tbz	w1, #6, 21c00 <scols_init_debug@@SMARTCOLS_2.25+0xcaa0>
   21bf0:	mov	w0, #0x0                   	// #0
   21bf4:	ldp	x19, x20, [sp, #16]
   21bf8:	ldp	x29, x30, [sp], #48
   21bfc:	ret
   21c00:	mov	x0, x19
   21c04:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   21c08:	cbz	x0, 21bf0 <scols_init_debug@@SMARTCOLS_2.25+0xca90>
   21c0c:	ldr	w0, [x0, #52]
   21c10:	ldp	x19, x20, [sp, #16]
   21c14:	and	w0, w0, #0x1
   21c18:	ldp	x29, x30, [sp], #48
   21c1c:	ret
   21c20:	ldr	w0, [sp, #44]
   21c24:	ldp	x19, x20, [sp, #16]
   21c28:	ldp	x29, x30, [sp], #48
   21c2c:	ret
   21c30:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   21c34:	cbz	x0, 21cb0 <scols_init_debug@@SMARTCOLS_2.25+0xcb50>
   21c38:	mov	x1, #0x0                   	// #0
   21c3c:	mov	x2, #0x0                   	// #0
   21c40:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   21c44:	str	x0, [x19, #160]
   21c48:	mov	x1, x0
   21c4c:	cbnz	x0, 21bd0 <scols_init_debug@@SMARTCOLS_2.25+0xca70>
   21c50:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21c54:	ldr	w0, [x0, #2912]
   21c58:	tbz	w0, #2, 21be8 <scols_init_debug@@SMARTCOLS_2.25+0xca88>
   21c5c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21c60:	ldr	x0, [x0, #4008]
   21c64:	ldr	x20, [x0]
   21c68:	bl	7630 <getpid@plt>
   21c6c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21c70:	mov	w2, w0
   21c74:	add	x4, x4, #0x108
   21c78:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21c7c:	add	x3, x3, #0xe8
   21c80:	mov	x0, x20
   21c84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21c88:	add	x1, x1, #0xb58
   21c8c:	bl	80f0 <fprintf@plt>
   21c90:	mov	x0, x19
   21c94:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21c98:	add	x1, x1, #0x298
   21c9c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21ca0:	ldr	x1, [x19, #160]
   21ca4:	cbnz	x1, 21bd0 <scols_init_debug@@SMARTCOLS_2.25+0xca70>
   21ca8:	ldr	w1, [x19, #152]
   21cac:	b	21bec <scols_init_debug@@SMARTCOLS_2.25+0xca8c>
   21cb0:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21cb4:	ldr	w0, [x0, #2912]
   21cb8:	tbz	w0, #2, 21be8 <scols_init_debug@@SMARTCOLS_2.25+0xca88>
   21cbc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21cc0:	ldr	x0, [x0, #4008]
   21cc4:	ldr	x20, [x0]
   21cc8:	bl	7630 <getpid@plt>
   21ccc:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21cd0:	mov	w2, w0
   21cd4:	add	x4, x4, #0x108
   21cd8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21cdc:	add	x3, x3, #0xe8
   21ce0:	mov	x0, x20
   21ce4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21ce8:	add	x1, x1, #0xb58
   21cec:	bl	80f0 <fprintf@plt>
   21cf0:	mov	x0, x19
   21cf4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21cf8:	add	x1, x1, #0x278
   21cfc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21d00:	ldr	w1, [x19, #152]
   21d04:	tbnz	w1, #6, 21bf0 <scols_init_debug@@SMARTCOLS_2.25+0xca90>
   21d08:	b	21c00 <scols_init_debug@@SMARTCOLS_2.25+0xcaa0>
   21d0c:	nop
   21d10:	stp	x29, x30, [sp, #-48]!
   21d14:	mov	x29, sp
   21d18:	stp	x19, x20, [sp, #16]
   21d1c:	mov	x19, x0
   21d20:	ldr	w1, [x0, #152]
   21d24:	ldrsb	w2, [x0]
   21d28:	cbz	w2, 21d54 <scols_init_debug@@SMARTCOLS_2.25+0xcbf4>
   21d2c:	tbnz	w1, #5, 21d54 <scols_init_debug@@SMARTCOLS_2.25+0xcbf4>
   21d30:	ldr	x1, [x0, #160]
   21d34:	cbz	x1, 21d98 <scols_init_debug@@SMARTCOLS_2.25+0xcc38>
   21d38:	mov	x0, x1
   21d3c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21d40:	add	x1, sp, #0x2c
   21d44:	add	x2, x2, #0x548
   21d48:	bl	27690 <scols_init_debug@@SMARTCOLS_2.25+0x12530>
   21d4c:	cbz	w0, 21d88 <scols_init_debug@@SMARTCOLS_2.25+0xcc28>
   21d50:	ldr	w1, [x19, #152]
   21d54:	tbz	w1, #6, 21d68 <scols_init_debug@@SMARTCOLS_2.25+0xcc08>
   21d58:	mov	w0, #0x0                   	// #0
   21d5c:	ldp	x19, x20, [sp, #16]
   21d60:	ldp	x29, x30, [sp], #48
   21d64:	ret
   21d68:	mov	x0, x19
   21d6c:	bl	203c0 <scols_init_debug@@SMARTCOLS_2.25+0xb260>
   21d70:	cbz	x0, 21d58 <scols_init_debug@@SMARTCOLS_2.25+0xcbf8>
   21d74:	ldr	w0, [x0, #52]
   21d78:	ldp	x19, x20, [sp, #16]
   21d7c:	and	w0, w0, #0x10
   21d80:	ldp	x29, x30, [sp], #48
   21d84:	ret
   21d88:	ldr	w0, [sp, #44]
   21d8c:	ldp	x19, x20, [sp, #16]
   21d90:	ldp	x29, x30, [sp], #48
   21d94:	ret
   21d98:	bl	2a530 <scols_init_debug@@SMARTCOLS_2.25+0x153d0>
   21d9c:	cbz	x0, 21e18 <scols_init_debug@@SMARTCOLS_2.25+0xccb8>
   21da0:	mov	x1, #0x0                   	// #0
   21da4:	mov	x2, #0x0                   	// #0
   21da8:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   21dac:	str	x0, [x19, #160]
   21db0:	mov	x1, x0
   21db4:	cbnz	x0, 21d38 <scols_init_debug@@SMARTCOLS_2.25+0xcbd8>
   21db8:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21dbc:	ldr	w0, [x0, #2912]
   21dc0:	tbz	w0, #2, 21d50 <scols_init_debug@@SMARTCOLS_2.25+0xcbf0>
   21dc4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21dc8:	ldr	x0, [x0, #4008]
   21dcc:	ldr	x20, [x0]
   21dd0:	bl	7630 <getpid@plt>
   21dd4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21dd8:	mov	w2, w0
   21ddc:	add	x4, x4, #0x108
   21de0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21de4:	add	x3, x3, #0xe8
   21de8:	mov	x0, x20
   21dec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21df0:	add	x1, x1, #0xb58
   21df4:	bl	80f0 <fprintf@plt>
   21df8:	mov	x0, x19
   21dfc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21e00:	add	x1, x1, #0x298
   21e04:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21e08:	ldr	x1, [x19, #160]
   21e0c:	cbnz	x1, 21d38 <scols_init_debug@@SMARTCOLS_2.25+0xcbd8>
   21e10:	ldr	w1, [x19, #152]
   21e14:	b	21d54 <scols_init_debug@@SMARTCOLS_2.25+0xcbf4>
   21e18:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21e1c:	ldr	w0, [x0, #2912]
   21e20:	tbz	w0, #2, 21d50 <scols_init_debug@@SMARTCOLS_2.25+0xcbf0>
   21e24:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21e28:	ldr	x0, [x0, #4008]
   21e2c:	ldr	x20, [x0]
   21e30:	bl	7630 <getpid@plt>
   21e34:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21e38:	mov	w2, w0
   21e3c:	add	x4, x4, #0x108
   21e40:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21e44:	add	x3, x3, #0xe8
   21e48:	mov	x0, x20
   21e4c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21e50:	add	x1, x1, #0xb58
   21e54:	bl	80f0 <fprintf@plt>
   21e58:	mov	x0, x19
   21e5c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21e60:	add	x1, x1, #0x278
   21e64:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21e68:	ldr	w1, [x19, #152]
   21e6c:	tbnz	w1, #6, 21d58 <scols_init_debug@@SMARTCOLS_2.25+0xcbf8>
   21e70:	b	21d68 <scols_init_debug@@SMARTCOLS_2.25+0xcc08>
   21e74:	nop
   21e78:	stp	x29, x30, [sp, #-112]!
   21e7c:	mov	x29, sp
   21e80:	stp	x19, x20, [sp, #16]
   21e84:	stp	xzr, xzr, [sp, #80]
   21e88:	cbz	x0, 21f50 <scols_init_debug@@SMARTCOLS_2.25+0xcdf0>
   21e8c:	mov	x19, x0
   21e90:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   21e94:	stp	x21, x22, [sp, #32]
   21e98:	mov	x20, x1
   21e9c:	ldr	w0, [x0, #2912]
   21ea0:	stp	x23, x24, [sp, #48]
   21ea4:	mov	x21, x2
   21ea8:	mov	x23, x3
   21eac:	mov	x24, x4
   21eb0:	mov	w22, w5
   21eb4:	tbnz	w0, #2, 21f64 <scols_init_debug@@SMARTCOLS_2.25+0xce04>
   21eb8:	cbz	x20, 21ecc <scols_init_debug@@SMARTCOLS_2.25+0xcd6c>
   21ebc:	add	x1, sp, #0x50
   21ec0:	mov	x0, x19
   21ec4:	bl	217a8 <scols_init_debug@@SMARTCOLS_2.25+0xc648>
   21ec8:	cbz	w0, 21f14 <scols_init_debug@@SMARTCOLS_2.25+0xcdb4>
   21ecc:	cbz	x21, 21f48 <scols_init_debug@@SMARTCOLS_2.25+0xcde8>
   21ed0:	mov	x0, x19
   21ed4:	bl	20530 <scols_init_debug@@SMARTCOLS_2.25+0xb3d0>
   21ed8:	mov	x20, x0
   21edc:	cbz	x0, 21fc8 <scols_init_debug@@SMARTCOLS_2.25+0xce68>
   21ee0:	mov	x1, x21
   21ee4:	bl	7ab0 <strcmp@plt>
   21ee8:	cbnz	w0, 21fc8 <scols_init_debug@@SMARTCOLS_2.25+0xce68>
   21eec:	mov	x0, x20
   21ef0:	bl	7b50 <free@plt>
   21ef4:	mov	w20, #0x1                   	// #1
   21ef8:	tbnz	w22, #4, 21fec <scols_init_debug@@SMARTCOLS_2.25+0xce8c>
   21efc:	mov	w0, w20
   21f00:	ldp	x19, x20, [sp, #16]
   21f04:	ldp	x21, x22, [sp, #32]
   21f08:	ldp	x23, x24, [sp, #48]
   21f0c:	ldp	x29, x30, [sp], #112
   21f10:	ret
   21f14:	add	x1, sp, #0x58
   21f18:	mov	x0, x19
   21f1c:	bl	216e8 <scols_init_debug@@SMARTCOLS_2.25+0xc588>
   21f20:	cbnz	w0, 21ecc <scols_init_debug@@SMARTCOLS_2.25+0xcd6c>
   21f24:	ldr	x1, [x20, #8]
   21f28:	ldr	x0, [sp, #80]
   21f2c:	cmp	x1, x0
   21f30:	b.ne	21f48 <scols_init_debug@@SMARTCOLS_2.25+0xcde8>  // b.any
   21f34:	ldr	x1, [x20]
   21f38:	ldr	x0, [sp, #88]
   21f3c:	cmp	x1, x0
   21f40:	b.eq	21ef4 <scols_init_debug@@SMARTCOLS_2.25+0xcd94>  // b.none
   21f44:	nop
   21f48:	ldp	x21, x22, [sp, #32]
   21f4c:	ldp	x23, x24, [sp, #48]
   21f50:	mov	w20, #0x0                   	// #0
   21f54:	mov	w0, w20
   21f58:	ldp	x19, x20, [sp, #16]
   21f5c:	ldp	x29, x30, [sp], #112
   21f60:	ret
   21f64:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   21f68:	str	x25, [sp, #64]
   21f6c:	ldr	x0, [x0, #4008]
   21f70:	ldr	x25, [x0]
   21f74:	bl	7630 <getpid@plt>
   21f78:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21f7c:	mov	w2, w0
   21f80:	add	x4, x4, #0x108
   21f84:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21f88:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   21f8c:	add	x3, x3, #0xe8
   21f90:	add	x1, x1, #0xb58
   21f94:	mov	x0, x25
   21f98:	bl	80f0 <fprintf@plt>
   21f9c:	mov	x0, x19
   21fa0:	bl	1ffb0 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   21fa4:	mov	x2, x0
   21fa8:	mov	x3, x21
   21fac:	mov	x0, x19
   21fb0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   21fb4:	add	x1, x1, #0x558
   21fb8:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   21fbc:	ldr	x25, [sp, #64]
   21fc0:	cbnz	x20, 21ebc <scols_init_debug@@SMARTCOLS_2.25+0xcd5c>
   21fc4:	b	21ecc <scols_init_debug@@SMARTCOLS_2.25+0xcd6c>
   21fc8:	mov	x0, x20
   21fcc:	mov	w20, #0x0                   	// #0
   21fd0:	bl	7b50 <free@plt>
   21fd4:	mov	w0, w20
   21fd8:	ldp	x19, x20, [sp, #16]
   21fdc:	ldp	x21, x22, [sp, #32]
   21fe0:	ldp	x23, x24, [sp, #48]
   21fe4:	ldp	x29, x30, [sp], #112
   21fe8:	ret
   21fec:	add	x1, sp, #0x60
   21ff0:	mov	x0, x19
   21ff4:	str	xzr, [sp, #96]
   21ff8:	bl	20740 <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>
   21ffc:	mov	w20, w0
   22000:	cbnz	w0, 22024 <scols_init_debug@@SMARTCOLS_2.25+0xcec4>
   22004:	ldr	x0, [sp, #96]
   22008:	cmp	x0, x23
   2200c:	b.ne	21efc <scols_init_debug@@SMARTCOLS_2.25+0xcd9c>  // b.any
   22010:	tbnz	w22, #9, 22034 <scols_init_debug@@SMARTCOLS_2.25+0xced4>
   22014:	mov	w20, #0x1                   	// #1
   22018:	ldp	x21, x22, [sp, #32]
   2201c:	ldp	x23, x24, [sp, #48]
   22020:	b	21f54 <scols_init_debug@@SMARTCOLS_2.25+0xcdf4>
   22024:	mov	w20, #0x0                   	// #0
   22028:	ldp	x21, x22, [sp, #32]
   2202c:	ldp	x23, x24, [sp, #48]
   22030:	b	21f54 <scols_init_debug@@SMARTCOLS_2.25+0xcdf4>
   22034:	mov	x0, x19
   22038:	add	x1, sp, #0x68
   2203c:	str	xzr, [sp, #104]
   22040:	bl	213a0 <scols_init_debug@@SMARTCOLS_2.25+0xc240>
   22044:	cbnz	w0, 21efc <scols_init_debug@@SMARTCOLS_2.25+0xcd9c>
   22048:	ldr	x0, [sp, #104]
   2204c:	ldp	x21, x22, [sp, #32]
   22050:	cmp	x0, x24
   22054:	cset	w20, eq  // eq = none
   22058:	ldp	x23, x24, [sp, #48]
   2205c:	b	21f54 <scols_init_debug@@SMARTCOLS_2.25+0xcdf4>
   22060:	cbz	x0, 220f8 <scols_init_debug@@SMARTCOLS_2.25+0xcf98>
   22064:	stp	x29, x30, [sp, #-48]!
   22068:	mov	x29, sp
   2206c:	stp	x19, x20, [sp, #16]
   22070:	mov	x19, x0
   22074:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   22078:	mov	x20, x1
   2207c:	ldr	w1, [x0, #2912]
   22080:	str	x20, [x19, #192]
   22084:	and	w0, w1, #0x4
   22088:	tbnz	w1, #2, 22098 <scols_init_debug@@SMARTCOLS_2.25+0xcf38>
   2208c:	ldp	x19, x20, [sp, #16]
   22090:	ldp	x29, x30, [sp], #48
   22094:	ret
   22098:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2209c:	str	x21, [sp, #32]
   220a0:	ldr	x0, [x0, #4008]
   220a4:	ldr	x21, [x0]
   220a8:	bl	7630 <getpid@plt>
   220ac:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   220b0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   220b4:	add	x4, x4, #0x108
   220b8:	add	x3, x3, #0xe8
   220bc:	mov	w2, w0
   220c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   220c4:	mov	x0, x21
   220c8:	add	x1, x1, #0xb58
   220cc:	bl	80f0 <fprintf@plt>
   220d0:	mov	x2, x20
   220d4:	mov	x0, x19
   220d8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   220dc:	add	x1, x1, #0x570
   220e0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   220e4:	mov	w0, #0x0                   	// #0
   220e8:	ldp	x19, x20, [sp, #16]
   220ec:	ldr	x21, [sp, #32]
   220f0:	ldp	x29, x30, [sp], #48
   220f4:	ret
   220f8:	mov	w0, #0xffffffea            	// #-22
   220fc:	ret
   22100:	cbz	x0, 22198 <scols_init_debug@@SMARTCOLS_2.25+0xd038>
   22104:	stp	x29, x30, [sp, #-48]!
   22108:	mov	x29, sp
   2210c:	stp	x19, x20, [sp, #16]
   22110:	mov	x19, x0
   22114:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   22118:	mov	x20, x1
   2211c:	ldr	w1, [x0, #2912]
   22120:	str	x20, [x19, #200]
   22124:	and	w0, w1, #0x4
   22128:	tbnz	w1, #2, 22138 <scols_init_debug@@SMARTCOLS_2.25+0xcfd8>
   2212c:	ldp	x19, x20, [sp, #16]
   22130:	ldp	x29, x30, [sp], #48
   22134:	ret
   22138:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2213c:	str	x21, [sp, #32]
   22140:	ldr	x0, [x0, #4008]
   22144:	ldr	x21, [x0]
   22148:	bl	7630 <getpid@plt>
   2214c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22150:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22154:	add	x4, x4, #0x108
   22158:	add	x3, x3, #0xe8
   2215c:	mov	w2, w0
   22160:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22164:	mov	x0, x21
   22168:	add	x1, x1, #0xb58
   2216c:	bl	80f0 <fprintf@plt>
   22170:	mov	x2, x20
   22174:	mov	x0, x19
   22178:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2217c:	add	x1, x1, #0x580
   22180:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22184:	mov	w0, #0x0                   	// #0
   22188:	ldp	x19, x20, [sp, #16]
   2218c:	ldr	x21, [sp, #32]
   22190:	ldp	x29, x30, [sp], #48
   22194:	ret
   22198:	mov	w0, #0xffffffea            	// #-22
   2219c:	ret
   221a0:	cbz	x0, 22238 <scols_init_debug@@SMARTCOLS_2.25+0xd0d8>
   221a4:	stp	x29, x30, [sp, #-48]!
   221a8:	mov	x29, sp
   221ac:	stp	x19, x20, [sp, #16]
   221b0:	mov	x19, x0
   221b4:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   221b8:	mov	x20, x1
   221bc:	ldr	w1, [x0, #2912]
   221c0:	str	x20, [x19, #144]
   221c4:	and	w0, w1, #0x4
   221c8:	tbnz	w1, #2, 221d8 <scols_init_debug@@SMARTCOLS_2.25+0xd078>
   221cc:	ldp	x19, x20, [sp, #16]
   221d0:	ldp	x29, x30, [sp], #48
   221d4:	ret
   221d8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   221dc:	str	x21, [sp, #32]
   221e0:	ldr	x0, [x0, #4008]
   221e4:	ldr	x21, [x0]
   221e8:	bl	7630 <getpid@plt>
   221ec:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   221f0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   221f4:	add	x4, x4, #0x108
   221f8:	add	x3, x3, #0xe8
   221fc:	mov	w2, w0
   22200:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22204:	mov	x0, x21
   22208:	add	x1, x1, #0xb58
   2220c:	bl	80f0 <fprintf@plt>
   22210:	mov	x2, x20
   22214:	mov	x0, x19
   22218:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2221c:	add	x1, x1, #0x598
   22220:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22224:	mov	w0, #0x0                   	// #0
   22228:	ldp	x19, x20, [sp, #16]
   2222c:	ldr	x21, [sp, #32]
   22230:	ldp	x29, x30, [sp], #48
   22234:	ret
   22238:	mov	w0, #0xffffffea            	// #-22
   2223c:	ret
   22240:	cbz	x0, 222d8 <scols_init_debug@@SMARTCOLS_2.25+0xd178>
   22244:	stp	x29, x30, [sp, #-48]!
   22248:	mov	x29, sp
   2224c:	stp	x19, x20, [sp, #16]
   22250:	mov	x19, x0
   22254:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   22258:	mov	w20, w1
   2225c:	ldr	w1, [x0, #2912]
   22260:	str	w20, [x19, #220]
   22264:	and	w0, w1, #0x4
   22268:	tbnz	w1, #2, 22278 <scols_init_debug@@SMARTCOLS_2.25+0xd118>
   2226c:	ldp	x19, x20, [sp, #16]
   22270:	ldp	x29, x30, [sp], #48
   22274:	ret
   22278:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2227c:	str	x21, [sp, #32]
   22280:	ldr	x0, [x0, #4008]
   22284:	ldr	x21, [x0]
   22288:	bl	7630 <getpid@plt>
   2228c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22290:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22294:	add	x4, x4, #0x108
   22298:	add	x3, x3, #0xe8
   2229c:	mov	w2, w0
   222a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   222a4:	mov	x0, x21
   222a8:	add	x1, x1, #0xb58
   222ac:	bl	80f0 <fprintf@plt>
   222b0:	mov	w2, w20
   222b4:	mov	x0, x19
   222b8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   222bc:	add	x1, x1, #0x5b0
   222c0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   222c4:	mov	w0, #0x0                   	// #0
   222c8:	ldp	x19, x20, [sp, #16]
   222cc:	ldr	x21, [sp, #32]
   222d0:	ldp	x29, x30, [sp], #48
   222d4:	ret
   222d8:	mov	w0, #0xffffffea            	// #-22
   222dc:	ret
   222e0:	stp	x29, x30, [sp, #-48]!
   222e4:	mov	x29, sp
   222e8:	stp	x19, x20, [sp, #16]
   222ec:	mov	x19, x0
   222f0:	cbz	x0, 223b0 <scols_init_debug@@SMARTCOLS_2.25+0xd250>
   222f4:	mov	x0, x1
   222f8:	bl	15d08 <scols_init_debug@@SMARTCOLS_2.25+0xba8>
   222fc:	str	x0, [x19, #128]
   22300:	mov	x1, x0
   22304:	cbz	x0, 22398 <scols_init_debug@@SMARTCOLS_2.25+0xd238>
   22308:	add	x20, x19, #0xe0
   2230c:	mov	x2, #0x3f                  	// #63
   22310:	mov	x0, x20
   22314:	bl	7f10 <strncpy@plt>
   22318:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2231c:	strb	wzr, [x19, #287]
   22320:	ldr	w1, [x0, #2912]
   22324:	and	w0, w1, #0x4
   22328:	tbnz	w1, #2, 22338 <scols_init_debug@@SMARTCOLS_2.25+0xd1d8>
   2232c:	ldp	x19, x20, [sp, #16]
   22330:	ldp	x29, x30, [sp], #48
   22334:	ret
   22338:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2233c:	str	x21, [sp, #32]
   22340:	ldr	x0, [x0, #4008]
   22344:	ldr	x21, [x0]
   22348:	bl	7630 <getpid@plt>
   2234c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22350:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22354:	add	x4, x4, #0x108
   22358:	add	x3, x3, #0xe8
   2235c:	mov	w2, w0
   22360:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22364:	mov	x0, x21
   22368:	add	x1, x1, #0xb58
   2236c:	bl	80f0 <fprintf@plt>
   22370:	mov	x2, x20
   22374:	mov	x0, x19
   22378:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2237c:	add	x1, x1, #0x5c0
   22380:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22384:	mov	w0, #0x0                   	// #0
   22388:	ldp	x19, x20, [sp, #16]
   2238c:	ldr	x21, [sp, #32]
   22390:	ldp	x29, x30, [sp], #48
   22394:	ret
   22398:	bl	7fd0 <__errno_location@plt>
   2239c:	ldr	w0, [x0]
   223a0:	ldp	x19, x20, [sp, #16]
   223a4:	neg	w0, w0
   223a8:	ldp	x29, x30, [sp], #48
   223ac:	ret
   223b0:	mov	w0, #0xffffffea            	// #-22
   223b4:	b	2232c <scols_init_debug@@SMARTCOLS_2.25+0xd1cc>
   223b8:	stp	x29, x30, [sp, #-80]!
   223bc:	mov	x29, sp
   223c0:	stp	x19, x20, [sp, #16]
   223c4:	stp	x21, x22, [sp, #32]
   223c8:	mov	x22, x0
   223cc:	stp	x23, x24, [sp, #48]
   223d0:	bl	7fd0 <__errno_location@plt>
   223d4:	mov	x24, x0
   223d8:	mov	x0, x22
   223dc:	str	wzr, [x24]
   223e0:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   223e4:	tbnz	w0, #31, 22510 <scols_init_debug@@SMARTCOLS_2.25+0xd3b0>
   223e8:	adrp	x23, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   223ec:	mov	w19, w0
   223f0:	ldr	w0, [x23, #2912]
   223f4:	tbnz	w0, #4, 224c8 <scols_init_debug@@SMARTCOLS_2.25+0xd368>
   223f8:	add	x20, x22, #0xa8
   223fc:	add	x21, sp, #0x40
   22400:	mov	x2, x20
   22404:	mov	w0, w19
   22408:	mov	x1, #0x4c04                	// #19460
   2240c:	bl	8130 <ioctl@plt>
   22410:	cbz	w0, 22450 <scols_init_debug@@SMARTCOLS_2.25+0xd2f0>
   22414:	nop
   22418:	ldr	w2, [x24]
   2241c:	mov	x0, x21
   22420:	mov	x1, #0x0                   	// #0
   22424:	cmp	w2, #0xb
   22428:	b.ne	22474 <scols_init_debug@@SMARTCOLS_2.25+0xd314>  // b.any
   2242c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   22430:	ldr	q0, [x2, #3936]
   22434:	str	q0, [sp, #64]
   22438:	bl	7bd0 <nanosleep@plt>
   2243c:	mov	x2, x20
   22440:	mov	w0, w19
   22444:	mov	x1, #0x4c04                	// #19460
   22448:	bl	8130 <ioctl@plt>
   2244c:	cbnz	w0, 22418 <scols_init_debug@@SMARTCOLS_2.25+0xd2b8>
   22450:	ldr	w1, [x23, #2912]
   22454:	and	w19, w1, #0x10
   22458:	tbnz	w1, #4, 22530 <scols_init_debug@@SMARTCOLS_2.25+0xd3d0>
   2245c:	mov	w0, w19
   22460:	ldp	x19, x20, [sp, #16]
   22464:	ldp	x21, x22, [sp, #32]
   22468:	ldp	x23, x24, [sp, #48]
   2246c:	ldp	x29, x30, [sp], #80
   22470:	ret
   22474:	ldr	w0, [x23, #2912]
   22478:	neg	w19, w2
   2247c:	tbz	w0, #4, 2245c <scols_init_debug@@SMARTCOLS_2.25+0xd2fc>
   22480:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22484:	ldr	x0, [x0, #4008]
   22488:	ldr	x20, [x0]
   2248c:	bl	7630 <getpid@plt>
   22490:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22494:	mov	w2, w0
   22498:	add	x4, x4, #0x5d8
   2249c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   224a0:	add	x3, x3, #0xe8
   224a4:	mov	x0, x20
   224a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   224ac:	add	x1, x1, #0xb58
   224b0:	bl	80f0 <fprintf@plt>
   224b4:	mov	x0, x22
   224b8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   224bc:	add	x1, x1, #0x5f0
   224c0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   224c4:	b	2245c <scols_init_debug@@SMARTCOLS_2.25+0xd2fc>
   224c8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   224cc:	ldr	x0, [x0, #4008]
   224d0:	ldr	x20, [x0]
   224d4:	bl	7630 <getpid@plt>
   224d8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   224dc:	mov	w2, w0
   224e0:	add	x4, x4, #0x5d8
   224e4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   224e8:	add	x3, x3, #0xe8
   224ec:	mov	x0, x20
   224f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   224f4:	add	x1, x1, #0xb58
   224f8:	bl	80f0 <fprintf@plt>
   224fc:	mov	x0, x22
   22500:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22504:	add	x1, x1, #0x5e0
   22508:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   2250c:	b	223f8 <scols_init_debug@@SMARTCOLS_2.25+0xd298>
   22510:	ldr	w2, [x24]
   22514:	ldp	x21, x22, [sp, #32]
   22518:	neg	w19, w2
   2251c:	mov	w0, w19
   22520:	ldp	x19, x20, [sp, #16]
   22524:	ldp	x23, x24, [sp, #48]
   22528:	ldp	x29, x30, [sp], #80
   2252c:	ret
   22530:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22534:	mov	w19, #0x0                   	// #0
   22538:	ldr	x0, [x0, #4008]
   2253c:	ldr	x20, [x0]
   22540:	bl	7630 <getpid@plt>
   22544:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22548:	mov	w2, w0
   2254c:	add	x4, x4, #0x5d8
   22550:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22554:	add	x3, x3, #0xe8
   22558:	mov	x0, x20
   2255c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22560:	add	x1, x1, #0xb58
   22564:	bl	80f0 <fprintf@plt>
   22568:	mov	x0, x22
   2256c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22570:	add	x1, x1, #0x610
   22574:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22578:	mov	w0, w19
   2257c:	ldp	x19, x20, [sp, #16]
   22580:	ldp	x21, x22, [sp, #32]
   22584:	ldp	x23, x24, [sp, #48]
   22588:	ldp	x29, x30, [sp], #80
   2258c:	ret
   22590:	stp	x29, x30, [sp, #-48]!
   22594:	mov	x29, sp
   22598:	stp	x19, x20, [sp, #16]
   2259c:	mov	x20, x0
   225a0:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   225a4:	tbnz	w0, #31, 226b0 <scols_init_debug@@SMARTCOLS_2.25+0xd550>
   225a8:	mov	x1, #0x4c07                	// #19463
   225ac:	mov	w2, #0x0                   	// #0
   225b0:	bl	8130 <ioctl@plt>
   225b4:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   225b8:	ldr	w19, [x1, #2912]
   225bc:	and	w19, w19, #0x4
   225c0:	tbnz	w0, #31, 22638 <scols_init_debug@@SMARTCOLS_2.25+0xd4d8>
   225c4:	cbnz	w19, 225d8 <scols_init_debug@@SMARTCOLS_2.25+0xd478>
   225c8:	mov	w0, w19
   225cc:	ldp	x19, x20, [sp, #16]
   225d0:	ldp	x29, x30, [sp], #48
   225d4:	ret
   225d8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   225dc:	str	x21, [sp, #32]
   225e0:	mov	w19, #0x0                   	// #0
   225e4:	ldr	x0, [x0, #4008]
   225e8:	ldr	x21, [x0]
   225ec:	bl	7630 <getpid@plt>
   225f0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   225f4:	mov	w2, w0
   225f8:	add	x4, x4, #0x108
   225fc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22600:	add	x3, x3, #0xe8
   22604:	mov	x0, x21
   22608:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2260c:	add	x1, x1, #0xb58
   22610:	bl	80f0 <fprintf@plt>
   22614:	mov	x0, x20
   22618:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2261c:	add	x1, x1, #0x648
   22620:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22624:	mov	w0, w19
   22628:	ldp	x19, x20, [sp, #16]
   2262c:	ldr	x21, [sp, #32]
   22630:	ldp	x29, x30, [sp], #48
   22634:	ret
   22638:	bl	7fd0 <__errno_location@plt>
   2263c:	ldr	w0, [x0]
   22640:	neg	w0, w0
   22644:	cbnz	w19, 2265c <scols_init_debug@@SMARTCOLS_2.25+0xd4fc>
   22648:	mov	w19, w0
   2264c:	mov	w0, w19
   22650:	ldp	x19, x20, [sp, #16]
   22654:	ldp	x29, x30, [sp], #48
   22658:	ret
   2265c:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22660:	mov	w19, w0
   22664:	str	x21, [sp, #32]
   22668:	ldr	x0, [x1, #4008]
   2266c:	ldr	x21, [x0]
   22670:	bl	7630 <getpid@plt>
   22674:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22678:	mov	w2, w0
   2267c:	add	x4, x4, #0x108
   22680:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22684:	add	x3, x3, #0xe8
   22688:	mov	x0, x21
   2268c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22690:	add	x1, x1, #0xb58
   22694:	bl	80f0 <fprintf@plt>
   22698:	mov	x0, x20
   2269c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   226a0:	add	x1, x1, #0x628
   226a4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   226a8:	ldr	x21, [sp, #32]
   226ac:	b	225c8 <scols_init_debug@@SMARTCOLS_2.25+0xd468>
   226b0:	mov	w19, #0xffffffea            	// #-22
   226b4:	b	225c8 <scols_init_debug@@SMARTCOLS_2.25+0xd468>
   226b8:	stp	x29, x30, [sp, #-48]!
   226bc:	mov	x29, sp
   226c0:	stp	x19, x20, [sp, #16]
   226c4:	mov	x19, x1
   226c8:	mov	x20, x0
   226cc:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   226d0:	tbnz	w0, #31, 227dc <scols_init_debug@@SMARTCOLS_2.25+0xd67c>
   226d4:	mov	x2, x19
   226d8:	mov	x1, #0x4c08                	// #19464
   226dc:	bl	8130 <ioctl@plt>
   226e0:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   226e4:	ldr	w19, [x1, #2912]
   226e8:	and	w19, w19, #0x4
   226ec:	tbnz	w0, #31, 22764 <scols_init_debug@@SMARTCOLS_2.25+0xd604>
   226f0:	cbnz	w19, 22704 <scols_init_debug@@SMARTCOLS_2.25+0xd5a4>
   226f4:	mov	w0, w19
   226f8:	ldp	x19, x20, [sp, #16]
   226fc:	ldp	x29, x30, [sp], #48
   22700:	ret
   22704:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22708:	str	x21, [sp, #32]
   2270c:	mov	w19, #0x0                   	// #0
   22710:	ldr	x0, [x0, #4008]
   22714:	ldr	x21, [x0]
   22718:	bl	7630 <getpid@plt>
   2271c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22720:	mov	w2, w0
   22724:	add	x4, x4, #0x108
   22728:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2272c:	add	x3, x3, #0xe8
   22730:	mov	x0, x21
   22734:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22738:	add	x1, x1, #0xb58
   2273c:	bl	80f0 <fprintf@plt>
   22740:	mov	x0, x20
   22744:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22748:	add	x1, x1, #0x678
   2274c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22750:	mov	w0, w19
   22754:	ldp	x19, x20, [sp, #16]
   22758:	ldr	x21, [sp, #32]
   2275c:	ldp	x29, x30, [sp], #48
   22760:	ret
   22764:	bl	7fd0 <__errno_location@plt>
   22768:	ldr	w0, [x0]
   2276c:	neg	w0, w0
   22770:	cbnz	w19, 22788 <scols_init_debug@@SMARTCOLS_2.25+0xd628>
   22774:	mov	w19, w0
   22778:	mov	w0, w19
   2277c:	ldp	x19, x20, [sp, #16]
   22780:	ldp	x29, x30, [sp], #48
   22784:	ret
   22788:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2278c:	mov	w19, w0
   22790:	str	x21, [sp, #32]
   22794:	ldr	x0, [x1, #4008]
   22798:	ldr	x21, [x0]
   2279c:	bl	7630 <getpid@plt>
   227a0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   227a4:	mov	w2, w0
   227a8:	add	x4, x4, #0x108
   227ac:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   227b0:	add	x3, x3, #0xe8
   227b4:	mov	x0, x21
   227b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   227bc:	add	x1, x1, #0xb58
   227c0:	bl	80f0 <fprintf@plt>
   227c4:	mov	x0, x20
   227c8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   227cc:	add	x1, x1, #0x658
   227d0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   227d4:	ldr	x21, [sp, #32]
   227d8:	b	226f4 <scols_init_debug@@SMARTCOLS_2.25+0xd594>
   227dc:	mov	w19, #0xffffffea            	// #-22
   227e0:	b	226f4 <scols_init_debug@@SMARTCOLS_2.25+0xd594>
   227e4:	nop
   227e8:	stp	x29, x30, [sp, #-48]!
   227ec:	mov	x29, sp
   227f0:	stp	x19, x20, [sp, #16]
   227f4:	mov	x19, x1
   227f8:	mov	x20, x0
   227fc:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   22800:	tbnz	w0, #31, 2290c <scols_init_debug@@SMARTCOLS_2.25+0xd7ac>
   22804:	mov	x2, x19
   22808:	mov	x1, #0x4c09                	// #19465
   2280c:	bl	8130 <ioctl@plt>
   22810:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   22814:	ldr	w19, [x1, #2912]
   22818:	and	w19, w19, #0x4
   2281c:	tbnz	w0, #31, 22894 <scols_init_debug@@SMARTCOLS_2.25+0xd734>
   22820:	cbnz	w19, 22834 <scols_init_debug@@SMARTCOLS_2.25+0xd6d4>
   22824:	mov	w0, w19
   22828:	ldp	x19, x20, [sp, #16]
   2282c:	ldp	x29, x30, [sp], #48
   22830:	ret
   22834:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22838:	str	x21, [sp, #32]
   2283c:	mov	w19, #0x0                   	// #0
   22840:	ldr	x0, [x0, #4008]
   22844:	ldr	x21, [x0]
   22848:	bl	7630 <getpid@plt>
   2284c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22850:	mov	w2, w0
   22854:	add	x4, x4, #0x108
   22858:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2285c:	add	x3, x3, #0xe8
   22860:	mov	x0, x21
   22864:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22868:	add	x1, x1, #0xb58
   2286c:	bl	80f0 <fprintf@plt>
   22870:	mov	x0, x20
   22874:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22878:	add	x1, x1, #0x6a8
   2287c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22880:	mov	w0, w19
   22884:	ldp	x19, x20, [sp, #16]
   22888:	ldr	x21, [sp, #32]
   2288c:	ldp	x29, x30, [sp], #48
   22890:	ret
   22894:	bl	7fd0 <__errno_location@plt>
   22898:	ldr	w0, [x0]
   2289c:	neg	w0, w0
   228a0:	cbnz	w19, 228b8 <scols_init_debug@@SMARTCOLS_2.25+0xd758>
   228a4:	mov	w19, w0
   228a8:	mov	w0, w19
   228ac:	ldp	x19, x20, [sp, #16]
   228b0:	ldp	x29, x30, [sp], #48
   228b4:	ret
   228b8:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   228bc:	mov	w19, w0
   228c0:	str	x21, [sp, #32]
   228c4:	ldr	x0, [x1, #4008]
   228c8:	ldr	x21, [x0]
   228cc:	bl	7630 <getpid@plt>
   228d0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   228d4:	mov	w2, w0
   228d8:	add	x4, x4, #0x108
   228dc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   228e0:	add	x3, x3, #0xe8
   228e4:	mov	x0, x21
   228e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   228ec:	add	x1, x1, #0xb58
   228f0:	bl	80f0 <fprintf@plt>
   228f4:	mov	x0, x20
   228f8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   228fc:	add	x1, x1, #0x688
   22900:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22904:	ldr	x21, [sp, #32]
   22908:	b	22824 <scols_init_debug@@SMARTCOLS_2.25+0xd6c4>
   2290c:	mov	w19, #0xffffffea            	// #-22
   22910:	b	22824 <scols_init_debug@@SMARTCOLS_2.25+0xd6c4>
   22914:	nop
   22918:	stp	x29, x30, [sp, #-256]!
   2291c:	mov	x29, sp
   22920:	stp	x19, x20, [sp, #16]
   22924:	cbz	x0, 23324 <scols_init_debug@@SMARTCOLS_2.25+0xe1c4>
   22928:	stp	x21, x22, [sp, #32]
   2292c:	mov	x21, x0
   22930:	ldrsb	w0, [x0]
   22934:	cbz	w0, 231ac <scols_init_debug@@SMARTCOLS_2.25+0xe04c>
   22938:	ldr	x19, [x21, #128]
   2293c:	cbz	x19, 231ac <scols_init_debug@@SMARTCOLS_2.25+0xe04c>
   22940:	stp	x23, x24, [sp, #48]
   22944:	adrp	x23, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   22948:	ldr	w0, [x23, #2912]
   2294c:	tbnz	w0, #4, 22d94 <scols_init_debug@@SMARTCOLS_2.25+0xdc34>
   22950:	bl	7fd0 <__errno_location@plt>
   22954:	mov	x22, x0
   22958:	ldr	w1, [x21, #220]
   2295c:	tbnz	w1, #0, 22a58 <scols_init_debug@@SMARTCOLS_2.25+0xd8f8>
   22960:	mov	w1, #0x2                   	// #2
   22964:	mov	x0, x19
   22968:	movk	w1, #0x8, lsl #16
   2296c:	bl	7710 <open@plt>
   22970:	mov	w24, w0
   22974:	tbnz	w0, #31, 22d5c <scols_init_debug@@SMARTCOLS_2.25+0xdbfc>
   22978:	ldr	w0, [x23, #2912]
   2297c:	mov	w19, #0x2                   	// #2
   22980:	stp	x25, x26, [sp, #64]
   22984:	tbnz	w0, #4, 22a7c <scols_init_debug@@SMARTCOLS_2.25+0xd91c>
   22988:	ldr	w0, [x21, #136]
   2298c:	cmn	w0, #0x1
   22990:	b.eq	229b4 <scols_init_debug@@SMARTCOLS_2.25+0xd854>  // b.none
   22994:	ldr	w1, [x21, #140]
   22998:	cmp	w1, w19
   2299c:	b.eq	229b4 <scols_init_debug@@SMARTCOLS_2.25+0xd854>  // b.none
   229a0:	ldr	w1, [x23, #2912]
   229a4:	tbnz	w1, #4, 22f7c <scols_init_debug@@SMARTCOLS_2.25+0xde1c>
   229a8:	bl	7970 <close@plt>
   229ac:	movi	d0, #0xffffffff
   229b0:	str	d0, [x21, #136]
   229b4:	ldr	w0, [x21, #152]
   229b8:	ldr	w1, [x21, #220]
   229bc:	cbnz	w19, 22d4c <scols_init_debug@@SMARTCOLS_2.25+0xdbec>
   229c0:	orr	w0, w0, #0x1
   229c4:	orr	w1, w1, #0x1
   229c8:	add	x25, sp, #0x80
   229cc:	mov	w20, #0x11                  	// #17
   229d0:	str	w0, [x21, #152]
   229d4:	str	w1, [x21, #220]
   229d8:	str	wzr, [x22]
   229dc:	mov	x0, x21
   229e0:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   229e4:	mov	w19, w0
   229e8:	mov	x1, #0x0                   	// #0
   229ec:	tbz	w0, #31, 22ac4 <scols_init_debug@@SMARTCOLS_2.25+0xd964>
   229f0:	ldrb	w3, [x21, #156]
   229f4:	mov	x0, x25
   229f8:	ldr	w2, [x22]
   229fc:	tbz	w3, #3, 22a28 <scols_init_debug@@SMARTCOLS_2.25+0xd8c8>
   22a00:	cmp	w2, #0xd
   22a04:	ccmp	w2, #0x2, #0x4, ne  // ne = any
   22a08:	b.ne	22a28 <scols_init_debug@@SMARTCOLS_2.25+0xd8c8>  // b.any
   22a0c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22a10:	ldr	q0, [x2, #2720]
   22a14:	str	q0, [sp, #128]
   22a18:	bl	7bd0 <nanosleep@plt>
   22a1c:	subs	w20, w20, #0x1
   22a20:	b.ne	229d8 <scols_init_debug@@SMARTCOLS_2.25+0xd878>  // b.any
   22a24:	ldr	w2, [x22]
   22a28:	neg	w20, w2
   22a2c:	mov	w0, w24
   22a30:	bl	7970 <close@plt>
   22a34:	ldr	w0, [x23, #2912]
   22a38:	tbnz	w0, #4, 22ce8 <scols_init_debug@@SMARTCOLS_2.25+0xdb88>
   22a3c:	ldp	x21, x22, [sp, #32]
   22a40:	ldp	x23, x24, [sp, #48]
   22a44:	ldp	x25, x26, [sp, #64]
   22a48:	mov	w0, w20
   22a4c:	ldp	x19, x20, [sp, #16]
   22a50:	ldp	x29, x30, [sp], #256
   22a54:	ret
   22a58:	mov	x0, x19
   22a5c:	mov	w1, #0x80000               	// #524288
   22a60:	bl	7710 <open@plt>
   22a64:	mov	w24, w0
   22a68:	tbnz	w0, #31, 22d6c <scols_init_debug@@SMARTCOLS_2.25+0xdc0c>
   22a6c:	ldr	w0, [x23, #2912]
   22a70:	mov	w19, #0x0                   	// #0
   22a74:	stp	x25, x26, [sp, #64]
   22a78:	tbz	w0, #4, 22988 <scols_init_debug@@SMARTCOLS_2.25+0xd828>
   22a7c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22a80:	ldr	x0, [x0, #4008]
   22a84:	ldr	x20, [x0]
   22a88:	bl	7630 <getpid@plt>
   22a8c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22a90:	mov	w2, w0
   22a94:	add	x4, x4, #0x5d8
   22a98:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22a9c:	add	x3, x3, #0xe8
   22aa0:	mov	x0, x20
   22aa4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22aa8:	add	x1, x1, #0xb58
   22aac:	bl	80f0 <fprintf@plt>
   22ab0:	mov	x0, x21
   22ab4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22ab8:	add	x1, x1, #0x6f8
   22abc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22ac0:	b	22988 <scols_init_debug@@SMARTCOLS_2.25+0xd828>
   22ac4:	ldr	w1, [x23, #2912]
   22ac8:	tbnz	w1, #4, 22de0 <scols_init_debug@@SMARTCOLS_2.25+0xdc80>
   22acc:	mov	w2, w24
   22ad0:	mov	x1, #0x4c00                	// #19456
   22ad4:	bl	8130 <ioctl@plt>
   22ad8:	tbnz	w0, #31, 22fc8 <scols_init_debug@@SMARTCOLS_2.25+0xde68>
   22adc:	ldr	x1, [x21, #144]
   22ae0:	cbnz	x1, 22ea0 <scols_init_debug@@SMARTCOLS_2.25+0xdd40>
   22ae4:	add	x26, x21, #0xa8
   22ae8:	add	x20, sp, #0x80
   22aec:	mov	x2, x26
   22af0:	mov	w0, w19
   22af4:	mov	x1, #0x4c04                	// #19460
   22af8:	bl	8130 <ioctl@plt>
   22afc:	cbz	w0, 22b38 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   22b00:	ldr	w25, [x22]
   22b04:	mov	x0, x20
   22b08:	mov	x1, #0x0                   	// #0
   22b0c:	cmp	w25, #0xb
   22b10:	b.ne	22cbc <scols_init_debug@@SMARTCOLS_2.25+0xdb5c>  // b.any
   22b14:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   22b18:	ldr	q0, [x2, #3936]
   22b1c:	str	q0, [sp, #128]
   22b20:	bl	7bd0 <nanosleep@plt>
   22b24:	mov	x2, x26
   22b28:	mov	w0, w19
   22b2c:	mov	x1, #0x4c04                	// #19460
   22b30:	bl	8130 <ioctl@plt>
   22b34:	cbnz	w0, 22b00 <scols_init_debug@@SMARTCOLS_2.25+0xd9a0>
   22b38:	ldr	w0, [x23, #2912]
   22b3c:	tbnz	w0, #4, 22fd4 <scols_init_debug@@SMARTCOLS_2.25+0xde74>
   22b40:	ldr	x0, [x21, #192]
   22b44:	cbnz	x0, 22bdc <scols_init_debug@@SMARTCOLS_2.25+0xda7c>
   22b48:	ldr	x0, [x21, #200]
   22b4c:	cbnz	x0, 22bdc <scols_init_debug@@SMARTCOLS_2.25+0xda7c>
   22b50:	mov	w0, w24
   22b54:	bl	7970 <close@plt>
   22b58:	mov	x2, #0xe8                  	// #232
   22b5c:	mov	w1, #0x0                   	// #0
   22b60:	mov	x0, x26
   22b64:	bl	77f0 <memset@plt>
   22b68:	ldrb	w0, [x21, #156]
   22b6c:	mov	w2, #0xfffffffa            	// #-6
   22b70:	ldr	w1, [x23, #2912]
   22b74:	and	w0, w0, w2
   22b78:	strb	w0, [x21, #156]
   22b7c:	and	w20, w1, #0x10
   22b80:	tbz	w1, #4, 22a3c <scols_init_debug@@SMARTCOLS_2.25+0xd8dc>
   22b84:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22b88:	mov	w20, #0x0                   	// #0
   22b8c:	ldr	x0, [x0, #4008]
   22b90:	ldr	x19, [x0]
   22b94:	bl	7630 <getpid@plt>
   22b98:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22b9c:	mov	w2, w0
   22ba0:	add	x4, x4, #0x5d8
   22ba4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22ba8:	add	x3, x3, #0xe8
   22bac:	mov	x0, x19
   22bb0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22bb4:	add	x1, x1, #0xb58
   22bb8:	bl	80f0 <fprintf@plt>
   22bbc:	mov	x0, x21
   22bc0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22bc4:	add	x1, x1, #0x8b0
   22bc8:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22bcc:	ldp	x21, x22, [sp, #32]
   22bd0:	ldp	x23, x24, [sp, #48]
   22bd4:	ldp	x25, x26, [sp, #64]
   22bd8:	b	22a48 <scols_init_debug@@SMARTCOLS_2.25+0xd8e8>
   22bdc:	add	x2, sp, #0x80
   22be0:	mov	w1, w24
   22be4:	mov	w0, #0x0                   	// #0
   22be8:	bl	7e00 <__fxstat@plt>
   22bec:	cbnz	w0, 22ef8 <scols_init_debug@@SMARTCOLS_2.25+0xdd98>
   22bf0:	ldr	w0, [sp, #144]
   22bf4:	and	w0, w0, #0xf000
   22bf8:	cmp	w0, #0x6, lsl #12
   22bfc:	b.eq	23194 <scols_init_debug@@SMARTCOLS_2.25+0xe034>  // b.none
   22c00:	ldr	x0, [sp, #176]
   22c04:	str	x0, [sp, #120]
   22c08:	cbz	x0, 2301c <scols_init_debug@@SMARTCOLS_2.25+0xdebc>
   22c0c:	ldr	x1, [x21, #192]
   22c10:	cmp	x1, x0
   22c14:	b.cs	2301c <scols_init_debug@@SMARTCOLS_2.25+0xdebc>  // b.hs, b.nlast
   22c18:	cbz	x1, 22c24 <scols_init_debug@@SMARTCOLS_2.25+0xdac4>
   22c1c:	sub	x0, x0, x1
   22c20:	str	x0, [sp, #120]
   22c24:	ldr	x1, [x21, #200]
   22c28:	cbz	x1, 22c38 <scols_init_debug@@SMARTCOLS_2.25+0xdad8>
   22c2c:	cmp	x1, x0
   22c30:	b.cs	22c38 <scols_init_debug@@SMARTCOLS_2.25+0xdad8>  // b.hs, b.nlast
   22c34:	str	x1, [sp, #120]
   22c38:	mov	x0, x21
   22c3c:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   22c40:	mov	w20, w0
   22c44:	tbnz	w0, #31, 2306c <scols_init_debug@@SMARTCOLS_2.25+0xdf0c>
   22c48:	add	x25, sp, #0x70
   22c4c:	mov	x1, x25
   22c50:	bl	15600 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   22c54:	cbnz	w0, 231b8 <scols_init_debug@@SMARTCOLS_2.25+0xe058>
   22c58:	ldr	x0, [sp, #120]
   22c5c:	tst	x0, #0x1ff
   22c60:	b.eq	22c74 <scols_init_debug@@SMARTCOLS_2.25+0xdb14>  // b.none
   22c64:	ldr	w1, [x23, #2912]
   22c68:	tbnz	w1, #2, 2332c <scols_init_debug@@SMARTCOLS_2.25+0xe1cc>
   22c6c:	and	x0, x0, #0xfffffffffffffe00
   22c70:	str	x0, [sp, #120]
   22c74:	ldr	x1, [sp, #112]
   22c78:	cmp	x1, x0
   22c7c:	b.eq	22b50 <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>  // b.none
   22c80:	ldr	w0, [x23, #2912]
   22c84:	tbnz	w0, #2, 232d0 <scols_init_debug@@SMARTCOLS_2.25+0xe170>
   22c88:	mov	x0, x21
   22c8c:	bl	22590 <scols_init_debug@@SMARTCOLS_2.25+0xd430>
   22c90:	cbz	w0, 23258 <scols_init_debug@@SMARTCOLS_2.25+0xe0f8>
   22c94:	ldr	w2, [x22]
   22c98:	cmp	w2, #0x19
   22c9c:	ccmp	w2, #0x16, #0x4, ne  // ne = any
   22ca0:	b.ne	22f04 <scols_init_debug@@SMARTCOLS_2.25+0xdda4>  // b.any
   22ca4:	mov	w0, #0x22                  	// #34
   22ca8:	str	w0, [x22]
   22cac:	mov	w0, w24
   22cb0:	mov	w20, #0xffffffde            	// #-34
   22cb4:	bl	7970 <close@plt>
   22cb8:	b	22f1c <scols_init_debug@@SMARTCOLS_2.25+0xddbc>
   22cbc:	ldr	w0, [x23, #2912]
   22cc0:	neg	w20, w25
   22cc4:	tbnz	w0, #4, 23104 <scols_init_debug@@SMARTCOLS_2.25+0xdfa4>
   22cc8:	mov	w0, w24
   22ccc:	bl	7970 <close@plt>
   22cd0:	cmn	w20, #0x10
   22cd4:	b.ne	22ec8 <scols_init_debug@@SMARTCOLS_2.25+0xdd68>  // b.any
   22cd8:	cbz	w25, 22a34 <scols_init_debug@@SMARTCOLS_2.25+0xd8d4>
   22cdc:	ldr	w0, [x23, #2912]
   22ce0:	str	w25, [x22]
   22ce4:	tbz	w0, #4, 22a3c <scols_init_debug@@SMARTCOLS_2.25+0xd8dc>
   22ce8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22cec:	ldr	x0, [x0, #4008]
   22cf0:	ldr	x19, [x0]
   22cf4:	bl	7630 <getpid@plt>
   22cf8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22cfc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22d00:	add	x4, x4, #0x5d8
   22d04:	add	x3, x3, #0xe8
   22d08:	mov	w2, w0
   22d0c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22d10:	mov	x0, x19
   22d14:	add	x1, x1, #0xb58
   22d18:	bl	80f0 <fprintf@plt>
   22d1c:	mov	x0, x21
   22d20:	mov	w2, w20
   22d24:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22d28:	add	x1, x1, #0x8c0
   22d2c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22d30:	mov	w0, w20
   22d34:	ldp	x19, x20, [sp, #16]
   22d38:	ldp	x21, x22, [sp, #32]
   22d3c:	ldp	x23, x24, [sp, #48]
   22d40:	ldp	x25, x26, [sp, #64]
   22d44:	ldp	x29, x30, [sp], #256
   22d48:	ret
   22d4c:	and	w0, w0, #0xfffffffe
   22d50:	and	w1, w1, #0xfffffffe
   22d54:	orr	w0, w0, #0x2
   22d58:	b	229c8 <scols_init_debug@@SMARTCOLS_2.25+0xd868>
   22d5c:	ldr	w0, [x22]
   22d60:	cmp	w0, #0x1e
   22d64:	ccmp	w0, #0xd, #0x4, ne  // ne = any
   22d68:	b.eq	22ee0 <scols_init_debug@@SMARTCOLS_2.25+0xdd80>  // b.none
   22d6c:	ldr	w0, [x23, #2912]
   22d70:	tbnz	w0, #4, 2314c <scols_init_debug@@SMARTCOLS_2.25+0xdfec>
   22d74:	ldr	w2, [x22]
   22d78:	ldp	x21, x22, [sp, #32]
   22d7c:	neg	w20, w2
   22d80:	mov	w0, w20
   22d84:	ldp	x19, x20, [sp, #16]
   22d88:	ldp	x23, x24, [sp, #48]
   22d8c:	ldp	x29, x30, [sp], #256
   22d90:	ret
   22d94:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22d98:	ldr	x0, [x0, #4008]
   22d9c:	ldr	x19, [x0]
   22da0:	bl	7630 <getpid@plt>
   22da4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22da8:	mov	w2, w0
   22dac:	add	x4, x4, #0x5d8
   22db0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22db4:	add	x3, x3, #0xe8
   22db8:	mov	x0, x19
   22dbc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22dc0:	add	x1, x1, #0xb58
   22dc4:	bl	80f0 <fprintf@plt>
   22dc8:	mov	x0, x21
   22dcc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22dd0:	add	x1, x1, #0x6c0
   22dd4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22dd8:	ldr	x19, [x21, #128]
   22ddc:	b	22950 <scols_init_debug@@SMARTCOLS_2.25+0xd7f0>
   22de0:	adrp	x5, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22de4:	stp	x27, x28, [sp, #80]
   22de8:	adrp	x28, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22dec:	ldr	x5, [x5, #4008]
   22df0:	add	x28, x28, #0x5d8
   22df4:	adrp	x27, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22df8:	add	x27, x27, #0xe8
   22dfc:	str	x5, [sp, #104]
   22e00:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22e04:	ldr	x20, [x5]
   22e08:	bl	7630 <getpid@plt>
   22e0c:	mov	x4, x28
   22e10:	mov	w2, w0
   22e14:	mov	x3, x27
   22e18:	add	x26, x26, #0xb58
   22e1c:	mov	x1, x26
   22e20:	mov	x0, x20
   22e24:	bl	80f0 <fprintf@plt>
   22e28:	mov	x0, x21
   22e2c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22e30:	add	x1, x1, #0x5e0
   22e34:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22e38:	ldr	w3, [x23, #2912]
   22e3c:	mov	w2, w24
   22e40:	mov	w0, w19
   22e44:	mov	x1, #0x4c00                	// #19456
   22e48:	and	w3, w3, #0x10
   22e4c:	str	w3, [sp, #96]
   22e50:	bl	8130 <ioctl@plt>
   22e54:	ldr	w3, [sp, #96]
   22e58:	ldr	x5, [sp, #104]
   22e5c:	tbnz	w0, #31, 22f30 <scols_init_debug@@SMARTCOLS_2.25+0xddd0>
   22e60:	cbz	w3, 23388 <scols_init_debug@@SMARTCOLS_2.25+0xe228>
   22e64:	ldr	x20, [x5]
   22e68:	bl	7630 <getpid@plt>
   22e6c:	mov	x4, x28
   22e70:	mov	x3, x27
   22e74:	mov	w2, w0
   22e78:	mov	x1, x26
   22e7c:	mov	x0, x20
   22e80:	bl	80f0 <fprintf@plt>
   22e84:	mov	x0, x21
   22e88:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22e8c:	add	x1, x1, #0x758
   22e90:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22e94:	ldr	x1, [x21, #144]
   22e98:	ldp	x27, x28, [sp, #80]
   22e9c:	cbz	x1, 22ae4 <scols_init_debug@@SMARTCOLS_2.25+0xd984>
   22ea0:	mov	x0, x21
   22ea4:	bl	227e8 <scols_init_debug@@SMARTCOLS_2.25+0xd688>
   22ea8:	mov	w20, w0
   22eac:	tbz	w0, #31, 22ae4 <scols_init_debug@@SMARTCOLS_2.25+0xd984>
   22eb0:	mov	w0, w24
   22eb4:	bl	7970 <close@plt>
   22eb8:	cmn	w20, #0x10
   22ebc:	neg	w25, w20
   22ec0:	b.eq	22cdc <scols_init_debug@@SMARTCOLS_2.25+0xdb7c>  // b.none
   22ec4:	nop
   22ec8:	mov	w0, w19
   22ecc:	mov	w2, #0x0                   	// #0
   22ed0:	mov	x1, #0x4c01                	// #19457
   22ed4:	bl	8130 <ioctl@plt>
   22ed8:	cbnz	w25, 22cdc <scols_init_debug@@SMARTCOLS_2.25+0xdb7c>
   22edc:	b	22a34 <scols_init_debug@@SMARTCOLS_2.25+0xd8d4>
   22ee0:	ldr	x0, [x21, #128]
   22ee4:	mov	w1, #0x0                   	// #0
   22ee8:	bl	7710 <open@plt>
   22eec:	mov	w24, w0
   22ef0:	tbz	w0, #31, 22a6c <scols_init_debug@@SMARTCOLS_2.25+0xd90c>
   22ef4:	b	22d6c <scols_init_debug@@SMARTCOLS_2.25+0xdc0c>
   22ef8:	ldr	w0, [x23, #2912]
   22efc:	tbnz	w0, #2, 230bc <scols_init_debug@@SMARTCOLS_2.25+0xdf5c>
   22f00:	ldr	w2, [x22]
   22f04:	neg	w20, w2
   22f08:	cbz	w20, 22b50 <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   22f0c:	mov	w0, w24
   22f10:	bl	7970 <close@plt>
   22f14:	cmn	w20, #0x10
   22f18:	b.eq	22a34 <scols_init_debug@@SMARTCOLS_2.25+0xd8d4>  // b.none
   22f1c:	mov	w0, w19
   22f20:	mov	w2, #0x0                   	// #0
   22f24:	mov	x1, #0x4c01                	// #19457
   22f28:	bl	8130 <ioctl@plt>
   22f2c:	b	22a34 <scols_init_debug@@SMARTCOLS_2.25+0xd8d4>
   22f30:	ldr	w25, [x22]
   22f34:	neg	w20, w25
   22f38:	cbz	w3, 23380 <scols_init_debug@@SMARTCOLS_2.25+0xe220>
   22f3c:	ldr	x5, [x5]
   22f40:	str	x5, [sp, #96]
   22f44:	bl	7630 <getpid@plt>
   22f48:	mov	w2, w0
   22f4c:	ldr	x5, [sp, #96]
   22f50:	mov	x4, x28
   22f54:	mov	x3, x27
   22f58:	mov	x1, x26
   22f5c:	mov	x0, x5
   22f60:	bl	80f0 <fprintf@plt>
   22f64:	mov	x0, x21
   22f68:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22f6c:	add	x1, x1, #0x740
   22f70:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22f74:	ldp	x27, x28, [sp, #80]
   22f78:	b	22cc8 <scols_init_debug@@SMARTCOLS_2.25+0xdb68>
   22f7c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22f80:	ldr	x0, [x0, #4008]
   22f84:	ldr	x20, [x0]
   22f88:	bl	7630 <getpid@plt>
   22f8c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22f90:	mov	w2, w0
   22f94:	add	x4, x4, #0x5d8
   22f98:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22f9c:	add	x3, x3, #0xe8
   22fa0:	mov	x0, x20
   22fa4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   22fa8:	add	x1, x1, #0xb58
   22fac:	bl	80f0 <fprintf@plt>
   22fb0:	mov	x0, x21
   22fb4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22fb8:	add	x1, x1, #0x710
   22fbc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   22fc0:	ldr	w0, [x21, #136]
   22fc4:	b	229a8 <scols_init_debug@@SMARTCOLS_2.25+0xd848>
   22fc8:	ldr	w25, [x22]
   22fcc:	neg	w20, w25
   22fd0:	b	22cc8 <scols_init_debug@@SMARTCOLS_2.25+0xdb68>
   22fd4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   22fd8:	ldr	x0, [x0, #4008]
   22fdc:	ldr	x20, [x0]
   22fe0:	bl	7630 <getpid@plt>
   22fe4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22fe8:	mov	w2, w0
   22fec:	add	x4, x4, #0x5d8
   22ff0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   22ff4:	add	x3, x3, #0xe8
   22ff8:	mov	x0, x20
   22ffc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23000:	add	x1, x1, #0xb58
   23004:	bl	80f0 <fprintf@plt>
   23008:	mov	x0, x21
   2300c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23010:	add	x1, x1, #0x610
   23014:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23018:	b	22b40 <scols_init_debug@@SMARTCOLS_2.25+0xd9e0>
   2301c:	ldr	w0, [x23, #2912]
   23020:	tbz	w0, #2, 22b50 <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   23024:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23028:	ldr	x0, [x0, #4008]
   2302c:	ldr	x19, [x0]
   23030:	bl	7630 <getpid@plt>
   23034:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23038:	mov	w2, w0
   2303c:	add	x4, x4, #0x108
   23040:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23044:	add	x3, x3, #0xe8
   23048:	mov	x0, x19
   2304c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23050:	add	x1, x1, #0xb58
   23054:	bl	80f0 <fprintf@plt>
   23058:	mov	x0, x21
   2305c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23060:	add	x1, x1, #0x7a8
   23064:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23068:	b	22b50 <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   2306c:	ldr	w0, [x23, #2912]
   23070:	tbz	w0, #2, 22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   23074:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23078:	ldr	x0, [x0, #4008]
   2307c:	ldr	x20, [x0]
   23080:	bl	7630 <getpid@plt>
   23084:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23088:	mov	w2, w0
   2308c:	add	x4, x4, #0x108
   23090:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23094:	add	x3, x3, #0xe8
   23098:	mov	x0, x20
   2309c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   230a0:	add	x1, x1, #0xb58
   230a4:	bl	80f0 <fprintf@plt>
   230a8:	mov	x0, x21
   230ac:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   230b0:	add	x1, x1, #0x7d0
   230b4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   230b8:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   230bc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   230c0:	ldr	x0, [x0, #4008]
   230c4:	ldr	x20, [x0]
   230c8:	bl	7630 <getpid@plt>
   230cc:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   230d0:	mov	w2, w0
   230d4:	add	x4, x4, #0x108
   230d8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   230dc:	add	x3, x3, #0xe8
   230e0:	mov	x0, x20
   230e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   230e8:	add	x1, x1, #0xb58
   230ec:	bl	80f0 <fprintf@plt>
   230f0:	mov	x0, x21
   230f4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   230f8:	add	x1, x1, #0x768
   230fc:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23100:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   23104:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23108:	ldr	x0, [x0, #4008]
   2310c:	ldr	x26, [x0]
   23110:	bl	7630 <getpid@plt>
   23114:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23118:	mov	w2, w0
   2311c:	add	x4, x4, #0x5d8
   23120:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23124:	add	x3, x3, #0xe8
   23128:	mov	x0, x26
   2312c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23130:	add	x1, x1, #0xb58
   23134:	bl	80f0 <fprintf@plt>
   23138:	mov	x0, x21
   2313c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23140:	add	x1, x1, #0x5f0
   23144:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23148:	b	22cc8 <scols_init_debug@@SMARTCOLS_2.25+0xdb68>
   2314c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23150:	ldr	x0, [x0, #4008]
   23154:	ldr	x19, [x0]
   23158:	bl	7630 <getpid@plt>
   2315c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23160:	mov	w2, w0
   23164:	add	x4, x4, #0x5d8
   23168:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2316c:	add	x3, x3, #0xe8
   23170:	mov	x0, x19
   23174:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23178:	add	x1, x1, #0xb58
   2317c:	bl	80f0 <fprintf@plt>
   23180:	mov	x0, x21
   23184:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23188:	add	x1, x1, #0x6d8
   2318c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23190:	b	22d74 <scols_init_debug@@SMARTCOLS_2.25+0xdc14>
   23194:	add	x1, sp, #0x78
   23198:	mov	w0, w24
   2319c:	bl	15600 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   231a0:	cbnz	w0, 23208 <scols_init_debug@@SMARTCOLS_2.25+0xe0a8>
   231a4:	ldr	x0, [sp, #120]
   231a8:	b	22c08 <scols_init_debug@@SMARTCOLS_2.25+0xdaa8>
   231ac:	mov	w20, #0xffffffea            	// #-22
   231b0:	ldp	x21, x22, [sp, #32]
   231b4:	b	22a48 <scols_init_debug@@SMARTCOLS_2.25+0xd8e8>
   231b8:	ldr	w0, [x23, #2912]
   231bc:	tbz	w0, #2, 22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   231c0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   231c4:	ldr	x0, [x0, #4008]
   231c8:	ldr	x20, [x0]
   231cc:	bl	7630 <getpid@plt>
   231d0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   231d4:	mov	w2, w0
   231d8:	add	x4, x4, #0x108
   231dc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   231e0:	add	x3, x3, #0xe8
   231e4:	mov	x0, x20
   231e8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   231ec:	add	x1, x1, #0xb58
   231f0:	bl	80f0 <fprintf@plt>
   231f4:	mov	x0, x21
   231f8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   231fc:	add	x1, x1, #0x7e8
   23200:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23204:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   23208:	ldr	w0, [x23, #2912]
   2320c:	tbz	w0, #2, 22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   23210:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23214:	ldr	x0, [x0, #4008]
   23218:	ldr	x20, [x0]
   2321c:	bl	7630 <getpid@plt>
   23220:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23224:	mov	w2, w0
   23228:	add	x4, x4, #0x108
   2322c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23230:	add	x3, x3, #0xe8
   23234:	mov	x0, x20
   23238:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2323c:	add	x1, x1, #0xb58
   23240:	bl	80f0 <fprintf@plt>
   23244:	mov	x0, x21
   23248:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2324c:	add	x1, x1, #0x788
   23250:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23254:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   23258:	mov	x1, x25
   2325c:	mov	w0, w20
   23260:	bl	15600 <scols_init_debug@@SMARTCOLS_2.25+0x4a0>
   23264:	cbnz	w0, 22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   23268:	ldp	x0, x1, [sp, #112]
   2326c:	cmp	x1, x0
   23270:	b.eq	22b50 <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>  // b.none
   23274:	ldr	w0, [x23, #2912]
   23278:	mov	w1, #0x22                  	// #34
   2327c:	str	w1, [x22]
   23280:	tbz	w0, #2, 22cac <scols_init_debug@@SMARTCOLS_2.25+0xdb4c>
   23284:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23288:	ldr	x0, [x0, #4008]
   2328c:	ldr	x20, [x0]
   23290:	bl	7630 <getpid@plt>
   23294:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23298:	mov	w2, w0
   2329c:	add	x4, x4, #0x108
   232a0:	mov	x0, x20
   232a4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   232a8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   232ac:	add	x3, x3, #0xe8
   232b0:	add	x1, x1, #0xb58
   232b4:	bl	80f0 <fprintf@plt>
   232b8:	ldp	x2, x3, [sp, #112]
   232bc:	mov	x0, x21
   232c0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   232c4:	add	x1, x1, #0x878
   232c8:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   232cc:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   232d0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   232d4:	stp	x27, x28, [sp, #80]
   232d8:	ldr	x0, [x0, #4008]
   232dc:	ldr	x27, [x0]
   232e0:	bl	7630 <getpid@plt>
   232e4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   232e8:	mov	w2, w0
   232ec:	add	x4, x4, #0x108
   232f0:	mov	x0, x27
   232f4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   232f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   232fc:	add	x3, x3, #0xe8
   23300:	add	x1, x1, #0xb58
   23304:	bl	80f0 <fprintf@plt>
   23308:	ldp	x2, x3, [sp, #112]
   2330c:	mov	x0, x21
   23310:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23314:	add	x1, x1, #0x840
   23318:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   2331c:	ldp	x27, x28, [sp, #80]
   23320:	b	22c88 <scols_init_debug@@SMARTCOLS_2.25+0xdb28>
   23324:	mov	w20, #0xffffffea            	// #-22
   23328:	b	22a48 <scols_init_debug@@SMARTCOLS_2.25+0xd8e8>
   2332c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23330:	stp	x27, x28, [sp, #80]
   23334:	ldr	x0, [x0, #4008]
   23338:	ldr	x27, [x0]
   2333c:	bl	7630 <getpid@plt>
   23340:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23344:	mov	w2, w0
   23348:	add	x4, x4, #0x108
   2334c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23350:	add	x3, x3, #0xe8
   23354:	mov	x0, x27
   23358:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2335c:	add	x1, x1, #0xb58
   23360:	bl	80f0 <fprintf@plt>
   23364:	mov	x0, x21
   23368:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2336c:	add	x1, x1, #0x810
   23370:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23374:	ldp	x27, x28, [sp, #80]
   23378:	ldr	x0, [sp, #120]
   2337c:	b	22c6c <scols_init_debug@@SMARTCOLS_2.25+0xdb0c>
   23380:	ldp	x27, x28, [sp, #80]
   23384:	b	22cc8 <scols_init_debug@@SMARTCOLS_2.25+0xdb68>
   23388:	ldp	x27, x28, [sp, #80]
   2338c:	b	22adc <scols_init_debug@@SMARTCOLS_2.25+0xd97c>
   23390:	stp	x29, x30, [sp, #-32]!
   23394:	mov	x29, sp
   23398:	stp	x19, x20, [sp, #16]
   2339c:	mov	x19, x0
   233a0:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xae70>
   233a4:	tbnz	w0, #31, 23498 <scols_init_debug@@SMARTCOLS_2.25+0xe338>
   233a8:	mov	x1, #0x4c01                	// #19457
   233ac:	mov	w2, #0x0                   	// #0
   233b0:	bl	8130 <ioctl@plt>
   233b4:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   233b8:	ldr	w1, [x1, #2912]
   233bc:	and	w1, w1, #0x4
   233c0:	tbnz	w0, #31, 23430 <scols_init_debug@@SMARTCOLS_2.25+0xe2d0>
   233c4:	cbnz	w1, 233d8 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   233c8:	mov	w0, w1
   233cc:	ldp	x19, x20, [sp, #16]
   233d0:	ldp	x29, x30, [sp], #32
   233d4:	ret
   233d8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   233dc:	ldr	x0, [x0, #4008]
   233e0:	ldr	x20, [x0]
   233e4:	bl	7630 <getpid@plt>
   233e8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   233ec:	mov	w2, w0
   233f0:	add	x4, x4, #0x108
   233f4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   233f8:	add	x3, x3, #0xe8
   233fc:	mov	x0, x20
   23400:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23404:	add	x1, x1, #0xb58
   23408:	bl	80f0 <fprintf@plt>
   2340c:	mov	x0, x19
   23410:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23414:	add	x1, x1, #0x8e8
   23418:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   2341c:	mov	w1, #0x0                   	// #0
   23420:	mov	w0, w1
   23424:	ldp	x19, x20, [sp, #16]
   23428:	ldp	x29, x30, [sp], #32
   2342c:	ret
   23430:	cbnz	w1, 23450 <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   23434:	bl	7fd0 <__errno_location@plt>
   23438:	ldr	w1, [x0]
   2343c:	ldp	x19, x20, [sp, #16]
   23440:	neg	w1, w1
   23444:	mov	w0, w1
   23448:	ldp	x29, x30, [sp], #32
   2344c:	ret
   23450:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23454:	ldr	x0, [x0, #4008]
   23458:	ldr	x20, [x0]
   2345c:	bl	7630 <getpid@plt>
   23460:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23464:	mov	w2, w0
   23468:	add	x4, x4, #0x108
   2346c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23470:	add	x3, x3, #0xe8
   23474:	mov	x0, x20
   23478:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2347c:	add	x1, x1, #0xb58
   23480:	bl	80f0 <fprintf@plt>
   23484:	mov	x0, x19
   23488:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2348c:	add	x1, x1, #0x8d0
   23490:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23494:	b	23434 <scols_init_debug@@SMARTCOLS_2.25+0xe2d4>
   23498:	mov	w1, #0xffffffea            	// #-22
   2349c:	b	233c8 <scols_init_debug@@SMARTCOLS_2.25+0xe268>
   234a0:	stp	x29, x30, [sp, #-64]!
   234a4:	mov	w1, #0xffffffff            	// #-1
   234a8:	mov	x29, sp
   234ac:	stp	x19, x20, [sp, #16]
   234b0:	mov	x19, x0
   234b4:	stp	x21, x22, [sp, #32]
   234b8:	str	w1, [sp, #60]
   234bc:	bl	1ffb0 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   234c0:	cbz	x0, 23590 <scols_init_debug@@SMARTCOLS_2.25+0xe430>
   234c4:	ldr	w1, [x19, #152]
   234c8:	tbz	w1, #8, 23654 <scols_init_debug@@SMARTCOLS_2.25+0xe4f4>
   234cc:	mov	w1, #0x2f                  	// #47
   234d0:	bl	79a0 <strrchr@plt>
   234d4:	mov	x20, x0
   234d8:	cbz	x0, 23590 <scols_init_debug@@SMARTCOLS_2.25+0xe430>
   234dc:	add	x21, sp, #0x3c
   234e0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   234e4:	mov	x2, x21
   234e8:	add	x1, x1, #0x8f8
   234ec:	bl	7e80 <__isoc99_sscanf@plt>
   234f0:	cmp	w0, #0x1
   234f4:	b.ne	23574 <scols_init_debug@@SMARTCOLS_2.25+0xe414>  // b.any
   234f8:	ldr	w0, [sp, #60]
   234fc:	tbnz	w0, #31, 23590 <scols_init_debug@@SMARTCOLS_2.25+0xe430>
   23500:	mov	w1, #0x2                   	// #2
   23504:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23508:	movk	w1, #0x8, lsl #16
   2350c:	add	x0, x0, #0x1b8
   23510:	bl	7710 <open@plt>
   23514:	mov	w20, w0
   23518:	tbnz	w0, #31, 2359c <scols_init_debug@@SMARTCOLS_2.25+0xe43c>
   2351c:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   23520:	ldr	w0, [x22, #2912]
   23524:	tbnz	w0, #2, 23608 <scols_init_debug@@SMARTCOLS_2.25+0xe4a8>
   23528:	ldr	w2, [sp, #60]
   2352c:	mov	x1, #0x4c80                	// #19584
   23530:	mov	w0, w20
   23534:	bl	8130 <ioctl@plt>
   23538:	mov	w21, w0
   2353c:	mov	w0, w20
   23540:	bl	7970 <close@plt>
   23544:	mvn	w0, w21
   23548:	lsr	w0, w0, #31
   2354c:	ldrb	w1, [x19, #156]
   23550:	bfi	w1, w0, #3, #1
   23554:	strb	w1, [x19, #156]
   23558:	ldr	w0, [x22, #2912]
   2355c:	tbnz	w0, #2, 235ac <scols_init_debug@@SMARTCOLS_2.25+0xe44c>
   23560:	mov	w0, w21
   23564:	ldp	x19, x20, [sp, #16]
   23568:	ldp	x21, x22, [sp, #32]
   2356c:	ldp	x29, x30, [sp], #64
   23570:	ret
   23574:	mov	x2, x21
   23578:	mov	x0, x20
   2357c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23580:	add	x1, x1, #0x900
   23584:	bl	7e80 <__isoc99_sscanf@plt>
   23588:	cmp	w0, #0x1
   2358c:	b.eq	234f8 <scols_init_debug@@SMARTCOLS_2.25+0xe398>  // b.none
   23590:	mov	w21, #0xffffffea            	// #-22
   23594:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   23598:	b	23558 <scols_init_debug@@SMARTCOLS_2.25+0xe3f8>
   2359c:	mov	w0, #0x0                   	// #0
   235a0:	mov	w21, #0xffffffea            	// #-22
   235a4:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   235a8:	b	2354c <scols_init_debug@@SMARTCOLS_2.25+0xe3ec>
   235ac:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   235b0:	ldr	x0, [x0, #4008]
   235b4:	ldr	x20, [x0]
   235b8:	bl	7630 <getpid@plt>
   235bc:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   235c0:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   235c4:	add	x4, x4, #0x108
   235c8:	add	x3, x3, #0xe8
   235cc:	mov	w2, w0
   235d0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   235d4:	mov	x0, x20
   235d8:	add	x1, x1, #0xb58
   235dc:	bl	80f0 <fprintf@plt>
   235e0:	mov	x0, x19
   235e4:	mov	w2, w21
   235e8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   235ec:	add	x1, x1, #0x918
   235f0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   235f4:	mov	w0, w21
   235f8:	ldp	x19, x20, [sp, #16]
   235fc:	ldp	x21, x22, [sp, #32]
   23600:	ldp	x29, x30, [sp], #64
   23604:	ret
   23608:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2360c:	ldr	x0, [x0, #4008]
   23610:	ldr	x21, [x0]
   23614:	bl	7630 <getpid@plt>
   23618:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2361c:	mov	w2, w0
   23620:	add	x4, x4, #0x108
   23624:	mov	x0, x21
   23628:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2362c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23630:	add	x3, x3, #0xe8
   23634:	add	x1, x1, #0xb58
   23638:	bl	80f0 <fprintf@plt>
   2363c:	ldr	w2, [sp, #60]
   23640:	mov	x0, x19
   23644:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23648:	add	x1, x1, #0x908
   2364c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23650:	b	23528 <scols_init_debug@@SMARTCOLS_2.25+0xe3c8>
   23654:	mov	w21, #0xffffffda            	// #-38
   23658:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2365c:	b	23558 <scols_init_debug@@SMARTCOLS_2.25+0xe3f8>
   23660:	stp	x29, x30, [sp, #-128]!
   23664:	mov	x29, sp
   23668:	stp	x21, x22, [sp, #32]
   2366c:	adrp	x22, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   23670:	stp	x19, x20, [sp, #16]
   23674:	mov	x19, x0
   23678:	ldr	w0, [x22, #2912]
   2367c:	tbnz	w0, #2, 237e0 <scols_init_debug@@SMARTCOLS_2.25+0xe680>
   23680:	ldr	w0, [x19, #152]
   23684:	tbz	w0, #8, 236b8 <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   23688:	mov	w1, #0x2                   	// #2
   2368c:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23690:	movk	w1, #0x8, lsl #16
   23694:	add	x0, x0, #0x1b8
   23698:	bl	7710 <open@plt>
   2369c:	mov	w21, w0
   236a0:	tbz	w0, #31, 23758 <scols_init_debug@@SMARTCOLS_2.25+0xe5f8>
   236a4:	ldrb	w0, [x19, #156]
   236a8:	ldr	w1, [x22, #2912]
   236ac:	and	w0, w0, #0xfffffff7
   236b0:	strb	w0, [x19, #156]
   236b4:	tbnz	w1, #2, 23914 <scols_init_debug@@SMARTCOLS_2.25+0xe7b4>
   236b8:	mov	x0, x19
   236bc:	mov	w1, #0x1                   	// #1
   236c0:	bl	200d0 <scols_init_debug@@SMARTCOLS_2.25+0xaf70>
   236c4:	mov	w20, w0
   236c8:	cbz	w0, 236e0 <scols_init_debug@@SMARTCOLS_2.25+0xe580>
   236cc:	mov	w0, w20
   236d0:	ldp	x19, x20, [sp, #16]
   236d4:	ldp	x21, x22, [sp, #32]
   236d8:	ldp	x29, x30, [sp], #128
   236dc:	ret
   236e0:	mov	x0, x19
   236e4:	bl	20ea0 <scols_init_debug@@SMARTCOLS_2.25+0xbd40>
   236e8:	mov	w20, w0
   236ec:	mov	x0, x19
   236f0:	bl	201e0 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   236f4:	ldr	w0, [x22, #2912]
   236f8:	tbz	w0, #2, 236cc <scols_init_debug@@SMARTCOLS_2.25+0xe56c>
   236fc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23700:	ldr	x0, [x0, #4008]
   23704:	ldr	x21, [x0]
   23708:	bl	7630 <getpid@plt>
   2370c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23710:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23714:	add	x4, x4, #0x108
   23718:	add	x3, x3, #0xe8
   2371c:	mov	w2, w0
   23720:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23724:	mov	x0, x21
   23728:	add	x1, x1, #0xb58
   2372c:	bl	80f0 <fprintf@plt>
   23730:	mov	x0, x19
   23734:	mov	w2, w20
   23738:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2373c:	add	x1, x1, #0x998
   23740:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23744:	mov	w0, w20
   23748:	ldp	x19, x20, [sp, #16]
   2374c:	ldp	x21, x22, [sp, #32]
   23750:	ldp	x29, x30, [sp], #128
   23754:	ret
   23758:	mov	x1, #0x4c82                	// #19586
   2375c:	bl	8130 <ioctl@plt>
   23760:	mov	w20, w0
   23764:	tbz	w0, #31, 23970 <scols_init_debug@@SMARTCOLS_2.25+0xe810>
   23768:	ldrb	w1, [x19, #156]
   2376c:	mov	w0, w21
   23770:	and	w1, w1, #0xfffffff7
   23774:	strb	w1, [x19, #156]
   23778:	bl	7970 <close@plt>
   2377c:	ldr	w0, [x22, #2912]
   23780:	tbz	w0, #2, 236b8 <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   23784:	stp	x27, x28, [sp, #80]
   23788:	adrp	x28, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2378c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23790:	ldr	x0, [x28, #4008]
   23794:	stp	x23, x24, [sp, #48]
   23798:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2379c:	stp	x25, x26, [sp, #64]
   237a0:	adrp	x23, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   237a4:	ldr	x25, [x0]
   237a8:	bl	7630 <getpid@plt>
   237ac:	add	x4, x24, #0x108
   237b0:	add	x3, x23, #0xe8
   237b4:	mov	w2, w0
   237b8:	add	x1, x21, #0xb58
   237bc:	mov	x0, x25
   237c0:	bl	80f0 <fprintf@plt>
   237c4:	mov	w2, w20
   237c8:	mov	x0, x19
   237cc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   237d0:	add	x1, x1, #0x960
   237d4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   237d8:	ldp	x25, x26, [sp, #64]
   237dc:	b	23964 <scols_init_debug@@SMARTCOLS_2.25+0xe804>
   237e0:	stp	x27, x28, [sp, #80]
   237e4:	adrp	x28, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   237e8:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   237ec:	ldr	x20, [x28, #4008]
   237f0:	stp	x23, x24, [sp, #48]
   237f4:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   237f8:	stp	x25, x26, [sp, #64]
   237fc:	add	x27, x24, #0x108
   23800:	adrp	x23, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23804:	ldr	x1, [x20]
   23808:	str	x1, [sp, #104]
   2380c:	add	x26, x23, #0xe8
   23810:	add	x25, x21, #0xb58
   23814:	bl	7630 <getpid@plt>
   23818:	mov	w2, w0
   2381c:	ldr	x1, [sp, #104]
   23820:	mov	x4, x27
   23824:	mov	x3, x26
   23828:	mov	x0, x1
   2382c:	mov	x1, x25
   23830:	bl	80f0 <fprintf@plt>
   23834:	mov	x0, x19
   23838:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2383c:	add	x1, x1, #0x930
   23840:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23844:	ldr	w0, [x19, #152]
   23848:	tbz	w0, #8, 238b0 <scols_init_debug@@SMARTCOLS_2.25+0xe750>
   2384c:	ldr	w0, [x22, #2912]
   23850:	tbz	w0, #2, 23af8 <scols_init_debug@@SMARTCOLS_2.25+0xe998>
   23854:	ldr	x20, [x20]
   23858:	bl	7630 <getpid@plt>
   2385c:	mov	x4, x27
   23860:	mov	x3, x26
   23864:	mov	w2, w0
   23868:	mov	x1, x25
   2386c:	mov	x0, x20
   23870:	bl	80f0 <fprintf@plt>
   23874:	mov	x0, x19
   23878:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2387c:	add	x1, x1, #0x948
   23880:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23884:	mov	w1, #0x2                   	// #2
   23888:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2388c:	movk	w1, #0x8, lsl #16
   23890:	add	x0, x0, #0x1b8
   23894:	ldp	x23, x24, [sp, #48]
   23898:	ldp	x25, x26, [sp, #64]
   2389c:	ldp	x27, x28, [sp, #80]
   238a0:	bl	7710 <open@plt>
   238a4:	mov	w21, w0
   238a8:	tbnz	w0, #31, 236a4 <scols_init_debug@@SMARTCOLS_2.25+0xe544>
   238ac:	b	23758 <scols_init_debug@@SMARTCOLS_2.25+0xe5f8>
   238b0:	ldp	x25, x26, [sp, #64]
   238b4:	ldr	w0, [x22, #2912]
   238b8:	and	w0, w0, #0x4
   238bc:	cbz	w0, 23aec <scols_init_debug@@SMARTCOLS_2.25+0xe98c>
   238c0:	ldr	x0, [x28, #4008]
   238c4:	ldr	x20, [x0]
   238c8:	bl	7630 <getpid@plt>
   238cc:	add	x4, x24, #0x108
   238d0:	mov	w2, w0
   238d4:	add	x3, x23, #0xe8
   238d8:	mov	x0, x20
   238dc:	add	x1, x21, #0xb58
   238e0:	bl	80f0 <fprintf@plt>
   238e4:	mov	x0, x19
   238e8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   238ec:	add	x1, x1, #0x988
   238f0:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   238f4:	mov	x0, x19
   238f8:	mov	w1, #0x1                   	// #1
   238fc:	ldp	x23, x24, [sp, #48]
   23900:	ldp	x27, x28, [sp, #80]
   23904:	bl	200d0 <scols_init_debug@@SMARTCOLS_2.25+0xaf70>
   23908:	mov	w20, w0
   2390c:	cbnz	w0, 236cc <scols_init_debug@@SMARTCOLS_2.25+0xe56c>
   23910:	b	236e0 <scols_init_debug@@SMARTCOLS_2.25+0xe580>
   23914:	stp	x27, x28, [sp, #80]
   23918:	adrp	x28, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2391c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23920:	ldr	x0, [x28, #4008]
   23924:	stp	x23, x24, [sp, #48]
   23928:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2392c:	adrp	x23, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23930:	ldr	x20, [x0]
   23934:	bl	7630 <getpid@plt>
   23938:	add	x4, x24, #0x108
   2393c:	add	x3, x23, #0xe8
   23940:	mov	w2, w0
   23944:	add	x1, x21, #0xb58
   23948:	mov	x0, x20
   2394c:	bl	80f0 <fprintf@plt>
   23950:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23954:	mov	x0, x19
   23958:	add	x1, x1, #0x960
   2395c:	mov	w2, #0xffffffff            	// #-1
   23960:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23964:	ldr	w0, [x22, #2912]
   23968:	and	w0, w0, #0x4
   2396c:	b	238bc <scols_init_debug@@SMARTCOLS_2.25+0xe75c>
   23970:	mov	w3, w0
   23974:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23978:	add	x2, x2, #0x408
   2397c:	add	x20, sp, #0x70
   23980:	mov	x0, x20
   23984:	mov	x1, #0x10                  	// #16
   23988:	bl	7590 <snprintf@plt>
   2398c:	mov	x1, x20
   23990:	mov	x0, x19
   23994:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   23998:	mov	w20, w0
   2399c:	cbnz	w0, 23ad0 <scols_init_debug@@SMARTCOLS_2.25+0xe970>
   239a0:	ldr	w0, [x19, #448]
   239a4:	tst	x0, #0x3
   239a8:	b.ne	23a14 <scols_init_debug@@SMARTCOLS_2.25+0xe8b4>  // b.any
   239ac:	ldrb	w1, [x19, #156]
   239b0:	mov	w0, w21
   239b4:	orr	w1, w1, #0x8
   239b8:	strb	w1, [x19, #156]
   239bc:	bl	7970 <close@plt>
   239c0:	ldr	w0, [x22, #2912]
   239c4:	tbz	w0, #2, 236cc <scols_init_debug@@SMARTCOLS_2.25+0xe56c>
   239c8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   239cc:	ldr	x0, [x0, #4008]
   239d0:	ldr	x21, [x0]
   239d4:	bl	7630 <getpid@plt>
   239d8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   239dc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   239e0:	add	x4, x4, #0x108
   239e4:	add	x3, x3, #0xe8
   239e8:	mov	w2, w0
   239ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   239f0:	mov	x0, x21
   239f4:	add	x1, x1, #0xb58
   239f8:	bl	80f0 <fprintf@plt>
   239fc:	mov	x0, x19
   23a00:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23a04:	mov	w2, #0x0                   	// #0
   23a08:	add	x1, x1, #0x960
   23a0c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23a10:	b	236cc <scols_init_debug@@SMARTCOLS_2.25+0xe56c>
   23a14:	mov	x0, x19
   23a18:	stp	x23, x24, [sp, #48]
   23a1c:	stp	x25, x26, [sp, #64]
   23a20:	stp	x27, x28, [sp, #80]
   23a24:	bl	20930 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   23a28:	cmp	w0, #0x0
   23a2c:	mov	w20, w0
   23a30:	cset	w2, eq  // eq = none
   23a34:	ldrb	w1, [x19, #156]
   23a38:	mov	w0, w21
   23a3c:	bfi	w1, w2, #3, #1
   23a40:	strb	w1, [x19, #156]
   23a44:	bl	7970 <close@plt>
   23a48:	ldr	w0, [x22, #2912]
   23a4c:	tbz	w0, #2, 23aac <scols_init_debug@@SMARTCOLS_2.25+0xe94c>
   23a50:	adrp	x28, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23a54:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23a58:	adrp	x23, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23a5c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23a60:	ldr	x0, [x28, #4008]
   23a64:	ldr	x25, [x0]
   23a68:	bl	7630 <getpid@plt>
   23a6c:	add	x4, x24, #0x108
   23a70:	add	x3, x23, #0xe8
   23a74:	mov	w2, w0
   23a78:	add	x1, x21, #0xb58
   23a7c:	mov	x0, x25
   23a80:	bl	80f0 <fprintf@plt>
   23a84:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23a88:	mov	w2, w20
   23a8c:	add	x1, x1, #0x960
   23a90:	mov	x0, x19
   23a94:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   23a98:	tbnz	w20, #31, 23ae4 <scols_init_debug@@SMARTCOLS_2.25+0xe984>
   23a9c:	ldp	x23, x24, [sp, #48]
   23aa0:	ldp	x25, x26, [sp, #64]
   23aa4:	ldp	x27, x28, [sp, #80]
   23aa8:	b	236cc <scols_init_debug@@SMARTCOLS_2.25+0xe56c>
   23aac:	ldp	x23, x24, [sp, #48]
   23ab0:	ldp	x25, x26, [sp, #64]
   23ab4:	ldp	x27, x28, [sp, #80]
   23ab8:	tbnz	w20, #31, 236b8 <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   23abc:	mov	w0, w20
   23ac0:	ldp	x19, x20, [sp, #16]
   23ac4:	ldp	x21, x22, [sp, #32]
   23ac8:	ldp	x29, x30, [sp], #128
   23acc:	ret
   23ad0:	mov	w2, #0x0                   	// #0
   23ad4:	stp	x23, x24, [sp, #48]
   23ad8:	stp	x25, x26, [sp, #64]
   23adc:	stp	x27, x28, [sp, #80]
   23ae0:	b	23a34 <scols_init_debug@@SMARTCOLS_2.25+0xe8d4>
   23ae4:	ldp	x25, x26, [sp, #64]
   23ae8:	b	23964 <scols_init_debug@@SMARTCOLS_2.25+0xe804>
   23aec:	ldp	x23, x24, [sp, #48]
   23af0:	ldp	x27, x28, [sp, #80]
   23af4:	b	236b8 <scols_init_debug@@SMARTCOLS_2.25+0xe558>
   23af8:	ldp	x23, x24, [sp, #48]
   23afc:	ldp	x25, x26, [sp, #64]
   23b00:	ldp	x27, x28, [sp, #80]
   23b04:	b	23688 <scols_init_debug@@SMARTCOLS_2.25+0xe528>
   23b08:	sub	sp, sp, #0x200
   23b0c:	stp	x29, x30, [sp]
   23b10:	mov	x29, sp
   23b14:	stp	x19, x20, [sp, #16]
   23b18:	mov	w19, #0x0                   	// #0
   23b1c:	cbz	x0, 23b4c <scols_init_debug@@SMARTCOLS_2.25+0xe9ec>
   23b20:	str	x21, [sp, #32]
   23b24:	add	x21, sp, #0x38
   23b28:	mov	x20, x0
   23b2c:	mov	w1, #0x0                   	// #0
   23b30:	mov	x0, x21
   23b34:	bl	1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xaad8>
   23b38:	mov	w19, w0
   23b3c:	cbz	w0, 23b60 <scols_init_debug@@SMARTCOLS_2.25+0xea00>
   23b40:	mov	x0, x21
   23b44:	bl	202a0 <scols_init_debug@@SMARTCOLS_2.25+0xb140>
   23b48:	ldr	x21, [sp, #32]
   23b4c:	mov	w0, w19
   23b50:	ldp	x29, x30, [sp]
   23b54:	ldp	x19, x20, [sp, #16]
   23b58:	add	sp, sp, #0x200
   23b5c:	ret
   23b60:	mov	x1, x20
   23b64:	mov	x0, x21
   23b68:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   23b6c:	mov	w19, w0
   23b70:	cbnz	w0, 23b40 <scols_init_debug@@SMARTCOLS_2.25+0xe9e0>
   23b74:	mov	x0, x21
   23b78:	bl	21a40 <scols_init_debug@@SMARTCOLS_2.25+0xc8e0>
   23b7c:	mov	w19, w0
   23b80:	b	23b40 <scols_init_debug@@SMARTCOLS_2.25+0xe9e0>
   23b84:	nop
   23b88:	stp	x29, x30, [sp, #-496]!
   23b8c:	mov	x29, sp
   23b90:	stp	x19, x20, [sp, #16]
   23b94:	cbz	x0, 23bdc <scols_init_debug@@SMARTCOLS_2.25+0xea7c>
   23b98:	add	x20, sp, #0x28
   23b9c:	mov	x19, x0
   23ba0:	mov	w1, #0x0                   	// #0
   23ba4:	mov	x0, x20
   23ba8:	bl	1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xaad8>
   23bac:	cbnz	w0, 23bdc <scols_init_debug@@SMARTCOLS_2.25+0xea7c>
   23bb0:	mov	x1, x19
   23bb4:	mov	x0, x20
   23bb8:	mov	x19, #0x0                   	// #0
   23bbc:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   23bc0:	cbz	w0, 23bf0 <scols_init_debug@@SMARTCOLS_2.25+0xea90>
   23bc4:	mov	x0, x20
   23bc8:	bl	202a0 <scols_init_debug@@SMARTCOLS_2.25+0xb140>
   23bcc:	mov	x0, x19
   23bd0:	ldp	x19, x20, [sp, #16]
   23bd4:	ldp	x29, x30, [sp], #496
   23bd8:	ret
   23bdc:	mov	x19, #0x0                   	// #0
   23be0:	mov	x0, x19
   23be4:	ldp	x19, x20, [sp, #16]
   23be8:	ldp	x29, x30, [sp], #496
   23bec:	ret
   23bf0:	mov	x0, x20
   23bf4:	bl	20530 <scols_init_debug@@SMARTCOLS_2.25+0xb3d0>
   23bf8:	mov	x19, x0
   23bfc:	b	23bc4 <scols_init_debug@@SMARTCOLS_2.25+0xea64>
   23c00:	sub	sp, sp, #0x2a0
   23c04:	cmp	x0, #0x0
   23c08:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   23c0c:	stp	x29, x30, [sp]
   23c10:	mov	x29, sp
   23c14:	stp	x19, x20, [sp, #16]
   23c18:	mov	w19, #0x0                   	// #0
   23c1c:	b.ne	23c34 <scols_init_debug@@SMARTCOLS_2.25+0xead4>  // b.any
   23c20:	mov	w0, w19
   23c24:	ldp	x29, x30, [sp]
   23c28:	ldp	x19, x20, [sp, #16]
   23c2c:	add	sp, sp, #0x2a0
   23c30:	ret
   23c34:	str	x25, [sp, #64]
   23c38:	add	x25, sp, #0xd8
   23c3c:	mov	x20, x1
   23c40:	mov	w1, #0x0                   	// #0
   23c44:	stp	x21, x22, [sp, #32]
   23c48:	mov	x21, x0
   23c4c:	mov	w22, w4
   23c50:	mov	x0, x25
   23c54:	stp	x23, x24, [sp, #48]
   23c58:	mov	x24, x2
   23c5c:	mov	x23, x3
   23c60:	bl	1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xaad8>
   23c64:	mov	w19, w0
   23c68:	cbz	w0, 23c8c <scols_init_debug@@SMARTCOLS_2.25+0xeb2c>
   23c6c:	mov	w0, w19
   23c70:	ldp	x29, x30, [sp]
   23c74:	ldp	x19, x20, [sp, #16]
   23c78:	ldp	x21, x22, [sp, #32]
   23c7c:	ldp	x23, x24, [sp, #48]
   23c80:	ldr	x25, [sp, #64]
   23c84:	add	sp, sp, #0x2a0
   23c88:	ret
   23c8c:	mov	x1, x21
   23c90:	mov	x0, x25
   23c94:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   23c98:	mov	w19, w0
   23c9c:	cbnz	w0, 23c6c <scols_init_debug@@SMARTCOLS_2.25+0xeb0c>
   23ca0:	add	x19, sp, #0x58
   23ca4:	mov	x1, x20
   23ca8:	mov	x2, x19
   23cac:	bl	8010 <__xstat@plt>
   23cb0:	cmp	w0, #0x0
   23cb4:	mov	w5, w22
   23cb8:	mov	x4, x23
   23cbc:	csel	x1, x19, xzr, eq  // eq = none
   23cc0:	mov	x3, x24
   23cc4:	mov	x2, x20
   23cc8:	mov	x0, x25
   23ccc:	bl	21e78 <scols_init_debug@@SMARTCOLS_2.25+0xcd18>
   23cd0:	mov	w19, w0
   23cd4:	mov	x0, x25
   23cd8:	bl	202a0 <scols_init_debug@@SMARTCOLS_2.25+0xb140>
   23cdc:	mov	w0, w19
   23ce0:	ldp	x29, x30, [sp]
   23ce4:	ldp	x19, x20, [sp, #16]
   23ce8:	ldp	x21, x22, [sp, #32]
   23cec:	ldp	x23, x24, [sp, #48]
   23cf0:	ldr	x25, [sp, #64]
   23cf4:	add	sp, sp, #0x2a0
   23cf8:	ret
   23cfc:	nop
   23d00:	sub	sp, sp, #0x200
   23d04:	stp	x29, x30, [sp]
   23d08:	mov	x29, sp
   23d0c:	stp	x19, x20, [sp, #16]
   23d10:	cbz	x0, 23d78 <scols_init_debug@@SMARTCOLS_2.25+0xec18>
   23d14:	str	x21, [sp, #32]
   23d18:	add	x21, sp, #0x38
   23d1c:	mov	x20, x0
   23d20:	mov	w1, #0x0                   	// #0
   23d24:	mov	x0, x21
   23d28:	bl	1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xaad8>
   23d2c:	mov	w19, w0
   23d30:	cbz	w0, 23d54 <scols_init_debug@@SMARTCOLS_2.25+0xebf4>
   23d34:	mov	x0, x21
   23d38:	bl	202a0 <scols_init_debug@@SMARTCOLS_2.25+0xb140>
   23d3c:	ldr	x21, [sp, #32]
   23d40:	mov	w0, w19
   23d44:	ldp	x29, x30, [sp]
   23d48:	ldp	x19, x20, [sp, #16]
   23d4c:	add	sp, sp, #0x200
   23d50:	ret
   23d54:	mov	x1, x20
   23d58:	mov	x0, x21
   23d5c:	bl	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   23d60:	mov	w19, w0
   23d64:	cbnz	w0, 23d34 <scols_init_debug@@SMARTCOLS_2.25+0xebd4>
   23d68:	mov	x0, x21
   23d6c:	bl	23390 <scols_init_debug@@SMARTCOLS_2.25+0xe230>
   23d70:	mov	w19, w0
   23d74:	b	23d34 <scols_init_debug@@SMARTCOLS_2.25+0xebd4>
   23d78:	mov	w19, #0xffffffea            	// #-22
   23d7c:	b	23d40 <scols_init_debug@@SMARTCOLS_2.25+0xebe0>
   23d80:	stp	x29, x30, [sp, #-208]!
   23d84:	mov	x29, sp
   23d88:	stp	x19, x20, [sp, #16]
   23d8c:	cbz	x1, 23e54 <scols_init_debug@@SMARTCOLS_2.25+0xecf4>
   23d90:	stp	x23, x24, [sp, #48]
   23d94:	add	x23, sp, #0x50
   23d98:	mov	x24, x2
   23d9c:	mov	x2, x23
   23da0:	mov	x20, x0
   23da4:	mov	w0, #0x0                   	// #0
   23da8:	stp	x21, x22, [sp, #32]
   23dac:	mov	w22, w4
   23db0:	mov	x21, x1
   23db4:	stp	x25, x26, [sp, #64]
   23db8:	mov	x25, x3
   23dbc:	bl	8010 <__xstat@plt>
   23dc0:	mov	w26, w0
   23dc4:	mov	w1, #0x2                   	// #2
   23dc8:	mov	x0, x20
   23dcc:	bl	200d0 <scols_init_debug@@SMARTCOLS_2.25+0xaf70>
   23dd0:	mov	w19, w0
   23dd4:	cbnz	w0, 23e38 <scols_init_debug@@SMARTCOLS_2.25+0xecd8>
   23dd8:	cmp	w26, #0x0
   23ddc:	csel	x23, x23, xzr, eq  // eq = none
   23de0:	b	23e00 <scols_init_debug@@SMARTCOLS_2.25+0xeca0>
   23de4:	mov	x4, x25
   23de8:	mov	x3, x24
   23dec:	mov	x2, x21
   23df0:	mov	x1, x23
   23df4:	mov	x0, x20
   23df8:	bl	21e78 <scols_init_debug@@SMARTCOLS_2.25+0xcd18>
   23dfc:	cbnz	w0, 23e14 <scols_init_debug@@SMARTCOLS_2.25+0xecb4>
   23e00:	mov	x0, x20
   23e04:	bl	20ea0 <scols_init_debug@@SMARTCOLS_2.25+0xbd40>
   23e08:	mov	w5, w22
   23e0c:	mov	w19, w0
   23e10:	cbz	w0, 23de4 <scols_init_debug@@SMARTCOLS_2.25+0xec84>
   23e14:	mov	x0, x20
   23e18:	bl	201e0 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   23e1c:	ldp	x21, x22, [sp, #32]
   23e20:	ldp	x23, x24, [sp, #48]
   23e24:	ldp	x25, x26, [sp, #64]
   23e28:	mov	w0, w19
   23e2c:	ldp	x19, x20, [sp, #16]
   23e30:	ldp	x29, x30, [sp], #208
   23e34:	ret
   23e38:	mov	w0, w19
   23e3c:	ldp	x19, x20, [sp, #16]
   23e40:	ldp	x21, x22, [sp, #32]
   23e44:	ldp	x23, x24, [sp, #48]
   23e48:	ldp	x25, x26, [sp, #64]
   23e4c:	ldp	x29, x30, [sp], #208
   23e50:	ret
   23e54:	mov	w19, #0xffffffea            	// #-22
   23e58:	b	23e28 <scols_init_debug@@SMARTCOLS_2.25+0xecc8>
   23e5c:	nop
   23e60:	stp	x29, x30, [sp, #-256]!
   23e64:	mov	x29, sp
   23e68:	stp	x25, x26, [sp, #64]
   23e6c:	cbz	x1, 24298 <scols_init_debug@@SMARTCOLS_2.25+0xf138>
   23e70:	stp	x23, x24, [sp, #48]
   23e74:	adrp	x24, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   23e78:	stp	x19, x20, [sp, #16]
   23e7c:	mov	x19, x0
   23e80:	ldr	w0, [x24, #2912]
   23e84:	stp	x21, x22, [sp, #32]
   23e88:	mov	x20, x3
   23e8c:	mov	x21, x1
   23e90:	mov	x22, x2
   23e94:	tbnz	w0, #2, 24108 <scols_init_debug@@SMARTCOLS_2.25+0xefa8>
   23e98:	add	x23, sp, #0x80
   23e9c:	mov	x1, x21
   23ea0:	mov	x2, x23
   23ea4:	mov	w0, #0x0                   	// #0
   23ea8:	bl	8010 <__xstat@plt>
   23eac:	mov	w26, w0
   23eb0:	mov	w1, #0x2                   	// #2
   23eb4:	mov	x0, x19
   23eb8:	bl	200d0 <scols_init_debug@@SMARTCOLS_2.25+0xaf70>
   23ebc:	mov	w25, w0
   23ec0:	cbnz	w0, 240ec <scols_init_debug@@SMARTCOLS_2.25+0xef8c>
   23ec4:	adrp	x25, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23ec8:	cmp	w26, #0x0
   23ecc:	csel	x23, x23, xzr, eq  // eq = none
   23ed0:	add	x26, sp, #0x78
   23ed4:	ldr	x25, [x25, #4008]
   23ed8:	stp	x27, x28, [sp, #80]
   23edc:	add	x27, x24, #0xb60
   23ee0:	add	x28, sp, #0x70
   23ee4:	mov	x0, x19
   23ee8:	bl	20ea0 <scols_init_debug@@SMARTCOLS_2.25+0xbd40>
   23eec:	mov	w5, w0
   23ef0:	cbnz	w0, 24218 <scols_init_debug@@SMARTCOLS_2.25+0xf0b8>
   23ef4:	mov	w5, #0x0                   	// #0
   23ef8:	mov	x4, x20
   23efc:	mov	x3, x22
   23f00:	mov	x2, x21
   23f04:	mov	x1, x23
   23f08:	mov	x0, x19
   23f0c:	bl	21e78 <scols_init_debug@@SMARTCOLS_2.25+0xcd18>
   23f10:	mov	w5, w0
   23f14:	cmp	w0, #0x0
   23f18:	cbz	w0, 23ee4 <scols_init_debug@@SMARTCOLS_2.25+0xed84>
   23f1c:	b.lt	24218 <scols_init_debug@@SMARTCOLS_2.25+0xf0b8>  // b.tstop
   23f20:	ldr	w0, [x27]
   23f24:	tbnz	w0, #2, 24094 <scols_init_debug@@SMARTCOLS_2.25+0xef34>
   23f28:	mov	x1, x26
   23f2c:	mov	x0, x19
   23f30:	bl	20740 <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>
   23f34:	mov	w5, w0
   23f38:	cbnz	w0, 241b4 <scols_init_debug@@SMARTCOLS_2.25+0xf054>
   23f3c:	mov	x1, x28
   23f40:	mov	x0, x19
   23f44:	bl	213a0 <scols_init_debug@@SMARTCOLS_2.25+0xc240>
   23f48:	mov	w5, w0
   23f4c:	cbnz	w0, 24234 <scols_init_debug@@SMARTCOLS_2.25+0xf0d4>
   23f50:	ldr	x0, [sp, #112]
   23f54:	cmp	x0, x20
   23f58:	b.eq	23fc0 <scols_init_debug@@SMARTCOLS_2.25+0xee60>  // b.none
   23f5c:	cbz	x0, 23f70 <scols_init_debug@@SMARTCOLS_2.25+0xee10>
   23f60:	ldr	x1, [sp, #120]
   23f64:	add	x0, x0, x1
   23f68:	cmp	x0, x22
   23f6c:	b.ls	23ee4 <scols_init_debug@@SMARTCOLS_2.25+0xed84>  // b.plast
   23f70:	cbz	x20, 23f84 <scols_init_debug@@SMARTCOLS_2.25+0xee24>
   23f74:	ldr	x0, [sp, #120]
   23f78:	add	x1, x22, x20
   23f7c:	cmp	x1, x0
   23f80:	b.ls	23ee4 <scols_init_debug@@SMARTCOLS_2.25+0xed84>  // b.plast
   23f84:	ldr	w0, [x24, #2912]
   23f88:	mov	w25, #0x1                   	// #1
   23f8c:	tbnz	w0, #2, 24150 <scols_init_debug@@SMARTCOLS_2.25+0xeff0>
   23f90:	mov	x0, x19
   23f94:	bl	201e0 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   23f98:	ldr	w0, [x24, #2912]
   23f9c:	tbnz	w0, #2, 2402c <scols_init_debug@@SMARTCOLS_2.25+0xeecc>
   23fa0:	ldp	x19, x20, [sp, #16]
   23fa4:	ldp	x21, x22, [sp, #32]
   23fa8:	ldp	x23, x24, [sp, #48]
   23fac:	ldp	x27, x28, [sp, #80]
   23fb0:	mov	w0, w25
   23fb4:	ldp	x25, x26, [sp, #64]
   23fb8:	ldp	x29, x30, [sp], #256
   23fbc:	ret
   23fc0:	ldr	x1, [sp, #120]
   23fc4:	cmp	x1, x22
   23fc8:	b.ne	23f5c <scols_init_debug@@SMARTCOLS_2.25+0xedfc>  // b.any
   23fcc:	ldr	w0, [x24, #2912]
   23fd0:	mov	w25, #0x2                   	// #2
   23fd4:	tbz	w0, #2, 23f90 <scols_init_debug@@SMARTCOLS_2.25+0xee30>
   23fd8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   23fdc:	ldr	x0, [x0, #4008]
   23fe0:	ldr	x20, [x0]
   23fe4:	bl	7630 <getpid@plt>
   23fe8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23fec:	mov	w2, w0
   23ff0:	add	x4, x4, #0x108
   23ff4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   23ff8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   23ffc:	add	x3, x3, #0xe8
   24000:	add	x1, x1, #0xb58
   24004:	mov	x0, x20
   24008:	bl	80f0 <fprintf@plt>
   2400c:	mov	x0, x19
   24010:	bl	1ffb0 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   24014:	mov	x2, x0
   24018:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2401c:	mov	x0, x19
   24020:	add	x1, x1, #0xa38
   24024:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   24028:	b	23f90 <scols_init_debug@@SMARTCOLS_2.25+0xee30>
   2402c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   24030:	ldr	x0, [x0, #4008]
   24034:	ldr	x20, [x0]
   24038:	bl	7630 <getpid@plt>
   2403c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24040:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24044:	add	x4, x4, #0x108
   24048:	add	x3, x3, #0xe8
   2404c:	mov	w2, w0
   24050:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   24054:	mov	x0, x20
   24058:	add	x1, x1, #0xb58
   2405c:	bl	80f0 <fprintf@plt>
   24060:	mov	x0, x19
   24064:	mov	w2, w25
   24068:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2406c:	add	x1, x1, #0xa80
   24070:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   24074:	mov	w0, w25
   24078:	ldp	x19, x20, [sp, #16]
   2407c:	ldp	x21, x22, [sp, #32]
   24080:	ldp	x23, x24, [sp, #48]
   24084:	ldp	x25, x26, [sp, #64]
   24088:	ldp	x27, x28, [sp, #80]
   2408c:	ldp	x29, x30, [sp], #256
   24090:	ret
   24094:	ldr	x5, [x25]
   24098:	str	x5, [sp, #104]
   2409c:	bl	7630 <getpid@plt>
   240a0:	mov	w2, w0
   240a4:	ldr	x5, [sp, #104]
   240a8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   240ac:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   240b0:	add	x4, x4, #0x108
   240b4:	add	x3, x3, #0xe8
   240b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   240bc:	add	x1, x1, #0xb58
   240c0:	mov	x0, x5
   240c4:	bl	80f0 <fprintf@plt>
   240c8:	mov	x0, x19
   240cc:	bl	1ffb0 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   240d0:	mov	x2, x0
   240d4:	mov	x3, x21
   240d8:	mov	x0, x19
   240dc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   240e0:	add	x1, x1, #0x9d0
   240e4:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   240e8:	b	23f28 <scols_init_debug@@SMARTCOLS_2.25+0xedc8>
   240ec:	mov	w0, w25
   240f0:	ldp	x19, x20, [sp, #16]
   240f4:	ldp	x21, x22, [sp, #32]
   240f8:	ldp	x23, x24, [sp, #48]
   240fc:	ldp	x25, x26, [sp, #64]
   24100:	ldp	x29, x30, [sp], #256
   24104:	ret
   24108:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2410c:	ldr	x0, [x0, #4008]
   24110:	ldr	x23, [x0]
   24114:	bl	7630 <getpid@plt>
   24118:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2411c:	mov	w2, w0
   24120:	add	x4, x4, #0x108
   24124:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24128:	add	x3, x3, #0xe8
   2412c:	mov	x0, x23
   24130:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   24134:	add	x1, x1, #0xb58
   24138:	bl	80f0 <fprintf@plt>
   2413c:	mov	x0, x19
   24140:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24144:	add	x1, x1, #0x9b8
   24148:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   2414c:	b	23e98 <scols_init_debug@@SMARTCOLS_2.25+0xed38>
   24150:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   24154:	ldr	x0, [x0, #4008]
   24158:	ldr	x20, [x0]
   2415c:	bl	7630 <getpid@plt>
   24160:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24164:	mov	w2, w0
   24168:	add	x4, x4, #0x108
   2416c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24170:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   24174:	add	x3, x3, #0xe8
   24178:	add	x1, x1, #0xb58
   2417c:	mov	x0, x20
   24180:	bl	80f0 <fprintf@plt>
   24184:	mov	x0, x19
   24188:	bl	1ffb0 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   2418c:	mov	x2, x0
   24190:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24194:	add	x1, x1, #0xa60
   24198:	mov	x0, x19
   2419c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   241a0:	mov	x0, x19
   241a4:	bl	201e0 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   241a8:	ldr	w0, [x24, #2912]
   241ac:	tbz	w0, #2, 23fa0 <scols_init_debug@@SMARTCOLS_2.25+0xee40>
   241b0:	b	2402c <scols_init_debug@@SMARTCOLS_2.25+0xeecc>
   241b4:	ldr	w0, [x24, #2912]
   241b8:	tbz	w0, #2, 24218 <scols_init_debug@@SMARTCOLS_2.25+0xf0b8>
   241bc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   241c0:	str	w5, [sp, #104]
   241c4:	ldr	x0, [x0, #4008]
   241c8:	ldr	x20, [x0]
   241cc:	bl	7630 <getpid@plt>
   241d0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   241d4:	mov	w2, w0
   241d8:	add	x4, x4, #0x108
   241dc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   241e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   241e4:	add	x3, x3, #0xe8
   241e8:	add	x1, x1, #0xb58
   241ec:	mov	x0, x20
   241f0:	bl	80f0 <fprintf@plt>
   241f4:	mov	x0, x19
   241f8:	bl	1ffb0 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   241fc:	mov	x2, x0
   24200:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24204:	mov	x0, x19
   24208:	add	x1, x1, #0x9e8
   2420c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   24210:	ldr	w5, [sp, #104]
   24214:	nop
   24218:	cmp	w5, #0x1
   2421c:	mov	x0, x19
   24220:	csel	w25, wzr, w5, eq  // eq = none
   24224:	bl	201e0 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   24228:	ldr	w0, [x24, #2912]
   2422c:	tbz	w0, #2, 23fa0 <scols_init_debug@@SMARTCOLS_2.25+0xee40>
   24230:	b	2402c <scols_init_debug@@SMARTCOLS_2.25+0xeecc>
   24234:	ldr	w0, [x24, #2912]
   24238:	tbz	w0, #2, 24218 <scols_init_debug@@SMARTCOLS_2.25+0xf0b8>
   2423c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   24240:	str	w5, [sp, #104]
   24244:	ldr	x0, [x0, #4008]
   24248:	ldr	x20, [x0]
   2424c:	bl	7630 <getpid@plt>
   24250:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24254:	mov	w2, w0
   24258:	add	x4, x4, #0x108
   2425c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24260:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   24264:	add	x3, x3, #0xe8
   24268:	add	x1, x1, #0xb58
   2426c:	mov	x0, x20
   24270:	bl	80f0 <fprintf@plt>
   24274:	mov	x0, x19
   24278:	bl	1ffb0 <scols_init_debug@@SMARTCOLS_2.25+0xae50>
   2427c:	mov	x2, x0
   24280:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24284:	mov	x0, x19
   24288:	add	x1, x1, #0xa10
   2428c:	bl	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   24290:	ldr	w5, [sp, #104]
   24294:	b	24218 <scols_init_debug@@SMARTCOLS_2.25+0xf0b8>
   24298:	mov	w25, #0xffffffea            	// #-22
   2429c:	b	23fb0 <scols_init_debug@@SMARTCOLS_2.25+0xee50>
   242a0:	sub	sp, sp, #0x210
   242a4:	stp	x29, x30, [sp]
   242a8:	mov	x29, sp
   242ac:	stp	x19, x20, [sp, #16]
   242b0:	cbz	x0, 2432c <scols_init_debug@@SMARTCOLS_2.25+0xf1cc>
   242b4:	str	x23, [sp, #48]
   242b8:	add	x23, sp, #0x48
   242bc:	mov	x19, x0
   242c0:	mov	x20, x1
   242c4:	mov	x0, x23
   242c8:	mov	w1, #0x0                   	// #0
   242cc:	stp	x21, x22, [sp, #32]
   242d0:	mov	x21, x2
   242d4:	mov	w22, w3
   242d8:	bl	1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xaad8>
   242dc:	cbnz	w0, 24324 <scols_init_debug@@SMARTCOLS_2.25+0xf1c4>
   242e0:	mov	x1, x19
   242e4:	mov	w4, w22
   242e8:	mov	x3, x21
   242ec:	mov	x2, x20
   242f0:	mov	x0, x23
   242f4:	mov	x19, #0x0                   	// #0
   242f8:	bl	23d80 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   242fc:	cbz	w0, 24344 <scols_init_debug@@SMARTCOLS_2.25+0xf1e4>
   24300:	mov	x0, x23
   24304:	bl	202a0 <scols_init_debug@@SMARTCOLS_2.25+0xb140>
   24308:	mov	x0, x19
   2430c:	ldp	x29, x30, [sp]
   24310:	ldp	x19, x20, [sp, #16]
   24314:	ldp	x21, x22, [sp, #32]
   24318:	ldr	x23, [sp, #48]
   2431c:	add	sp, sp, #0x210
   24320:	ret
   24324:	ldp	x21, x22, [sp, #32]
   24328:	ldr	x23, [sp, #48]
   2432c:	mov	x19, #0x0                   	// #0
   24330:	mov	x0, x19
   24334:	ldp	x29, x30, [sp]
   24338:	ldp	x19, x20, [sp, #16]
   2433c:	add	sp, sp, #0x210
   24340:	ret
   24344:	mov	x0, x23
   24348:	bl	1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xae38>
   2434c:	mov	x19, x0
   24350:	b	24300 <scols_init_debug@@SMARTCOLS_2.25+0xf1a0>
   24354:	nop
   24358:	sub	sp, sp, #0x210
   2435c:	stp	x29, x30, [sp]
   24360:	mov	x29, sp
   24364:	stp	x19, x20, [sp, #16]
   24368:	cbz	x0, 24484 <scols_init_debug@@SMARTCOLS_2.25+0xf324>
   2436c:	stp	x21, x22, [sp, #32]
   24370:	add	x21, sp, #0x48
   24374:	mov	x22, x0
   24378:	mov	x0, x21
   2437c:	stp	x23, x24, [sp, #48]
   24380:	mov	x23, x1
   24384:	mov	w1, #0x0                   	// #0
   24388:	bl	1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xaad8>
   2438c:	mov	w20, w0
   24390:	cbz	w0, 243b0 <scols_init_debug@@SMARTCOLS_2.25+0xf250>
   24394:	ldp	x21, x22, [sp, #32]
   24398:	ldp	x23, x24, [sp, #48]
   2439c:	mov	w0, w20
   243a0:	ldp	x29, x30, [sp]
   243a4:	ldp	x19, x20, [sp, #16]
   243a8:	add	sp, sp, #0x210
   243ac:	ret
   243b0:	mov	x0, x21
   243b4:	mov	w1, #0x2                   	// #2
   243b8:	bl	200d0 <scols_init_debug@@SMARTCOLS_2.25+0xaf70>
   243bc:	mov	w20, w0
   243c0:	cbnz	w0, 2447c <scols_init_debug@@SMARTCOLS_2.25+0xf31c>
   243c4:	cmp	x23, #0x0
   243c8:	cset	w24, ne  // ne = any
   243cc:	nop
   243d0:	mov	x0, x21
   243d4:	bl	20ea0 <scols_init_debug@@SMARTCOLS_2.25+0xbd40>
   243d8:	mov	w2, w0
   243dc:	mov	x0, x21
   243e0:	cbnz	w2, 24438 <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   243e4:	bl	20530 <scols_init_debug@@SMARTCOLS_2.25+0xb3d0>
   243e8:	mov	x19, x0
   243ec:	cbz	x0, 24470 <scols_init_debug@@SMARTCOLS_2.25+0xf310>
   243f0:	mov	x1, x22
   243f4:	bl	7ab0 <strcmp@plt>
   243f8:	mov	w2, w0
   243fc:	mov	x0, x19
   24400:	cbnz	w2, 24470 <scols_init_debug@@SMARTCOLS_2.25+0xf310>
   24404:	bl	7b50 <free@plt>
   24408:	cmp	w20, #0x0
   2440c:	add	w20, w20, #0x1
   24410:	ccmp	w24, #0x0, #0x4, eq  // eq = none
   24414:	b.eq	243d0 <scols_init_debug@@SMARTCOLS_2.25+0xf270>  // b.none
   24418:	mov	x0, x21
   2441c:	bl	1ff98 <scols_init_debug@@SMARTCOLS_2.25+0xae38>
   24420:	str	x0, [x23]
   24424:	mov	x0, x21
   24428:	bl	20ea0 <scols_init_debug@@SMARTCOLS_2.25+0xbd40>
   2442c:	mov	w2, w0
   24430:	mov	x0, x21
   24434:	cbz	w2, 243e4 <scols_init_debug@@SMARTCOLS_2.25+0xf284>
   24438:	bl	202a0 <scols_init_debug@@SMARTCOLS_2.25+0xb140>
   2443c:	cmp	w24, #0x0
   24440:	ccmp	w20, #0x1, #0x4, ne  // ne = any
   24444:	b.le	24394 <scols_init_debug@@SMARTCOLS_2.25+0xf234>
   24448:	ldr	x0, [x23]
   2444c:	bl	7b50 <free@plt>
   24450:	ldp	x21, x22, [sp, #32]
   24454:	str	xzr, [x23]
   24458:	mov	w0, w20
   2445c:	ldp	x29, x30, [sp]
   24460:	ldp	x19, x20, [sp, #16]
   24464:	ldp	x23, x24, [sp, #48]
   24468:	add	sp, sp, #0x210
   2446c:	ret
   24470:	mov	x0, x19
   24474:	bl	7b50 <free@plt>
   24478:	b	243d0 <scols_init_debug@@SMARTCOLS_2.25+0xf270>
   2447c:	ldp	x21, x22, [sp, #32]
   24480:	ldp	x23, x24, [sp, #48]
   24484:	mov	w20, #0xffffffff            	// #-1
   24488:	b	2439c <scols_init_debug@@SMARTCOLS_2.25+0xf23c>
   2448c:	nop
   24490:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24494:	add	x3, x3, #0xb40
   24498:	stp	x29, x30, [sp, #-176]!
   2449c:	mov	w1, #0x801                 	// #2049
   244a0:	movk	w1, #0x8, lsl #16
   244a4:	mov	x29, sp
   244a8:	ldp	x4, x5, [x3]
   244ac:	stp	x4, x5, [sp, #64]
   244b0:	ldp	x8, x9, [x3, #16]
   244b4:	stp	x8, x9, [sp, #80]
   244b8:	ldp	x6, x7, [x3, #32]
   244bc:	stp	x6, x7, [sp, #96]
   244c0:	ldp	x4, x5, [x3, #48]
   244c4:	stp	x19, x20, [sp, #16]
   244c8:	ldp	x8, x9, [x3, #64]
   244cc:	str	x21, [sp, #32]
   244d0:	ldp	x6, x7, [x3, #80]
   244d4:	mov	w21, #0x1                   	// #1
   244d8:	ldr	x2, [x3, #96]
   244dc:	str	x2, [sp, #160]
   244e0:	ldur	x3, [x3, #102]
   244e4:	mov	w0, w21
   244e8:	mov	w2, #0x0                   	// #0
   244ec:	str	w21, [sp, #60]
   244f0:	stp	x4, x5, [sp, #112]
   244f4:	stp	x8, x9, [sp, #128]
   244f8:	stp	x6, x7, [sp, #144]
   244fc:	stur	x3, [sp, #166]
   24500:	bl	7cd0 <socket@plt>
   24504:	mov	w19, w0
   24508:	tbnz	w0, #31, 24558 <scols_init_debug@@SMARTCOLS_2.25+0xf3f8>
   2450c:	mov	w1, w21
   24510:	add	x3, sp, #0x3c
   24514:	mov	w4, #0x4                   	// #4
   24518:	mov	w2, #0x10                  	// #16
   2451c:	bl	76c0 <setsockopt@plt>
   24520:	tbnz	w0, #31, 24584 <scols_init_debug@@SMARTCOLS_2.25+0xf424>
   24524:	add	x20, sp, #0x40
   24528:	add	x0, x20, #0x3
   2452c:	bl	72c0 <strlen@plt>
   24530:	mov	x1, x20
   24534:	add	w2, w0, #0x3
   24538:	mov	w0, w19
   2453c:	bl	7c30 <connect@plt>
   24540:	tbnz	w0, #31, 245ac <scols_init_debug@@SMARTCOLS_2.25+0xf44c>
   24544:	mov	w0, w19
   24548:	ldp	x19, x20, [sp, #16]
   2454c:	ldr	x21, [sp, #32]
   24550:	ldp	x29, x30, [sp], #176
   24554:	ret
   24558:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2455c:	add	x1, x1, #0xab0
   24560:	mov	w2, #0x5                   	// #5
   24564:	mov	x0, #0x0                   	// #0
   24568:	bl	7e40 <dcgettext@plt>
   2456c:	bl	7d60 <warnx@plt>
   24570:	mov	w0, w19
   24574:	ldp	x19, x20, [sp, #16]
   24578:	ldr	x21, [sp, #32]
   2457c:	ldp	x29, x30, [sp], #176
   24580:	ret
   24584:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24588:	add	x1, x1, #0xac8
   2458c:	mov	w2, #0x5                   	// #5
   24590:	mov	x0, #0x0                   	// #0
   24594:	bl	7e40 <dcgettext@plt>
   24598:	bl	7d60 <warnx@plt>
   2459c:	mov	w0, w19
   245a0:	mov	w19, #0xffffffff            	// #-1
   245a4:	bl	7970 <close@plt>
   245a8:	b	24544 <scols_init_debug@@SMARTCOLS_2.25+0xf3e4>
   245ac:	bl	7fd0 <__errno_location@plt>
   245b0:	ldr	w0, [x0]
   245b4:	cmp	w0, #0x6f
   245b8:	b.eq	2459c <scols_init_debug@@SMARTCOLS_2.25+0xf43c>  // b.none
   245bc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   245c0:	add	x1, x1, #0xaf0
   245c4:	b	2458c <scols_init_debug@@SMARTCOLS_2.25+0xf42c>
   245c8:	stp	x29, x30, [sp, #-416]!
   245cc:	mov	x29, sp
   245d0:	stp	x19, x20, [sp, #16]
   245d4:	mov	w19, w0
   245d8:	add	x0, sp, #0x78
   245dc:	stp	x21, x22, [sp, #32]
   245e0:	bl	7780 <sigemptyset@plt>
   245e4:	mov	x4, #0x1                   	// #1
   245e8:	mov	w3, #0x10000000            	// #268435456
   245ec:	add	x20, sp, #0x70
   245f0:	add	x21, sp, #0x108
   245f4:	mov	x1, x20
   245f8:	mov	x2, x21
   245fc:	mov	w0, #0xd                   	// #13
   24600:	str	x4, [sp, #112]
   24604:	str	w3, [sp, #248]
   24608:	bl	7980 <sigaction@plt>
   2460c:	strb	wzr, [sp, #89]
   24610:	cmp	w19, #0x50
   24614:	b.eq	2465c <scols_init_debug@@SMARTCOLS_2.25+0xf4fc>  // b.none
   24618:	cmp	w19, #0x51
   2461c:	b.eq	2469c <scols_init_debug@@SMARTCOLS_2.25+0xf53c>  // b.none
   24620:	cmp	w19, #0x3f
   24624:	mov	w20, #0x0                   	// #0
   24628:	b.eq	24648 <scols_init_debug@@SMARTCOLS_2.25+0xf4e8>  // b.none
   2462c:	mov	w2, #0x5                   	// #5
   24630:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24634:	mov	x0, #0x0                   	// #0
   24638:	add	x1, x1, #0xb10
   2463c:	bl	7e40 <dcgettext@plt>
   24640:	mov	w1, w19
   24644:	bl	7d60 <warnx@plt>
   24648:	mov	w0, w20
   2464c:	ldp	x19, x20, [sp, #16]
   24650:	ldp	x21, x22, [sp, #32]
   24654:	ldp	x29, x30, [sp], #416
   24658:	ret
   2465c:	bl	24490 <scols_init_debug@@SMARTCOLS_2.25+0xf330>
   24660:	mov	w20, w0
   24664:	tbz	w0, #31, 247a4 <scols_init_debug@@SMARTCOLS_2.25+0xf644>
   24668:	strb	wzr, [sp, #80]
   2466c:	mov	x1, x21
   24670:	mov	x2, #0x0                   	// #0
   24674:	mov	w0, #0xd                   	// #13
   24678:	bl	7980 <sigaction@plt>
   2467c:	ldrb	w0, [sp, #80]
   24680:	ldp	x21, x22, [sp, #32]
   24684:	cmp	w0, #0x6
   24688:	cset	w20, eq  // eq = none
   2468c:	mov	w0, w20
   24690:	ldp	x19, x20, [sp, #16]
   24694:	ldp	x29, x30, [sp], #416
   24698:	ret
   2469c:	bl	24490 <scols_init_debug@@SMARTCOLS_2.25+0xf330>
   246a0:	mov	w20, w0
   246a4:	tbnz	w0, #31, 24668 <scols_init_debug@@SMARTCOLS_2.25+0xf508>
   246a8:	add	x22, sp, #0x60
   246ac:	stp	x23, x24, [sp, #48]
   246b0:	add	x24, sp, #0x58
   246b4:	str	x25, [sp, #64]
   246b8:	mov	x23, #0x2                   	// #2
   246bc:	strb	w19, [sp, #88]
   246c0:	bl	7fd0 <__errno_location@plt>
   246c4:	mov	x19, x0
   246c8:	str	wzr, [x19]
   246cc:	mov	x2, x23
   246d0:	mov	x1, x24
   246d4:	mov	w0, w20
   246d8:	bl	79e0 <write@plt>
   246dc:	cmp	x0, #0x0
   246e0:	b.le	24818 <scols_init_debug@@SMARTCOLS_2.25+0xf6b8>
   246e4:	subs	x23, x23, x0
   246e8:	add	x24, x24, x0
   246ec:	ldr	w0, [x19]
   246f0:	b.ne	24828 <scols_init_debug@@SMARTCOLS_2.25+0xf6c8>  // b.any
   246f4:	cmp	w0, #0xb
   246f8:	b.ne	24714 <scols_init_debug@@SMARTCOLS_2.25+0xf5b4>  // b.any
   246fc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   24700:	mov	x1, #0x0                   	// #0
   24704:	ldr	q0, [x0, #3936]
   24708:	mov	x0, x22
   2470c:	str	q0, [sp, #96]
   24710:	bl	7bd0 <nanosleep@plt>
   24714:	mov	w0, #0x3                   	// #3
   24718:	strb	wzr, [sp, #80]
   2471c:	stp	w20, w0, [sp, #96]
   24720:	b	24730 <scols_init_debug@@SMARTCOLS_2.25+0xf5d0>
   24724:	ldr	w0, [x19]
   24728:	cmp	w0, #0x4
   2472c:	b.ne	24790 <scols_init_debug@@SMARTCOLS_2.25+0xf630>  // b.any
   24730:	mov	x0, x22
   24734:	mov	w2, #0x3e8                 	// #1000
   24738:	mov	x1, #0x1                   	// #1
   2473c:	bl	7730 <poll@plt>
   24740:	tbnz	w0, #31, 24724 <scols_init_debug@@SMARTCOLS_2.25+0xf5c4>
   24744:	cmp	w0, #0x1
   24748:	b.ne	24790 <scols_init_debug@@SMARTCOLS_2.25+0xf630>  // b.any
   2474c:	ldrh	w0, [sp, #102]
   24750:	tst	x0, #0x3
   24754:	b.eq	24790 <scols_init_debug@@SMARTCOLS_2.25+0xf630>  // b.none
   24758:	add	x24, sp, #0x50
   2475c:	mov	w25, #0x0                   	// #0
   24760:	mov	x23, #0x2                   	// #2
   24764:	strh	wzr, [sp, #80]
   24768:	mov	x2, x23
   2476c:	mov	x1, x24
   24770:	mov	w0, w20
   24774:	bl	7d70 <read@plt>
   24778:	cmp	x0, #0x0
   2477c:	b.le	24860 <scols_init_debug@@SMARTCOLS_2.25+0xf700>
   24780:	add	x24, x24, x0
   24784:	subs	x23, x23, x0
   24788:	mov	w25, #0x0                   	// #0
   2478c:	b.ne	24768 <scols_init_debug@@SMARTCOLS_2.25+0xf608>  // b.any
   24790:	mov	w0, w20
   24794:	bl	7970 <close@plt>
   24798:	ldp	x23, x24, [sp, #48]
   2479c:	ldr	x25, [sp, #64]
   247a0:	b	2466c <scols_init_debug@@SMARTCOLS_2.25+0xf50c>
   247a4:	add	x22, sp, #0x60
   247a8:	stp	x23, x24, [sp, #48]
   247ac:	add	x24, sp, #0x58
   247b0:	str	x25, [sp, #64]
   247b4:	mov	x23, #0x2                   	// #2
   247b8:	strb	w19, [sp, #88]
   247bc:	bl	7fd0 <__errno_location@plt>
   247c0:	mov	x19, x0
   247c4:	nop
   247c8:	str	wzr, [x19]
   247cc:	mov	x2, x23
   247d0:	mov	x1, x24
   247d4:	mov	w0, w20
   247d8:	bl	79e0 <write@plt>
   247dc:	cmp	x0, #0x0
   247e0:	b.le	2484c <scols_init_debug@@SMARTCOLS_2.25+0xf6ec>
   247e4:	subs	x23, x23, x0
   247e8:	add	x24, x24, x0
   247ec:	ldr	w0, [x19]
   247f0:	b.eq	246f4 <scols_init_debug@@SMARTCOLS_2.25+0xf594>  // b.none
   247f4:	cmp	w0, #0xb
   247f8:	b.ne	247c8 <scols_init_debug@@SMARTCOLS_2.25+0xf668>  // b.any
   247fc:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   24800:	mov	x0, x22
   24804:	mov	x1, #0x0                   	// #0
   24808:	ldr	q0, [x2, #3936]
   2480c:	str	q0, [sp, #96]
   24810:	bl	7bd0 <nanosleep@plt>
   24814:	b	247c8 <scols_init_debug@@SMARTCOLS_2.25+0xf668>
   24818:	ldr	w0, [x19]
   2481c:	cmp	w0, #0x4
   24820:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   24824:	b.ne	24714 <scols_init_debug@@SMARTCOLS_2.25+0xf5b4>  // b.any
   24828:	cmp	w0, #0xb
   2482c:	b.ne	246c8 <scols_init_debug@@SMARTCOLS_2.25+0xf568>  // b.any
   24830:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   24834:	mov	x0, x22
   24838:	mov	x1, #0x0                   	// #0
   2483c:	ldr	q0, [x2, #3936]
   24840:	str	q0, [sp, #96]
   24844:	bl	7bd0 <nanosleep@plt>
   24848:	b	246c8 <scols_init_debug@@SMARTCOLS_2.25+0xf568>
   2484c:	ldr	w0, [x19]
   24850:	cmp	w0, #0x4
   24854:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   24858:	b.eq	247f4 <scols_init_debug@@SMARTCOLS_2.25+0xf694>  // b.none
   2485c:	b	24714 <scols_init_debug@@SMARTCOLS_2.25+0xf5b4>
   24860:	b.eq	24790 <scols_init_debug@@SMARTCOLS_2.25+0xf630>  // b.none
   24864:	ldr	w0, [x19]
   24868:	cmp	w0, #0xb
   2486c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   24870:	b.ne	24790 <scols_init_debug@@SMARTCOLS_2.25+0xf630>  // b.any
   24874:	cmp	w25, #0x4
   24878:	b.gt	24790 <scols_init_debug@@SMARTCOLS_2.25+0xf630>
   2487c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   24880:	add	w25, w25, #0x1
   24884:	mov	x0, x22
   24888:	mov	x1, #0x0                   	// #0
   2488c:	ldr	q0, [x2, #3936]
   24890:	str	q0, [sp, #96]
   24894:	bl	7bd0 <nanosleep@plt>
   24898:	b	24768 <scols_init_debug@@SMARTCOLS_2.25+0xf608>
   2489c:	nop
   248a0:	stp	x29, x30, [sp, #-48]!
   248a4:	mov	x29, sp
   248a8:	stp	x19, x20, [sp, #16]
   248ac:	sxtw	x19, w0
   248b0:	mov	x20, x2
   248b4:	mov	x0, x19
   248b8:	str	x21, [sp, #32]
   248bc:	mov	x21, x1
   248c0:	bl	7990 <__sched_cpualloc@plt>
   248c4:	cbz	x0, 248ec <scols_init_debug@@SMARTCOLS_2.25+0xf78c>
   248c8:	cbz	x21, 248dc <scols_init_debug@@SMARTCOLS_2.25+0xf77c>
   248cc:	add	x1, x19, #0x3f
   248d0:	lsr	x1, x1, #6
   248d4:	lsl	x1, x1, #3
   248d8:	str	x1, [x21]
   248dc:	cbz	x20, 248ec <scols_init_debug@@SMARTCOLS_2.25+0xf78c>
   248e0:	add	x19, x19, #0x3f
   248e4:	and	x19, x19, #0xffffffffffffffc0
   248e8:	str	x19, [x20]
   248ec:	ldp	x19, x20, [sp, #16]
   248f0:	ldr	x21, [sp, #32]
   248f4:	ldp	x29, x30, [sp], #48
   248f8:	ret
   248fc:	nop
   24900:	b	72e0 <__sched_cpufree@plt>
   24904:	nop
   24908:	stp	x29, x30, [sp, #-80]!
   2490c:	mov	x2, #0x0                   	// #0
   24910:	mov	w0, #0x800                 	// #2048
   24914:	mov	x29, sp
   24918:	stp	x21, x22, [sp, #32]
   2491c:	add	x22, sp, #0x48
   24920:	mov	x1, x22
   24924:	bl	248a0 <scols_init_debug@@SMARTCOLS_2.25+0xf740>
   24928:	cbz	x0, 249d4 <scols_init_debug@@SMARTCOLS_2.25+0xf874>
   2492c:	stp	x19, x20, [sp, #16]
   24930:	mov	x19, x0
   24934:	mov	w20, #0x800                 	// #2048
   24938:	str	x23, [sp, #48]
   2493c:	mov	w23, #0xfffff               	// #1048575
   24940:	b	24960 <scols_init_debug@@SMARTCOLS_2.25+0xf800>
   24944:	bl	24900 <scols_init_debug@@SMARTCOLS_2.25+0xf7a0>
   24948:	mov	x1, x22
   2494c:	mov	w0, w20
   24950:	mov	x2, #0x0                   	// #0
   24954:	bl	248a0 <scols_init_debug@@SMARTCOLS_2.25+0xf740>
   24958:	mov	x19, x0
   2495c:	cbz	x0, 249cc <scols_init_debug@@SMARTCOLS_2.25+0xf86c>
   24960:	ldr	x2, [sp, #72]
   24964:	mov	w1, #0x0                   	// #0
   24968:	mov	x0, x19
   2496c:	bl	77f0 <memset@plt>
   24970:	ldr	x2, [sp, #72]
   24974:	mov	x3, x19
   24978:	mov	w1, #0x0                   	// #0
   2497c:	mov	x0, #0x7b                  	// #123
   24980:	bl	8080 <syscall@plt>
   24984:	mov	w21, w0
   24988:	tbz	w0, #31, 249ac <scols_init_debug@@SMARTCOLS_2.25+0xf84c>
   2498c:	bl	7fd0 <__errno_location@plt>
   24990:	mov	x1, x0
   24994:	mov	x0, x19
   24998:	ldr	w1, [x1]
   2499c:	cmp	w1, #0x16
   249a0:	ccmp	w20, w23, #0x0, eq  // eq = none
   249a4:	lsl	w20, w20, #1
   249a8:	b.le	24944 <scols_init_debug@@SMARTCOLS_2.25+0xf7e4>
   249ac:	mov	x0, x19
   249b0:	bl	24900 <scols_init_debug@@SMARTCOLS_2.25+0xf7a0>
   249b4:	ldp	x19, x20, [sp, #16]
   249b8:	lsl	w0, w21, #3
   249bc:	ldr	x23, [sp, #48]
   249c0:	ldp	x21, x22, [sp, #32]
   249c4:	ldp	x29, x30, [sp], #80
   249c8:	ret
   249cc:	ldp	x19, x20, [sp, #16]
   249d0:	ldr	x23, [sp, #48]
   249d4:	mov	w0, #0xffffffff            	// #-1
   249d8:	b	249c0 <scols_init_debug@@SMARTCOLS_2.25+0xf860>
   249dc:	nop
   249e0:	stp	x29, x30, [sp, #-96]!
   249e4:	cmp	xzr, x3, lsl #3
   249e8:	mov	x29, sp
   249ec:	stp	x23, x24, [sp, #48]
   249f0:	mov	x23, x0
   249f4:	stp	x27, x28, [sp, #80]
   249f8:	b.eq	24b80 <scols_init_debug@@SMARTCOLS_2.25+0xfa20>  // b.none
   249fc:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24a00:	mov	x27, x0
   24a04:	add	x24, x24, #0xbc8
   24a08:	stp	x21, x22, [sp, #32]
   24a0c:	mov	x21, x3
   24a10:	lsl	x22, x3, #3
   24a14:	stp	x25, x26, [sp, #64]
   24a18:	adrp	x25, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24a1c:	mov	x26, x2
   24a20:	add	x25, x25, #0xbb0
   24a24:	mov	x28, x1
   24a28:	mov	w1, #0x0                   	// #0
   24a2c:	stp	x19, x20, [sp, #16]
   24a30:	mov	x19, #0x0                   	// #0
   24a34:	nop
   24a38:	cmp	x21, x19, lsr #3
   24a3c:	add	x20, x19, #0x1
   24a40:	b.ls	24a54 <scols_init_debug@@SMARTCOLS_2.25+0xf8f4>  // b.plast
   24a44:	lsr	x0, x19, #6
   24a48:	ldr	x0, [x26, x0, lsl #3]
   24a4c:	lsr	x0, x0, x19
   24a50:	tbnz	w0, #0, 24a88 <scols_init_debug@@SMARTCOLS_2.25+0xf928>
   24a54:	mov	x19, x20
   24a58:	cmp	x22, x19
   24a5c:	b.hi	24a38 <scols_init_debug@@SMARTCOLS_2.25+0xf8d8>  // b.pmore
   24a60:	ldp	x19, x20, [sp, #16]
   24a64:	sub	x27, x27, w1, sxtw
   24a68:	ldp	x21, x22, [sp, #32]
   24a6c:	ldp	x25, x26, [sp, #64]
   24a70:	strb	wzr, [x27]
   24a74:	mov	x0, x23
   24a78:	ldp	x23, x24, [sp, #48]
   24a7c:	ldp	x27, x28, [sp, #80]
   24a80:	ldp	x29, x30, [sp], #96
   24a84:	ret
   24a88:	cmp	x22, x20
   24a8c:	b.ls	24b24 <scols_init_debug@@SMARTCOLS_2.25+0xf9c4>  // b.plast
   24a90:	cmp	x21, x20, lsr #3
   24a94:	b.ls	24b24 <scols_init_debug@@SMARTCOLS_2.25+0xf9c4>  // b.plast
   24a98:	lsr	x0, x20, #6
   24a9c:	ldr	x0, [x26, x0, lsl #3]
   24aa0:	lsr	x0, x0, x20
   24aa4:	tbz	w0, #0, 24b24 <scols_init_debug@@SMARTCOLS_2.25+0xf9c4>
   24aa8:	add	x5, x19, #0x2
   24aac:	mvn	x3, x19
   24ab0:	b	24acc <scols_init_debug@@SMARTCOLS_2.25+0xf96c>
   24ab4:	cmp	x21, x5, lsr #3
   24ab8:	b.ls	24adc <scols_init_debug@@SMARTCOLS_2.25+0xf97c>  // b.plast
   24abc:	ldr	x6, [x26, x0, lsl #3]
   24ac0:	lsr	x6, x6, x5
   24ac4:	add	x5, x5, #0x1
   24ac8:	tbz	w6, #0, 24adc <scols_init_debug@@SMARTCOLS_2.25+0xf97c>
   24acc:	lsr	x0, x5, #6
   24ad0:	cmp	x22, x5
   24ad4:	add	x2, x3, x5
   24ad8:	b.ne	24ab4 <scols_init_debug@@SMARTCOLS_2.25+0xf954>  // b.any
   24adc:	cmp	x2, #0x1
   24ae0:	b.eq	24b60 <scols_init_debug@@SMARTCOLS_2.25+0xfa00>  // b.none
   24ae4:	add	x20, x19, x2
   24ae8:	mov	x3, x19
   24aec:	mov	x4, x20
   24af0:	mov	x2, x24
   24af4:	mov	x1, x28
   24af8:	mov	x0, x27
   24afc:	bl	7590 <snprintf@plt>
   24b00:	tbnz	w0, #31, 24b40 <scols_init_debug@@SMARTCOLS_2.25+0xf9e0>
   24b04:	cmp	x28, w0, sxtw
   24b08:	sxtw	x0, w0
   24b0c:	b.ls	24b40 <scols_init_debug@@SMARTCOLS_2.25+0xf9e0>  // b.plast
   24b10:	add	x27, x27, x0
   24b14:	sub	x28, x28, x0
   24b18:	add	x19, x20, #0x1
   24b1c:	mov	w1, #0x1                   	// #1
   24b20:	b	24a58 <scols_init_debug@@SMARTCOLS_2.25+0xf8f8>
   24b24:	mov	x3, x19
   24b28:	mov	x2, x25
   24b2c:	mov	x1, x28
   24b30:	mov	x0, x27
   24b34:	mov	x20, x19
   24b38:	bl	7590 <snprintf@plt>
   24b3c:	tbz	w0, #31, 24b04 <scols_init_debug@@SMARTCOLS_2.25+0xf9a4>
   24b40:	mov	x0, #0x0                   	// #0
   24b44:	ldp	x19, x20, [sp, #16]
   24b48:	ldp	x21, x22, [sp, #32]
   24b4c:	ldp	x23, x24, [sp, #48]
   24b50:	ldp	x25, x26, [sp, #64]
   24b54:	ldp	x27, x28, [sp, #80]
   24b58:	ldp	x29, x30, [sp], #96
   24b5c:	ret
   24b60:	mov	x3, x19
   24b64:	mov	x4, x20
   24b68:	mov	x1, x28
   24b6c:	mov	x0, x27
   24b70:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   24b74:	add	x2, x2, #0xbb8
   24b78:	bl	7590 <snprintf@plt>
   24b7c:	b	24b00 <scols_init_debug@@SMARTCOLS_2.25+0xf9a0>
   24b80:	mov	x27, x0
   24b84:	b	24a70 <scols_init_debug@@SMARTCOLS_2.25+0xf910>
   24b88:	lsl	w6, w3, #3
   24b8c:	mov	x11, x0
   24b90:	subs	w6, w6, #0x4
   24b94:	b.mi	24ccc <scols_init_debug@@SMARTCOLS_2.25+0xfb6c>  // b.first
   24b98:	cbz	x1, 24ccc <scols_init_debug@@SMARTCOLS_2.25+0xfb6c>
   24b9c:	mov	x8, x0
   24ba0:	sxtw	x5, w6
   24ba4:	mov	x0, #0x0                   	// #0
   24ba8:	mov	w14, #0x2                   	// #2
   24bac:	mov	w13, #0x3                   	// #3
   24bb0:	mov	w12, #0x1                   	// #1
   24bb4:	b	24c8c <scols_init_debug@@SMARTCOLS_2.25+0xfb2c>
   24bb8:	lsr	x4, x5, #6
   24bbc:	ldr	x4, [x2, x4, lsl #3]
   24bc0:	lsr	x4, x4, x6
   24bc4:	ands	x4, x4, #0x1
   24bc8:	csel	w15, w14, w13, eq  // eq = none
   24bcc:	cmp	x4, #0x0
   24bd0:	csel	w4, wzr, w12, eq  // eq = none
   24bd4:	add	x7, x5, #0x1
   24bd8:	cmp	x3, x7, lsr #3
   24bdc:	b.ls	24bf8 <scols_init_debug@@SMARTCOLS_2.25+0xfa98>  // b.plast
   24be0:	lsr	x7, x7, #6
   24be4:	add	w10, w6, #0x1
   24be8:	ldr	x9, [x2, x7, lsl #3]
   24bec:	lsr	x7, x9, x10
   24bf0:	tst	x7, #0x1
   24bf4:	csel	w4, w4, w15, eq  // eq = none
   24bf8:	add	x7, x5, #0x2
   24bfc:	cmp	x3, x7, lsr #3
   24c00:	b.ls	24c24 <scols_init_debug@@SMARTCOLS_2.25+0xfac4>  // b.plast
   24c04:	lsr	x7, x7, #6
   24c08:	orr	w9, w4, #0x4
   24c0c:	add	w15, w6, #0x2
   24c10:	ldr	x10, [x2, x7, lsl #3]
   24c14:	sxtb	w7, w9
   24c18:	lsr	x9, x10, x15
   24c1c:	tst	x9, #0x1
   24c20:	csel	w4, w7, w4, ne  // ne = any
   24c24:	add	x7, x5, #0x3
   24c28:	cmp	x0, #0x0
   24c2c:	cset	w15, eq  // eq = none
   24c30:	cmp	x3, x7, lsr #3
   24c34:	b.ls	24ca0 <scols_init_debug@@SMARTCOLS_2.25+0xfb40>  // b.plast
   24c38:	lsr	x7, x7, #6
   24c3c:	add	w10, w6, #0x3
   24c40:	ldr	x9, [x2, x7, lsl #3]
   24c44:	lsr	x7, x9, x10
   24c48:	tbz	w7, #0, 24ca0 <scols_init_debug@@SMARTCOLS_2.25+0xfb40>
   24c4c:	orr	w4, w4, #0x8
   24c50:	cmp	x0, #0x0
   24c54:	csel	x0, x0, x8, ne  // ne = any
   24c58:	sxtb	w4, w4
   24c5c:	cmp	w4, #0x9
   24c60:	add	w7, w4, #0x57
   24c64:	b.le	24cac <scols_init_debug@@SMARTCOLS_2.25+0xfb4c>
   24c68:	mov	x4, x8
   24c6c:	subs	w6, w6, #0x4
   24c70:	strb	w7, [x4], #1
   24c74:	b.mi	24cc0 <scols_init_debug@@SMARTCOLS_2.25+0xfb60>  // b.first
   24c78:	sub	x7, x4, x11
   24c7c:	sub	x5, x5, #0x4
   24c80:	cmp	x7, x1
   24c84:	b.eq	24cc0 <scols_init_debug@@SMARTCOLS_2.25+0xfb60>  // b.none
   24c88:	mov	x8, x4
   24c8c:	cmp	x3, x5, lsr #3
   24c90:	b.hi	24bb8 <scols_init_debug@@SMARTCOLS_2.25+0xfa58>  // b.pmore
   24c94:	mov	w15, #0x2                   	// #2
   24c98:	mov	w4, #0x0                   	// #0
   24c9c:	b	24bd4 <scols_init_debug@@SMARTCOLS_2.25+0xfa74>
   24ca0:	cmp	w4, #0x0
   24ca4:	ccmp	w15, #0x0, #0x4, ne  // ne = any
   24ca8:	csel	x0, x0, x8, eq  // eq = none
   24cac:	add	w7, w4, #0x30
   24cb0:	mov	x4, x8
   24cb4:	subs	w6, w6, #0x4
   24cb8:	strb	w7, [x4], #1
   24cbc:	b.pl	24c78 <scols_init_debug@@SMARTCOLS_2.25+0xfb18>  // b.nfrst
   24cc0:	strb	wzr, [x4]
   24cc4:	cbz	x0, 24cd4 <scols_init_debug@@SMARTCOLS_2.25+0xfb74>
   24cc8:	ret
   24ccc:	mov	x8, x11
   24cd0:	strb	wzr, [x8], #-1
   24cd4:	mov	x0, x8
   24cd8:	ret
   24cdc:	nop
   24ce0:	stp	x29, x30, [sp, #-96]!
   24ce4:	mov	x29, sp
   24ce8:	stp	x19, x20, [sp, #16]
   24cec:	stp	x21, x22, [sp, #32]
   24cf0:	mov	x22, x1
   24cf4:	stp	x23, x24, [sp, #48]
   24cf8:	mov	x24, x0
   24cfc:	mov	x23, x2
   24d00:	str	x25, [sp, #64]
   24d04:	str	x0, [sp, #88]
   24d08:	bl	72c0 <strlen@plt>
   24d0c:	sxtw	x19, w0
   24d10:	cmp	w0, #0x1
   24d14:	sub	x19, x19, #0x1
   24d18:	add	x19, x24, x19
   24d1c:	b.le	24d34 <scols_init_debug@@SMARTCOLS_2.25+0xfbd4>
   24d20:	mov	x0, x24
   24d24:	mov	w1, #0x7830                	// #30768
   24d28:	ldrh	w2, [x0], #2
   24d2c:	cmp	w2, w1
   24d30:	csel	x24, x0, x24, eq  // eq = none
   24d34:	mov	x2, x23
   24d38:	mov	x0, x22
   24d3c:	mov	w1, #0x0                   	// #0
   24d40:	bl	77f0 <memset@plt>
   24d44:	cmp	x24, x19
   24d48:	mov	x20, #0x0                   	// #0
   24d4c:	mov	x25, #0x1                   	// #1
   24d50:	b.hi	24e3c <scols_init_debug@@SMARTCOLS_2.25+0xfcdc>  // b.pmore
   24d54:	nop
   24d58:	ldrsb	w21, [x19]
   24d5c:	cmp	w21, #0x2c
   24d60:	b.ne	24d6c <scols_init_debug@@SMARTCOLS_2.25+0xfc0c>  // b.any
   24d64:	ldursb	w21, [x19, #-1]
   24d68:	sub	x19, x19, #0x1
   24d6c:	sub	w0, w21, #0x30
   24d70:	cmp	w0, #0x9
   24d74:	b.ls	24d94 <scols_init_debug@@SMARTCOLS_2.25+0xfc34>  // b.plast
   24d78:	bl	7580 <__ctype_tolower_loc@plt>
   24d7c:	ldr	x0, [x0]
   24d80:	ldr	w0, [x0, w21, sxtw #2]
   24d84:	sub	w1, w0, #0x61
   24d88:	cmp	w1, #0x5
   24d8c:	b.hi	24e58 <scols_init_debug@@SMARTCOLS_2.25+0xfcf8>  // b.pmore
   24d90:	sub	w0, w0, #0x57
   24d94:	tbz	w0, #0, 24db4 <scols_init_debug@@SMARTCOLS_2.25+0xfc54>
   24d98:	cmp	x23, x20, lsr #3
   24d9c:	b.ls	24db4 <scols_init_debug@@SMARTCOLS_2.25+0xfc54>  // b.plast
   24da0:	lsr	x3, x20, #6
   24da4:	lsl	x1, x25, x20
   24da8:	ldr	x2, [x22, x3, lsl #3]
   24dac:	orr	x1, x2, x1
   24db0:	str	x1, [x22, x3, lsl #3]
   24db4:	tbz	w0, #1, 24ddc <scols_init_debug@@SMARTCOLS_2.25+0xfc7c>
   24db8:	add	w1, w20, #0x1
   24dbc:	add	w2, w20, #0x1
   24dc0:	cmp	x23, x1, lsr #3
   24dc4:	b.ls	24ddc <scols_init_debug@@SMARTCOLS_2.25+0xfc7c>  // b.plast
   24dc8:	lsr	x1, x1, #6
   24dcc:	lsl	x2, x25, x2
   24dd0:	ldr	x3, [x22, x1, lsl #3]
   24dd4:	orr	x2, x3, x2
   24dd8:	str	x2, [x22, x1, lsl #3]
   24ddc:	tbz	w0, #2, 24e04 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   24de0:	add	w1, w20, #0x2
   24de4:	add	w2, w20, #0x2
   24de8:	cmp	x23, x1, lsr #3
   24dec:	b.ls	24e04 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>  // b.plast
   24df0:	lsr	x1, x1, #6
   24df4:	lsl	x2, x25, x2
   24df8:	ldr	x3, [x22, x1, lsl #3]
   24dfc:	orr	x2, x3, x2
   24e00:	str	x2, [x22, x1, lsl #3]
   24e04:	tbz	w0, #3, 24e2c <scols_init_debug@@SMARTCOLS_2.25+0xfccc>
   24e08:	add	w0, w20, #0x3
   24e0c:	add	w1, w20, #0x3
   24e10:	cmp	x23, x0, lsr #3
   24e14:	b.ls	24e2c <scols_init_debug@@SMARTCOLS_2.25+0xfccc>  // b.plast
   24e18:	lsr	x0, x0, #6
   24e1c:	lsl	x1, x25, x1
   24e20:	ldr	x2, [x22, x0, lsl #3]
   24e24:	orr	x1, x2, x1
   24e28:	str	x1, [x22, x0, lsl #3]
   24e2c:	sub	x19, x19, #0x1
   24e30:	add	x20, x20, #0x4
   24e34:	cmp	x24, x19
   24e38:	b.ls	24d58 <scols_init_debug@@SMARTCOLS_2.25+0xfbf8>  // b.plast
   24e3c:	mov	w0, #0x0                   	// #0
   24e40:	ldp	x19, x20, [sp, #16]
   24e44:	ldp	x21, x22, [sp, #32]
   24e48:	ldp	x23, x24, [sp, #48]
   24e4c:	ldr	x25, [sp, #64]
   24e50:	ldp	x29, x30, [sp], #96
   24e54:	ret
   24e58:	mov	w0, #0xffffffff            	// #-1
   24e5c:	ldp	x19, x20, [sp, #16]
   24e60:	ldp	x21, x22, [sp, #32]
   24e64:	ldp	x23, x24, [sp, #48]
   24e68:	ldr	x25, [sp, #64]
   24e6c:	ldp	x29, x30, [sp], #96
   24e70:	ret
   24e74:	nop
   24e78:	stp	x29, x30, [sp, #-144]!
   24e7c:	mov	x29, sp
   24e80:	str	w3, [sp, #120]
   24e84:	add	x3, sp, #0x88
   24e88:	stp	x19, x20, [sp, #16]
   24e8c:	mov	x20, x2
   24e90:	stp	x21, x22, [sp, #32]
   24e94:	mov	x21, x0
   24e98:	lsl	x22, x2, #3
   24e9c:	mov	x0, x1
   24ea0:	stp	x23, x24, [sp, #48]
   24ea4:	mov	x24, #0x1                   	// #1
   24ea8:	stp	x25, x26, [sp, #64]
   24eac:	mov	x25, x1
   24eb0:	mov	w1, #0x0                   	// #0
   24eb4:	stp	x27, x28, [sp, #80]
   24eb8:	str	x3, [sp, #96]
   24ebc:	str	xzr, [sp, #136]
   24ec0:	bl	77f0 <memset@plt>
   24ec4:	cbz	x21, 24fc8 <scols_init_debug@@SMARTCOLS_2.25+0xfe68>
   24ec8:	mov	x0, x21
   24ecc:	mov	w1, #0x2c                  	// #44
   24ed0:	bl	7c60 <strchr@plt>
   24ed4:	mov	x23, x0
   24ed8:	cbz	x0, 24ee0 <scols_init_debug@@SMARTCOLS_2.25+0xfd80>
   24edc:	add	x23, x0, #0x1
   24ee0:	bl	7fd0 <__errno_location@plt>
   24ee4:	str	wzr, [x0]
   24ee8:	mov	x26, x0
   24eec:	ldrsb	w19, [x21]
   24ef0:	cbz	w19, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   24ef4:	bl	7ae0 <__ctype_b_loc@plt>
   24ef8:	mov	x28, x0
   24efc:	ldr	x0, [x0]
   24f00:	ldrh	w0, [x0, w19, sxtw #1]
   24f04:	tbz	w0, #11, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   24f08:	ldr	x1, [sp, #96]
   24f0c:	mov	x0, x21
   24f10:	mov	w2, #0xa                   	// #10
   24f14:	bl	72b0 <strtoul@plt>
   24f18:	mov	x27, x0
   24f1c:	ldr	w1, [x26]
   24f20:	mov	w19, w0
   24f24:	cbnz	w1, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   24f28:	ldr	x3, [sp, #136]
   24f2c:	cmp	x21, x3
   24f30:	b.eq	250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>  // b.none
   24f34:	cbz	x3, 25100 <scols_init_debug@@SMARTCOLS_2.25+0xffa0>
   24f38:	mov	x0, x3
   24f3c:	mov	w1, #0x2d                  	// #45
   24f40:	str	x3, [sp, #112]
   24f44:	bl	7c60 <strchr@plt>
   24f48:	str	x0, [sp, #104]
   24f4c:	cbz	x0, 25100 <scols_init_debug@@SMARTCOLS_2.25+0xffa0>
   24f50:	ldr	x3, [sp, #112]
   24f54:	mov	w1, #0x2c                  	// #44
   24f58:	mov	x0, x3
   24f5c:	bl	7c60 <strchr@plt>
   24f60:	mov	x21, x0
   24f64:	ldr	x2, [sp, #104]
   24f68:	add	x7, x2, #0x1
   24f6c:	cbz	x0, 25170 <scols_init_debug@@SMARTCOLS_2.25+0x10010>
   24f70:	add	x21, x0, #0x1
   24f74:	mov	w3, w27
   24f78:	cmp	x21, x7
   24f7c:	mov	w1, #0x1                   	// #1
   24f80:	b.hi	2504c <scols_init_debug@@SMARTCOLS_2.25+0xfeec>  // b.pmore
   24f84:	ldr	w0, [sp, #120]
   24f88:	cbnz	w0, 24fe0 <scols_init_debug@@SMARTCOLS_2.25+0xfe80>
   24f8c:	nop
   24f90:	lsr	w0, w19, #3
   24f94:	mov	w4, w19
   24f98:	lsl	x2, x24, x19
   24f9c:	cmp	x20, x0
   24fa0:	add	w19, w19, w1
   24fa4:	b.ls	24fb8 <scols_init_debug@@SMARTCOLS_2.25+0xfe58>  // b.plast
   24fa8:	lsr	x4, x4, #6
   24fac:	ldr	x0, [x25, x4, lsl #3]
   24fb0:	orr	x0, x0, x2
   24fb4:	str	x0, [x25, x4, lsl #3]
   24fb8:	cmp	w19, w3
   24fbc:	b.ls	24f90 <scols_init_debug@@SMARTCOLS_2.25+0xfe30>  // b.plast
   24fc0:	mov	x21, x23
   24fc4:	cbnz	x21, 24ec8 <scols_init_debug@@SMARTCOLS_2.25+0xfd68>
   24fc8:	ldr	x0, [sp, #136]
   24fcc:	cbz	x0, 250e4 <scols_init_debug@@SMARTCOLS_2.25+0xff84>
   24fd0:	ldrsb	w0, [x0]
   24fd4:	cmp	w0, #0x0
   24fd8:	cset	w0, ne  // ne = any
   24fdc:	b	250e4 <scols_init_debug@@SMARTCOLS_2.25+0xff84>
   24fe0:	cmp	x22, w19, uxtw
   24fe4:	mov	w4, w19
   24fe8:	lsl	x7, x24, x19
   24fec:	add	w19, w19, w1
   24ff0:	b.ls	2502c <scols_init_debug@@SMARTCOLS_2.25+0xfecc>  // b.plast
   24ff4:	nop
   24ff8:	lsr	x0, x4, #6
   24ffc:	cmp	x20, x4, lsr #3
   25000:	b.ls	25010 <scols_init_debug@@SMARTCOLS_2.25+0xfeb0>  // b.plast
   25004:	ldr	x2, [x25, x0, lsl #3]
   25008:	orr	x2, x2, x7
   2500c:	str	x2, [x25, x0, lsl #3]
   25010:	cmp	w19, w3
   25014:	b.hi	24fc0 <scols_init_debug@@SMARTCOLS_2.25+0xfe60>  // b.pmore
   25018:	cmp	x22, w19, uxtw
   2501c:	mov	w4, w19
   25020:	lsl	x7, x24, x19
   25024:	add	w19, w19, w1
   25028:	b.hi	24ff8 <scols_init_debug@@SMARTCOLS_2.25+0xfe98>  // b.pmore
   2502c:	mov	w0, #0x2                   	// #2
   25030:	ldp	x19, x20, [sp, #16]
   25034:	ldp	x21, x22, [sp, #32]
   25038:	ldp	x23, x24, [sp, #48]
   2503c:	ldp	x25, x26, [sp, #64]
   25040:	ldp	x27, x28, [sp, #80]
   25044:	ldp	x29, x30, [sp], #144
   25048:	ret
   2504c:	str	wzr, [sp, #124]
   25050:	ldrsb	w0, [x2, #1]
   25054:	cbz	w0, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   25058:	ldr	x1, [x28]
   2505c:	ldrh	w0, [x1, w0, sxtw #1]
   25060:	tbz	w0, #11, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   25064:	ldr	x1, [sp, #96]
   25068:	mov	x0, x7
   2506c:	mov	w2, #0xa                   	// #10
   25070:	str	x7, [sp, #104]
   25074:	bl	72b0 <strtoul@plt>
   25078:	mov	x8, x0
   2507c:	ldr	w1, [x26]
   25080:	mov	w3, w0
   25084:	cbnz	w1, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   25088:	ldr	x7, [sp, #104]
   2508c:	ldr	x0, [sp, #136]
   25090:	cmp	x7, x0
   25094:	b.eq	250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>  // b.none
   25098:	cbz	x0, 2510c <scols_init_debug@@SMARTCOLS_2.25+0xffac>
   2509c:	ldrsb	w1, [x0]
   250a0:	cbz	w1, 2510c <scols_init_debug@@SMARTCOLS_2.25+0xffac>
   250a4:	mov	w1, #0x3a                  	// #58
   250a8:	str	x8, [sp, #104]
   250ac:	str	w8, [sp, #112]
   250b0:	bl	7c60 <strchr@plt>
   250b4:	ldr	w3, [sp, #112]
   250b8:	ldr	x8, [sp, #104]
   250bc:	cbz	x0, 2510c <scols_init_debug@@SMARTCOLS_2.25+0xffac>
   250c0:	ldr	w1, [sp, #124]
   250c4:	add	x4, x0, #0x1
   250c8:	cmp	w1, #0x0
   250cc:	mov	w1, #0x1                   	// #1
   250d0:	ccmp	x4, x21, #0x0, eq  // eq = none
   250d4:	b.cc	25114 <scols_init_debug@@SMARTCOLS_2.25+0xffb4>  // b.lo, b.ul, b.last
   250d8:	cmp	w27, w8
   250dc:	b.ls	24f84 <scols_init_debug@@SMARTCOLS_2.25+0xfe24>  // b.plast
   250e0:	mov	w0, #0x1                   	// #1
   250e4:	ldp	x19, x20, [sp, #16]
   250e8:	ldp	x21, x22, [sp, #32]
   250ec:	ldp	x23, x24, [sp, #48]
   250f0:	ldp	x25, x26, [sp, #64]
   250f4:	ldp	x27, x28, [sp, #80]
   250f8:	ldp	x29, x30, [sp], #144
   250fc:	ret
   25100:	mov	w3, w27
   25104:	mov	w1, #0x1                   	// #1
   25108:	b	24f84 <scols_init_debug@@SMARTCOLS_2.25+0xfe24>
   2510c:	mov	w1, #0x1                   	// #1
   25110:	b	250d8 <scols_init_debug@@SMARTCOLS_2.25+0xff78>
   25114:	ldrsb	w0, [x0, #1]
   25118:	str	x8, [sp, #112]
   2511c:	str	w3, [sp, #124]
   25120:	cbz	w0, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   25124:	ldr	x1, [x28]
   25128:	ldrh	w0, [x1, w0, sxtw #1]
   2512c:	tbz	w0, #11, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   25130:	ldr	x1, [sp, #96]
   25134:	mov	w2, #0xa                   	// #10
   25138:	mov	x0, x4
   2513c:	str	x4, [sp, #104]
   25140:	bl	72b0 <strtoul@plt>
   25144:	mov	w1, w0
   25148:	ldr	w2, [x26]
   2514c:	cbnz	w2, 250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   25150:	ldr	x4, [sp, #104]
   25154:	ldr	x2, [sp, #136]
   25158:	cmp	x4, x2
   2515c:	b.eq	250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>  // b.none
   25160:	ldr	w3, [sp, #124]
   25164:	ldr	x8, [sp, #112]
   25168:	cbnz	w0, 250d8 <scols_init_debug@@SMARTCOLS_2.25+0xff78>
   2516c:	b	250e0 <scols_init_debug@@SMARTCOLS_2.25+0xff80>
   25170:	mov	w0, #0x1                   	// #1
   25174:	str	w0, [sp, #124]
   25178:	b	25050 <scols_init_debug@@SMARTCOLS_2.25+0xfef0>
   2517c:	nop
   25180:	stp	x29, x30, [sp, #-272]!
   25184:	mov	x29, sp
   25188:	stp	x19, x20, [sp, #16]
   2518c:	mov	x20, x1
   25190:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25194:	str	q0, [sp, #96]
   25198:	str	q1, [sp, #112]
   2519c:	str	q2, [sp, #128]
   251a0:	str	q3, [sp, #144]
   251a4:	str	q4, [sp, #160]
   251a8:	str	q5, [sp, #176]
   251ac:	str	q6, [sp, #192]
   251b0:	str	q7, [sp, #208]
   251b4:	stp	x2, x3, [sp, #224]
   251b8:	stp	x4, x5, [sp, #240]
   251bc:	stp	x6, x7, [sp, #256]
   251c0:	cbz	x0, 251d0 <scols_init_debug@@SMARTCOLS_2.25+0x10070>
   251c4:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   251c8:	ldr	w1, [x1, #2916]
   251cc:	tbz	w1, #24, 2522c <scols_init_debug@@SMARTCOLS_2.25+0x100cc>
   251d0:	ldr	x19, [x19, #4008]
   251d4:	add	x0, sp, #0x110
   251d8:	add	x5, sp, #0x110
   251dc:	stp	x0, x5, [sp, #64]
   251e0:	mov	w3, #0xffffff80            	// #-128
   251e4:	add	x2, sp, #0xe0
   251e8:	mov	w4, #0xffffffd0            	// #-48
   251ec:	str	x2, [sp, #80]
   251f0:	mov	x1, x20
   251f4:	stp	w4, w3, [sp, #88]
   251f8:	add	x2, sp, #0x20
   251fc:	ldp	x4, x5, [sp, #64]
   25200:	ldr	x0, [x19]
   25204:	stp	x4, x5, [sp, #32]
   25208:	ldp	x4, x5, [sp, #80]
   2520c:	stp	x4, x5, [sp, #48]
   25210:	bl	7fa0 <vfprintf@plt>
   25214:	ldr	x1, [x19]
   25218:	mov	w0, #0xa                   	// #10
   2521c:	bl	74e0 <fputc@plt>
   25220:	ldp	x19, x20, [sp, #16]
   25224:	ldp	x29, x30, [sp], #272
   25228:	ret
   2522c:	ldr	x3, [x19, #4008]
   25230:	mov	x2, x0
   25234:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25238:	add	x1, x1, #0xb30
   2523c:	ldr	x0, [x3]
   25240:	bl	80f0 <fprintf@plt>
   25244:	b	251d0 <scols_init_debug@@SMARTCOLS_2.25+0x10070>
   25248:	stp	x29, x30, [sp, #-288]!
   2524c:	mov	x10, x0
   25250:	mov	w9, #0xffffffc8            	// #-56
   25254:	mov	x29, sp
   25258:	str	x19, [sp, #16]
   2525c:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25260:	add	x11, sp, #0xe0
   25264:	add	x0, sp, #0x120
   25268:	ldr	x19, [x19, #4008]
   2526c:	mov	w8, #0xffffff80            	// #-128
   25270:	stp	x0, x0, [sp, #64]
   25274:	str	x11, [sp, #80]
   25278:	stp	w9, w8, [sp, #88]
   2527c:	ldp	x12, x13, [sp, #64]
   25280:	ldp	x8, x9, [sp, #80]
   25284:	ldr	x0, [x19]
   25288:	stp	x12, x13, [sp, #32]
   2528c:	stp	x8, x9, [sp, #48]
   25290:	str	q0, [sp, #96]
   25294:	str	q1, [sp, #112]
   25298:	str	q2, [sp, #128]
   2529c:	str	q3, [sp, #144]
   252a0:	str	q4, [sp, #160]
   252a4:	str	q5, [sp, #176]
   252a8:	str	q6, [sp, #192]
   252ac:	str	q7, [sp, #208]
   252b0:	stp	x1, x2, [sp, #232]
   252b4:	mov	x1, x10
   252b8:	add	x2, sp, #0x20
   252bc:	stp	x3, x4, [sp, #248]
   252c0:	stp	x5, x6, [sp, #264]
   252c4:	str	x7, [sp, #280]
   252c8:	bl	7fa0 <vfprintf@plt>
   252cc:	ldr	x1, [x19]
   252d0:	mov	w0, #0xa                   	// #10
   252d4:	bl	74e0 <fputc@plt>
   252d8:	ldr	x19, [sp, #16]
   252dc:	ldp	x29, x30, [sp], #288
   252e0:	ret
   252e4:	nop
   252e8:	stp	x29, x30, [sp, #-64]!
   252ec:	mov	x29, sp
   252f0:	stp	x19, x20, [sp, #16]
   252f4:	adrp	x19, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   252f8:	ldr	w0, [x19, #2916]
   252fc:	cbz	w0, 2530c <scols_init_debug@@SMARTCOLS_2.25+0x101ac>
   25300:	ldp	x19, x20, [sp, #16]
   25304:	ldp	x29, x30, [sp], #64
   25308:	ret
   2530c:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25310:	add	x0, x0, #0xbd8
   25314:	bl	7ff0 <getenv@plt>
   25318:	mov	w1, #0x2                   	// #2
   2531c:	cbz	x0, 25360 <scols_init_debug@@SMARTCOLS_2.25+0x10200>
   25320:	add	x1, sp, #0x38
   25324:	mov	w2, #0x0                   	// #0
   25328:	str	x21, [sp, #32]
   2532c:	bl	72b0 <strtoul@plt>
   25330:	mov	x20, x0
   25334:	mov	w21, w0
   25338:	ldr	x0, [sp, #56]
   2533c:	cbz	x0, 25350 <scols_init_debug@@SMARTCOLS_2.25+0x101f0>
   25340:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   25344:	add	x1, x1, #0xca8
   25348:	bl	7ab0 <strcmp@plt>
   2534c:	cbz	w0, 25370 <scols_init_debug@@SMARTCOLS_2.25+0x10210>
   25350:	str	w20, [x19, #2916]
   25354:	mov	w1, #0x2                   	// #2
   25358:	cbnz	w20, 25378 <scols_init_debug@@SMARTCOLS_2.25+0x10218>
   2535c:	ldr	x21, [sp, #32]
   25360:	str	w1, [x19, #2916]
   25364:	ldp	x19, x20, [sp, #16]
   25368:	ldp	x29, x30, [sp], #64
   2536c:	ret
   25370:	mov	w21, #0xffff                	// #65535
   25374:	str	w21, [x19, #2916]
   25378:	bl	7490 <getuid@plt>
   2537c:	mov	w20, w0
   25380:	bl	7400 <geteuid@plt>
   25384:	cmp	w20, w0
   25388:	b.eq	253d4 <scols_init_debug@@SMARTCOLS_2.25+0x10274>  // b.none
   2538c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25390:	orr	w21, w21, #0x1000000
   25394:	str	w21, [x19, #2916]
   25398:	ldr	x0, [x0, #4008]
   2539c:	ldr	x20, [x0]
   253a0:	bl	7630 <getpid@plt>
   253a4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   253a8:	mov	w2, w0
   253ac:	add	x3, x3, #0xbe8
   253b0:	mov	x0, x20
   253b4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   253b8:	add	x1, x1, #0xcd0
   253bc:	bl	80f0 <fprintf@plt>
   253c0:	ldr	w1, [x19, #2916]
   253c4:	ldr	x21, [sp, #32]
   253c8:	orr	w1, w1, #0x2
   253cc:	str	w1, [x19, #2916]
   253d0:	b	25364 <scols_init_debug@@SMARTCOLS_2.25+0x10204>
   253d4:	bl	7b80 <getgid@plt>
   253d8:	mov	w20, w0
   253dc:	bl	73c0 <getegid@plt>
   253e0:	cmp	w20, w0
   253e4:	b.ne	2538c <scols_init_debug@@SMARTCOLS_2.25+0x1022c>  // b.any
   253e8:	orr	w1, w21, #0x2
   253ec:	str	w1, [x19, #2916]
   253f0:	ldr	x21, [sp, #32]
   253f4:	b	25364 <scols_init_debug@@SMARTCOLS_2.25+0x10204>
   253f8:	cbz	x0, 25408 <scols_init_debug@@SMARTCOLS_2.25+0x102a8>
   253fc:	ldr	w1, [x0, #16]
   25400:	add	w1, w1, #0x1
   25404:	str	w1, [x0, #16]
   25408:	ret
   2540c:	nop
   25410:	stp	x29, x30, [sp, #-48]!
   25414:	mov	x29, sp
   25418:	stp	x19, x20, [sp, #16]
   2541c:	mov	x20, x0
   25420:	ldr	w0, [x0]
   25424:	tbz	w0, #31, 254c8 <scols_init_debug@@SMARTCOLS_2.25+0x10368>
   25428:	mov	x19, x1
   2542c:	cbz	x1, 25440 <scols_init_debug@@SMARTCOLS_2.25+0x102e0>
   25430:	mov	x0, x1
   25434:	bl	7930 <strdup@plt>
   25438:	mov	x19, x0
   2543c:	cbz	x0, 254ec <scols_init_debug@@SMARTCOLS_2.25+0x1038c>
   25440:	ldr	x0, [x20, #24]
   25444:	bl	7b50 <free@plt>
   25448:	str	x19, [x20, #24]
   2544c:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   25450:	ldr	w1, [x0, #2916]
   25454:	and	w0, w1, #0x4
   25458:	tbnz	w1, #2, 25468 <scols_init_debug@@SMARTCOLS_2.25+0x10308>
   2545c:	ldp	x19, x20, [sp, #16]
   25460:	ldp	x29, x30, [sp], #48
   25464:	ret
   25468:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2546c:	str	x21, [sp, #32]
   25470:	ldr	x0, [x0, #4008]
   25474:	ldr	x21, [x0]
   25478:	bl	7630 <getpid@plt>
   2547c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25480:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25484:	add	x4, x4, #0x108
   25488:	add	x3, x3, #0xbe8
   2548c:	mov	w2, w0
   25490:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25494:	mov	x0, x21
   25498:	add	x1, x1, #0xb58
   2549c:	bl	80f0 <fprintf@plt>
   254a0:	mov	x2, x19
   254a4:	mov	x0, x20
   254a8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   254ac:	add	x1, x1, #0xc10
   254b0:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   254b4:	mov	w0, #0x0                   	// #0
   254b8:	ldp	x19, x20, [sp, #16]
   254bc:	ldr	x21, [sp, #32]
   254c0:	ldp	x29, x30, [sp], #48
   254c4:	ret
   254c8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   254cc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   254d0:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   254d4:	add	x3, x3, #0xda8
   254d8:	add	x1, x1, #0xbf0
   254dc:	add	x0, x0, #0xc00
   254e0:	mov	w2, #0x6d                  	// #109
   254e4:	str	x21, [sp, #32]
   254e8:	bl	7fc0 <__assert_fail@plt>
   254ec:	mov	w0, #0xfffffff4            	// #-12
   254f0:	b	2545c <scols_init_debug@@SMARTCOLS_2.25+0x102fc>
   254f4:	nop
   254f8:	cbz	x0, 25504 <scols_init_debug@@SMARTCOLS_2.25+0x103a4>
   254fc:	ldr	x0, [x0, #24]
   25500:	ret
   25504:	mov	x0, #0x0                   	// #0
   25508:	ret
   2550c:	nop
   25510:	stp	x29, x30, [sp, #-48]!
   25514:	mov	x29, sp
   25518:	stp	x19, x20, [sp, #16]
   2551c:	mov	x20, x0
   25520:	mov	x19, x1
   25524:	cbz	x1, 25538 <scols_init_debug@@SMARTCOLS_2.25+0x103d8>
   25528:	mov	x0, x1
   2552c:	bl	7930 <strdup@plt>
   25530:	mov	x19, x0
   25534:	cbz	x0, 255d4 <scols_init_debug@@SMARTCOLS_2.25+0x10474>
   25538:	ldr	w0, [x20]
   2553c:	tbnz	w0, #31, 2554c <scols_init_debug@@SMARTCOLS_2.25+0x103ec>
   25540:	bl	7970 <close@plt>
   25544:	mov	w0, #0xffffffff            	// #-1
   25548:	str	w0, [x20]
   2554c:	ldr	x0, [x20, #8]
   25550:	bl	7b50 <free@plt>
   25554:	str	x19, [x20, #8]
   25558:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2555c:	ldr	w1, [x0, #2916]
   25560:	and	w0, w1, #0x4
   25564:	tbnz	w1, #2, 25574 <scols_init_debug@@SMARTCOLS_2.25+0x10414>
   25568:	ldp	x19, x20, [sp, #16]
   2556c:	ldp	x29, x30, [sp], #48
   25570:	ret
   25574:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25578:	str	x21, [sp, #32]
   2557c:	ldr	x0, [x0, #4008]
   25580:	ldr	x21, [x0]
   25584:	bl	7630 <getpid@plt>
   25588:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2558c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25590:	add	x4, x4, #0x108
   25594:	add	x3, x3, #0xbe8
   25598:	mov	w2, w0
   2559c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   255a0:	mov	x0, x21
   255a4:	add	x1, x1, #0xb58
   255a8:	bl	80f0 <fprintf@plt>
   255ac:	mov	x2, x19
   255b0:	mov	x0, x20
   255b4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   255b8:	add	x1, x1, #0xc28
   255bc:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   255c0:	mov	w0, #0x0                   	// #0
   255c4:	ldp	x19, x20, [sp, #16]
   255c8:	ldr	x21, [sp, #32]
   255cc:	ldp	x29, x30, [sp], #48
   255d0:	ret
   255d4:	mov	w0, #0xfffffff4            	// #-12
   255d8:	b	25568 <scols_init_debug@@SMARTCOLS_2.25+0x10408>
   255dc:	nop
   255e0:	cbz	x0, 255ec <scols_init_debug@@SMARTCOLS_2.25+0x1048c>
   255e4:	ldr	x0, [x0, #8]
   255e8:	ret
   255ec:	mov	x0, #0x0                   	// #0
   255f0:	ret
   255f4:	nop
   255f8:	stp	x29, x30, [sp, #-32]!
   255fc:	adrp	x3, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   25600:	mov	x29, sp
   25604:	stp	x19, x20, [sp, #16]
   25608:	mov	x19, x0
   2560c:	ldr	w0, [x3, #2916]
   25610:	str	x1, [x19, #4128]
   25614:	str	x2, [x19, #4136]
   25618:	tbnz	w0, #2, 2562c <scols_init_debug@@SMARTCOLS_2.25+0x104cc>
   2561c:	mov	w0, #0x0                   	// #0
   25620:	ldp	x19, x20, [sp, #16]
   25624:	ldp	x29, x30, [sp], #32
   25628:	ret
   2562c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25630:	ldr	x0, [x0, #4008]
   25634:	ldr	x20, [x0]
   25638:	bl	7630 <getpid@plt>
   2563c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25640:	mov	w2, w0
   25644:	add	x4, x4, #0x108
   25648:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2564c:	add	x3, x3, #0xbe8
   25650:	mov	x0, x20
   25654:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25658:	add	x1, x1, #0xb58
   2565c:	bl	80f0 <fprintf@plt>
   25660:	mov	x0, x19
   25664:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25668:	add	x1, x1, #0xc38
   2566c:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   25670:	mov	w0, #0x0                   	// #0
   25674:	ldp	x19, x20, [sp, #16]
   25678:	ldp	x29, x30, [sp], #32
   2567c:	ret
   25680:	cbz	x0, 2568c <scols_init_debug@@SMARTCOLS_2.25+0x1052c>
   25684:	ldr	x0, [x0, #4128]
   25688:	ret
   2568c:	mov	x0, #0x0                   	// #0
   25690:	ret
   25694:	nop
   25698:	mov	x2, x0
   2569c:	mov	w0, #0x0                   	// #0
   256a0:	str	x1, [x2, #4144]
   256a4:	ret
   256a8:	stp	x29, x30, [sp, #-48]!
   256ac:	mov	x29, sp
   256b0:	stp	x19, x20, [sp, #16]
   256b4:	cbz	x0, 257bc <scols_init_debug@@SMARTCOLS_2.25+0x1065c>
   256b8:	ldr	x4, [x0, #8]
   256bc:	mov	x19, x0
   256c0:	cbz	x4, 257e4 <scols_init_debug@@SMARTCOLS_2.25+0x10684>
   256c4:	ldr	w0, [x0]
   256c8:	tbnz	w0, #31, 256d8 <scols_init_debug@@SMARTCOLS_2.25+0x10578>
   256cc:	ldp	x19, x20, [sp, #16]
   256d0:	ldp	x29, x30, [sp], #48
   256d4:	ret
   256d8:	ldr	x3, [x19, #24]
   256dc:	cbz	x3, 2579c <scols_init_debug@@SMARTCOLS_2.25+0x1063c>
   256e0:	ldrsb	w1, [x4]
   256e4:	add	x20, x19, #0x20
   256e8:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   256ec:	mov	x0, x20
   256f0:	cmp	w1, #0x2f
   256f4:	add	x2, x2, #0xc60
   256f8:	cinc	x4, x4, eq  // eq = none
   256fc:	mov	x1, #0x1000                	// #4096
   25700:	bl	7590 <snprintf@plt>
   25704:	tbnz	w0, #31, 2578c <scols_init_debug@@SMARTCOLS_2.25+0x1062c>
   25708:	cmp	w0, #0xfff
   2570c:	b.gt	257a4 <scols_init_debug@@SMARTCOLS_2.25+0x10644>
   25710:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   25714:	ldr	w0, [x0, #2916]
   25718:	tbnz	w0, #2, 25738 <scols_init_debug@@SMARTCOLS_2.25+0x105d8>
   2571c:	mov	x0, x20
   25720:	mov	w1, #0x80000               	// #524288
   25724:	bl	7710 <open@plt>
   25728:	str	w0, [x19]
   2572c:	ldp	x19, x20, [sp, #16]
   25730:	ldp	x29, x30, [sp], #48
   25734:	ret
   25738:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2573c:	str	x21, [sp, #32]
   25740:	ldr	x0, [x0, #4008]
   25744:	ldr	x21, [x0]
   25748:	bl	7630 <getpid@plt>
   2574c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25750:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25754:	add	x4, x4, #0x108
   25758:	add	x3, x3, #0xbe8
   2575c:	mov	w2, w0
   25760:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25764:	mov	x0, x21
   25768:	add	x1, x1, #0xb58
   2576c:	bl	80f0 <fprintf@plt>
   25770:	mov	x2, x20
   25774:	mov	x0, x19
   25778:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2577c:	add	x1, x1, #0xc68
   25780:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   25784:	ldr	x21, [sp, #32]
   25788:	b	2571c <scols_init_debug@@SMARTCOLS_2.25+0x105bc>
   2578c:	bl	7fd0 <__errno_location@plt>
   25790:	ldr	w0, [x0]
   25794:	neg	w0, w0
   25798:	b	256cc <scols_init_debug@@SMARTCOLS_2.25+0x1056c>
   2579c:	mov	x20, x4
   257a0:	b	25710 <scols_init_debug@@SMARTCOLS_2.25+0x105b0>
   257a4:	bl	7fd0 <__errno_location@plt>
   257a8:	mov	x1, x0
   257ac:	mov	w2, #0x24                  	// #36
   257b0:	mov	w0, #0xffffffdc            	// #-36
   257b4:	str	w2, [x1]
   257b8:	b	256cc <scols_init_debug@@SMARTCOLS_2.25+0x1056c>
   257bc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   257c0:	add	x3, x3, #0xda8
   257c4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   257c8:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   257cc:	add	x3, x3, #0x18
   257d0:	add	x1, x1, #0xbf0
   257d4:	add	x0, x0, #0xc48
   257d8:	mov	w2, #0xc8                  	// #200
   257dc:	str	x21, [sp, #32]
   257e0:	bl	7fc0 <__assert_fail@plt>
   257e4:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   257e8:	add	x3, x3, #0xda8
   257ec:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   257f0:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   257f4:	add	x3, x3, #0x18
   257f8:	add	x1, x1, #0xbf0
   257fc:	add	x0, x0, #0xc50
   25800:	mov	w2, #0xc9                  	// #201
   25804:	str	x21, [sp, #32]
   25808:	bl	7fc0 <__assert_fail@plt>
   2580c:	nop
   25810:	stp	x29, x30, [sp, #-32]!
   25814:	mov	x29, sp
   25818:	stp	x19, x20, [sp, #16]
   2581c:	cbz	x0, 2589c <scols_init_debug@@SMARTCOLS_2.25+0x1073c>
   25820:	mov	x19, x0
   25824:	ldr	w0, [x0]
   25828:	tbnz	w0, #31, 25844 <scols_init_debug@@SMARTCOLS_2.25+0x106e4>
   2582c:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   25830:	ldr	w1, [x1, #2916]
   25834:	tbnz	w1, #2, 25850 <scols_init_debug@@SMARTCOLS_2.25+0x106f0>
   25838:	bl	7970 <close@plt>
   2583c:	mov	w0, #0xffffffff            	// #-1
   25840:	str	w0, [x19]
   25844:	ldp	x19, x20, [sp, #16]
   25848:	ldp	x29, x30, [sp], #32
   2584c:	ret
   25850:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25854:	ldr	x0, [x0, #4008]
   25858:	ldr	x20, [x0]
   2585c:	bl	7630 <getpid@plt>
   25860:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25864:	mov	w2, w0
   25868:	add	x4, x4, #0x108
   2586c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25870:	add	x3, x3, #0xbe8
   25874:	mov	x0, x20
   25878:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2587c:	add	x1, x1, #0xb58
   25880:	bl	80f0 <fprintf@plt>
   25884:	mov	x0, x19
   25888:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2588c:	add	x1, x1, #0xc80
   25890:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   25894:	ldr	w0, [x19]
   25898:	b	25838 <scols_init_debug@@SMARTCOLS_2.25+0x106d8>
   2589c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   258a0:	add	x3, x3, #0xda8
   258a4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   258a8:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   258ac:	add	x3, x3, #0x30
   258b0:	add	x1, x1, #0xbf0
   258b4:	add	x0, x0, #0xc48
   258b8:	mov	w2, #0xda                  	// #218
   258bc:	bl	7fc0 <__assert_fail@plt>
   258c0:	cbz	x0, 2593c <scols_init_debug@@SMARTCOLS_2.25+0x107dc>
   258c4:	stp	x29, x30, [sp, #-32]!
   258c8:	mov	x29, sp
   258cc:	stp	x19, x20, [sp, #16]
   258d0:	mov	x19, x0
   258d4:	ldr	w0, [x0, #16]
   258d8:	sub	w0, w0, #0x1
   258dc:	str	w0, [x19, #16]
   258e0:	cmp	w0, #0x0
   258e4:	b.le	258f4 <scols_init_debug@@SMARTCOLS_2.25+0x10794>
   258e8:	ldp	x19, x20, [sp, #16]
   258ec:	ldp	x29, x30, [sp], #32
   258f0:	ret
   258f4:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   258f8:	ldr	w0, [x0, #2916]
   258fc:	tbnz	w0, #2, 25940 <scols_init_debug@@SMARTCOLS_2.25+0x107e0>
   25900:	ldr	x0, [x19, #4128]
   25904:	cbz	x0, 25914 <scols_init_debug@@SMARTCOLS_2.25+0x107b4>
   25908:	ldr	x1, [x19, #4136]
   2590c:	mov	x0, x19
   25910:	blr	x1
   25914:	mov	x0, x19
   25918:	bl	25810 <scols_init_debug@@SMARTCOLS_2.25+0x106b0>
   2591c:	ldr	x0, [x19, #8]
   25920:	bl	7b50 <free@plt>
   25924:	ldr	x0, [x19, #24]
   25928:	bl	7b50 <free@plt>
   2592c:	mov	x0, x19
   25930:	ldp	x19, x20, [sp, #16]
   25934:	ldp	x29, x30, [sp], #32
   25938:	b	7b50 <free@plt>
   2593c:	ret
   25940:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25944:	ldr	x0, [x0, #4008]
   25948:	ldr	x20, [x0]
   2594c:	bl	7630 <getpid@plt>
   25950:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25954:	mov	w2, w0
   25958:	add	x4, x4, #0x108
   2595c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25960:	add	x3, x3, #0xbe8
   25964:	mov	x0, x20
   25968:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2596c:	add	x1, x1, #0xb58
   25970:	bl	80f0 <fprintf@plt>
   25974:	mov	x0, x19
   25978:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2597c:	add	x1, x1, #0xb78
   25980:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   25984:	b	25900 <scols_init_debug@@SMARTCOLS_2.25+0x107a0>
   25988:	stp	x29, x30, [sp, #-304]!
   2598c:	mov	x29, sp
   25990:	stp	x19, x20, [sp, #16]
   25994:	mov	x20, x0
   25998:	mov	x0, #0x1                   	// #1
   2599c:	str	q0, [sp, #112]
   259a0:	str	q1, [sp, #128]
   259a4:	str	q2, [sp, #144]
   259a8:	str	q3, [sp, #160]
   259ac:	str	q4, [sp, #176]
   259b0:	str	q5, [sp, #192]
   259b4:	str	q6, [sp, #208]
   259b8:	str	q7, [sp, #224]
   259bc:	stp	x1, x2, [sp, #248]
   259c0:	mov	x1, #0x1038                	// #4152
   259c4:	stp	x3, x4, [sp, #264]
   259c8:	stp	x5, x6, [sp, #280]
   259cc:	str	x7, [sp, #296]
   259d0:	bl	7880 <calloc@plt>
   259d4:	mov	x19, x0
   259d8:	cbz	x0, 25a44 <scols_init_debug@@SMARTCOLS_2.25+0x108e4>
   259dc:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   259e0:	ldr	w0, [x0, #2916]
   259e4:	tbnz	w0, #2, 25a54 <scols_init_debug@@SMARTCOLS_2.25+0x108f4>
   259e8:	mov	w0, #0x1                   	// #1
   259ec:	mov	w1, #0xffffffff            	// #-1
   259f0:	str	w1, [x19]
   259f4:	str	w0, [x19, #16]
   259f8:	cbz	x20, 25a44 <scols_init_debug@@SMARTCOLS_2.25+0x108e4>
   259fc:	add	x1, sp, #0x130
   25a00:	stp	x1, x1, [sp, #80]
   25a04:	add	x2, sp, #0xf0
   25a08:	mov	w0, #0xffffffc8            	// #-56
   25a0c:	mov	w3, #0xffffff80            	// #-128
   25a10:	str	x2, [sp, #96]
   25a14:	mov	x1, x20
   25a18:	stp	w0, w3, [sp, #104]
   25a1c:	add	x2, sp, #0x30
   25a20:	ldp	x4, x5, [sp, #80]
   25a24:	stp	x4, x5, [sp, #48]
   25a28:	add	x0, x19, #0x8
   25a2c:	ldp	x4, x5, [sp, #96]
   25a30:	stp	x4, x5, [sp, #64]
   25a34:	bl	7be0 <vasprintf@plt>
   25a38:	tbnz	w0, #31, 25aa4 <scols_init_debug@@SMARTCOLS_2.25+0x10944>
   25a3c:	ldr	x0, [x19, #8]
   25a40:	cbz	x0, 25aa4 <scols_init_debug@@SMARTCOLS_2.25+0x10944>
   25a44:	mov	x0, x19
   25a48:	ldp	x19, x20, [sp, #16]
   25a4c:	ldp	x29, x30, [sp], #304
   25a50:	ret
   25a54:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25a58:	str	x21, [sp, #32]
   25a5c:	ldr	x0, [x0, #4008]
   25a60:	ldr	x21, [x0]
   25a64:	bl	7630 <getpid@plt>
   25a68:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25a6c:	mov	w2, w0
   25a70:	add	x4, x4, #0x108
   25a74:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25a78:	add	x3, x3, #0xbe8
   25a7c:	mov	x0, x21
   25a80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25a84:	add	x1, x1, #0xb58
   25a88:	bl	80f0 <fprintf@plt>
   25a8c:	mov	x0, x19
   25a90:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25a94:	add	x1, x1, #0xb70
   25a98:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   25a9c:	ldr	x21, [sp, #32]
   25aa0:	b	259e8 <scols_init_debug@@SMARTCOLS_2.25+0x10888>
   25aa4:	mov	x0, x19
   25aa8:	mov	x19, #0x0                   	// #0
   25aac:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   25ab0:	b	25a44 <scols_init_debug@@SMARTCOLS_2.25+0x108e4>
   25ab4:	nop
   25ab8:	cbz	x0, 25acc <scols_init_debug@@SMARTCOLS_2.25+0x1096c>
   25abc:	ldr	w0, [x0]
   25ac0:	mvn	w0, w0
   25ac4:	lsr	w0, w0, #31
   25ac8:	ret
   25acc:	mov	w0, #0x0                   	// #0
   25ad0:	ret
   25ad4:	nop
   25ad8:	stp	x29, x30, [sp, #-352]!
   25adc:	mov	x29, sp
   25ae0:	stp	x19, x20, [sp, #16]
   25ae4:	mov	x19, x0
   25ae8:	stp	x21, x22, [sp, #32]
   25aec:	mov	x21, x2
   25af0:	stp	x27, x28, [sp, #80]
   25af4:	mov	x28, x1
   25af8:	str	q0, [sp, #192]
   25afc:	str	q1, [sp, #208]
   25b00:	str	q2, [sp, #224]
   25b04:	str	q3, [sp, #240]
   25b08:	str	q4, [sp, #256]
   25b0c:	str	q5, [sp, #272]
   25b10:	str	q6, [sp, #288]
   25b14:	str	q7, [sp, #304]
   25b18:	stp	x4, x5, [sp, #320]
   25b1c:	stp	x6, x7, [sp, #336]
   25b20:	ldr	x20, [x0, #8]
   25b24:	cbz	x3, 25c20 <scols_init_debug@@SMARTCOLS_2.25+0x10ac0>
   25b28:	mov	x22, x3
   25b2c:	add	x2, sp, #0x140
   25b30:	add	x3, sp, #0x160
   25b34:	mov	w1, #0xffffffe0            	// #-32
   25b38:	mov	w0, #0xffffff80            	// #-128
   25b3c:	stp	x3, x3, [sp, #128]
   25b40:	str	x2, [sp, #144]
   25b44:	stp	w1, w0, [sp, #152]
   25b48:	stp	x23, x24, [sp, #48]
   25b4c:	add	x23, x19, #0x20
   25b50:	stp	x25, x26, [sp, #64]
   25b54:	ldp	x26, x27, [sp, #128]
   25b58:	stp	x26, x27, [sp, #160]
   25b5c:	ldp	x24, x25, [sp, #144]
   25b60:	stp	x24, x25, [sp, #176]
   25b64:	bl	7fd0 <__errno_location@plt>
   25b68:	mov	x2, x22
   25b6c:	mov	x22, x0
   25b70:	add	x3, sp, #0x60
   25b74:	mov	x0, x23
   25b78:	mov	x1, #0x1000                	// #4096
   25b7c:	str	wzr, [x22]
   25b80:	stp	x26, x27, [sp, #96]
   25b84:	stp	x24, x25, [sp, #112]
   25b88:	bl	7e90 <vsnprintf@plt>
   25b8c:	tbnz	w0, #31, 25c8c <scols_init_debug@@SMARTCOLS_2.25+0x10b2c>
   25b90:	cmp	w0, #0xfff
   25b94:	b.gt	25cf0 <scols_init_debug@@SMARTCOLS_2.25+0x10b90>
   25b98:	cbz	x20, 25ba8 <scols_init_debug@@SMARTCOLS_2.25+0x10a48>
   25b9c:	ldrsb	w0, [x20]
   25ba0:	cmp	w0, #0x2f
   25ba4:	cinc	x20, x20, eq  // eq = none
   25ba8:	ldrsb	w1, [x19, #32]
   25bac:	add	x0, x19, #0x21
   25bb0:	ldr	x3, [x19, #24]
   25bb4:	cmp	w1, #0x2f
   25bb8:	csel	x23, x0, x23, eq  // eq = none
   25bbc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   25bc0:	cmp	x3, #0x0
   25bc4:	add	x1, x0, #0xd08
   25bc8:	csel	x3, x1, x3, eq  // eq = none
   25bcc:	cmp	x20, #0x0
   25bd0:	csel	x20, x1, x20, eq  // eq = none
   25bd4:	cbz	x23, 25cc0 <scols_init_debug@@SMARTCOLS_2.25+0x10b60>
   25bd8:	mov	x1, x21
   25bdc:	mov	x5, x23
   25be0:	mov	x4, x20
   25be4:	mov	x0, x28
   25be8:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25bec:	add	x2, x2, #0xc90
   25bf0:	bl	7590 <snprintf@plt>
   25bf4:	mov	w1, w0
   25bf8:	mov	x0, x28
   25bfc:	cmp	x21, w1, sxtw
   25c00:	b.ls	25cc8 <scols_init_debug@@SMARTCOLS_2.25+0x10b68>  // b.plast
   25c04:	ldp	x23, x24, [sp, #48]
   25c08:	ldp	x25, x26, [sp, #64]
   25c0c:	ldp	x19, x20, [sp, #16]
   25c10:	ldp	x21, x22, [sp, #32]
   25c14:	ldp	x27, x28, [sp, #80]
   25c18:	ldp	x29, x30, [sp], #352
   25c1c:	ret
   25c20:	ldr	x3, [x0, #24]
   25c24:	cbz	x3, 25d18 <scols_init_debug@@SMARTCOLS_2.25+0x10bb8>
   25c28:	cbz	x20, 25d28 <scols_init_debug@@SMARTCOLS_2.25+0x10bc8>
   25c2c:	ldrsb	w1, [x20]
   25c30:	add	x19, x0, #0x20
   25c34:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25c38:	mov	x0, x19
   25c3c:	cmp	w1, #0x2f
   25c40:	add	x2, x2, #0xc60
   25c44:	cinc	x4, x20, eq  // eq = none
   25c48:	mov	x1, #0x1000                	// #4096
   25c4c:	bl	7590 <snprintf@plt>
   25c50:	tbnz	w0, #31, 25d20 <scols_init_debug@@SMARTCOLS_2.25+0x10bc0>
   25c54:	cmp	w0, #0xfff
   25c58:	b.gt	25d30 <scols_init_debug@@SMARTCOLS_2.25+0x10bd0>
   25c5c:	sub	x21, x21, #0x1
   25c60:	mov	x1, x19
   25c64:	mov	x2, x21
   25c68:	mov	x0, x28
   25c6c:	bl	7f10 <strncpy@plt>
   25c70:	strb	wzr, [x28, x21]
   25c74:	mov	x0, x28
   25c78:	ldp	x19, x20, [sp, #16]
   25c7c:	ldp	x21, x22, [sp, #32]
   25c80:	ldp	x27, x28, [sp, #80]
   25c84:	ldp	x29, x30, [sp], #352
   25c88:	ret
   25c8c:	ldr	w0, [x22]
   25c90:	cbnz	w0, 25c9c <scols_init_debug@@SMARTCOLS_2.25+0x10b3c>
   25c94:	mov	w0, #0x16                  	// #22
   25c98:	str	w0, [x22]
   25c9c:	cbz	x20, 25cfc <scols_init_debug@@SMARTCOLS_2.25+0x10b9c>
   25ca0:	ldrsb	w1, [x20]
   25ca4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   25ca8:	ldr	x3, [x19, #24]
   25cac:	cmp	w1, #0x2f
   25cb0:	cinc	x20, x20, eq  // eq = none
   25cb4:	add	x1, x0, #0xd08
   25cb8:	cmp	x3, #0x0
   25cbc:	csel	x3, x1, x3, eq  // eq = none
   25cc0:	add	x23, x0, #0xd08
   25cc4:	b	25bd8 <scols_init_debug@@SMARTCOLS_2.25+0x10a78>
   25cc8:	mov	w1, #0x24                  	// #36
   25ccc:	mov	x0, #0x0                   	// #0
   25cd0:	ldp	x23, x24, [sp, #48]
   25cd4:	ldp	x25, x26, [sp, #64]
   25cd8:	str	w1, [x22]
   25cdc:	ldp	x19, x20, [sp, #16]
   25ce0:	ldp	x21, x22, [sp, #32]
   25ce4:	ldp	x27, x28, [sp, #80]
   25ce8:	ldp	x29, x30, [sp], #352
   25cec:	ret
   25cf0:	mov	w0, #0x24                  	// #36
   25cf4:	str	w0, [x22]
   25cf8:	b	25c9c <scols_init_debug@@SMARTCOLS_2.25+0x10b3c>
   25cfc:	ldr	x3, [x19, #24]
   25d00:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   25d04:	add	x20, x0, #0xd08
   25d08:	add	x23, x0, #0xd08
   25d0c:	cmp	x3, #0x0
   25d10:	csel	x3, x3, x20, ne  // ne = any
   25d14:	b	25bd8 <scols_init_debug@@SMARTCOLS_2.25+0x10a78>
   25d18:	mov	x19, x20
   25d1c:	cbnz	x20, 25c5c <scols_init_debug@@SMARTCOLS_2.25+0x10afc>
   25d20:	mov	x0, #0x0                   	// #0
   25d24:	b	25c0c <scols_init_debug@@SMARTCOLS_2.25+0x10aac>
   25d28:	mov	x19, x3
   25d2c:	b	25c5c <scols_init_debug@@SMARTCOLS_2.25+0x10afc>
   25d30:	bl	7fd0 <__errno_location@plt>
   25d34:	mov	x1, x0
   25d38:	mov	w2, #0x24                  	// #36
   25d3c:	mov	x0, #0x0                   	// #0
   25d40:	str	w2, [x1]
   25d44:	b	25c0c <scols_init_debug@@SMARTCOLS_2.25+0x10aac>
   25d48:	stp	x29, x30, [sp, #-64]!
   25d4c:	mov	x29, sp
   25d50:	stp	x19, x20, [sp, #16]
   25d54:	stp	x21, x22, [sp, #32]
   25d58:	mov	x22, x2
   25d5c:	cbz	x0, 25dcc <scols_init_debug@@SMARTCOLS_2.25+0x10c6c>
   25d60:	mov	x21, x0
   25d64:	mov	w20, w1
   25d68:	bl	256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10548>
   25d6c:	str	w0, [sp, #60]
   25d70:	mov	w19, w0
   25d74:	tbnz	w0, #31, 25db8 <scols_init_debug@@SMARTCOLS_2.25+0x10c58>
   25d78:	ldrsb	w1, [x22]
   25d7c:	mov	w2, w20
   25d80:	mov	w3, #0x0                   	// #0
   25d84:	cmp	w1, #0x2f
   25d88:	cinc	x22, x22, eq  // eq = none
   25d8c:	mov	x1, x22
   25d90:	bl	7f90 <faccessat@plt>
   25d94:	mov	w19, w0
   25d98:	cbz	w0, 25dac <scols_init_debug@@SMARTCOLS_2.25+0x10c4c>
   25d9c:	bl	7fd0 <__errno_location@plt>
   25da0:	ldr	w0, [x0]
   25da4:	cmp	w0, #0x2
   25da8:	b.eq	25e90 <scols_init_debug@@SMARTCOLS_2.25+0x10d30>  // b.none
   25dac:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   25db0:	ldr	w0, [x0, #2916]
   25db4:	tbnz	w0, #2, 25e30 <scols_init_debug@@SMARTCOLS_2.25+0x10cd0>
   25db8:	mov	w0, w19
   25dbc:	ldp	x19, x20, [sp, #16]
   25dc0:	ldp	x21, x22, [sp, #32]
   25dc4:	ldp	x29, x30, [sp], #64
   25dc8:	ret
   25dcc:	mov	x0, x2
   25dd0:	bl	7a30 <access@plt>
   25dd4:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   25dd8:	mov	w19, w0
   25ddc:	ldr	w0, [x1, #2916]
   25de0:	tbz	w0, #2, 25db8 <scols_init_debug@@SMARTCOLS_2.25+0x10c58>
   25de4:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25de8:	ldr	x0, [x0, #4008]
   25dec:	ldr	x20, [x0]
   25df0:	bl	7630 <getpid@plt>
   25df4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25df8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25dfc:	add	x4, x4, #0x108
   25e00:	add	x3, x3, #0xbe8
   25e04:	mov	w2, w0
   25e08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25e0c:	mov	x0, x20
   25e10:	add	x1, x1, #0xb58
   25e14:	bl	80f0 <fprintf@plt>
   25e18:	mov	x1, x22
   25e1c:	mov	w2, w19
   25e20:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25e24:	add	x0, x0, #0xca0
   25e28:	bl	25248 <scols_init_debug@@SMARTCOLS_2.25+0x100e8>
   25e2c:	b	25db8 <scols_init_debug@@SMARTCOLS_2.25+0x10c58>
   25e30:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   25e34:	ldr	x0, [x0, #4008]
   25e38:	ldr	x20, [x0]
   25e3c:	bl	7630 <getpid@plt>
   25e40:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25e44:	add	x4, x4, #0x108
   25e48:	mov	w2, w0
   25e4c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25e50:	mov	x0, x20
   25e54:	add	x3, x3, #0xbe8
   25e58:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   25e5c:	add	x1, x1, #0xb58
   25e60:	bl	80f0 <fprintf@plt>
   25e64:	mov	x2, x22
   25e68:	mov	x0, x21
   25e6c:	mov	w3, w19
   25e70:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   25e74:	add	x1, x1, #0xcc0
   25e78:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   25e7c:	mov	w0, w19
   25e80:	ldp	x19, x20, [sp, #16]
   25e84:	ldp	x21, x22, [sp, #32]
   25e88:	ldp	x29, x30, [sp], #64
   25e8c:	ret
   25e90:	ldr	x3, [x21, #4144]
   25e94:	cbz	x3, 25dac <scols_init_debug@@SMARTCOLS_2.25+0x10c4c>
   25e98:	add	x2, sp, #0x3c
   25e9c:	mov	x1, x22
   25ea0:	mov	x0, x21
   25ea4:	blr	x3
   25ea8:	cbnz	w0, 25dac <scols_init_debug@@SMARTCOLS_2.25+0x10c4c>
   25eac:	ldr	w0, [sp, #60]
   25eb0:	mov	w2, w20
   25eb4:	mov	x1, x22
   25eb8:	mov	w3, #0x0                   	// #0
   25ebc:	bl	7f90 <faccessat@plt>
   25ec0:	mov	w19, w0
   25ec4:	b	25dac <scols_init_debug@@SMARTCOLS_2.25+0x10c4c>
   25ec8:	stp	x29, x30, [sp, #-352]!
   25ecc:	mov	w9, #0xffffffd8            	// #-40
   25ed0:	mov	w8, #0xffffff80            	// #-128
   25ed4:	mov	x29, sp
   25ed8:	add	x10, sp, #0x130
   25edc:	add	x11, sp, #0x160
   25ee0:	stp	x11, x11, [sp, #112]
   25ee4:	str	x10, [sp, #128]
   25ee8:	stp	w9, w8, [sp, #136]
   25eec:	stp	x21, x22, [sp, #32]
   25ef0:	mov	w21, w1
   25ef4:	stp	x23, x24, [sp, #48]
   25ef8:	stp	x25, x26, [sp, #64]
   25efc:	add	x26, x0, #0x20
   25f00:	ldp	x24, x25, [sp, #112]
   25f04:	stp	x19, x20, [sp, #16]
   25f08:	mov	x20, x2
   25f0c:	ldp	x22, x23, [sp, #128]
   25f10:	stp	x24, x25, [sp, #144]
   25f14:	mov	x19, x0
   25f18:	stp	x22, x23, [sp, #160]
   25f1c:	str	q0, [sp, #176]
   25f20:	str	q1, [sp, #192]
   25f24:	str	q2, [sp, #208]
   25f28:	str	q3, [sp, #224]
   25f2c:	str	q4, [sp, #240]
   25f30:	str	q5, [sp, #256]
   25f34:	str	q6, [sp, #272]
   25f38:	str	q7, [sp, #288]
   25f3c:	stp	x3, x4, [sp, #312]
   25f40:	stp	x5, x6, [sp, #328]
   25f44:	str	x7, [sp, #344]
   25f48:	bl	7fd0 <__errno_location@plt>
   25f4c:	mov	x2, x20
   25f50:	mov	x20, x0
   25f54:	add	x3, sp, #0x50
   25f58:	mov	x0, x26
   25f5c:	mov	x1, #0x1000                	// #4096
   25f60:	str	wzr, [x20]
   25f64:	stp	x24, x25, [sp, #80]
   25f68:	stp	x22, x23, [sp, #96]
   25f6c:	bl	7e90 <vsnprintf@plt>
   25f70:	tbnz	w0, #31, 25fc8 <scols_init_debug@@SMARTCOLS_2.25+0x10e68>
   25f74:	cmp	w0, #0xfff
   25f78:	b.gt	25fa4 <scols_init_debug@@SMARTCOLS_2.25+0x10e44>
   25f7c:	mov	x2, x26
   25f80:	mov	w1, w21
   25f84:	mov	x0, x19
   25f88:	bl	25d48 <scols_init_debug@@SMARTCOLS_2.25+0x10be8>
   25f8c:	ldp	x19, x20, [sp, #16]
   25f90:	ldp	x21, x22, [sp, #32]
   25f94:	ldp	x23, x24, [sp, #48]
   25f98:	ldp	x25, x26, [sp, #64]
   25f9c:	ldp	x29, x30, [sp], #352
   25fa0:	ret
   25fa4:	mov	w1, #0x24                  	// #36
   25fa8:	str	w1, [x20]
   25fac:	mov	w0, #0xffffffdc            	// #-36
   25fb0:	ldp	x19, x20, [sp, #16]
   25fb4:	ldp	x21, x22, [sp, #32]
   25fb8:	ldp	x23, x24, [sp, #48]
   25fbc:	ldp	x25, x26, [sp, #64]
   25fc0:	ldp	x29, x30, [sp], #352
   25fc4:	ret
   25fc8:	ldr	w0, [x20]
   25fcc:	cbz	w0, 25fd8 <scols_init_debug@@SMARTCOLS_2.25+0x10e78>
   25fd0:	neg	w0, w0
   25fd4:	b	25f8c <scols_init_debug@@SMARTCOLS_2.25+0x10e2c>
   25fd8:	mov	w1, #0x16                  	// #22
   25fdc:	mov	w0, #0xffffffea            	// #-22
   25fe0:	str	w1, [x20]
   25fe4:	b	25f8c <scols_init_debug@@SMARTCOLS_2.25+0x10e2c>
   25fe8:	stp	x29, x30, [sp, #-64]!
   25fec:	mov	x29, sp
   25ff0:	stp	x19, x20, [sp, #16]
   25ff4:	mov	x20, x2
   25ff8:	stp	x21, x22, [sp, #32]
   25ffc:	mov	x22, x1
   26000:	cbz	x0, 26074 <scols_init_debug@@SMARTCOLS_2.25+0x10f14>
   26004:	mov	x21, x0
   26008:	bl	256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10548>
   2600c:	str	w0, [sp, #60]
   26010:	mov	w19, w0
   26014:	tbnz	w0, #31, 26060 <scols_init_debug@@SMARTCOLS_2.25+0x10f00>
   26018:	ldrsb	w0, [x20]
   2601c:	mov	w1, w19
   26020:	mov	x3, x22
   26024:	mov	w4, #0x0                   	// #0
   26028:	cmp	w0, #0x2f
   2602c:	mov	w0, #0x0                   	// #0
   26030:	cinc	x20, x20, eq  // eq = none
   26034:	mov	x2, x20
   26038:	bl	8150 <__fxstatat@plt>
   2603c:	mov	w19, w0
   26040:	cbz	w0, 26054 <scols_init_debug@@SMARTCOLS_2.25+0x10ef4>
   26044:	bl	7fd0 <__errno_location@plt>
   26048:	ldr	w0, [x0]
   2604c:	cmp	w0, #0x2
   26050:	b.eq	26140 <scols_init_debug@@SMARTCOLS_2.25+0x10fe0>  // b.none
   26054:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   26058:	ldr	w0, [x0, #2916]
   2605c:	tbnz	w0, #2, 260e0 <scols_init_debug@@SMARTCOLS_2.25+0x10f80>
   26060:	mov	w0, w19
   26064:	ldp	x19, x20, [sp, #16]
   26068:	ldp	x21, x22, [sp, #32]
   2606c:	ldp	x29, x30, [sp], #64
   26070:	ret
   26074:	mov	x2, x1
   26078:	mov	w0, #0x0                   	// #0
   2607c:	mov	x1, x20
   26080:	bl	8010 <__xstat@plt>
   26084:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   26088:	mov	w19, w0
   2608c:	ldr	w0, [x1, #2916]
   26090:	tbz	w0, #2, 26060 <scols_init_debug@@SMARTCOLS_2.25+0x10f00>
   26094:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   26098:	ldr	x0, [x0, #4008]
   2609c:	ldr	x21, [x0]
   260a0:	bl	7630 <getpid@plt>
   260a4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   260a8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   260ac:	add	x4, x4, #0x108
   260b0:	add	x3, x3, #0xbe8
   260b4:	mov	w2, w0
   260b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   260bc:	mov	x0, x21
   260c0:	add	x1, x1, #0xb58
   260c4:	bl	80f0 <fprintf@plt>
   260c8:	mov	x1, x20
   260cc:	mov	w2, w19
   260d0:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   260d4:	add	x0, x0, #0xcd8
   260d8:	bl	25248 <scols_init_debug@@SMARTCOLS_2.25+0x100e8>
   260dc:	b	26060 <scols_init_debug@@SMARTCOLS_2.25+0x10f00>
   260e0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   260e4:	ldr	x0, [x0, #4008]
   260e8:	ldr	x22, [x0]
   260ec:	bl	7630 <getpid@plt>
   260f0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   260f4:	add	x4, x4, #0x108
   260f8:	mov	w2, w0
   260fc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26100:	mov	x0, x22
   26104:	add	x3, x3, #0xbe8
   26108:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2610c:	add	x1, x1, #0xb58
   26110:	bl	80f0 <fprintf@plt>
   26114:	mov	x2, x20
   26118:	mov	x0, x21
   2611c:	mov	w3, w19
   26120:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26124:	add	x1, x1, #0xcf8
   26128:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   2612c:	mov	w0, w19
   26130:	ldp	x19, x20, [sp, #16]
   26134:	ldp	x21, x22, [sp, #32]
   26138:	ldp	x29, x30, [sp], #64
   2613c:	ret
   26140:	ldr	x3, [x21, #4144]
   26144:	cbz	x3, 26054 <scols_init_debug@@SMARTCOLS_2.25+0x10ef4>
   26148:	add	x2, sp, #0x3c
   2614c:	mov	x1, x20
   26150:	mov	x0, x21
   26154:	blr	x3
   26158:	cbnz	w0, 26054 <scols_init_debug@@SMARTCOLS_2.25+0x10ef4>
   2615c:	ldr	w1, [sp, #60]
   26160:	mov	x3, x22
   26164:	mov	x2, x20
   26168:	mov	w4, #0x0                   	// #0
   2616c:	bl	8150 <__fxstatat@plt>
   26170:	mov	w19, w0
   26174:	b	26054 <scols_init_debug@@SMARTCOLS_2.25+0x10ef4>
   26178:	stp	x29, x30, [sp, #-80]!
   2617c:	mov	x29, sp
   26180:	stp	x19, x20, [sp, #16]
   26184:	stp	x21, x22, [sp, #32]
   26188:	mov	x22, x2
   2618c:	cbz	x0, 26288 <scols_init_debug@@SMARTCOLS_2.25+0x11128>
   26190:	mov	x21, x0
   26194:	mov	w20, w1
   26198:	bl	256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10548>
   2619c:	str	w0, [sp, #76]
   261a0:	mov	w19, w0
   261a4:	tbnz	w0, #31, 261d4 <scols_init_debug@@SMARTCOLS_2.25+0x11074>
   261a8:	ldrsb	w1, [x22]
   261ac:	mov	w2, w20
   261b0:	cmp	w1, #0x2f
   261b4:	cinc	x22, x22, eq  // eq = none
   261b8:	mov	x1, x22
   261bc:	bl	7fb0 <openat@plt>
   261c0:	mov	w19, w0
   261c4:	tbnz	w0, #31, 261e8 <scols_init_debug@@SMARTCOLS_2.25+0x11088>
   261c8:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   261cc:	ldr	w0, [x0, #2916]
   261d0:	tbnz	w0, #2, 262e8 <scols_init_debug@@SMARTCOLS_2.25+0x11188>
   261d4:	mov	w0, w19
   261d8:	ldp	x19, x20, [sp, #16]
   261dc:	ldp	x21, x22, [sp, #32]
   261e0:	ldp	x29, x30, [sp], #80
   261e4:	ret
   261e8:	bl	7fd0 <__errno_location@plt>
   261ec:	ldr	w0, [x0]
   261f0:	cmp	w0, #0x2
   261f4:	b.ne	261c8 <scols_init_debug@@SMARTCOLS_2.25+0x11068>  // b.any
   261f8:	ldr	x3, [x21, #4144]
   261fc:	cbz	x3, 261c8 <scols_init_debug@@SMARTCOLS_2.25+0x11068>
   26200:	add	x2, sp, #0x4c
   26204:	mov	x1, x22
   26208:	mov	x0, x21
   2620c:	blr	x3
   26210:	cbnz	w0, 261c8 <scols_init_debug@@SMARTCOLS_2.25+0x11068>
   26214:	ldr	w0, [sp, #76]
   26218:	mov	w2, w20
   2621c:	mov	x1, x22
   26220:	str	x23, [sp, #48]
   26224:	bl	7fb0 <openat@plt>
   26228:	mov	w20, w0
   2622c:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   26230:	ldr	w0, [x1, #2916]
   26234:	tbz	w0, #2, 2634c <scols_init_debug@@SMARTCOLS_2.25+0x111ec>
   26238:	adrp	x1, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2623c:	ldr	x1, [x1, #4008]
   26240:	ldr	x23, [x1]
   26244:	bl	7630 <getpid@plt>
   26248:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2624c:	mov	w2, w0
   26250:	add	x4, x4, #0x108
   26254:	mov	x0, x23
   26258:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2625c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   26260:	add	x3, x3, #0xbe8
   26264:	add	x1, x1, #0xb58
   26268:	bl	80f0 <fprintf@plt>
   2626c:	cmp	w19, w20
   26270:	b.eq	26358 <scols_init_debug@@SMARTCOLS_2.25+0x111f8>  // b.none
   26274:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26278:	mov	w19, w20
   2627c:	add	x3, x3, #0xd10
   26280:	ldr	x23, [sp, #48]
   26284:	b	26324 <scols_init_debug@@SMARTCOLS_2.25+0x111c4>
   26288:	mov	x0, x2
   2628c:	bl	7710 <open@plt>
   26290:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   26294:	mov	w19, w0
   26298:	ldr	w0, [x1, #2916]
   2629c:	tbz	w0, #2, 261d4 <scols_init_debug@@SMARTCOLS_2.25+0x11074>
   262a0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   262a4:	ldr	x0, [x0, #4008]
   262a8:	ldr	x20, [x0]
   262ac:	bl	7630 <getpid@plt>
   262b0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   262b4:	mov	w2, w0
   262b8:	add	x4, x4, #0x108
   262bc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   262c0:	add	x3, x3, #0xbe8
   262c4:	mov	x0, x20
   262c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   262cc:	add	x1, x1, #0xb58
   262d0:	bl	80f0 <fprintf@plt>
   262d4:	mov	x1, x22
   262d8:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   262dc:	add	x0, x0, #0xd20
   262e0:	bl	25248 <scols_init_debug@@SMARTCOLS_2.25+0x100e8>
   262e4:	b	261d4 <scols_init_debug@@SMARTCOLS_2.25+0x11074>
   262e8:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   262ec:	ldr	x0, [x0, #4008]
   262f0:	ldr	x20, [x0]
   262f4:	bl	7630 <getpid@plt>
   262f8:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   262fc:	mov	w2, w0
   26300:	add	x4, x4, #0x108
   26304:	mov	x0, x20
   26308:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2630c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   26310:	add	x3, x3, #0xbe8
   26314:	add	x1, x1, #0xb58
   26318:	bl	80f0 <fprintf@plt>
   2631c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   26320:	add	x3, x3, #0xd08
   26324:	mov	x2, x22
   26328:	mov	x0, x21
   2632c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26330:	add	x1, x1, #0xd40
   26334:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   26338:	mov	w0, w19
   2633c:	ldp	x19, x20, [sp, #16]
   26340:	ldp	x21, x22, [sp, #32]
   26344:	ldp	x29, x30, [sp], #80
   26348:	ret
   2634c:	mov	w19, w20
   26350:	ldr	x23, [sp, #48]
   26354:	b	261d4 <scols_init_debug@@SMARTCOLS_2.25+0x11074>
   26358:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   2635c:	add	x3, x3, #0xd08
   26360:	ldr	x23, [sp, #48]
   26364:	b	26324 <scols_init_debug@@SMARTCOLS_2.25+0x111c4>
   26368:	stp	x29, x30, [sp, #-144]!
   2636c:	mov	x29, sp
   26370:	stp	x21, x22, [sp, #32]
   26374:	mov	w21, w1
   26378:	stp	x23, x24, [sp, #48]
   2637c:	stp	x25, x26, [sp, #64]
   26380:	add	x26, x0, #0x20
   26384:	ldp	x24, x25, [x3]
   26388:	stp	x19, x20, [sp, #16]
   2638c:	mov	x20, x2
   26390:	ldp	x22, x23, [x3, #16]
   26394:	mov	x19, x0
   26398:	stp	x24, x25, [sp, #112]
   2639c:	stp	x22, x23, [sp, #128]
   263a0:	bl	7fd0 <__errno_location@plt>
   263a4:	mov	x2, x20
   263a8:	mov	x20, x0
   263ac:	add	x3, sp, #0x50
   263b0:	mov	x0, x26
   263b4:	mov	x1, #0x1000                	// #4096
   263b8:	str	wzr, [x20]
   263bc:	stp	x24, x25, [sp, #80]
   263c0:	stp	x22, x23, [sp, #96]
   263c4:	bl	7e90 <vsnprintf@plt>
   263c8:	tbnz	w0, #31, 2641c <scols_init_debug@@SMARTCOLS_2.25+0x112bc>
   263cc:	cmp	w0, #0xfff
   263d0:	b.gt	263f8 <scols_init_debug@@SMARTCOLS_2.25+0x11298>
   263d4:	mov	x2, x26
   263d8:	mov	w1, w21
   263dc:	mov	x0, x19
   263e0:	ldp	x19, x20, [sp, #16]
   263e4:	ldp	x21, x22, [sp, #32]
   263e8:	ldp	x23, x24, [sp, #48]
   263ec:	ldp	x25, x26, [sp, #64]
   263f0:	ldp	x29, x30, [sp], #144
   263f4:	b	26178 <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   263f8:	mov	w1, #0x24                  	// #36
   263fc:	mov	w0, #0xffffffdc            	// #-36
   26400:	str	w1, [x20]
   26404:	ldp	x19, x20, [sp, #16]
   26408:	ldp	x21, x22, [sp, #32]
   2640c:	ldp	x23, x24, [sp, #48]
   26410:	ldp	x25, x26, [sp, #64]
   26414:	ldp	x29, x30, [sp], #144
   26418:	ret
   2641c:	ldr	w0, [x20]
   26420:	cbz	w0, 2642c <scols_init_debug@@SMARTCOLS_2.25+0x112cc>
   26424:	neg	w0, w0
   26428:	b	26404 <scols_init_debug@@SMARTCOLS_2.25+0x112a4>
   2642c:	mov	w1, #0x16                  	// #22
   26430:	mov	w0, #0xffffffea            	// #-22
   26434:	str	w1, [x20]
   26438:	b	26404 <scols_init_debug@@SMARTCOLS_2.25+0x112a4>
   2643c:	nop
   26440:	stp	x29, x30, [sp, #-256]!
   26444:	mov	w9, #0xffffffd8            	// #-40
   26448:	mov	w8, #0xffffff80            	// #-128
   2644c:	mov	x29, sp
   26450:	add	x10, sp, #0xd0
   26454:	add	x11, sp, #0x100
   26458:	stp	x11, x11, [sp, #48]
   2645c:	str	x10, [sp, #64]
   26460:	stp	w9, w8, [sp, #72]
   26464:	ldp	x10, x11, [sp, #48]
   26468:	stp	x10, x11, [sp, #16]
   2646c:	ldp	x8, x9, [sp, #64]
   26470:	stp	x8, x9, [sp, #32]
   26474:	str	q0, [sp, #80]
   26478:	str	q1, [sp, #96]
   2647c:	str	q2, [sp, #112]
   26480:	str	q3, [sp, #128]
   26484:	str	q4, [sp, #144]
   26488:	str	q5, [sp, #160]
   2648c:	str	q6, [sp, #176]
   26490:	str	q7, [sp, #192]
   26494:	stp	x3, x4, [sp, #216]
   26498:	add	x3, sp, #0x10
   2649c:	stp	x5, x6, [sp, #232]
   264a0:	str	x7, [sp, #248]
   264a4:	bl	26368 <scols_init_debug@@SMARTCOLS_2.25+0x11208>
   264a8:	ldp	x29, x30, [sp], #256
   264ac:	ret
   264b0:	stp	x29, x30, [sp, #-32]!
   264b4:	mov	x29, sp
   264b8:	str	x19, [sp, #16]
   264bc:	mov	x19, x1
   264c0:	cbz	x1, 2653c <scols_init_debug@@SMARTCOLS_2.25+0x113dc>
   264c4:	ldrsb	w3, [x1]
   264c8:	cbz	w3, 2653c <scols_init_debug@@SMARTCOLS_2.25+0x113dc>
   264cc:	mov	x5, x1
   264d0:	cmp	w3, #0x72
   264d4:	mov	w1, #0x0                   	// #0
   264d8:	mov	w7, #0x401                 	// #1025
   264dc:	mov	w9, #0x402                 	// #1026
   264e0:	mov	w6, #0x201                 	// #513
   264e4:	ldrsb	w4, [x5, #1]
   264e8:	mov	w8, #0x202                 	// #514
   264ec:	b.eq	26524 <scols_init_debug@@SMARTCOLS_2.25+0x113c4>  // b.none
   264f0:	cmp	w3, #0x77
   264f4:	b.eq	26558 <scols_init_debug@@SMARTCOLS_2.25+0x113f8>  // b.none
   264f8:	cmp	w3, #0x61
   264fc:	b.eq	26568 <scols_init_debug@@SMARTCOLS_2.25+0x11408>  // b.none
   26500:	cmp	w3, #0x65
   26504:	orr	w3, w1, #0x80000
   26508:	csel	w1, w3, w1, eq  // eq = none
   2650c:	add	x5, x5, #0x1
   26510:	cbz	w4, 26540 <scols_init_debug@@SMARTCOLS_2.25+0x113e0>
   26514:	mov	w3, w4
   26518:	ldrsb	w4, [x5, #1]
   2651c:	cmp	w3, #0x72
   26520:	b.ne	264f0 <scols_init_debug@@SMARTCOLS_2.25+0x11390>  // b.any
   26524:	cmp	w4, #0x2b
   26528:	b.ne	2650c <scols_init_debug@@SMARTCOLS_2.25+0x113ac>  // b.any
   2652c:	orr	w1, w1, #0x2
   26530:	add	x5, x5, #0x1
   26534:	mov	w3, w4
   26538:	b	26518 <scols_init_debug@@SMARTCOLS_2.25+0x113b8>
   2653c:	mov	w1, #0x0                   	// #0
   26540:	bl	26178 <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   26544:	tbnz	w0, #31, 26590 <scols_init_debug@@SMARTCOLS_2.25+0x11430>
   26548:	mov	x1, x19
   2654c:	ldr	x19, [sp, #16]
   26550:	ldp	x29, x30, [sp], #32
   26554:	b	7800 <fdopen@plt>
   26558:	cmp	w4, #0x2b
   2655c:	b.eq	26578 <scols_init_debug@@SMARTCOLS_2.25+0x11418>  // b.none
   26560:	orr	w1, w1, w6
   26564:	b	2650c <scols_init_debug@@SMARTCOLS_2.25+0x113ac>
   26568:	cmp	w4, #0x2b
   2656c:	b.eq	26584 <scols_init_debug@@SMARTCOLS_2.25+0x11424>  // b.none
   26570:	orr	w1, w1, w7
   26574:	b	2650c <scols_init_debug@@SMARTCOLS_2.25+0x113ac>
   26578:	orr	w1, w1, w8
   2657c:	add	x5, x5, #0x1
   26580:	b	26534 <scols_init_debug@@SMARTCOLS_2.25+0x113d4>
   26584:	orr	w1, w1, w9
   26588:	add	x5, x5, #0x1
   2658c:	b	26534 <scols_init_debug@@SMARTCOLS_2.25+0x113d4>
   26590:	mov	x0, #0x0                   	// #0
   26594:	ldr	x19, [sp, #16]
   26598:	ldp	x29, x30, [sp], #32
   2659c:	ret
   265a0:	stp	x29, x30, [sp, #-144]!
   265a4:	mov	x29, sp
   265a8:	stp	x21, x22, [sp, #32]
   265ac:	mov	x21, x1
   265b0:	stp	x23, x24, [sp, #48]
   265b4:	stp	x25, x26, [sp, #64]
   265b8:	add	x26, x0, #0x20
   265bc:	ldp	x24, x25, [x3]
   265c0:	stp	x19, x20, [sp, #16]
   265c4:	mov	x20, x2
   265c8:	ldp	x22, x23, [x3, #16]
   265cc:	mov	x19, x0
   265d0:	stp	x24, x25, [sp, #112]
   265d4:	stp	x22, x23, [sp, #128]
   265d8:	bl	7fd0 <__errno_location@plt>
   265dc:	mov	x2, x20
   265e0:	mov	x20, x0
   265e4:	add	x3, sp, #0x50
   265e8:	mov	x0, x26
   265ec:	mov	x1, #0x1000                	// #4096
   265f0:	str	wzr, [x20]
   265f4:	stp	x24, x25, [sp, #80]
   265f8:	stp	x22, x23, [sp, #96]
   265fc:	bl	7e90 <vsnprintf@plt>
   26600:	tbnz	w0, #31, 26654 <scols_init_debug@@SMARTCOLS_2.25+0x114f4>
   26604:	cmp	w0, #0xfff
   26608:	b.gt	26630 <scols_init_debug@@SMARTCOLS_2.25+0x114d0>
   2660c:	mov	x2, x26
   26610:	mov	x1, x21
   26614:	mov	x0, x19
   26618:	ldp	x19, x20, [sp, #16]
   2661c:	ldp	x21, x22, [sp, #32]
   26620:	ldp	x23, x24, [sp, #48]
   26624:	ldp	x25, x26, [sp, #64]
   26628:	ldp	x29, x30, [sp], #144
   2662c:	b	264b0 <scols_init_debug@@SMARTCOLS_2.25+0x11350>
   26630:	mov	w0, #0x24                  	// #36
   26634:	str	w0, [x20]
   26638:	mov	x0, #0x0                   	// #0
   2663c:	ldp	x19, x20, [sp, #16]
   26640:	ldp	x21, x22, [sp, #32]
   26644:	ldp	x23, x24, [sp, #48]
   26648:	ldp	x25, x26, [sp, #64]
   2664c:	ldp	x29, x30, [sp], #144
   26650:	ret
   26654:	ldr	w0, [x20]
   26658:	cbnz	w0, 26638 <scols_init_debug@@SMARTCOLS_2.25+0x114d8>
   2665c:	mov	w0, #0x16                  	// #22
   26660:	str	w0, [x20]
   26664:	b	26638 <scols_init_debug@@SMARTCOLS_2.25+0x114d8>
   26668:	stp	x29, x30, [sp, #-256]!
   2666c:	mov	w9, #0xffffffd8            	// #-40
   26670:	mov	w8, #0xffffff80            	// #-128
   26674:	mov	x29, sp
   26678:	add	x10, sp, #0xd0
   2667c:	add	x11, sp, #0x100
   26680:	stp	x11, x11, [sp, #48]
   26684:	str	x10, [sp, #64]
   26688:	stp	w9, w8, [sp, #72]
   2668c:	ldp	x10, x11, [sp, #48]
   26690:	stp	x10, x11, [sp, #16]
   26694:	ldp	x8, x9, [sp, #64]
   26698:	stp	x8, x9, [sp, #32]
   2669c:	str	q0, [sp, #80]
   266a0:	str	q1, [sp, #96]
   266a4:	str	q2, [sp, #112]
   266a8:	str	q3, [sp, #128]
   266ac:	str	q4, [sp, #144]
   266b0:	str	q5, [sp, #160]
   266b4:	str	q6, [sp, #176]
   266b8:	str	q7, [sp, #192]
   266bc:	stp	x3, x4, [sp, #216]
   266c0:	add	x3, sp, #0x10
   266c4:	stp	x5, x6, [sp, #232]
   266c8:	str	x7, [sp, #248]
   266cc:	bl	265a0 <scols_init_debug@@SMARTCOLS_2.25+0x11440>
   266d0:	ldp	x29, x30, [sp], #256
   266d4:	ret
   266d8:	stp	x29, x30, [sp, #-48]!
   266dc:	mov	x29, sp
   266e0:	stp	x19, x20, [sp, #16]
   266e4:	mov	x19, x1
   266e8:	str	x21, [sp, #32]
   266ec:	cbz	x1, 2672c <scols_init_debug@@SMARTCOLS_2.25+0x115cc>
   266f0:	mov	x2, x1
   266f4:	mov	w1, #0x80000               	// #524288
   266f8:	bl	26178 <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   266fc:	mov	w20, w0
   26700:	tbnz	w20, #31, 26760 <scols_init_debug@@SMARTCOLS_2.25+0x11600>
   26704:	mov	w0, w20
   26708:	bl	79d0 <fdopendir@plt>
   2670c:	mov	x21, x0
   26710:	cbz	x0, 267d8 <scols_init_debug@@SMARTCOLS_2.25+0x11678>
   26714:	cbz	x19, 267c0 <scols_init_debug@@SMARTCOLS_2.25+0x11660>
   26718:	mov	x0, x21
   2671c:	ldp	x19, x20, [sp, #16]
   26720:	ldr	x21, [sp, #32]
   26724:	ldp	x29, x30, [sp], #48
   26728:	ret
   2672c:	mov	x20, x0
   26730:	ldr	x0, [x0, #8]
   26734:	cbz	x0, 26760 <scols_init_debug@@SMARTCOLS_2.25+0x11600>
   26738:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2673c:	ldr	w0, [x0, #2916]
   26740:	tbnz	w0, #2, 26778 <scols_init_debug@@SMARTCOLS_2.25+0x11618>
   26744:	mov	x0, x20
   26748:	bl	256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10548>
   2674c:	tbnz	w0, #31, 26760 <scols_init_debug@@SMARTCOLS_2.25+0x11600>
   26750:	mov	w1, #0x3                   	// #3
   26754:	bl	168e8 <scols_init_debug@@SMARTCOLS_2.25+0x1788>
   26758:	mov	w20, w0
   2675c:	tbz	w20, #31, 26704 <scols_init_debug@@SMARTCOLS_2.25+0x115a4>
   26760:	mov	x21, #0x0                   	// #0
   26764:	mov	x0, x21
   26768:	ldp	x19, x20, [sp, #16]
   2676c:	ldr	x21, [sp, #32]
   26770:	ldp	x29, x30, [sp], #48
   26774:	ret
   26778:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   2677c:	ldr	x0, [x0, #4008]
   26780:	ldr	x21, [x0]
   26784:	bl	7630 <getpid@plt>
   26788:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2678c:	mov	w2, w0
   26790:	add	x4, x4, #0x108
   26794:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26798:	add	x3, x3, #0xbe8
   2679c:	mov	x0, x21
   267a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   267a4:	add	x1, x1, #0xb58
   267a8:	bl	80f0 <fprintf@plt>
   267ac:	mov	x0, x20
   267b0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   267b4:	add	x1, x1, #0xd50
   267b8:	bl	25180 <scols_init_debug@@SMARTCOLS_2.25+0x10020>
   267bc:	b	26744 <scols_init_debug@@SMARTCOLS_2.25+0x115e4>
   267c0:	bl	7af0 <rewinddir@plt>
   267c4:	mov	x0, x21
   267c8:	ldp	x19, x20, [sp, #16]
   267cc:	ldr	x21, [sp, #32]
   267d0:	ldp	x29, x30, [sp], #48
   267d4:	ret
   267d8:	mov	w0, w20
   267dc:	bl	7970 <close@plt>
   267e0:	b	26718 <scols_init_debug@@SMARTCOLS_2.25+0x115b8>
   267e4:	nop
   267e8:	stp	x29, x30, [sp, #-144]!
   267ec:	mov	x29, sp
   267f0:	stp	x21, x22, [sp, #32]
   267f4:	add	x21, x0, #0x20
   267f8:	stp	x23, x24, [sp, #48]
   267fc:	ldp	x22, x23, [x2, #16]
   26800:	str	x25, [sp, #64]
   26804:	ldp	x24, x25, [x2]
   26808:	stp	x19, x20, [sp, #16]
   2680c:	mov	x20, x1
   26810:	mov	x19, x0
   26814:	stp	x24, x25, [sp, #112]
   26818:	stp	x22, x23, [sp, #128]
   2681c:	bl	7fd0 <__errno_location@plt>
   26820:	mov	x2, x20
   26824:	mov	x20, x0
   26828:	add	x3, sp, #0x50
   2682c:	mov	x0, x21
   26830:	mov	x1, #0x1000                	// #4096
   26834:	str	wzr, [x20]
   26838:	stp	x24, x25, [sp, #80]
   2683c:	stp	x22, x23, [sp, #96]
   26840:	bl	7e90 <vsnprintf@plt>
   26844:	tbnz	w0, #31, 26894 <scols_init_debug@@SMARTCOLS_2.25+0x11734>
   26848:	cmp	w0, #0xfff
   2684c:	b.gt	26870 <scols_init_debug@@SMARTCOLS_2.25+0x11710>
   26850:	mov	x1, x21
   26854:	mov	x0, x19
   26858:	ldp	x19, x20, [sp, #16]
   2685c:	ldp	x21, x22, [sp, #32]
   26860:	ldp	x23, x24, [sp, #48]
   26864:	ldr	x25, [sp, #64]
   26868:	ldp	x29, x30, [sp], #144
   2686c:	b	266d8 <scols_init_debug@@SMARTCOLS_2.25+0x11578>
   26870:	mov	w0, #0x24                  	// #36
   26874:	str	w0, [x20]
   26878:	mov	x0, #0x0                   	// #0
   2687c:	ldp	x19, x20, [sp, #16]
   26880:	ldp	x21, x22, [sp, #32]
   26884:	ldp	x23, x24, [sp, #48]
   26888:	ldr	x25, [sp, #64]
   2688c:	ldp	x29, x30, [sp], #144
   26890:	ret
   26894:	ldr	w0, [x20]
   26898:	cbnz	w0, 26878 <scols_init_debug@@SMARTCOLS_2.25+0x11718>
   2689c:	mov	w0, #0x16                  	// #22
   268a0:	str	w0, [x20]
   268a4:	b	26878 <scols_init_debug@@SMARTCOLS_2.25+0x11718>
   268a8:	stp	x29, x30, [sp, #-256]!
   268ac:	mov	w9, #0xffffffd0            	// #-48
   268b0:	mov	w8, #0xffffff80            	// #-128
   268b4:	mov	x29, sp
   268b8:	add	x10, sp, #0xd0
   268bc:	add	x11, sp, #0x100
   268c0:	stp	x11, x11, [sp, #48]
   268c4:	str	x10, [sp, #64]
   268c8:	stp	w9, w8, [sp, #72]
   268cc:	ldp	x10, x11, [sp, #48]
   268d0:	stp	x10, x11, [sp, #16]
   268d4:	ldp	x8, x9, [sp, #64]
   268d8:	stp	x8, x9, [sp, #32]
   268dc:	str	q0, [sp, #80]
   268e0:	str	q1, [sp, #96]
   268e4:	str	q2, [sp, #112]
   268e8:	str	q3, [sp, #128]
   268ec:	str	q4, [sp, #144]
   268f0:	str	q5, [sp, #160]
   268f4:	str	q6, [sp, #176]
   268f8:	str	q7, [sp, #192]
   268fc:	stp	x2, x3, [sp, #208]
   26900:	add	x2, sp, #0x10
   26904:	stp	x4, x5, [sp, #224]
   26908:	stp	x6, x7, [sp, #240]
   2690c:	bl	267e8 <scols_init_debug@@SMARTCOLS_2.25+0x11688>
   26910:	ldp	x29, x30, [sp], #256
   26914:	ret
   26918:	stp	x29, x30, [sp, #-48]!
   2691c:	mov	x29, sp
   26920:	stp	x19, x20, [sp, #16]
   26924:	mov	x20, x1
   26928:	str	x21, [sp, #32]
   2692c:	mov	x21, x2
   26930:	cbz	x3, 26964 <scols_init_debug@@SMARTCOLS_2.25+0x11804>
   26934:	mov	x19, x3
   26938:	bl	256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10548>
   2693c:	tbnz	w0, #31, 269e4 <scols_init_debug@@SMARTCOLS_2.25+0x11884>
   26940:	ldrsb	w1, [x19]
   26944:	mov	x3, x21
   26948:	mov	x2, x20
   2694c:	cmp	w1, #0x2f
   26950:	cinc	x1, x19, eq  // eq = none
   26954:	ldp	x19, x20, [sp, #16]
   26958:	ldr	x21, [sp, #32]
   2695c:	ldp	x29, x30, [sp], #48
   26960:	b	8170 <readlinkat@plt>
   26964:	ldr	x3, [x0, #24]
   26968:	ldr	x4, [x0, #8]
   2696c:	cbz	x3, 269c0 <scols_init_debug@@SMARTCOLS_2.25+0x11860>
   26970:	cbz	x4, 269f8 <scols_init_debug@@SMARTCOLS_2.25+0x11898>
   26974:	ldrsb	w1, [x4]
   26978:	add	x19, x0, #0x20
   2697c:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26980:	mov	x0, x19
   26984:	cmp	w1, #0x2f
   26988:	add	x2, x2, #0xc60
   2698c:	cinc	x4, x4, eq  // eq = none
   26990:	mov	x1, #0x1000                	// #4096
   26994:	bl	7590 <snprintf@plt>
   26998:	tbnz	w0, #31, 269c4 <scols_init_debug@@SMARTCOLS_2.25+0x11864>
   2699c:	cmp	w0, #0xfff
   269a0:	b.gt	26a00 <scols_init_debug@@SMARTCOLS_2.25+0x118a0>
   269a4:	mov	x2, x21
   269a8:	mov	x1, x20
   269ac:	mov	x0, x19
   269b0:	ldp	x19, x20, [sp, #16]
   269b4:	ldr	x21, [sp, #32]
   269b8:	ldp	x29, x30, [sp], #48
   269bc:	b	7460 <readlink@plt>
   269c0:	cbnz	x4, 26a18 <scols_init_debug@@SMARTCOLS_2.25+0x118b8>
   269c4:	bl	7fd0 <__errno_location@plt>
   269c8:	ldr	w0, [x0]
   269cc:	neg	w0, w0
   269d0:	sxtw	x0, w0
   269d4:	ldp	x19, x20, [sp, #16]
   269d8:	ldr	x21, [sp, #32]
   269dc:	ldp	x29, x30, [sp], #48
   269e0:	ret
   269e4:	sxtw	x0, w0
   269e8:	ldp	x19, x20, [sp, #16]
   269ec:	ldr	x21, [sp, #32]
   269f0:	ldp	x29, x30, [sp], #48
   269f4:	ret
   269f8:	mov	x19, x3
   269fc:	b	269a4 <scols_init_debug@@SMARTCOLS_2.25+0x11844>
   26a00:	bl	7fd0 <__errno_location@plt>
   26a04:	mov	x1, x0
   26a08:	mov	w2, #0x24                  	// #36
   26a0c:	mov	x0, #0xffffffffffffffdc    	// #-36
   26a10:	str	w2, [x1]
   26a14:	b	269d4 <scols_init_debug@@SMARTCOLS_2.25+0x11874>
   26a18:	mov	x19, x4
   26a1c:	b	269a4 <scols_init_debug@@SMARTCOLS_2.25+0x11844>
   26a20:	stp	x29, x30, [sp, #-352]!
   26a24:	mov	w9, #0xffffffe0            	// #-32
   26a28:	mov	w8, #0xffffff80            	// #-128
   26a2c:	mov	x29, sp
   26a30:	add	x10, sp, #0x140
   26a34:	add	x11, sp, #0x160
   26a38:	stp	x11, x11, [sp, #128]
   26a3c:	str	x10, [sp, #144]
   26a40:	stp	w9, w8, [sp, #152]
   26a44:	stp	x21, x22, [sp, #32]
   26a48:	mov	x21, x1
   26a4c:	stp	x23, x24, [sp, #48]
   26a50:	stp	x25, x26, [sp, #64]
   26a54:	mov	x26, x2
   26a58:	ldp	x22, x23, [sp, #128]
   26a5c:	stp	x19, x20, [sp, #16]
   26a60:	mov	x20, x3
   26a64:	ldp	x24, x25, [sp, #144]
   26a68:	str	x27, [sp, #80]
   26a6c:	stp	x22, x23, [sp, #160]
   26a70:	add	x27, x0, #0x20
   26a74:	mov	x19, x0
   26a78:	stp	x24, x25, [sp, #176]
   26a7c:	str	q0, [sp, #192]
   26a80:	str	q1, [sp, #208]
   26a84:	str	q2, [sp, #224]
   26a88:	str	q3, [sp, #240]
   26a8c:	str	q4, [sp, #256]
   26a90:	str	q5, [sp, #272]
   26a94:	str	q6, [sp, #288]
   26a98:	str	q7, [sp, #304]
   26a9c:	stp	x4, x5, [sp, #320]
   26aa0:	str	x6, [sp, #336]
   26aa4:	str	x7, [sp, #344]
   26aa8:	bl	7fd0 <__errno_location@plt>
   26aac:	mov	x2, x20
   26ab0:	mov	x20, x0
   26ab4:	add	x3, sp, #0x60
   26ab8:	mov	x0, x27
   26abc:	mov	x1, #0x1000                	// #4096
   26ac0:	str	wzr, [x20]
   26ac4:	stp	x22, x23, [sp, #96]
   26ac8:	stp	x24, x25, [sp, #112]
   26acc:	bl	7e90 <vsnprintf@plt>
   26ad0:	tbnz	w0, #31, 26b34 <scols_init_debug@@SMARTCOLS_2.25+0x119d4>
   26ad4:	cmp	w0, #0xfff
   26ad8:	b.gt	26b0c <scols_init_debug@@SMARTCOLS_2.25+0x119ac>
   26adc:	mov	x3, x27
   26ae0:	mov	x2, x26
   26ae4:	mov	x1, x21
   26ae8:	mov	x0, x19
   26aec:	bl	26918 <scols_init_debug@@SMARTCOLS_2.25+0x117b8>
   26af0:	ldp	x19, x20, [sp, #16]
   26af4:	ldp	x21, x22, [sp, #32]
   26af8:	ldp	x23, x24, [sp, #48]
   26afc:	ldp	x25, x26, [sp, #64]
   26b00:	ldr	x27, [sp, #80]
   26b04:	ldp	x29, x30, [sp], #352
   26b08:	ret
   26b0c:	mov	w1, #0x24                  	// #36
   26b10:	str	w1, [x20]
   26b14:	mov	x0, #0xffffffffffffffdc    	// #-36
   26b18:	ldp	x19, x20, [sp, #16]
   26b1c:	ldp	x21, x22, [sp, #32]
   26b20:	ldp	x23, x24, [sp, #48]
   26b24:	ldp	x25, x26, [sp, #64]
   26b28:	ldr	x27, [sp, #80]
   26b2c:	ldp	x29, x30, [sp], #352
   26b30:	ret
   26b34:	ldr	w0, [x20]
   26b38:	cbz	w0, 26b48 <scols_init_debug@@SMARTCOLS_2.25+0x119e8>
   26b3c:	neg	w0, w0
   26b40:	sxtw	x0, w0
   26b44:	b	26af0 <scols_init_debug@@SMARTCOLS_2.25+0x11990>
   26b48:	mov	w1, #0x16                  	// #22
   26b4c:	mov	x0, #0xffffffffffffffea    	// #-22
   26b50:	str	w1, [x20]
   26b54:	b	26af0 <scols_init_debug@@SMARTCOLS_2.25+0x11990>
   26b58:	stp	x29, x30, [sp, #-96]!
   26b5c:	mov	x29, sp
   26b60:	stp	x19, x20, [sp, #16]
   26b64:	mov	x19, x2
   26b68:	mov	x2, x3
   26b6c:	mov	x20, x1
   26b70:	mov	w1, #0x80000               	// #524288
   26b74:	stp	x21, x22, [sp, #32]
   26b78:	mov	x21, x3
   26b7c:	stp	x23, x24, [sp, #48]
   26b80:	bl	26178 <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   26b84:	mov	w22, w0
   26b88:	bl	7fd0 <__errno_location@plt>
   26b8c:	mov	x23, x0
   26b90:	tbnz	w22, #31, 26cac <scols_init_debug@@SMARTCOLS_2.25+0x11b4c>
   26b94:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   26b98:	ldr	w0, [x0, #2916]
   26b9c:	tbnz	w0, #2, 26c44 <scols_init_debug@@SMARTCOLS_2.25+0x11ae4>
   26ba0:	mov	x2, x19
   26ba4:	mov	x0, x20
   26ba8:	mov	w1, #0x0                   	// #0
   26bac:	bl	77f0 <memset@plt>
   26bb0:	cbz	x19, 26ccc <scols_init_debug@@SMARTCOLS_2.25+0x11b6c>
   26bb4:	stp	x25, x26, [sp, #64]
   26bb8:	add	x26, sp, #0x50
   26bbc:	mov	x21, #0x0                   	// #0
   26bc0:	mov	w25, #0x0                   	// #0
   26bc4:	mov	x2, x19
   26bc8:	mov	x1, x20
   26bcc:	mov	w0, w22
   26bd0:	bl	7d70 <read@plt>
   26bd4:	cmp	x0, #0x0
   26bd8:	b.le	26bf8 <scols_init_debug@@SMARTCOLS_2.25+0x11a98>
   26bdc:	add	x20, x20, x0
   26be0:	add	x21, x21, x0
   26be4:	subs	x19, x19, x0
   26be8:	b.ne	26bc0 <scols_init_debug@@SMARTCOLS_2.25+0x11a60>  // b.any
   26bec:	ldr	w24, [x23]
   26bf0:	ldp	x25, x26, [sp, #64]
   26bf4:	b	26c20 <scols_init_debug@@SMARTCOLS_2.25+0x11ac0>
   26bf8:	ldr	w24, [x23]
   26bfc:	b.eq	26c14 <scols_init_debug@@SMARTCOLS_2.25+0x11ab4>  // b.none
   26c00:	cmp	w24, #0xb
   26c04:	ccmp	w24, #0x4, #0x4, ne  // ne = any
   26c08:	b.ne	26c14 <scols_init_debug@@SMARTCOLS_2.25+0x11ab4>  // b.any
   26c0c:	cmp	w25, #0x4
   26c10:	b.le	26c8c <scols_init_debug@@SMARTCOLS_2.25+0x11b2c>
   26c14:	ldp	x25, x26, [sp, #64]
   26c18:	cmp	x21, #0x0
   26c1c:	csinv	w21, w21, wzr, ne  // ne = any
   26c20:	mov	w0, w22
   26c24:	bl	7970 <close@plt>
   26c28:	str	w24, [x23]
   26c2c:	mov	w0, w21
   26c30:	ldp	x19, x20, [sp, #16]
   26c34:	ldp	x21, x22, [sp, #32]
   26c38:	ldp	x23, x24, [sp, #48]
   26c3c:	ldp	x29, x30, [sp], #96
   26c40:	ret
   26c44:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   26c48:	ldr	x0, [x0, #4008]
   26c4c:	ldr	x24, [x0]
   26c50:	bl	7630 <getpid@plt>
   26c54:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26c58:	mov	w2, w0
   26c5c:	add	x4, x4, #0x108
   26c60:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26c64:	add	x3, x3, #0xbe8
   26c68:	mov	x0, x24
   26c6c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   26c70:	add	x1, x1, #0xb58
   26c74:	bl	80f0 <fprintf@plt>
   26c78:	mov	x1, x21
   26c7c:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   26c80:	add	x0, x0, #0xd68
   26c84:	bl	25248 <scols_init_debug@@SMARTCOLS_2.25+0x100e8>
   26c88:	b	26ba0 <scols_init_debug@@SMARTCOLS_2.25+0x11a40>
   26c8c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   26c90:	add	w25, w25, #0x1
   26c94:	mov	x0, x26
   26c98:	mov	x1, #0x0                   	// #0
   26c9c:	ldr	q0, [x2, #3936]
   26ca0:	str	q0, [sp, #80]
   26ca4:	bl	7bd0 <nanosleep@plt>
   26ca8:	b	26bc4 <scols_init_debug@@SMARTCOLS_2.25+0x11a64>
   26cac:	ldr	w21, [x0]
   26cb0:	ldp	x19, x20, [sp, #16]
   26cb4:	neg	w21, w21
   26cb8:	mov	w0, w21
   26cbc:	ldp	x21, x22, [sp, #32]
   26cc0:	ldp	x23, x24, [sp, #48]
   26cc4:	ldp	x29, x30, [sp], #96
   26cc8:	ret
   26ccc:	ldr	w24, [x23]
   26cd0:	mov	w21, #0x0                   	// #0
   26cd4:	b	26c20 <scols_init_debug@@SMARTCOLS_2.25+0x11ac0>
   26cd8:	stp	x29, x30, [sp, #-160]!
   26cdc:	mov	x29, sp
   26ce0:	stp	x23, x24, [sp, #48]
   26ce4:	mov	x23, x2
   26ce8:	stp	x25, x26, [sp, #64]
   26cec:	stp	x27, x28, [sp, #80]
   26cf0:	add	x28, x0, #0x20
   26cf4:	ldp	x26, x27, [x4]
   26cf8:	stp	x19, x20, [sp, #16]
   26cfc:	mov	x19, x0
   26d00:	ldp	x24, x25, [x4, #16]
   26d04:	stp	x21, x22, [sp, #32]
   26d08:	mov	x21, x3
   26d0c:	mov	x22, x1
   26d10:	stp	x26, x27, [sp, #128]
   26d14:	stp	x24, x25, [sp, #144]
   26d18:	bl	7fd0 <__errno_location@plt>
   26d1c:	mov	x20, x0
   26d20:	mov	x2, x21
   26d24:	mov	x0, x28
   26d28:	add	x3, sp, #0x60
   26d2c:	mov	x1, #0x1000                	// #4096
   26d30:	str	wzr, [x20]
   26d34:	stp	x26, x27, [sp, #96]
   26d38:	stp	x24, x25, [sp, #112]
   26d3c:	bl	7e90 <vsnprintf@plt>
   26d40:	tbnz	w0, #31, 26da0 <scols_init_debug@@SMARTCOLS_2.25+0x11c40>
   26d44:	cmp	w0, #0xfff
   26d48:	b.gt	26d78 <scols_init_debug@@SMARTCOLS_2.25+0x11c18>
   26d4c:	mov	x3, x28
   26d50:	mov	x2, x23
   26d54:	mov	x1, x22
   26d58:	mov	x0, x19
   26d5c:	ldp	x19, x20, [sp, #16]
   26d60:	ldp	x21, x22, [sp, #32]
   26d64:	ldp	x23, x24, [sp, #48]
   26d68:	ldp	x25, x26, [sp, #64]
   26d6c:	ldp	x27, x28, [sp, #80]
   26d70:	ldp	x29, x30, [sp], #160
   26d74:	b	26b58 <scols_init_debug@@SMARTCOLS_2.25+0x119f8>
   26d78:	mov	w1, #0x24                  	// #36
   26d7c:	mov	w0, #0xffffffdc            	// #-36
   26d80:	str	w1, [x20]
   26d84:	ldp	x19, x20, [sp, #16]
   26d88:	ldp	x21, x22, [sp, #32]
   26d8c:	ldp	x23, x24, [sp, #48]
   26d90:	ldp	x25, x26, [sp, #64]
   26d94:	ldp	x27, x28, [sp, #80]
   26d98:	ldp	x29, x30, [sp], #160
   26d9c:	ret
   26da0:	ldr	w0, [x20]
   26da4:	cbz	w0, 26db0 <scols_init_debug@@SMARTCOLS_2.25+0x11c50>
   26da8:	neg	w0, w0
   26dac:	b	26d84 <scols_init_debug@@SMARTCOLS_2.25+0x11c24>
   26db0:	mov	w1, #0x16                  	// #22
   26db4:	mov	w0, #0xffffffea            	// #-22
   26db8:	str	w1, [x20]
   26dbc:	b	26d84 <scols_init_debug@@SMARTCOLS_2.25+0x11c24>
   26dc0:	stp	x29, x30, [sp, #-240]!
   26dc4:	mov	w9, #0xffffffe0            	// #-32
   26dc8:	mov	w8, #0xffffff80            	// #-128
   26dcc:	mov	x29, sp
   26dd0:	add	x10, sp, #0xd0
   26dd4:	add	x11, sp, #0xf0
   26dd8:	stp	x11, x11, [sp, #48]
   26ddc:	str	x10, [sp, #64]
   26de0:	stp	w9, w8, [sp, #72]
   26de4:	ldp	x10, x11, [sp, #48]
   26de8:	stp	x10, x11, [sp, #16]
   26dec:	ldp	x8, x9, [sp, #64]
   26df0:	stp	x8, x9, [sp, #32]
   26df4:	str	q0, [sp, #80]
   26df8:	str	q1, [sp, #96]
   26dfc:	str	q2, [sp, #112]
   26e00:	str	q3, [sp, #128]
   26e04:	str	q4, [sp, #144]
   26e08:	str	q5, [sp, #160]
   26e0c:	str	q6, [sp, #176]
   26e10:	str	q7, [sp, #192]
   26e14:	stp	x4, x5, [sp, #208]
   26e18:	add	x4, sp, #0x10
   26e1c:	stp	x6, x7, [sp, #224]
   26e20:	bl	26cd8 <scols_init_debug@@SMARTCOLS_2.25+0x11b78>
   26e24:	ldp	x29, x30, [sp], #240
   26e28:	ret
   26e2c:	nop
   26e30:	mov	x12, #0x2030                	// #8240
   26e34:	sub	sp, sp, x12
   26e38:	stp	x29, x30, [sp]
   26e3c:	mov	x29, sp
   26e40:	stp	x19, x20, [sp, #16]
   26e44:	cbz	x1, 26ee4 <scols_init_debug@@SMARTCOLS_2.25+0x11d84>
   26e48:	mov	x20, x1
   26e4c:	str	x21, [sp, #32]
   26e50:	add	x21, sp, #0x30
   26e54:	mov	x3, x2
   26e58:	mov	x1, x21
   26e5c:	mov	x2, #0x1fff                	// #8191
   26e60:	str	xzr, [x20]
   26e64:	bl	26b58 <scols_init_debug@@SMARTCOLS_2.25+0x119f8>
   26e68:	mov	w19, w0
   26e6c:	cmp	w0, #0x0
   26e70:	b.lt	26ec8 <scols_init_debug@@SMARTCOLS_2.25+0x11d68>  // b.tstop
   26e74:	b.ne	26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x11d50>  // b.any
   26e78:	mov	x0, x21
   26e7c:	strb	wzr, [x21, w19, sxtw]
   26e80:	bl	7930 <strdup@plt>
   26e84:	cmp	x0, #0x0
   26e88:	mov	w1, #0xfffffff4            	// #-12
   26e8c:	csel	w19, w19, w1, ne  // ne = any
   26e90:	ldr	x21, [sp, #32]
   26e94:	str	x0, [x20]
   26e98:	mov	w0, w19
   26e9c:	mov	x12, #0x2030                	// #8240
   26ea0:	ldp	x29, x30, [sp]
   26ea4:	ldp	x19, x20, [sp, #16]
   26ea8:	add	sp, sp, x12
   26eac:	ret
   26eb0:	add	x0, sp, #0x2f
   26eb4:	ldrsb	w0, [x0, w19, sxtw]
   26eb8:	cmp	w0, #0xa
   26ebc:	cset	w0, eq  // eq = none
   26ec0:	sub	w19, w19, w0
   26ec4:	b	26e78 <scols_init_debug@@SMARTCOLS_2.25+0x11d18>
   26ec8:	mov	w0, w19
   26ecc:	mov	x12, #0x2030                	// #8240
   26ed0:	ldp	x29, x30, [sp]
   26ed4:	ldp	x19, x20, [sp, #16]
   26ed8:	ldr	x21, [sp, #32]
   26edc:	add	sp, sp, x12
   26ee0:	ret
   26ee4:	mov	w19, #0xffffffea            	// #-22
   26ee8:	b	26e98 <scols_init_debug@@SMARTCOLS_2.25+0x11d38>
   26eec:	nop
   26ef0:	stp	x29, x30, [sp, #-352]!
   26ef4:	mov	w9, #0xffffffd8            	// #-40
   26ef8:	mov	w8, #0xffffff80            	// #-128
   26efc:	mov	x29, sp
   26f00:	add	x10, sp, #0x130
   26f04:	add	x11, sp, #0x160
   26f08:	stp	x11, x11, [sp, #112]
   26f0c:	str	x10, [sp, #128]
   26f10:	stp	w9, w8, [sp, #136]
   26f14:	stp	x21, x22, [sp, #32]
   26f18:	mov	x21, x1
   26f1c:	stp	x23, x24, [sp, #48]
   26f20:	stp	x25, x26, [sp, #64]
   26f24:	add	x26, x0, #0x20
   26f28:	ldp	x24, x25, [sp, #112]
   26f2c:	stp	x19, x20, [sp, #16]
   26f30:	mov	x20, x2
   26f34:	ldp	x22, x23, [sp, #128]
   26f38:	stp	x24, x25, [sp, #144]
   26f3c:	mov	x19, x0
   26f40:	stp	x22, x23, [sp, #160]
   26f44:	str	q0, [sp, #176]
   26f48:	str	q1, [sp, #192]
   26f4c:	str	q2, [sp, #208]
   26f50:	str	q3, [sp, #224]
   26f54:	str	q4, [sp, #240]
   26f58:	str	q5, [sp, #256]
   26f5c:	str	q6, [sp, #272]
   26f60:	str	q7, [sp, #288]
   26f64:	stp	x3, x4, [sp, #312]
   26f68:	stp	x5, x6, [sp, #328]
   26f6c:	str	x7, [sp, #344]
   26f70:	bl	7fd0 <__errno_location@plt>
   26f74:	mov	x2, x20
   26f78:	mov	x20, x0
   26f7c:	add	x3, sp, #0x50
   26f80:	mov	x0, x26
   26f84:	mov	x1, #0x1000                	// #4096
   26f88:	str	wzr, [x20]
   26f8c:	stp	x24, x25, [sp, #80]
   26f90:	stp	x22, x23, [sp, #96]
   26f94:	bl	7e90 <vsnprintf@plt>
   26f98:	tbnz	w0, #31, 26ff0 <scols_init_debug@@SMARTCOLS_2.25+0x11e90>
   26f9c:	cmp	w0, #0xfff
   26fa0:	b.gt	26fcc <scols_init_debug@@SMARTCOLS_2.25+0x11e6c>
   26fa4:	mov	x2, x26
   26fa8:	mov	x1, x21
   26fac:	mov	x0, x19
   26fb0:	bl	26e30 <scols_init_debug@@SMARTCOLS_2.25+0x11cd0>
   26fb4:	ldp	x19, x20, [sp, #16]
   26fb8:	ldp	x21, x22, [sp, #32]
   26fbc:	ldp	x23, x24, [sp, #48]
   26fc0:	ldp	x25, x26, [sp, #64]
   26fc4:	ldp	x29, x30, [sp], #352
   26fc8:	ret
   26fcc:	mov	w1, #0x24                  	// #36
   26fd0:	str	w1, [x20]
   26fd4:	mov	w0, #0xffffffdc            	// #-36
   26fd8:	ldp	x19, x20, [sp, #16]
   26fdc:	ldp	x21, x22, [sp, #32]
   26fe0:	ldp	x23, x24, [sp, #48]
   26fe4:	ldp	x25, x26, [sp, #64]
   26fe8:	ldp	x29, x30, [sp], #352
   26fec:	ret
   26ff0:	ldr	w0, [x20]
   26ff4:	cbz	w0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x11ea0>
   26ff8:	neg	w0, w0
   26ffc:	b	26fb4 <scols_init_debug@@SMARTCOLS_2.25+0x11e54>
   27000:	mov	w1, #0x16                  	// #22
   27004:	mov	w0, #0xffffffea            	// #-22
   27008:	str	w1, [x20]
   2700c:	b	26fb4 <scols_init_debug@@SMARTCOLS_2.25+0x11e54>
   27010:	stp	x29, x30, [sp, #-32]!
   27014:	sub	x2, x2, #0x1
   27018:	mov	x29, sp
   2701c:	str	x19, [sp, #16]
   27020:	mov	x19, x1
   27024:	bl	26b58 <scols_init_debug@@SMARTCOLS_2.25+0x119f8>
   27028:	cmp	w0, #0x0
   2702c:	b.lt	27040 <scols_init_debug@@SMARTCOLS_2.25+0x11ee0>  // b.tstop
   27030:	sxtw	x1, w0
   27034:	sub	x1, x1, #0x1
   27038:	b.ne	2704c <scols_init_debug@@SMARTCOLS_2.25+0x11eec>  // b.any
   2703c:	strb	wzr, [x19, x1]
   27040:	ldr	x19, [sp, #16]
   27044:	ldp	x29, x30, [sp], #32
   27048:	ret
   2704c:	ldrsb	w2, [x19, x1]
   27050:	cmp	w2, #0xa
   27054:	b.ne	2703c <scols_init_debug@@SMARTCOLS_2.25+0x11edc>  // b.any
   27058:	sub	w0, w0, #0x1
   2705c:	strb	wzr, [x19, w0, sxtw]
   27060:	ldr	x19, [sp, #16]
   27064:	ldp	x29, x30, [sp], #32
   27068:	ret
   2706c:	nop
   27070:	stp	x29, x30, [sp, #-352]!
   27074:	mov	w9, #0xffffffe0            	// #-32
   27078:	mov	w8, #0xffffff80            	// #-128
   2707c:	mov	x29, sp
   27080:	add	x10, sp, #0x140
   27084:	add	x11, sp, #0x160
   27088:	stp	x11, x11, [sp, #128]
   2708c:	str	x10, [sp, #144]
   27090:	stp	w9, w8, [sp, #152]
   27094:	stp	x21, x22, [sp, #32]
   27098:	mov	x21, x1
   2709c:	stp	x23, x24, [sp, #48]
   270a0:	stp	x25, x26, [sp, #64]
   270a4:	mov	x26, x2
   270a8:	ldp	x22, x23, [sp, #128]
   270ac:	stp	x19, x20, [sp, #16]
   270b0:	mov	x20, x3
   270b4:	ldp	x24, x25, [sp, #144]
   270b8:	str	x27, [sp, #80]
   270bc:	stp	x22, x23, [sp, #160]
   270c0:	add	x27, x0, #0x20
   270c4:	mov	x19, x0
   270c8:	stp	x24, x25, [sp, #176]
   270cc:	str	q0, [sp, #192]
   270d0:	str	q1, [sp, #208]
   270d4:	str	q2, [sp, #224]
   270d8:	str	q3, [sp, #240]
   270dc:	str	q4, [sp, #256]
   270e0:	str	q5, [sp, #272]
   270e4:	str	q6, [sp, #288]
   270e8:	str	q7, [sp, #304]
   270ec:	stp	x4, x5, [sp, #320]
   270f0:	str	x6, [sp, #336]
   270f4:	str	x7, [sp, #344]
   270f8:	bl	7fd0 <__errno_location@plt>
   270fc:	mov	x2, x20
   27100:	mov	x20, x0
   27104:	add	x3, sp, #0x60
   27108:	mov	x0, x27
   2710c:	mov	x1, #0x1000                	// #4096
   27110:	str	wzr, [x20]
   27114:	stp	x22, x23, [sp, #96]
   27118:	stp	x24, x25, [sp, #112]
   2711c:	bl	7e90 <vsnprintf@plt>
   27120:	tbnz	w0, #31, 27184 <scols_init_debug@@SMARTCOLS_2.25+0x12024>
   27124:	cmp	w0, #0xfff
   27128:	b.gt	2715c <scols_init_debug@@SMARTCOLS_2.25+0x11ffc>
   2712c:	mov	x3, x27
   27130:	mov	x2, x26
   27134:	mov	x1, x21
   27138:	mov	x0, x19
   2713c:	bl	27010 <scols_init_debug@@SMARTCOLS_2.25+0x11eb0>
   27140:	ldp	x19, x20, [sp, #16]
   27144:	ldp	x21, x22, [sp, #32]
   27148:	ldp	x23, x24, [sp, #48]
   2714c:	ldp	x25, x26, [sp, #64]
   27150:	ldr	x27, [sp, #80]
   27154:	ldp	x29, x30, [sp], #352
   27158:	ret
   2715c:	mov	w1, #0x24                  	// #36
   27160:	str	w1, [x20]
   27164:	mov	w0, #0xffffffdc            	// #-36
   27168:	ldp	x19, x20, [sp, #16]
   2716c:	ldp	x21, x22, [sp, #32]
   27170:	ldp	x23, x24, [sp, #48]
   27174:	ldp	x25, x26, [sp, #64]
   27178:	ldr	x27, [sp, #80]
   2717c:	ldp	x29, x30, [sp], #352
   27180:	ret
   27184:	ldr	w0, [x20]
   27188:	cbz	w0, 27194 <scols_init_debug@@SMARTCOLS_2.25+0x12034>
   2718c:	neg	w0, w0
   27190:	b	27140 <scols_init_debug@@SMARTCOLS_2.25+0x11fe0>
   27194:	mov	w1, #0x16                  	// #22
   27198:	mov	w0, #0xffffffea            	// #-22
   2719c:	str	w1, [x20]
   271a0:	b	27140 <scols_init_debug@@SMARTCOLS_2.25+0x11fe0>
   271a4:	nop
   271a8:	stp	x29, x30, [sp, #-288]!
   271ac:	mov	x29, sp
   271b0:	stp	x19, x20, [sp, #16]
   271b4:	mov	x20, x1
   271b8:	stp	x21, x22, [sp, #32]
   271bc:	mov	x21, x2
   271c0:	mov	x2, x1
   271c4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   271c8:	add	x1, x1, #0xf38
   271cc:	str	q0, [sp, #112]
   271d0:	str	q1, [sp, #128]
   271d4:	str	q2, [sp, #144]
   271d8:	str	q3, [sp, #160]
   271dc:	str	q4, [sp, #176]
   271e0:	str	q5, [sp, #192]
   271e4:	str	q6, [sp, #208]
   271e8:	str	q7, [sp, #224]
   271ec:	stp	x3, x4, [sp, #248]
   271f0:	stp	x5, x6, [sp, #264]
   271f4:	str	x7, [sp, #280]
   271f8:	bl	264b0 <scols_init_debug@@SMARTCOLS_2.25+0x11350>
   271fc:	cbz	x0, 272bc <scols_init_debug@@SMARTCOLS_2.25+0x1215c>
   27200:	mov	x19, x0
   27204:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   27208:	ldr	w0, [x0, #2916]
   2720c:	tbnz	w0, #2, 27270 <scols_init_debug@@SMARTCOLS_2.25+0x12110>
   27210:	add	x1, sp, #0x120
   27214:	stp	x1, x1, [sp, #80]
   27218:	add	x2, sp, #0xf0
   2721c:	mov	w0, #0xffffffd8            	// #-40
   27220:	mov	w3, #0xffffff80            	// #-128
   27224:	str	x2, [sp, #96]
   27228:	mov	x1, x21
   2722c:	stp	w0, w3, [sp, #104]
   27230:	add	x2, sp, #0x30
   27234:	ldp	x4, x5, [sp, #80]
   27238:	stp	x4, x5, [sp, #48]
   2723c:	mov	x0, x19
   27240:	ldp	x4, x5, [sp, #96]
   27244:	stp	x4, x5, [sp, #64]
   27248:	bl	7c90 <__isoc99_vfscanf@plt>
   2724c:	mov	w1, w0
   27250:	mov	x0, x19
   27254:	mov	w19, w1
   27258:	bl	7610 <fclose@plt>
   2725c:	mov	w0, w19
   27260:	ldp	x19, x20, [sp, #16]
   27264:	ldp	x21, x22, [sp, #32]
   27268:	ldp	x29, x30, [sp], #288
   2726c:	ret
   27270:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   27274:	ldr	x0, [x0, #4008]
   27278:	ldr	x22, [x0]
   2727c:	bl	7630 <getpid@plt>
   27280:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   27284:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   27288:	add	x4, x4, #0x108
   2728c:	add	x3, x3, #0xbe8
   27290:	mov	w2, w0
   27294:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   27298:	mov	x0, x22
   2729c:	add	x1, x1, #0xb58
   272a0:	bl	80f0 <fprintf@plt>
   272a4:	mov	x2, x20
   272a8:	mov	x1, x21
   272ac:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   272b0:	add	x0, x0, #0xd78
   272b4:	bl	25248 <scols_init_debug@@SMARTCOLS_2.25+0x100e8>
   272b8:	b	27210 <scols_init_debug@@SMARTCOLS_2.25+0x120b0>
   272bc:	mov	w19, #0xffffffea            	// #-22
   272c0:	b	2725c <scols_init_debug@@SMARTCOLS_2.25+0x120fc>
   272c4:	nop
   272c8:	mov	x8, x2
   272cc:	stp	x29, x30, [sp, #-272]!
   272d0:	mov	x2, x1
   272d4:	mov	x29, sp
   272d8:	ldp	x10, x11, [x8]
   272dc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   272e0:	ldp	x8, x9, [x8, #16]
   272e4:	str	x21, [sp, #32]
   272e8:	add	x21, sp, #0x30
   272ec:	add	x1, x1, #0xf38
   272f0:	stp	x19, x20, [sp, #16]
   272f4:	mov	x20, x3
   272f8:	mov	x3, x21
   272fc:	stp	x10, x11, [sp, #48]
   27300:	stp	x8, x9, [sp, #64]
   27304:	str	q0, [sp, #112]
   27308:	str	q1, [sp, #128]
   2730c:	str	q2, [sp, #144]
   27310:	str	q3, [sp, #160]
   27314:	str	q4, [sp, #176]
   27318:	str	q5, [sp, #192]
   2731c:	str	q6, [sp, #208]
   27320:	str	q7, [sp, #224]
   27324:	stp	x4, x5, [sp, #240]
   27328:	stp	x6, x7, [sp, #256]
   2732c:	bl	265a0 <scols_init_debug@@SMARTCOLS_2.25+0x11440>
   27330:	cbz	x0, 27394 <scols_init_debug@@SMARTCOLS_2.25+0x12234>
   27334:	add	x2, sp, #0x110
   27338:	stp	x2, x2, [sp, #80]
   2733c:	add	x1, sp, #0xf0
   27340:	mov	w4, #0xffffffe0            	// #-32
   27344:	mov	w3, #0xffffff80            	// #-128
   27348:	str	x1, [sp, #96]
   2734c:	mov	x1, x20
   27350:	stp	w4, w3, [sp, #104]
   27354:	mov	x19, x0
   27358:	ldp	x4, x5, [sp, #80]
   2735c:	stp	x4, x5, [sp, #48]
   27360:	mov	x2, x21
   27364:	ldp	x4, x5, [sp, #96]
   27368:	stp	x4, x5, [sp, #64]
   2736c:	bl	7c90 <__isoc99_vfscanf@plt>
   27370:	mov	w1, w0
   27374:	mov	x0, x19
   27378:	mov	w19, w1
   2737c:	bl	7610 <fclose@plt>
   27380:	mov	w0, w19
   27384:	ldp	x19, x20, [sp, #16]
   27388:	ldr	x21, [sp, #32]
   2738c:	ldp	x29, x30, [sp], #272
   27390:	ret
   27394:	mov	w19, #0xffffffea            	// #-22
   27398:	b	27380 <scols_init_debug@@SMARTCOLS_2.25+0x12220>
   2739c:	nop
   273a0:	stp	x29, x30, [sp, #-48]!
   273a4:	mov	x29, sp
   273a8:	add	x3, sp, #0x28
   273ac:	str	x19, [sp, #16]
   273b0:	mov	x19, x1
   273b4:	mov	x1, x2
   273b8:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   273bc:	add	x2, x2, #0xd90
   273c0:	str	xzr, [sp, #40]
   273c4:	bl	271a8 <scols_init_debug@@SMARTCOLS_2.25+0x12048>
   273c8:	cmp	w0, #0x1
   273cc:	b.ne	273ec <scols_init_debug@@SMARTCOLS_2.25+0x1228c>  // b.any
   273d0:	mov	w0, #0x0                   	// #0
   273d4:	cbz	x19, 273e0 <scols_init_debug@@SMARTCOLS_2.25+0x12280>
   273d8:	ldr	x1, [sp, #40]
   273dc:	str	x1, [x19]
   273e0:	ldr	x19, [sp, #16]
   273e4:	ldp	x29, x30, [sp], #48
   273e8:	ret
   273ec:	mov	w0, #0xffffffff            	// #-1
   273f0:	b	273e0 <scols_init_debug@@SMARTCOLS_2.25+0x12280>
   273f4:	nop
   273f8:	stp	x29, x30, [sp, #-352]!
   273fc:	mov	w9, #0xffffffd8            	// #-40
   27400:	mov	w8, #0xffffff80            	// #-128
   27404:	mov	x29, sp
   27408:	add	x10, sp, #0x130
   2740c:	add	x11, sp, #0x160
   27410:	stp	x11, x11, [sp, #112]
   27414:	str	x10, [sp, #128]
   27418:	stp	w9, w8, [sp, #136]
   2741c:	stp	x21, x22, [sp, #32]
   27420:	mov	x21, x1
   27424:	stp	x23, x24, [sp, #48]
   27428:	stp	x25, x26, [sp, #64]
   2742c:	add	x26, x0, #0x20
   27430:	ldp	x24, x25, [sp, #112]
   27434:	stp	x19, x20, [sp, #16]
   27438:	mov	x20, x2
   2743c:	ldp	x22, x23, [sp, #128]
   27440:	stp	x24, x25, [sp, #144]
   27444:	mov	x19, x0
   27448:	stp	x22, x23, [sp, #160]
   2744c:	str	q0, [sp, #176]
   27450:	str	q1, [sp, #192]
   27454:	str	q2, [sp, #208]
   27458:	str	q3, [sp, #224]
   2745c:	str	q4, [sp, #240]
   27460:	str	q5, [sp, #256]
   27464:	str	q6, [sp, #272]
   27468:	str	q7, [sp, #288]
   2746c:	stp	x3, x4, [sp, #312]
   27470:	stp	x5, x6, [sp, #328]
   27474:	str	x7, [sp, #344]
   27478:	bl	7fd0 <__errno_location@plt>
   2747c:	mov	x2, x20
   27480:	mov	x20, x0
   27484:	add	x3, sp, #0x50
   27488:	mov	x0, x26
   2748c:	mov	x1, #0x1000                	// #4096
   27490:	str	wzr, [x20]
   27494:	stp	x24, x25, [sp, #80]
   27498:	stp	x22, x23, [sp, #96]
   2749c:	bl	7e90 <vsnprintf@plt>
   274a0:	tbnz	w0, #31, 274f8 <scols_init_debug@@SMARTCOLS_2.25+0x12398>
   274a4:	cmp	w0, #0xfff
   274a8:	b.gt	274d4 <scols_init_debug@@SMARTCOLS_2.25+0x12374>
   274ac:	mov	x2, x26
   274b0:	mov	x1, x21
   274b4:	mov	x0, x19
   274b8:	bl	273a0 <scols_init_debug@@SMARTCOLS_2.25+0x12240>
   274bc:	ldp	x19, x20, [sp, #16]
   274c0:	ldp	x21, x22, [sp, #32]
   274c4:	ldp	x23, x24, [sp, #48]
   274c8:	ldp	x25, x26, [sp, #64]
   274cc:	ldp	x29, x30, [sp], #352
   274d0:	ret
   274d4:	mov	w1, #0x24                  	// #36
   274d8:	str	w1, [x20]
   274dc:	mov	w0, #0xffffffdc            	// #-36
   274e0:	ldp	x19, x20, [sp, #16]
   274e4:	ldp	x21, x22, [sp, #32]
   274e8:	ldp	x23, x24, [sp, #48]
   274ec:	ldp	x25, x26, [sp, #64]
   274f0:	ldp	x29, x30, [sp], #352
   274f4:	ret
   274f8:	ldr	w0, [x20]
   274fc:	cbz	w0, 27508 <scols_init_debug@@SMARTCOLS_2.25+0x123a8>
   27500:	neg	w0, w0
   27504:	b	274bc <scols_init_debug@@SMARTCOLS_2.25+0x1235c>
   27508:	mov	w1, #0x16                  	// #22
   2750c:	mov	w0, #0xffffffea            	// #-22
   27510:	str	w1, [x20]
   27514:	b	274bc <scols_init_debug@@SMARTCOLS_2.25+0x1235c>
   27518:	stp	x29, x30, [sp, #-48]!
   2751c:	mov	x29, sp
   27520:	add	x3, sp, #0x28
   27524:	str	x19, [sp, #16]
   27528:	mov	x19, x1
   2752c:	mov	x1, x2
   27530:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   27534:	add	x2, x2, #0x818
   27538:	str	xzr, [sp, #40]
   2753c:	bl	271a8 <scols_init_debug@@SMARTCOLS_2.25+0x12048>
   27540:	cmp	w0, #0x1
   27544:	b.ne	27564 <scols_init_debug@@SMARTCOLS_2.25+0x12404>  // b.any
   27548:	mov	w0, #0x0                   	// #0
   2754c:	cbz	x19, 27558 <scols_init_debug@@SMARTCOLS_2.25+0x123f8>
   27550:	ldr	x1, [sp, #40]
   27554:	str	x1, [x19]
   27558:	ldr	x19, [sp, #16]
   2755c:	ldp	x29, x30, [sp], #48
   27560:	ret
   27564:	mov	w0, #0xffffffff            	// #-1
   27568:	b	27558 <scols_init_debug@@SMARTCOLS_2.25+0x123f8>
   2756c:	nop
   27570:	stp	x29, x30, [sp, #-352]!
   27574:	mov	w9, #0xffffffd8            	// #-40
   27578:	mov	w8, #0xffffff80            	// #-128
   2757c:	mov	x29, sp
   27580:	add	x10, sp, #0x130
   27584:	add	x11, sp, #0x160
   27588:	stp	x11, x11, [sp, #112]
   2758c:	str	x10, [sp, #128]
   27590:	stp	w9, w8, [sp, #136]
   27594:	stp	x21, x22, [sp, #32]
   27598:	mov	x21, x1
   2759c:	stp	x23, x24, [sp, #48]
   275a0:	stp	x25, x26, [sp, #64]
   275a4:	add	x26, x0, #0x20
   275a8:	ldp	x24, x25, [sp, #112]
   275ac:	stp	x19, x20, [sp, #16]
   275b0:	mov	x20, x2
   275b4:	ldp	x22, x23, [sp, #128]
   275b8:	stp	x24, x25, [sp, #144]
   275bc:	mov	x19, x0
   275c0:	stp	x22, x23, [sp, #160]
   275c4:	str	q0, [sp, #176]
   275c8:	str	q1, [sp, #192]
   275cc:	str	q2, [sp, #208]
   275d0:	str	q3, [sp, #224]
   275d4:	str	q4, [sp, #240]
   275d8:	str	q5, [sp, #256]
   275dc:	str	q6, [sp, #272]
   275e0:	str	q7, [sp, #288]
   275e4:	stp	x3, x4, [sp, #312]
   275e8:	stp	x5, x6, [sp, #328]
   275ec:	str	x7, [sp, #344]
   275f0:	bl	7fd0 <__errno_location@plt>
   275f4:	mov	x2, x20
   275f8:	mov	x20, x0
   275fc:	add	x3, sp, #0x50
   27600:	mov	x0, x26
   27604:	mov	x1, #0x1000                	// #4096
   27608:	str	wzr, [x20]
   2760c:	stp	x24, x25, [sp, #80]
   27610:	stp	x22, x23, [sp, #96]
   27614:	bl	7e90 <vsnprintf@plt>
   27618:	tbnz	w0, #31, 27670 <scols_init_debug@@SMARTCOLS_2.25+0x12510>
   2761c:	cmp	w0, #0xfff
   27620:	b.gt	2764c <scols_init_debug@@SMARTCOLS_2.25+0x124ec>
   27624:	mov	x2, x26
   27628:	mov	x1, x21
   2762c:	mov	x0, x19
   27630:	bl	27518 <scols_init_debug@@SMARTCOLS_2.25+0x123b8>
   27634:	ldp	x19, x20, [sp, #16]
   27638:	ldp	x21, x22, [sp, #32]
   2763c:	ldp	x23, x24, [sp, #48]
   27640:	ldp	x25, x26, [sp, #64]
   27644:	ldp	x29, x30, [sp], #352
   27648:	ret
   2764c:	mov	w1, #0x24                  	// #36
   27650:	str	w1, [x20]
   27654:	mov	w0, #0xffffffdc            	// #-36
   27658:	ldp	x19, x20, [sp, #16]
   2765c:	ldp	x21, x22, [sp, #32]
   27660:	ldp	x23, x24, [sp, #48]
   27664:	ldp	x25, x26, [sp, #64]
   27668:	ldp	x29, x30, [sp], #352
   2766c:	ret
   27670:	ldr	w0, [x20]
   27674:	cbz	w0, 27680 <scols_init_debug@@SMARTCOLS_2.25+0x12520>
   27678:	neg	w0, w0
   2767c:	b	27634 <scols_init_debug@@SMARTCOLS_2.25+0x124d4>
   27680:	mov	w1, #0x16                  	// #22
   27684:	mov	w0, #0xffffffea            	// #-22
   27688:	str	w1, [x20]
   2768c:	b	27634 <scols_init_debug@@SMARTCOLS_2.25+0x124d4>
   27690:	stp	x29, x30, [sp, #-48]!
   27694:	mov	x29, sp
   27698:	add	x3, sp, #0x2c
   2769c:	str	x19, [sp, #16]
   276a0:	mov	x19, x1
   276a4:	mov	x1, x2
   276a8:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   276ac:	add	x2, x2, #0xb8
   276b0:	str	wzr, [sp, #44]
   276b4:	bl	271a8 <scols_init_debug@@SMARTCOLS_2.25+0x12048>
   276b8:	cmp	w0, #0x1
   276bc:	b.ne	276dc <scols_init_debug@@SMARTCOLS_2.25+0x1257c>  // b.any
   276c0:	mov	w0, #0x0                   	// #0
   276c4:	cbz	x19, 276d0 <scols_init_debug@@SMARTCOLS_2.25+0x12570>
   276c8:	ldr	w1, [sp, #44]
   276cc:	str	w1, [x19]
   276d0:	ldr	x19, [sp, #16]
   276d4:	ldp	x29, x30, [sp], #48
   276d8:	ret
   276dc:	mov	w0, #0xffffffff            	// #-1
   276e0:	b	276d0 <scols_init_debug@@SMARTCOLS_2.25+0x12570>
   276e4:	nop
   276e8:	stp	x29, x30, [sp, #-352]!
   276ec:	mov	w9, #0xffffffd8            	// #-40
   276f0:	mov	w8, #0xffffff80            	// #-128
   276f4:	mov	x29, sp
   276f8:	add	x10, sp, #0x130
   276fc:	add	x11, sp, #0x160
   27700:	stp	x11, x11, [sp, #112]
   27704:	str	x10, [sp, #128]
   27708:	stp	w9, w8, [sp, #136]
   2770c:	stp	x21, x22, [sp, #32]
   27710:	mov	x21, x1
   27714:	stp	x23, x24, [sp, #48]
   27718:	stp	x25, x26, [sp, #64]
   2771c:	add	x26, x0, #0x20
   27720:	ldp	x24, x25, [sp, #112]
   27724:	stp	x19, x20, [sp, #16]
   27728:	mov	x20, x2
   2772c:	ldp	x22, x23, [sp, #128]
   27730:	stp	x24, x25, [sp, #144]
   27734:	mov	x19, x0
   27738:	stp	x22, x23, [sp, #160]
   2773c:	str	q0, [sp, #176]
   27740:	str	q1, [sp, #192]
   27744:	str	q2, [sp, #208]
   27748:	str	q3, [sp, #224]
   2774c:	str	q4, [sp, #240]
   27750:	str	q5, [sp, #256]
   27754:	str	q6, [sp, #272]
   27758:	str	q7, [sp, #288]
   2775c:	stp	x3, x4, [sp, #312]
   27760:	stp	x5, x6, [sp, #328]
   27764:	str	x7, [sp, #344]
   27768:	bl	7fd0 <__errno_location@plt>
   2776c:	mov	x2, x20
   27770:	mov	x20, x0
   27774:	add	x3, sp, #0x50
   27778:	mov	x0, x26
   2777c:	mov	x1, #0x1000                	// #4096
   27780:	str	wzr, [x20]
   27784:	stp	x24, x25, [sp, #80]
   27788:	stp	x22, x23, [sp, #96]
   2778c:	bl	7e90 <vsnprintf@plt>
   27790:	tbnz	w0, #31, 277e8 <scols_init_debug@@SMARTCOLS_2.25+0x12688>
   27794:	cmp	w0, #0xfff
   27798:	b.gt	277c4 <scols_init_debug@@SMARTCOLS_2.25+0x12664>
   2779c:	mov	x2, x26
   277a0:	mov	x1, x21
   277a4:	mov	x0, x19
   277a8:	bl	27690 <scols_init_debug@@SMARTCOLS_2.25+0x12530>
   277ac:	ldp	x19, x20, [sp, #16]
   277b0:	ldp	x21, x22, [sp, #32]
   277b4:	ldp	x23, x24, [sp, #48]
   277b8:	ldp	x25, x26, [sp, #64]
   277bc:	ldp	x29, x30, [sp], #352
   277c0:	ret
   277c4:	mov	w1, #0x24                  	// #36
   277c8:	str	w1, [x20]
   277cc:	mov	w0, #0xffffffdc            	// #-36
   277d0:	ldp	x19, x20, [sp, #16]
   277d4:	ldp	x21, x22, [sp, #32]
   277d8:	ldp	x23, x24, [sp, #48]
   277dc:	ldp	x25, x26, [sp, #64]
   277e0:	ldp	x29, x30, [sp], #352
   277e4:	ret
   277e8:	ldr	w0, [x20]
   277ec:	cbz	w0, 277f8 <scols_init_debug@@SMARTCOLS_2.25+0x12698>
   277f0:	neg	w0, w0
   277f4:	b	277ac <scols_init_debug@@SMARTCOLS_2.25+0x1264c>
   277f8:	mov	w1, #0x16                  	// #22
   277fc:	mov	w0, #0xffffffea            	// #-22
   27800:	str	w1, [x20]
   27804:	b	277ac <scols_init_debug@@SMARTCOLS_2.25+0x1264c>
   27808:	stp	x29, x30, [sp, #-48]!
   2780c:	mov	x29, sp
   27810:	add	x3, sp, #0x2c
   27814:	str	x19, [sp, #16]
   27818:	mov	x19, x1
   2781c:	mov	x1, x2
   27820:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   27824:	add	x2, x2, #0xd98
   27828:	bl	271a8 <scols_init_debug@@SMARTCOLS_2.25+0x12048>
   2782c:	cmp	w0, #0x1
   27830:	b.ne	27850 <scols_init_debug@@SMARTCOLS_2.25+0x126f0>  // b.any
   27834:	mov	w0, #0x0                   	// #0
   27838:	cbz	x19, 27844 <scols_init_debug@@SMARTCOLS_2.25+0x126e4>
   2783c:	ldr	w1, [sp, #44]
   27840:	str	w1, [x19]
   27844:	ldr	x19, [sp, #16]
   27848:	ldp	x29, x30, [sp], #48
   2784c:	ret
   27850:	mov	w0, #0xffffffff            	// #-1
   27854:	b	27844 <scols_init_debug@@SMARTCOLS_2.25+0x126e4>
   27858:	stp	x29, x30, [sp, #-352]!
   2785c:	mov	w9, #0xffffffd8            	// #-40
   27860:	mov	w8, #0xffffff80            	// #-128
   27864:	mov	x29, sp
   27868:	add	x10, sp, #0x130
   2786c:	add	x11, sp, #0x160
   27870:	stp	x11, x11, [sp, #112]
   27874:	str	x10, [sp, #128]
   27878:	stp	w9, w8, [sp, #136]
   2787c:	stp	x21, x22, [sp, #32]
   27880:	mov	x21, x1
   27884:	stp	x23, x24, [sp, #48]
   27888:	stp	x25, x26, [sp, #64]
   2788c:	add	x26, x0, #0x20
   27890:	ldp	x24, x25, [sp, #112]
   27894:	stp	x19, x20, [sp, #16]
   27898:	mov	x20, x2
   2789c:	ldp	x22, x23, [sp, #128]
   278a0:	stp	x24, x25, [sp, #144]
   278a4:	mov	x19, x0
   278a8:	stp	x22, x23, [sp, #160]
   278ac:	str	q0, [sp, #176]
   278b0:	str	q1, [sp, #192]
   278b4:	str	q2, [sp, #208]
   278b8:	str	q3, [sp, #224]
   278bc:	str	q4, [sp, #240]
   278c0:	str	q5, [sp, #256]
   278c4:	str	q6, [sp, #272]
   278c8:	str	q7, [sp, #288]
   278cc:	stp	x3, x4, [sp, #312]
   278d0:	stp	x5, x6, [sp, #328]
   278d4:	str	x7, [sp, #344]
   278d8:	bl	7fd0 <__errno_location@plt>
   278dc:	mov	x2, x20
   278e0:	mov	x20, x0
   278e4:	add	x3, sp, #0x50
   278e8:	mov	x0, x26
   278ec:	mov	x1, #0x1000                	// #4096
   278f0:	str	wzr, [x20]
   278f4:	stp	x24, x25, [sp, #80]
   278f8:	stp	x22, x23, [sp, #96]
   278fc:	bl	7e90 <vsnprintf@plt>
   27900:	tbnz	w0, #31, 27958 <scols_init_debug@@SMARTCOLS_2.25+0x127f8>
   27904:	cmp	w0, #0xfff
   27908:	b.gt	27934 <scols_init_debug@@SMARTCOLS_2.25+0x127d4>
   2790c:	mov	x2, x26
   27910:	mov	x1, x21
   27914:	mov	x0, x19
   27918:	bl	27808 <scols_init_debug@@SMARTCOLS_2.25+0x126a8>
   2791c:	ldp	x19, x20, [sp, #16]
   27920:	ldp	x21, x22, [sp, #32]
   27924:	ldp	x23, x24, [sp, #48]
   27928:	ldp	x25, x26, [sp, #64]
   2792c:	ldp	x29, x30, [sp], #352
   27930:	ret
   27934:	mov	w1, #0x24                  	// #36
   27938:	str	w1, [x20]
   2793c:	mov	w0, #0xffffffdc            	// #-36
   27940:	ldp	x19, x20, [sp, #16]
   27944:	ldp	x21, x22, [sp, #32]
   27948:	ldp	x23, x24, [sp, #48]
   2794c:	ldp	x25, x26, [sp, #64]
   27950:	ldp	x29, x30, [sp], #352
   27954:	ret
   27958:	ldr	w0, [x20]
   2795c:	cbz	w0, 27968 <scols_init_debug@@SMARTCOLS_2.25+0x12808>
   27960:	neg	w0, w0
   27964:	b	2791c <scols_init_debug@@SMARTCOLS_2.25+0x127bc>
   27968:	mov	w1, #0x16                  	// #22
   2796c:	mov	w0, #0xffffffea            	// #-22
   27970:	str	w1, [x20]
   27974:	b	2791c <scols_init_debug@@SMARTCOLS_2.25+0x127bc>
   27978:	stp	x29, x30, [sp, #-48]!
   2797c:	mov	x29, sp
   27980:	add	x4, sp, #0x2c
   27984:	add	x3, sp, #0x28
   27988:	str	x19, [sp, #16]
   2798c:	mov	x19, x1
   27990:	mov	x1, x2
   27994:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   27998:	add	x2, x2, #0xda0
   2799c:	bl	271a8 <scols_init_debug@@SMARTCOLS_2.25+0x12048>
   279a0:	cmp	w0, #0x2
   279a4:	b.ne	279e8 <scols_init_debug@@SMARTCOLS_2.25+0x12888>  // b.any
   279a8:	mov	w0, #0x0                   	// #0
   279ac:	cbz	x19, 279dc <scols_init_debug@@SMARTCOLS_2.25+0x1287c>
   279b0:	ldp	w3, w2, [sp, #40]
   279b4:	and	x4, x2, #0xff
   279b8:	lsl	x1, x3, #32
   279bc:	ubfiz	x2, x2, #12, #32
   279c0:	and	x1, x1, #0xfffff00000000000
   279c4:	and	x2, x2, #0xffffff00000
   279c8:	ubfiz	x3, x3, #8, #12
   279cc:	orr	x2, x2, x4
   279d0:	orr	x3, x3, x1
   279d4:	orr	x2, x2, x3
   279d8:	str	x2, [x19]
   279dc:	ldr	x19, [sp, #16]
   279e0:	ldp	x29, x30, [sp], #48
   279e4:	ret
   279e8:	mov	w0, #0xffffffff            	// #-1
   279ec:	b	279dc <scols_init_debug@@SMARTCOLS_2.25+0x1287c>
   279f0:	stp	x29, x30, [sp, #-352]!
   279f4:	mov	w9, #0xffffffd8            	// #-40
   279f8:	mov	w8, #0xffffff80            	// #-128
   279fc:	mov	x29, sp
   27a00:	add	x10, sp, #0x130
   27a04:	add	x11, sp, #0x160
   27a08:	stp	x11, x11, [sp, #112]
   27a0c:	str	x10, [sp, #128]
   27a10:	stp	w9, w8, [sp, #136]
   27a14:	stp	x21, x22, [sp, #32]
   27a18:	mov	x21, x1
   27a1c:	stp	x23, x24, [sp, #48]
   27a20:	stp	x25, x26, [sp, #64]
   27a24:	add	x26, x0, #0x20
   27a28:	ldp	x24, x25, [sp, #112]
   27a2c:	stp	x19, x20, [sp, #16]
   27a30:	mov	x20, x2
   27a34:	ldp	x22, x23, [sp, #128]
   27a38:	stp	x24, x25, [sp, #144]
   27a3c:	mov	x19, x0
   27a40:	stp	x22, x23, [sp, #160]
   27a44:	str	q0, [sp, #176]
   27a48:	str	q1, [sp, #192]
   27a4c:	str	q2, [sp, #208]
   27a50:	str	q3, [sp, #224]
   27a54:	str	q4, [sp, #240]
   27a58:	str	q5, [sp, #256]
   27a5c:	str	q6, [sp, #272]
   27a60:	str	q7, [sp, #288]
   27a64:	stp	x3, x4, [sp, #312]
   27a68:	stp	x5, x6, [sp, #328]
   27a6c:	str	x7, [sp, #344]
   27a70:	bl	7fd0 <__errno_location@plt>
   27a74:	mov	x2, x20
   27a78:	mov	x20, x0
   27a7c:	add	x3, sp, #0x50
   27a80:	mov	x0, x26
   27a84:	mov	x1, #0x1000                	// #4096
   27a88:	str	wzr, [x20]
   27a8c:	stp	x24, x25, [sp, #80]
   27a90:	stp	x22, x23, [sp, #96]
   27a94:	bl	7e90 <vsnprintf@plt>
   27a98:	tbnz	w0, #31, 27af0 <scols_init_debug@@SMARTCOLS_2.25+0x12990>
   27a9c:	cmp	w0, #0xfff
   27aa0:	b.gt	27acc <scols_init_debug@@SMARTCOLS_2.25+0x1296c>
   27aa4:	mov	x2, x26
   27aa8:	mov	x1, x21
   27aac:	mov	x0, x19
   27ab0:	bl	27978 <scols_init_debug@@SMARTCOLS_2.25+0x12818>
   27ab4:	ldp	x19, x20, [sp, #16]
   27ab8:	ldp	x21, x22, [sp, #32]
   27abc:	ldp	x23, x24, [sp, #48]
   27ac0:	ldp	x25, x26, [sp, #64]
   27ac4:	ldp	x29, x30, [sp], #352
   27ac8:	ret
   27acc:	mov	w1, #0x24                  	// #36
   27ad0:	str	w1, [x20]
   27ad4:	mov	w0, #0xffffffdc            	// #-36
   27ad8:	ldp	x19, x20, [sp, #16]
   27adc:	ldp	x21, x22, [sp, #32]
   27ae0:	ldp	x23, x24, [sp, #48]
   27ae4:	ldp	x25, x26, [sp, #64]
   27ae8:	ldp	x29, x30, [sp], #352
   27aec:	ret
   27af0:	ldr	w0, [x20]
   27af4:	cbz	w0, 27b00 <scols_init_debug@@SMARTCOLS_2.25+0x129a0>
   27af8:	neg	w0, w0
   27afc:	b	27ab4 <scols_init_debug@@SMARTCOLS_2.25+0x12954>
   27b00:	mov	w1, #0x16                  	// #22
   27b04:	mov	w0, #0xffffffea            	// #-22
   27b08:	str	w1, [x20]
   27b0c:	b	27ab4 <scols_init_debug@@SMARTCOLS_2.25+0x12954>
   27b10:	stp	x29, x30, [sp, #-80]!
   27b14:	mov	x29, sp
   27b18:	stp	x21, x22, [sp, #32]
   27b1c:	mov	x21, x1
   27b20:	mov	w1, #0x1                   	// #1
   27b24:	movk	w1, #0x8, lsl #16
   27b28:	stp	x19, x20, [sp, #16]
   27b2c:	stp	x23, x24, [sp, #48]
   27b30:	bl	26178 <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   27b34:	mov	w23, w0
   27b38:	bl	7fd0 <__errno_location@plt>
   27b3c:	mov	x20, x0
   27b40:	tbnz	w23, #31, 27c04 <scols_init_debug@@SMARTCOLS_2.25+0x12aa4>
   27b44:	mov	x0, x21
   27b48:	bl	72c0 <strlen@plt>
   27b4c:	mov	x22, x0
   27b50:	cbz	x0, 27c34 <scols_init_debug@@SMARTCOLS_2.25+0x12ad4>
   27b54:	add	x24, sp, #0x40
   27b58:	str	wzr, [x20]
   27b5c:	mov	x2, x22
   27b60:	mov	x1, x21
   27b64:	mov	w0, w23
   27b68:	bl	79e0 <write@plt>
   27b6c:	cmp	x0, #0x0
   27b70:	b.le	27bd0 <scols_init_debug@@SMARTCOLS_2.25+0x12a70>
   27b74:	ldr	w19, [x20]
   27b78:	subs	x22, x22, x0
   27b7c:	add	x21, x21, x0
   27b80:	b.ne	27be0 <scols_init_debug@@SMARTCOLS_2.25+0x12a80>  // b.any
   27b84:	cmp	w19, #0xb
   27b88:	b.ne	27c24 <scols_init_debug@@SMARTCOLS_2.25+0x12ac4>  // b.any
   27b8c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   27b90:	mov	x1, #0x0                   	// #0
   27b94:	mov	w21, #0x0                   	// #0
   27b98:	ldr	q0, [x0, #3936]
   27b9c:	add	x0, sp, #0x40
   27ba0:	str	q0, [sp, #64]
   27ba4:	bl	7bd0 <nanosleep@plt>
   27ba8:	ldr	w19, [x20]
   27bac:	mov	w0, w23
   27bb0:	bl	7970 <close@plt>
   27bb4:	str	w19, [x20]
   27bb8:	mov	w0, w21
   27bbc:	ldp	x19, x20, [sp, #16]
   27bc0:	ldp	x21, x22, [sp, #32]
   27bc4:	ldp	x23, x24, [sp, #48]
   27bc8:	ldp	x29, x30, [sp], #80
   27bcc:	ret
   27bd0:	ldr	w19, [x20]
   27bd4:	cmp	w19, #0x4
   27bd8:	ccmp	w19, #0xb, #0x4, ne  // ne = any
   27bdc:	b.ne	27c2c <scols_init_debug@@SMARTCOLS_2.25+0x12acc>  // b.any
   27be0:	cmp	w19, #0xb
   27be4:	b.ne	27b58 <scols_init_debug@@SMARTCOLS_2.25+0x129f8>  // b.any
   27be8:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   27bec:	mov	x0, x24
   27bf0:	mov	x1, #0x0                   	// #0
   27bf4:	ldr	q0, [x2, #3936]
   27bf8:	str	q0, [sp, #64]
   27bfc:	bl	7bd0 <nanosleep@plt>
   27c00:	b	27b58 <scols_init_debug@@SMARTCOLS_2.25+0x129f8>
   27c04:	ldr	w21, [x0]
   27c08:	ldp	x19, x20, [sp, #16]
   27c0c:	neg	w21, w21
   27c10:	mov	w0, w21
   27c14:	ldp	x21, x22, [sp, #32]
   27c18:	ldp	x23, x24, [sp, #48]
   27c1c:	ldp	x29, x30, [sp], #80
   27c20:	ret
   27c24:	mov	w21, #0x0                   	// #0
   27c28:	b	27bac <scols_init_debug@@SMARTCOLS_2.25+0x12a4c>
   27c2c:	mov	w21, #0xffffffff            	// #-1
   27c30:	b	27bac <scols_init_debug@@SMARTCOLS_2.25+0x12a4c>
   27c34:	ldr	w19, [x20]
   27c38:	mov	w21, #0x0                   	// #0
   27c3c:	b	27bac <scols_init_debug@@SMARTCOLS_2.25+0x12a4c>
   27c40:	stp	x29, x30, [sp, #-352]!
   27c44:	mov	w9, #0xffffffd8            	// #-40
   27c48:	mov	w8, #0xffffff80            	// #-128
   27c4c:	mov	x29, sp
   27c50:	add	x10, sp, #0x130
   27c54:	add	x11, sp, #0x160
   27c58:	stp	x11, x11, [sp, #112]
   27c5c:	str	x10, [sp, #128]
   27c60:	stp	w9, w8, [sp, #136]
   27c64:	stp	x21, x22, [sp, #32]
   27c68:	mov	x21, x1
   27c6c:	stp	x23, x24, [sp, #48]
   27c70:	stp	x25, x26, [sp, #64]
   27c74:	add	x26, x0, #0x20
   27c78:	ldp	x24, x25, [sp, #112]
   27c7c:	stp	x19, x20, [sp, #16]
   27c80:	mov	x20, x2
   27c84:	ldp	x22, x23, [sp, #128]
   27c88:	stp	x24, x25, [sp, #144]
   27c8c:	mov	x19, x0
   27c90:	stp	x22, x23, [sp, #160]
   27c94:	str	q0, [sp, #176]
   27c98:	str	q1, [sp, #192]
   27c9c:	str	q2, [sp, #208]
   27ca0:	str	q3, [sp, #224]
   27ca4:	str	q4, [sp, #240]
   27ca8:	str	q5, [sp, #256]
   27cac:	str	q6, [sp, #272]
   27cb0:	str	q7, [sp, #288]
   27cb4:	stp	x3, x4, [sp, #312]
   27cb8:	stp	x5, x6, [sp, #328]
   27cbc:	str	x7, [sp, #344]
   27cc0:	bl	7fd0 <__errno_location@plt>
   27cc4:	mov	x2, x20
   27cc8:	mov	x20, x0
   27ccc:	add	x3, sp, #0x50
   27cd0:	mov	x0, x26
   27cd4:	mov	x1, #0x1000                	// #4096
   27cd8:	str	wzr, [x20]
   27cdc:	stp	x24, x25, [sp, #80]
   27ce0:	stp	x22, x23, [sp, #96]
   27ce4:	bl	7e90 <vsnprintf@plt>
   27ce8:	tbnz	w0, #31, 27d40 <scols_init_debug@@SMARTCOLS_2.25+0x12be0>
   27cec:	cmp	w0, #0xfff
   27cf0:	b.gt	27d1c <scols_init_debug@@SMARTCOLS_2.25+0x12bbc>
   27cf4:	mov	x2, x26
   27cf8:	mov	x1, x21
   27cfc:	mov	x0, x19
   27d00:	bl	27b10 <scols_init_debug@@SMARTCOLS_2.25+0x129b0>
   27d04:	ldp	x19, x20, [sp, #16]
   27d08:	ldp	x21, x22, [sp, #32]
   27d0c:	ldp	x23, x24, [sp, #48]
   27d10:	ldp	x25, x26, [sp, #64]
   27d14:	ldp	x29, x30, [sp], #352
   27d18:	ret
   27d1c:	mov	w1, #0x24                  	// #36
   27d20:	str	w1, [x20]
   27d24:	mov	w0, #0xffffffdc            	// #-36
   27d28:	ldp	x19, x20, [sp, #16]
   27d2c:	ldp	x21, x22, [sp, #32]
   27d30:	ldp	x23, x24, [sp, #48]
   27d34:	ldp	x25, x26, [sp, #64]
   27d38:	ldp	x29, x30, [sp], #352
   27d3c:	ret
   27d40:	ldr	w0, [x20]
   27d44:	cbz	w0, 27d50 <scols_init_debug@@SMARTCOLS_2.25+0x12bf0>
   27d48:	neg	w0, w0
   27d4c:	b	27d04 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   27d50:	mov	w1, #0x16                  	// #22
   27d54:	mov	w0, #0xffffffea            	// #-22
   27d58:	str	w1, [x20]
   27d5c:	b	27d04 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   27d60:	stp	x29, x30, [sp, #-112]!
   27d64:	mov	x29, sp
   27d68:	stp	x19, x20, [sp, #16]
   27d6c:	mov	x20, x1
   27d70:	mov	w1, #0x1                   	// #1
   27d74:	movk	w1, #0x8, lsl #16
   27d78:	stp	x21, x22, [sp, #32]
   27d7c:	stp	x23, x24, [sp, #48]
   27d80:	bl	26178 <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   27d84:	mov	w23, w0
   27d88:	bl	7fd0 <__errno_location@plt>
   27d8c:	mov	x19, x0
   27d90:	tbnz	w23, #31, 27e64 <scols_init_debug@@SMARTCOLS_2.25+0x12d04>
   27d94:	add	x21, sp, #0x58
   27d98:	mov	x3, x20
   27d9c:	mov	x0, x21
   27da0:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   27da4:	mov	x1, #0x15                  	// #21
   27da8:	add	x2, x2, #0xd90
   27dac:	add	x24, sp, #0x40
   27db0:	bl	7590 <snprintf@plt>
   27db4:	sxtw	x22, w0
   27db8:	str	wzr, [x19]
   27dbc:	mov	x2, x22
   27dc0:	mov	x1, x21
   27dc4:	mov	w0, w23
   27dc8:	bl	79e0 <write@plt>
   27dcc:	cmp	x0, #0x0
   27dd0:	b.le	27e30 <scols_init_debug@@SMARTCOLS_2.25+0x12cd0>
   27dd4:	ldr	w20, [x19]
   27dd8:	subs	x22, x22, x0
   27ddc:	add	x21, x21, x0
   27de0:	b.ne	27e40 <scols_init_debug@@SMARTCOLS_2.25+0x12ce0>  // b.any
   27de4:	cmp	w20, #0xb
   27de8:	b.ne	27e8c <scols_init_debug@@SMARTCOLS_2.25+0x12d2c>  // b.any
   27dec:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   27df0:	mov	x1, #0x0                   	// #0
   27df4:	mov	w21, #0x0                   	// #0
   27df8:	ldr	q0, [x0, #3936]
   27dfc:	add	x0, sp, #0x40
   27e00:	str	q0, [sp, #64]
   27e04:	bl	7bd0 <nanosleep@plt>
   27e08:	ldr	w20, [x19]
   27e0c:	mov	w0, w23
   27e10:	bl	7970 <close@plt>
   27e14:	str	w20, [x19]
   27e18:	mov	w0, w21
   27e1c:	ldp	x19, x20, [sp, #16]
   27e20:	ldp	x21, x22, [sp, #32]
   27e24:	ldp	x23, x24, [sp, #48]
   27e28:	ldp	x29, x30, [sp], #112
   27e2c:	ret
   27e30:	ldr	w20, [x19]
   27e34:	cmp	w20, #0x4
   27e38:	ccmp	w20, #0xb, #0x4, ne  // ne = any
   27e3c:	b.ne	27e84 <scols_init_debug@@SMARTCOLS_2.25+0x12d24>  // b.any
   27e40:	cmp	w20, #0xb
   27e44:	b.ne	27db8 <scols_init_debug@@SMARTCOLS_2.25+0x12c58>  // b.any
   27e48:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   27e4c:	mov	x0, x24
   27e50:	mov	x1, #0x0                   	// #0
   27e54:	ldr	q0, [x2, #3936]
   27e58:	str	q0, [sp, #64]
   27e5c:	bl	7bd0 <nanosleep@plt>
   27e60:	b	27db8 <scols_init_debug@@SMARTCOLS_2.25+0x12c58>
   27e64:	ldr	w21, [x0]
   27e68:	ldp	x19, x20, [sp, #16]
   27e6c:	neg	w21, w21
   27e70:	mov	w0, w21
   27e74:	ldp	x21, x22, [sp, #32]
   27e78:	ldp	x23, x24, [sp, #48]
   27e7c:	ldp	x29, x30, [sp], #112
   27e80:	ret
   27e84:	mov	w21, #0xffffffff            	// #-1
   27e88:	b	27e0c <scols_init_debug@@SMARTCOLS_2.25+0x12cac>
   27e8c:	mov	w21, #0x0                   	// #0
   27e90:	b	27e0c <scols_init_debug@@SMARTCOLS_2.25+0x12cac>
   27e94:	nop
   27e98:	stp	x29, x30, [sp, #-128]!
   27e9c:	mov	x29, sp
   27ea0:	stp	x19, x20, [sp, #16]
   27ea4:	mov	x20, x1
   27ea8:	mov	w1, #0x1                   	// #1
   27eac:	movk	w1, #0x8, lsl #16
   27eb0:	stp	x21, x22, [sp, #32]
   27eb4:	stp	x23, x24, [sp, #48]
   27eb8:	bl	26178 <scols_init_debug@@SMARTCOLS_2.25+0x11018>
   27ebc:	mov	w23, w0
   27ec0:	bl	7fd0 <__errno_location@plt>
   27ec4:	mov	x19, x0
   27ec8:	tbnz	w23, #31, 27f9c <scols_init_debug@@SMARTCOLS_2.25+0x12e3c>
   27ecc:	add	x21, sp, #0x58
   27ed0:	mov	x3, x20
   27ed4:	mov	x0, x21
   27ed8:	adrp	x2, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   27edc:	mov	x1, #0x25                  	// #37
   27ee0:	add	x2, x2, #0x818
   27ee4:	add	x24, sp, #0x40
   27ee8:	bl	7590 <snprintf@plt>
   27eec:	sxtw	x22, w0
   27ef0:	str	wzr, [x19]
   27ef4:	mov	x2, x22
   27ef8:	mov	x1, x21
   27efc:	mov	w0, w23
   27f00:	bl	79e0 <write@plt>
   27f04:	cmp	x0, #0x0
   27f08:	b.le	27f68 <scols_init_debug@@SMARTCOLS_2.25+0x12e08>
   27f0c:	ldr	w20, [x19]
   27f10:	subs	x22, x22, x0
   27f14:	add	x21, x21, x0
   27f18:	b.ne	27f78 <scols_init_debug@@SMARTCOLS_2.25+0x12e18>  // b.any
   27f1c:	cmp	w20, #0xb
   27f20:	b.ne	27fc4 <scols_init_debug@@SMARTCOLS_2.25+0x12e64>  // b.any
   27f24:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   27f28:	mov	x1, #0x0                   	// #0
   27f2c:	mov	w21, #0x0                   	// #0
   27f30:	ldr	q0, [x0, #3936]
   27f34:	add	x0, sp, #0x40
   27f38:	str	q0, [sp, #64]
   27f3c:	bl	7bd0 <nanosleep@plt>
   27f40:	ldr	w20, [x19]
   27f44:	mov	w0, w23
   27f48:	bl	7970 <close@plt>
   27f4c:	str	w20, [x19]
   27f50:	mov	w0, w21
   27f54:	ldp	x19, x20, [sp, #16]
   27f58:	ldp	x21, x22, [sp, #32]
   27f5c:	ldp	x23, x24, [sp, #48]
   27f60:	ldp	x29, x30, [sp], #128
   27f64:	ret
   27f68:	ldr	w20, [x19]
   27f6c:	cmp	w20, #0x4
   27f70:	ccmp	w20, #0xb, #0x4, ne  // ne = any
   27f74:	b.ne	27fbc <scols_init_debug@@SMARTCOLS_2.25+0x12e5c>  // b.any
   27f78:	cmp	w20, #0xb
   27f7c:	b.ne	27ef0 <scols_init_debug@@SMARTCOLS_2.25+0x12d90>  // b.any
   27f80:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   27f84:	mov	x0, x24
   27f88:	mov	x1, #0x0                   	// #0
   27f8c:	ldr	q0, [x2, #3936]
   27f90:	str	q0, [sp, #64]
   27f94:	bl	7bd0 <nanosleep@plt>
   27f98:	b	27ef0 <scols_init_debug@@SMARTCOLS_2.25+0x12d90>
   27f9c:	ldr	w21, [x0]
   27fa0:	ldp	x19, x20, [sp, #16]
   27fa4:	neg	w21, w21
   27fa8:	mov	w0, w21
   27fac:	ldp	x21, x22, [sp, #32]
   27fb0:	ldp	x23, x24, [sp, #48]
   27fb4:	ldp	x29, x30, [sp], #128
   27fb8:	ret
   27fbc:	mov	w21, #0xffffffff            	// #-1
   27fc0:	b	27f44 <scols_init_debug@@SMARTCOLS_2.25+0x12de4>
   27fc4:	mov	w21, #0x0                   	// #0
   27fc8:	b	27f44 <scols_init_debug@@SMARTCOLS_2.25+0x12de4>
   27fcc:	nop
   27fd0:	stp	x29, x30, [sp, #-352]!
   27fd4:	mov	w9, #0xffffffd8            	// #-40
   27fd8:	mov	w8, #0xffffff80            	// #-128
   27fdc:	mov	x29, sp
   27fe0:	add	x10, sp, #0x130
   27fe4:	add	x11, sp, #0x160
   27fe8:	stp	x11, x11, [sp, #112]
   27fec:	str	x10, [sp, #128]
   27ff0:	stp	w9, w8, [sp, #136]
   27ff4:	stp	x21, x22, [sp, #32]
   27ff8:	mov	x21, x1
   27ffc:	stp	x23, x24, [sp, #48]
   28000:	stp	x25, x26, [sp, #64]
   28004:	add	x26, x0, #0x20
   28008:	ldp	x24, x25, [sp, #112]
   2800c:	stp	x19, x20, [sp, #16]
   28010:	mov	x20, x2
   28014:	ldp	x22, x23, [sp, #128]
   28018:	stp	x24, x25, [sp, #144]
   2801c:	mov	x19, x0
   28020:	stp	x22, x23, [sp, #160]
   28024:	str	q0, [sp, #176]
   28028:	str	q1, [sp, #192]
   2802c:	str	q2, [sp, #208]
   28030:	str	q3, [sp, #224]
   28034:	str	q4, [sp, #240]
   28038:	str	q5, [sp, #256]
   2803c:	str	q6, [sp, #272]
   28040:	str	q7, [sp, #288]
   28044:	stp	x3, x4, [sp, #312]
   28048:	stp	x5, x6, [sp, #328]
   2804c:	str	x7, [sp, #344]
   28050:	bl	7fd0 <__errno_location@plt>
   28054:	mov	x2, x20
   28058:	mov	x20, x0
   2805c:	add	x3, sp, #0x50
   28060:	mov	x0, x26
   28064:	mov	x1, #0x1000                	// #4096
   28068:	str	wzr, [x20]
   2806c:	stp	x24, x25, [sp, #80]
   28070:	stp	x22, x23, [sp, #96]
   28074:	bl	7e90 <vsnprintf@plt>
   28078:	tbnz	w0, #31, 280d0 <scols_init_debug@@SMARTCOLS_2.25+0x12f70>
   2807c:	cmp	w0, #0xfff
   28080:	b.gt	280ac <scols_init_debug@@SMARTCOLS_2.25+0x12f4c>
   28084:	mov	x2, x26
   28088:	mov	x1, x21
   2808c:	mov	x0, x19
   28090:	bl	27e98 <scols_init_debug@@SMARTCOLS_2.25+0x12d38>
   28094:	ldp	x19, x20, [sp, #16]
   28098:	ldp	x21, x22, [sp, #32]
   2809c:	ldp	x23, x24, [sp, #48]
   280a0:	ldp	x25, x26, [sp, #64]
   280a4:	ldp	x29, x30, [sp], #352
   280a8:	ret
   280ac:	mov	w1, #0x24                  	// #36
   280b0:	str	w1, [x20]
   280b4:	mov	w0, #0xffffffdc            	// #-36
   280b8:	ldp	x19, x20, [sp, #16]
   280bc:	ldp	x21, x22, [sp, #32]
   280c0:	ldp	x23, x24, [sp, #48]
   280c4:	ldp	x25, x26, [sp, #64]
   280c8:	ldp	x29, x30, [sp], #352
   280cc:	ret
   280d0:	ldr	w0, [x20]
   280d4:	cbz	w0, 280e0 <scols_init_debug@@SMARTCOLS_2.25+0x12f80>
   280d8:	neg	w0, w0
   280dc:	b	28094 <scols_init_debug@@SMARTCOLS_2.25+0x12f34>
   280e0:	mov	w1, #0x16                  	// #22
   280e4:	mov	w0, #0xffffffea            	// #-22
   280e8:	str	w1, [x20]
   280ec:	b	28094 <scols_init_debug@@SMARTCOLS_2.25+0x12f34>
   280f0:	stp	x29, x30, [sp, #-48]!
   280f4:	mov	x29, sp
   280f8:	stp	x19, x20, [sp, #16]
   280fc:	bl	266d8 <scols_init_debug@@SMARTCOLS_2.25+0x11578>
   28100:	cbz	x0, 28174 <scols_init_debug@@SMARTCOLS_2.25+0x13014>
   28104:	mov	x20, x0
   28108:	mov	w19, #0x0                   	// #0
   2810c:	str	x21, [sp, #32]
   28110:	mov	w21, #0x2e2e                	// #11822
   28114:	nop
   28118:	mov	x0, x20
   2811c:	bl	78f0 <readdir@plt>
   28120:	cbz	x0, 28148 <scols_init_debug@@SMARTCOLS_2.25+0x12fe8>
   28124:	ldurh	w1, [x0, #19]
   28128:	cmp	w1, #0x2e
   2812c:	b.eq	28118 <scols_init_debug@@SMARTCOLS_2.25+0x12fb8>  // b.none
   28130:	cmp	w1, w21
   28134:	b.eq	28164 <scols_init_debug@@SMARTCOLS_2.25+0x13004>  // b.none
   28138:	add	w19, w19, #0x1
   2813c:	mov	x0, x20
   28140:	bl	78f0 <readdir@plt>
   28144:	cbnz	x0, 28124 <scols_init_debug@@SMARTCOLS_2.25+0x12fc4>
   28148:	mov	x0, x20
   2814c:	bl	7940 <closedir@plt>
   28150:	mov	w0, w19
   28154:	ldp	x19, x20, [sp, #16]
   28158:	ldr	x21, [sp, #32]
   2815c:	ldp	x29, x30, [sp], #48
   28160:	ret
   28164:	ldrb	w0, [x0, #21]
   28168:	cbz	w0, 28118 <scols_init_debug@@SMARTCOLS_2.25+0x12fb8>
   2816c:	add	w19, w19, #0x1
   28170:	b	2813c <scols_init_debug@@SMARTCOLS_2.25+0x12fdc>
   28174:	mov	w19, #0x0                   	// #0
   28178:	mov	w0, w19
   2817c:	ldp	x19, x20, [sp, #16]
   28180:	ldp	x29, x30, [sp], #48
   28184:	ret
   28188:	stp	x29, x30, [sp, #-352]!
   2818c:	mov	w9, #0xffffffd0            	// #-48
   28190:	mov	w8, #0xffffff80            	// #-128
   28194:	mov	x29, sp
   28198:	add	x10, sp, #0x130
   2819c:	add	x11, sp, #0x160
   281a0:	stp	x11, x11, [sp, #112]
   281a4:	str	x10, [sp, #128]
   281a8:	stp	w9, w8, [sp, #136]
   281ac:	stp	x21, x22, [sp, #32]
   281b0:	add	x21, x0, #0x20
   281b4:	stp	x23, x24, [sp, #48]
   281b8:	str	x25, [sp, #64]
   281bc:	ldp	x24, x25, [sp, #112]
   281c0:	stp	x19, x20, [sp, #16]
   281c4:	mov	x20, x1
   281c8:	ldp	x22, x23, [sp, #128]
   281cc:	stp	x24, x25, [sp, #144]
   281d0:	mov	x19, x0
   281d4:	stp	x22, x23, [sp, #160]
   281d8:	str	q0, [sp, #176]
   281dc:	str	q1, [sp, #192]
   281e0:	str	q2, [sp, #208]
   281e4:	str	q3, [sp, #224]
   281e8:	str	q4, [sp, #240]
   281ec:	str	q5, [sp, #256]
   281f0:	str	q6, [sp, #272]
   281f4:	str	q7, [sp, #288]
   281f8:	stp	x2, x3, [sp, #304]
   281fc:	stp	x4, x5, [sp, #320]
   28200:	str	x6, [sp, #336]
   28204:	str	x7, [sp, #344]
   28208:	bl	7fd0 <__errno_location@plt>
   2820c:	mov	x2, x20
   28210:	mov	x20, x0
   28214:	add	x3, sp, #0x50
   28218:	mov	x0, x21
   2821c:	mov	x1, #0x1000                	// #4096
   28220:	str	wzr, [x20]
   28224:	stp	x24, x25, [sp, #80]
   28228:	stp	x22, x23, [sp, #96]
   2822c:	bl	7e90 <vsnprintf@plt>
   28230:	tbnz	w0, #31, 28284 <scols_init_debug@@SMARTCOLS_2.25+0x13124>
   28234:	cmp	w0, #0xfff
   28238:	b.gt	28260 <scols_init_debug@@SMARTCOLS_2.25+0x13100>
   2823c:	mov	x1, x21
   28240:	mov	x0, x19
   28244:	bl	280f0 <scols_init_debug@@SMARTCOLS_2.25+0x12f90>
   28248:	ldp	x19, x20, [sp, #16]
   2824c:	ldp	x21, x22, [sp, #32]
   28250:	ldp	x23, x24, [sp, #48]
   28254:	ldr	x25, [sp, #64]
   28258:	ldp	x29, x30, [sp], #352
   2825c:	ret
   28260:	mov	w1, #0x24                  	// #36
   28264:	str	w1, [x20]
   28268:	mov	w0, #0xffffffdc            	// #-36
   2826c:	ldp	x19, x20, [sp, #16]
   28270:	ldp	x21, x22, [sp, #32]
   28274:	ldp	x23, x24, [sp, #48]
   28278:	ldr	x25, [sp, #64]
   2827c:	ldp	x29, x30, [sp], #352
   28280:	ret
   28284:	ldr	w0, [x20]
   28288:	cbz	w0, 28294 <scols_init_debug@@SMARTCOLS_2.25+0x13134>
   2828c:	neg	w0, w0
   28290:	b	28248 <scols_init_debug@@SMARTCOLS_2.25+0x130e8>
   28294:	mov	w1, #0x16                  	// #22
   28298:	mov	w0, #0xffffffea            	// #-22
   2829c:	str	w1, [x20]
   282a0:	b	28248 <scols_init_debug@@SMARTCOLS_2.25+0x130e8>
   282a4:	nop
   282a8:	cbz	x1, 28324 <scols_init_debug@@SMARTCOLS_2.25+0x131c4>
   282ac:	mov	x12, #0x1020                	// #4128
   282b0:	sub	sp, sp, x12
   282b4:	mov	x3, x0
   282b8:	mov	x4, x1
   282bc:	stp	x29, x30, [sp]
   282c0:	mov	x29, sp
   282c4:	stp	x19, x20, [sp, #16]
   282c8:	mov	x20, x2
   282cc:	cbz	x0, 28314 <scols_init_debug@@SMARTCOLS_2.25+0x131b4>
   282d0:	ldrsb	w0, [x1]
   282d4:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   282d8:	add	x2, x2, #0xc60
   282dc:	add	x19, sp, #0x20
   282e0:	cmp	w0, #0x2f
   282e4:	mov	x0, x19
   282e8:	cinc	x4, x1, eq  // eq = none
   282ec:	mov	x1, #0x1000                	// #4096
   282f0:	bl	7590 <snprintf@plt>
   282f4:	mov	x1, x20
   282f8:	mov	x0, x19
   282fc:	bl	7660 <fopen@plt>
   28300:	mov	x12, #0x1020                	// #4128
   28304:	ldp	x29, x30, [sp]
   28308:	ldp	x19, x20, [sp, #16]
   2830c:	add	sp, sp, x12
   28310:	ret
   28314:	mov	x1, x2
   28318:	mov	x0, x4
   2831c:	bl	7660 <fopen@plt>
   28320:	b	28300 <scols_init_debug@@SMARTCOLS_2.25+0x131a0>
   28324:	mov	x0, #0x0                   	// #0
   28328:	ret
   2832c:	nop
   28330:	stp	x29, x30, [sp, #-336]!
   28334:	mov	w9, #0xffffffe0            	// #-32
   28338:	mov	x29, sp
   2833c:	stp	x21, x22, [sp, #32]
   28340:	lsl	w21, w2, #3
   28344:	sub	w21, w21, w2
   28348:	mov	x22, x1
   2834c:	add	x10, x29, #0x130
   28350:	sxtw	x8, w21
   28354:	mov	w1, #0xffffff80            	// #-128
   28358:	add	x8, x8, #0xf
   2835c:	stp	x19, x20, [sp, #16]
   28360:	mov	w19, w2
   28364:	add	x2, x29, #0x150
   28368:	stp	x2, x2, [x29, #112]
   2836c:	and	x8, x8, #0xfffffffffffffff0
   28370:	str	x10, [x29, #128]
   28374:	mov	x2, x3
   28378:	stp	w9, w1, [x29, #136]
   2837c:	add	x3, x29, #0x40
   28380:	str	x23, [sp, #48]
   28384:	sub	sp, sp, x8
   28388:	ldp	x10, x11, [x29, #112]
   2838c:	str	xzr, [x22]
   28390:	ldp	x8, x9, [x29, #128]
   28394:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   28398:	add	x1, x1, #0xf38
   2839c:	stp	x10, x11, [x29, #64]
   283a0:	stp	x8, x9, [x29, #80]
   283a4:	stp	x10, x11, [x29, #144]
   283a8:	stp	x8, x9, [x29, #160]
   283ac:	str	q0, [x29, #176]
   283b0:	str	q1, [x29, #192]
   283b4:	str	q2, [x29, #208]
   283b8:	str	q3, [x29, #224]
   283bc:	str	q4, [x29, #240]
   283c0:	str	q5, [x29, #256]
   283c4:	str	q6, [x29, #272]
   283c8:	str	q7, [x29, #288]
   283cc:	stp	x4, x5, [x29, #304]
   283d0:	stp	x6, x7, [x29, #320]
   283d4:	bl	265a0 <scols_init_debug@@SMARTCOLS_2.25+0x11440>
   283d8:	cbz	x0, 28494 <scols_init_debug@@SMARTCOLS_2.25+0x13334>
   283dc:	mov	x20, x0
   283e0:	mov	x2, x0
   283e4:	mov	x23, sp
   283e8:	mov	w1, w21
   283ec:	mov	x0, sp
   283f0:	bl	8100 <fgets@plt>
   283f4:	cbz	x0, 28460 <scols_init_debug@@SMARTCOLS_2.25+0x13300>
   283f8:	mov	x0, x20
   283fc:	bl	7610 <fclose@plt>
   28400:	mov	x0, x23
   28404:	bl	72c0 <strlen@plt>
   28408:	sub	x0, x0, #0x1
   2840c:	ldrsb	w1, [x23, x0]
   28410:	cmp	w1, #0xa
   28414:	b.ne	2841c <scols_init_debug@@SMARTCOLS_2.25+0x132bc>  // b.any
   28418:	strb	wzr, [x23, x0]
   2841c:	add	x1, x29, #0x68
   28420:	mov	w0, w19
   28424:	mov	x2, #0x0                   	// #0
   28428:	bl	248a0 <scols_init_debug@@SMARTCOLS_2.25+0xf740>
   2842c:	str	x0, [x22]
   28430:	mov	x1, x0
   28434:	cbz	x0, 284c8 <scols_init_debug@@SMARTCOLS_2.25+0x13368>
   28438:	ldr	x2, [x29, #104]
   2843c:	mov	x0, x23
   28440:	bl	24ce0 <scols_init_debug@@SMARTCOLS_2.25+0xfb80>
   28444:	cbnz	w0, 284b8 <scols_init_debug@@SMARTCOLS_2.25+0x13358>
   28448:	mov	sp, x29
   2844c:	ldp	x19, x20, [sp, #16]
   28450:	ldp	x21, x22, [sp, #32]
   28454:	ldr	x23, [sp, #48]
   28458:	ldp	x29, x30, [sp], #336
   2845c:	ret
   28460:	bl	7fd0 <__errno_location@plt>
   28464:	mov	x1, x0
   28468:	mov	x0, x20
   2846c:	ldr	w20, [x1]
   28470:	bl	7610 <fclose@plt>
   28474:	neg	w0, w20
   28478:	cbz	w20, 28400 <scols_init_debug@@SMARTCOLS_2.25+0x132a0>
   2847c:	mov	sp, x29
   28480:	ldp	x19, x20, [sp, #16]
   28484:	ldp	x21, x22, [sp, #32]
   28488:	ldr	x23, [sp, #48]
   2848c:	ldp	x29, x30, [sp], #336
   28490:	ret
   28494:	bl	7fd0 <__errno_location@plt>
   28498:	ldr	w0, [x0]
   2849c:	mov	sp, x29
   284a0:	neg	w0, w0
   284a4:	ldp	x19, x20, [sp, #16]
   284a8:	ldp	x21, x22, [sp, #32]
   284ac:	ldr	x23, [sp, #48]
   284b0:	ldp	x29, x30, [sp], #336
   284b4:	ret
   284b8:	ldr	x0, [x22]
   284bc:	bl	24900 <scols_init_debug@@SMARTCOLS_2.25+0xf7a0>
   284c0:	mov	w0, #0xffffffea            	// #-22
   284c4:	b	28448 <scols_init_debug@@SMARTCOLS_2.25+0x132e8>
   284c8:	mov	w0, #0xfffffff4            	// #-12
   284cc:	b	28448 <scols_init_debug@@SMARTCOLS_2.25+0x132e8>
   284d0:	stp	x29, x30, [sp, #-336]!
   284d4:	mov	w9, #0xffffffe0            	// #-32
   284d8:	mov	x29, sp
   284dc:	stp	x21, x22, [sp, #32]
   284e0:	lsl	w21, w2, #3
   284e4:	sub	w21, w21, w2
   284e8:	mov	x22, x1
   284ec:	add	x10, x29, #0x130
   284f0:	sxtw	x8, w21
   284f4:	mov	w1, #0xffffff80            	// #-128
   284f8:	add	x8, x8, #0xf
   284fc:	stp	x19, x20, [sp, #16]
   28500:	mov	w19, w2
   28504:	add	x2, x29, #0x150
   28508:	stp	x2, x2, [x29, #112]
   2850c:	and	x8, x8, #0xfffffffffffffff0
   28510:	str	x10, [x29, #128]
   28514:	mov	x2, x3
   28518:	stp	w9, w1, [x29, #136]
   2851c:	add	x3, x29, #0x40
   28520:	str	x23, [sp, #48]
   28524:	sub	sp, sp, x8
   28528:	ldp	x10, x11, [x29, #112]
   2852c:	str	xzr, [x22]
   28530:	ldp	x8, x9, [x29, #128]
   28534:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   28538:	add	x1, x1, #0xf38
   2853c:	stp	x10, x11, [x29, #64]
   28540:	stp	x8, x9, [x29, #80]
   28544:	stp	x10, x11, [x29, #144]
   28548:	stp	x8, x9, [x29, #160]
   2854c:	str	q0, [x29, #176]
   28550:	str	q1, [x29, #192]
   28554:	str	q2, [x29, #208]
   28558:	str	q3, [x29, #224]
   2855c:	str	q4, [x29, #240]
   28560:	str	q5, [x29, #256]
   28564:	str	q6, [x29, #272]
   28568:	str	q7, [x29, #288]
   2856c:	stp	x4, x5, [x29, #304]
   28570:	stp	x6, x7, [x29, #320]
   28574:	bl	265a0 <scols_init_debug@@SMARTCOLS_2.25+0x11440>
   28578:	cbz	x0, 28638 <scols_init_debug@@SMARTCOLS_2.25+0x134d8>
   2857c:	mov	x20, x0
   28580:	mov	x2, x0
   28584:	mov	x23, sp
   28588:	mov	w1, w21
   2858c:	mov	x0, sp
   28590:	bl	8100 <fgets@plt>
   28594:	cbz	x0, 28604 <scols_init_debug@@SMARTCOLS_2.25+0x134a4>
   28598:	mov	x0, x20
   2859c:	bl	7610 <fclose@plt>
   285a0:	mov	x0, x23
   285a4:	bl	72c0 <strlen@plt>
   285a8:	sub	x0, x0, #0x1
   285ac:	ldrsb	w1, [x23, x0]
   285b0:	cmp	w1, #0xa
   285b4:	b.ne	285bc <scols_init_debug@@SMARTCOLS_2.25+0x1345c>  // b.any
   285b8:	strb	wzr, [x23, x0]
   285bc:	add	x1, x29, #0x68
   285c0:	mov	w0, w19
   285c4:	mov	x2, #0x0                   	// #0
   285c8:	bl	248a0 <scols_init_debug@@SMARTCOLS_2.25+0xf740>
   285cc:	str	x0, [x22]
   285d0:	mov	x1, x0
   285d4:	cbz	x0, 2866c <scols_init_debug@@SMARTCOLS_2.25+0x1350c>
   285d8:	ldr	x2, [x29, #104]
   285dc:	mov	x0, x23
   285e0:	mov	w3, #0x0                   	// #0
   285e4:	bl	24e78 <scols_init_debug@@SMARTCOLS_2.25+0xfd18>
   285e8:	cbnz	w0, 2865c <scols_init_debug@@SMARTCOLS_2.25+0x134fc>
   285ec:	mov	sp, x29
   285f0:	ldp	x19, x20, [sp, #16]
   285f4:	ldp	x21, x22, [sp, #32]
   285f8:	ldr	x23, [sp, #48]
   285fc:	ldp	x29, x30, [sp], #336
   28600:	ret
   28604:	bl	7fd0 <__errno_location@plt>
   28608:	mov	x1, x0
   2860c:	mov	x0, x20
   28610:	ldr	w20, [x1]
   28614:	bl	7610 <fclose@plt>
   28618:	neg	w0, w20
   2861c:	cbz	w20, 285a0 <scols_init_debug@@SMARTCOLS_2.25+0x13440>
   28620:	mov	sp, x29
   28624:	ldp	x19, x20, [sp, #16]
   28628:	ldp	x21, x22, [sp, #32]
   2862c:	ldr	x23, [sp, #48]
   28630:	ldp	x29, x30, [sp], #336
   28634:	ret
   28638:	bl	7fd0 <__errno_location@plt>
   2863c:	ldr	w0, [x0]
   28640:	mov	sp, x29
   28644:	neg	w0, w0
   28648:	ldp	x19, x20, [sp, #16]
   2864c:	ldp	x21, x22, [sp, #32]
   28650:	ldr	x23, [sp, #48]
   28654:	ldp	x29, x30, [sp], #336
   28658:	ret
   2865c:	ldr	x0, [x22]
   28660:	bl	24900 <scols_init_debug@@SMARTCOLS_2.25+0xf7a0>
   28664:	mov	w0, #0xffffffea            	// #-22
   28668:	b	285ec <scols_init_debug@@SMARTCOLS_2.25+0x1348c>
   2866c:	mov	w0, #0xfffffff4            	// #-12
   28670:	b	285ec <scols_init_debug@@SMARTCOLS_2.25+0x1348c>
   28674:	nop
   28678:	mov	x12, #0x2060                	// #8288
   2867c:	sub	sp, sp, x12
   28680:	mov	w3, w0
   28684:	mov	x4, x1
   28688:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2868c:	add	x2, x2, #0xdf0
   28690:	stp	x29, x30, [sp]
   28694:	mov	x29, sp
   28698:	mov	x1, #0x2000                	// #8192
   2869c:	stp	x23, x24, [sp, #48]
   286a0:	add	x23, sp, #0x60
   286a4:	mov	x0, x23
   286a8:	stp	x19, x20, [sp, #16]
   286ac:	bl	7590 <snprintf@plt>
   286b0:	mov	x0, x23
   286b4:	mov	w1, #0x0                   	// #0
   286b8:	mov	x19, #0x0                   	// #0
   286bc:	bl	7710 <open@plt>
   286c0:	tbnz	w0, #31, 287a8 <scols_init_debug@@SMARTCOLS_2.25+0x13648>
   286c4:	mov	x20, #0x2000                	// #8192
   286c8:	mov	x19, #0x0                   	// #0
   286cc:	mov	x2, x20
   286d0:	mov	w24, #0x0                   	// #0
   286d4:	mov	w1, #0x0                   	// #0
   286d8:	stp	x21, x22, [sp, #32]
   286dc:	mov	w21, w0
   286e0:	mov	x22, x23
   286e4:	mov	x0, x23
   286e8:	str	x25, [sp, #64]
   286ec:	add	x25, sp, #0x50
   286f0:	bl	77f0 <memset@plt>
   286f4:	mov	x2, x20
   286f8:	mov	x1, x22
   286fc:	mov	w0, w21
   28700:	bl	7d70 <read@plt>
   28704:	cmp	x0, #0x0
   28708:	b.le	28738 <scols_init_debug@@SMARTCOLS_2.25+0x135d8>
   2870c:	add	x22, x22, x0
   28710:	add	x19, x19, x0
   28714:	subs	x20, x20, x0
   28718:	b.eq	2875c <scols_init_debug@@SMARTCOLS_2.25+0x135fc>  // b.none
   2871c:	mov	x2, x20
   28720:	mov	x1, x22
   28724:	mov	w0, w21
   28728:	mov	w24, #0x0                   	// #0
   2872c:	bl	7d70 <read@plt>
   28730:	cmp	x0, #0x0
   28734:	b.gt	2870c <scols_init_debug@@SMARTCOLS_2.25+0x135ac>
   28738:	b.eq	28758 <scols_init_debug@@SMARTCOLS_2.25+0x135f8>  // b.none
   2873c:	bl	7fd0 <__errno_location@plt>
   28740:	ldr	w0, [x0]
   28744:	cmp	w0, #0xb
   28748:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   2874c:	b.ne	28758 <scols_init_debug@@SMARTCOLS_2.25+0x135f8>  // b.any
   28750:	cmp	w24, #0x4
   28754:	b.le	287c4 <scols_init_debug@@SMARTCOLS_2.25+0x13664>
   28758:	cbz	x19, 28798 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   2875c:	mov	x1, x23
   28760:	mov	x2, #0x0                   	// #0
   28764:	mov	w0, #0x20                  	// #32
   28768:	ldrsb	w3, [x1]
   2876c:	add	x2, x2, #0x1
   28770:	cmp	x2, x19
   28774:	cbnz	w3, 2877c <scols_init_debug@@SMARTCOLS_2.25+0x1361c>
   28778:	strb	w0, [x1]
   2877c:	add	x1, x1, #0x1
   28780:	b.cc	28768 <scols_init_debug@@SMARTCOLS_2.25+0x13608>  // b.lo, b.ul, b.last
   28784:	add	x1, sp, #0x5f
   28788:	mov	x0, x23
   2878c:	strb	wzr, [x1, x19]
   28790:	bl	7930 <strdup@plt>
   28794:	mov	x19, x0
   28798:	mov	w0, w21
   2879c:	bl	7970 <close@plt>
   287a0:	ldp	x21, x22, [sp, #32]
   287a4:	ldr	x25, [sp, #64]
   287a8:	mov	x0, x19
   287ac:	mov	x12, #0x2060                	// #8288
   287b0:	ldp	x29, x30, [sp]
   287b4:	ldp	x19, x20, [sp, #16]
   287b8:	ldp	x23, x24, [sp, #48]
   287bc:	add	sp, sp, x12
   287c0:	ret
   287c4:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   287c8:	add	w24, w24, #0x1
   287cc:	mov	x0, x25
   287d0:	mov	x1, #0x0                   	// #0
   287d4:	ldr	q0, [x2, #3936]
   287d8:	str	q0, [sp, #80]
   287dc:	bl	7bd0 <nanosleep@plt>
   287e0:	b	286f4 <scols_init_debug@@SMARTCOLS_2.25+0x13594>
   287e4:	nop
   287e8:	mov	x12, #0x1020                	// #4128
   287ec:	sub	sp, sp, x12
   287f0:	mov	w2, w0
   287f4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   287f8:	add	x1, x1, #0xe00
   287fc:	stp	x29, x30, [sp]
   28800:	mov	x29, sp
   28804:	stp	x19, x20, [sp, #16]
   28808:	add	x20, sp, #0x20
   2880c:	mov	x0, x20
   28810:	bl	7480 <sprintf@plt>
   28814:	mov	x0, #0x8                   	// #8
   28818:	bl	76a0 <malloc@plt>
   2881c:	mov	x19, x0
   28820:	cbz	x0, 2884c <scols_init_debug@@SMARTCOLS_2.25+0x136ec>
   28824:	mov	x0, x20
   28828:	bl	74b0 <opendir@plt>
   2882c:	str	x0, [x19]
   28830:	cbz	x0, 2884c <scols_init_debug@@SMARTCOLS_2.25+0x136ec>
   28834:	mov	x0, x19
   28838:	mov	x12, #0x1020                	// #4128
   2883c:	ldp	x29, x30, [sp]
   28840:	ldp	x19, x20, [sp, #16]
   28844:	add	sp, sp, x12
   28848:	ret
   2884c:	mov	x0, x19
   28850:	mov	x19, #0x0                   	// #0
   28854:	bl	7b50 <free@plt>
   28858:	mov	x0, x19
   2885c:	mov	x12, #0x1020                	// #4128
   28860:	ldp	x29, x30, [sp]
   28864:	ldp	x19, x20, [sp, #16]
   28868:	add	sp, sp, x12
   2886c:	ret
   28870:	stp	x29, x30, [sp, #-32]!
   28874:	mov	x29, sp
   28878:	str	x19, [sp, #16]
   2887c:	mov	x19, x0
   28880:	cbz	x0, 28890 <scols_init_debug@@SMARTCOLS_2.25+0x13730>
   28884:	ldr	x0, [x0]
   28888:	cbz	x0, 28890 <scols_init_debug@@SMARTCOLS_2.25+0x13730>
   2888c:	bl	7940 <closedir@plt>
   28890:	mov	x0, x19
   28894:	ldr	x19, [sp, #16]
   28898:	ldp	x29, x30, [sp], #32
   2889c:	b	7b50 <free@plt>
   288a0:	cmp	x0, #0x0
   288a4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   288a8:	b.eq	2899c <scols_init_debug@@SMARTCOLS_2.25+0x1383c>  // b.none
   288ac:	stp	x29, x30, [sp, #-80]!
   288b0:	mov	x29, sp
   288b4:	stp	x19, x20, [sp, #16]
   288b8:	stp	x21, x22, [sp, #32]
   288bc:	mov	x22, x0
   288c0:	mov	x21, x1
   288c4:	stp	x23, x24, [sp, #48]
   288c8:	add	x24, sp, #0x48
   288cc:	str	wzr, [x1]
   288d0:	bl	7fd0 <__errno_location@plt>
   288d4:	mov	x23, x0
   288d8:	str	wzr, [x0]
   288dc:	nop
   288e0:	ldr	x0, [x22]
   288e4:	bl	78f0 <readdir@plt>
   288e8:	mov	x19, x0
   288ec:	cbz	x0, 2897c <scols_init_debug@@SMARTCOLS_2.25+0x1381c>
   288f0:	bl	7ae0 <__ctype_b_loc@plt>
   288f4:	mov	x2, x0
   288f8:	ldrb	w4, [x19, #19]
   288fc:	add	x20, x19, #0x13
   28900:	mov	x1, x24
   28904:	mov	x0, x20
   28908:	ldr	x3, [x2]
   2890c:	mov	w2, #0xa                   	// #10
   28910:	ldrh	w3, [x3, x4, lsl #1]
   28914:	tbnz	w3, #11, 28938 <scols_init_debug@@SMARTCOLS_2.25+0x137d8>
   28918:	ldr	w0, [x21]
   2891c:	cbz	w0, 288e0 <scols_init_debug@@SMARTCOLS_2.25+0x13780>
   28920:	mov	w0, #0x0                   	// #0
   28924:	ldp	x19, x20, [sp, #16]
   28928:	ldp	x21, x22, [sp, #32]
   2892c:	ldp	x23, x24, [sp, #48]
   28930:	ldp	x29, x30, [sp], #80
   28934:	ret
   28938:	str	wzr, [x23]
   2893c:	bl	7b00 <strtol@plt>
   28940:	str	w0, [x21]
   28944:	ldr	w1, [x23]
   28948:	cbnz	w1, 28964 <scols_init_debug@@SMARTCOLS_2.25+0x13804>
   2894c:	ldr	x1, [sp, #72]
   28950:	cmp	x20, x1
   28954:	b.eq	28964 <scols_init_debug@@SMARTCOLS_2.25+0x13804>  // b.none
   28958:	cbz	x1, 2891c <scols_init_debug@@SMARTCOLS_2.25+0x137bc>
   2895c:	ldrsb	w1, [x1]
   28960:	cbz	w1, 2891c <scols_init_debug@@SMARTCOLS_2.25+0x137bc>
   28964:	mov	w0, #0xffffffff            	// #-1
   28968:	ldp	x19, x20, [sp, #16]
   2896c:	ldp	x21, x22, [sp, #32]
   28970:	ldp	x23, x24, [sp, #48]
   28974:	ldp	x29, x30, [sp], #80
   28978:	ret
   2897c:	ldr	w1, [x23]
   28980:	mov	w0, #0x1                   	// #1
   28984:	cbnz	w1, 28964 <scols_init_debug@@SMARTCOLS_2.25+0x13804>
   28988:	ldp	x19, x20, [sp, #16]
   2898c:	ldp	x21, x22, [sp, #32]
   28990:	ldp	x23, x24, [sp, #48]
   28994:	ldp	x29, x30, [sp], #80
   28998:	ret
   2899c:	mov	w0, #0xffffffea            	// #-22
   289a0:	ret
   289a4:	nop
   289a8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   289ac:	add	x1, x1, #0xe10
   289b0:	b	28678 <scols_init_debug@@SMARTCOLS_2.25+0x13518>
   289b4:	nop
   289b8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   289bc:	add	x1, x1, #0xee8
   289c0:	b	28678 <scols_init_debug@@SMARTCOLS_2.25+0x13518>
   289c4:	nop
   289c8:	stp	x29, x30, [sp, #-32]!
   289cc:	mov	x1, #0x18                  	// #24
   289d0:	mov	x0, #0x1                   	// #1
   289d4:	mov	x29, sp
   289d8:	str	x19, [sp, #16]
   289dc:	bl	7880 <calloc@plt>
   289e0:	mov	x19, x0
   289e4:	cbz	x0, 28a0c <scols_init_debug@@SMARTCOLS_2.25+0x138ac>
   289e8:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   289ec:	add	x0, x0, #0xe18
   289f0:	bl	74b0 <opendir@plt>
   289f4:	str	x0, [x19]
   289f8:	cbz	x0, 28a0c <scols_init_debug@@SMARTCOLS_2.25+0x138ac>
   289fc:	mov	x0, x19
   28a00:	ldr	x19, [sp, #16]
   28a04:	ldp	x29, x30, [sp], #32
   28a08:	ret
   28a0c:	mov	x0, x19
   28a10:	mov	x19, #0x0                   	// #0
   28a14:	bl	7b50 <free@plt>
   28a18:	mov	x0, x19
   28a1c:	ldr	x19, [sp, #16]
   28a20:	ldp	x29, x30, [sp], #32
   28a24:	ret
   28a28:	stp	x29, x30, [sp, #-32]!
   28a2c:	mov	x29, sp
   28a30:	str	x19, [sp, #16]
   28a34:	mov	x19, x0
   28a38:	cbz	x0, 28a48 <scols_init_debug@@SMARTCOLS_2.25+0x138e8>
   28a3c:	ldr	x0, [x0]
   28a40:	cbz	x0, 28a48 <scols_init_debug@@SMARTCOLS_2.25+0x138e8>
   28a44:	bl	7940 <closedir@plt>
   28a48:	mov	x0, x19
   28a4c:	ldr	x19, [sp, #16]
   28a50:	ldp	x29, x30, [sp], #32
   28a54:	b	7b50 <free@plt>
   28a58:	ldrb	w2, [x0, #20]
   28a5c:	cmp	x1, #0x0
   28a60:	cset	w3, ne  // ne = any
   28a64:	str	x1, [x0, #8]
   28a68:	bfxil	w2, w3, #0, #1
   28a6c:	strb	w2, [x0, #20]
   28a70:	ret
   28a74:	nop
   28a78:	ldrb	w2, [x0, #20]
   28a7c:	str	w1, [x0, #16]
   28a80:	orr	w2, w2, #0x2
   28a84:	strb	w2, [x0, #20]
   28a88:	ret
   28a8c:	nop
   28a90:	cmp	x0, #0x0
   28a94:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   28a98:	b.eq	28c88 <scols_init_debug@@SMARTCOLS_2.25+0x13b28>  // b.none
   28a9c:	mov	x12, #0x2160                	// #8544
   28aa0:	sub	sp, sp, x12
   28aa4:	stp	x29, x30, [sp]
   28aa8:	mov	x29, sp
   28aac:	stp	x19, x20, [sp, #16]
   28ab0:	mov	x20, x0
   28ab4:	stp	x21, x22, [sp, #32]
   28ab8:	add	x22, sp, #0x160
   28abc:	stp	x23, x24, [sp, #48]
   28ac0:	adrp	x24, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28ac4:	add	x24, x24, #0xe20
   28ac8:	stp	x25, x26, [sp, #64]
   28acc:	mov	x25, x1
   28ad0:	adrp	x26, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   28ad4:	str	wzr, [x1]
   28ad8:	add	x26, x26, #0xea0
   28adc:	bl	7fd0 <__errno_location@plt>
   28ae0:	mov	x23, x0
   28ae4:	nop
   28ae8:	ldr	x0, [x20]
   28aec:	str	wzr, [x23]
   28af0:	bl	78f0 <readdir@plt>
   28af4:	mov	x19, x0
   28af8:	cbz	x0, 28c74 <scols_init_debug@@SMARTCOLS_2.25+0x13b14>
   28afc:	bl	7ae0 <__ctype_b_loc@plt>
   28b00:	ldrb	w1, [x19, #19]
   28b04:	ldr	x0, [x0]
   28b08:	ldrh	w0, [x0, x1, lsl #1]
   28b0c:	tbz	w0, #11, 28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>
   28b10:	ldrb	w0, [x20, #20]
   28b14:	add	x19, x19, #0x13
   28b18:	tbnz	w0, #1, 28c14 <scols_init_debug@@SMARTCOLS_2.25+0x13ab4>
   28b1c:	tbz	w0, #0, 28bb4 <scols_init_debug@@SMARTCOLS_2.25+0x13a54>
   28b20:	mov	x2, x24
   28b24:	mov	x1, #0x2000                	// #8192
   28b28:	mov	x3, x19
   28b2c:	mov	x0, x22
   28b30:	bl	7590 <snprintf@plt>
   28b34:	ldr	x0, [x20]
   28b38:	bl	7d00 <dirfd@plt>
   28b3c:	mov	x1, x22
   28b40:	mov	w2, #0x80000               	// #524288
   28b44:	bl	7fb0 <openat@plt>
   28b48:	tbnz	w0, #31, 28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>
   28b4c:	mov	x1, x26
   28b50:	bl	7800 <fdopen@plt>
   28b54:	mov	x21, x0
   28b58:	cbz	x0, 28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>
   28b5c:	mov	w1, #0x2000                	// #8192
   28b60:	mov	x2, x0
   28b64:	mov	x0, x22
   28b68:	bl	8100 <fgets@plt>
   28b6c:	mov	x1, x0
   28b70:	mov	x0, x21
   28b74:	str	x1, [sp, #88]
   28b78:	bl	7610 <fclose@plt>
   28b7c:	ldr	x0, [sp, #88]
   28b80:	cbz	x0, 28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>
   28b84:	add	x21, sp, #0x60
   28b88:	mov	x0, x22
   28b8c:	mov	x2, x21
   28b90:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28b94:	add	x1, x1, #0xe28
   28b98:	bl	7e80 <__isoc99_sscanf@plt>
   28b9c:	cmp	w0, #0x1
   28ba0:	b.ne	28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>  // b.any
   28ba4:	ldr	x1, [x20, #8]
   28ba8:	mov	x0, x21
   28bac:	bl	7ab0 <strcmp@plt>
   28bb0:	cbnz	w0, 28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>
   28bb4:	str	wzr, [x23]
   28bb8:	add	x1, sp, #0x58
   28bbc:	mov	x0, x19
   28bc0:	mov	w2, #0xa                   	// #10
   28bc4:	str	xzr, [sp, #88]
   28bc8:	bl	7b00 <strtol@plt>
   28bcc:	str	w0, [x25]
   28bd0:	ldr	w0, [x23]
   28bd4:	cbnz	w0, 28c50 <scols_init_debug@@SMARTCOLS_2.25+0x13af0>
   28bd8:	ldr	x1, [sp, #88]
   28bdc:	cmp	x1, x19
   28be0:	b.eq	28bf0 <scols_init_debug@@SMARTCOLS_2.25+0x13a90>  // b.none
   28be4:	cbz	x1, 28c54 <scols_init_debug@@SMARTCOLS_2.25+0x13af4>
   28be8:	ldrsb	w1, [x1]
   28bec:	cbz	w1, 28c54 <scols_init_debug@@SMARTCOLS_2.25+0x13af4>
   28bf0:	mov	w0, #0xffffffff            	// #-1
   28bf4:	mov	x12, #0x2160                	// #8544
   28bf8:	ldp	x29, x30, [sp]
   28bfc:	ldp	x19, x20, [sp, #16]
   28c00:	ldp	x21, x22, [sp, #32]
   28c04:	ldp	x23, x24, [sp, #48]
   28c08:	ldp	x25, x26, [sp, #64]
   28c0c:	add	sp, sp, x12
   28c10:	ret
   28c14:	ldr	x0, [x20]
   28c18:	bl	7d00 <dirfd@plt>
   28c1c:	mov	w1, w0
   28c20:	mov	x3, x22
   28c24:	mov	x2, x19
   28c28:	mov	w4, #0x0                   	// #0
   28c2c:	mov	w0, #0x0                   	// #0
   28c30:	bl	8150 <__fxstatat@plt>
   28c34:	cbnz	w0, 28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>
   28c38:	ldr	w1, [x20, #16]
   28c3c:	ldr	w0, [sp, #376]
   28c40:	cmp	w1, w0
   28c44:	b.ne	28ae8 <scols_init_debug@@SMARTCOLS_2.25+0x13988>  // b.any
   28c48:	ldrb	w0, [x20, #20]
   28c4c:	b	28b1c <scols_init_debug@@SMARTCOLS_2.25+0x139bc>
   28c50:	neg	w0, w0
   28c54:	mov	x12, #0x2160                	// #8544
   28c58:	ldp	x29, x30, [sp]
   28c5c:	ldp	x19, x20, [sp, #16]
   28c60:	ldp	x21, x22, [sp, #32]
   28c64:	ldp	x23, x24, [sp, #48]
   28c68:	ldp	x25, x26, [sp, #64]
   28c6c:	add	sp, sp, x12
   28c70:	ret
   28c74:	ldr	w1, [x23]
   28c78:	mov	w0, #0x1                   	// #1
   28c7c:	cbz	w1, 28c54 <scols_init_debug@@SMARTCOLS_2.25+0x13af4>
   28c80:	mov	w0, #0xffffffff            	// #-1
   28c84:	b	28bf4 <scols_init_debug@@SMARTCOLS_2.25+0x13a94>
   28c88:	mov	w0, #0xffffffea            	// #-22
   28c8c:	ret
   28c90:	stp	x29, x30, [sp, #-272]!
   28c94:	mov	x29, sp
   28c98:	stp	x19, x20, [sp, #16]
   28c9c:	mov	x20, x1
   28ca0:	adrp	x19, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   28ca4:	str	q0, [sp, #96]
   28ca8:	str	q1, [sp, #112]
   28cac:	str	q2, [sp, #128]
   28cb0:	str	q3, [sp, #144]
   28cb4:	str	q4, [sp, #160]
   28cb8:	str	q5, [sp, #176]
   28cbc:	str	q6, [sp, #192]
   28cc0:	str	q7, [sp, #208]
   28cc4:	stp	x2, x3, [sp, #224]
   28cc8:	stp	x4, x5, [sp, #240]
   28ccc:	stp	x6, x7, [sp, #256]
   28cd0:	cbz	x0, 28ce0 <scols_init_debug@@SMARTCOLS_2.25+0x13b80>
   28cd4:	adrp	x1, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   28cd8:	ldr	w1, [x1, #2920]
   28cdc:	tbz	w1, #24, 28d3c <scols_init_debug@@SMARTCOLS_2.25+0x13bdc>
   28ce0:	ldr	x19, [x19, #4008]
   28ce4:	add	x0, sp, #0x110
   28ce8:	add	x5, sp, #0x110
   28cec:	stp	x0, x5, [sp, #64]
   28cf0:	mov	w3, #0xffffff80            	// #-128
   28cf4:	add	x2, sp, #0xe0
   28cf8:	mov	w4, #0xffffffd0            	// #-48
   28cfc:	str	x2, [sp, #80]
   28d00:	mov	x1, x20
   28d04:	stp	w4, w3, [sp, #88]
   28d08:	add	x2, sp, #0x20
   28d0c:	ldp	x4, x5, [sp, #64]
   28d10:	ldr	x0, [x19]
   28d14:	stp	x4, x5, [sp, #32]
   28d18:	ldp	x4, x5, [sp, #80]
   28d1c:	stp	x4, x5, [sp, #48]
   28d20:	bl	7fa0 <vfprintf@plt>
   28d24:	ldr	x1, [x19]
   28d28:	mov	w0, #0xa                   	// #10
   28d2c:	bl	74e0 <fputc@plt>
   28d30:	ldp	x19, x20, [sp, #16]
   28d34:	ldp	x29, x30, [sp], #272
   28d38:	ret
   28d3c:	ldr	x3, [x19, #4008]
   28d40:	mov	x2, x0
   28d44:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   28d48:	add	x1, x1, #0xb30
   28d4c:	ldr	x0, [x3]
   28d50:	bl	80f0 <fprintf@plt>
   28d54:	b	28ce0 <scols_init_debug@@SMARTCOLS_2.25+0x13b80>
   28d58:	cbz	x0, 28e04 <scols_init_debug@@SMARTCOLS_2.25+0x13ca4>
   28d5c:	stp	x29, x30, [sp, #-32]!
   28d60:	mov	x29, sp
   28d64:	stp	x19, x20, [sp, #16]
   28d68:	mov	x19, x0
   28d6c:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   28d70:	ldr	w0, [x0, #2920]
   28d74:	tbnz	w0, #2, 28dbc <scols_init_debug@@SMARTCOLS_2.25+0x13c5c>
   28d78:	mov	x0, x19
   28d7c:	bl	25680 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   28d80:	mov	x20, x0
   28d84:	cbz	x0, 28db0 <scols_init_debug@@SMARTCOLS_2.25+0x13c50>
   28d88:	ldr	x0, [x0, #8]
   28d8c:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   28d90:	mov	x0, x20
   28d94:	bl	7b50 <free@plt>
   28d98:	mov	x0, x19
   28d9c:	mov	x2, #0x0                   	// #0
   28da0:	ldp	x19, x20, [sp, #16]
   28da4:	mov	x1, #0x0                   	// #0
   28da8:	ldp	x29, x30, [sp], #32
   28dac:	b	255f8 <scols_init_debug@@SMARTCOLS_2.25+0x10498>
   28db0:	ldp	x19, x20, [sp, #16]
   28db4:	ldp	x29, x30, [sp], #32
   28db8:	ret
   28dbc:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   28dc0:	ldr	x0, [x0, #4008]
   28dc4:	ldr	x20, [x0]
   28dc8:	bl	7630 <getpid@plt>
   28dcc:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28dd0:	mov	w2, w0
   28dd4:	add	x4, x4, #0x108
   28dd8:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28ddc:	add	x3, x3, #0xe38
   28de0:	mov	x0, x20
   28de4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   28de8:	add	x1, x1, #0xb58
   28dec:	bl	80f0 <fprintf@plt>
   28df0:	mov	x0, x19
   28df4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28df8:	add	x1, x1, #0xe40
   28dfc:	bl	28c90 <scols_init_debug@@SMARTCOLS_2.25+0x13b30>
   28e00:	b	28d78 <scols_init_debug@@SMARTCOLS_2.25+0x13c18>
   28e04:	ret
   28e08:	stp	x29, x30, [sp, #-48]!
   28e0c:	mov	x29, sp
   28e10:	stp	x19, x20, [sp, #16]
   28e14:	mov	x20, x2
   28e18:	mov	x19, x0
   28e1c:	stp	x21, x22, [sp, #32]
   28e20:	mov	x21, x1
   28e24:	bl	25680 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   28e28:	cbz	x0, 28e4c <scols_init_debug@@SMARTCOLS_2.25+0x13cec>
   28e2c:	ldr	x22, [x0, #8]
   28e30:	cbz	x22, 28e4c <scols_init_debug@@SMARTCOLS_2.25+0x13cec>
   28e34:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28e38:	mov	x0, x21
   28e3c:	add	x1, x1, #0xe48
   28e40:	mov	x2, #0x6                   	// #6
   28e44:	bl	7790 <strncmp@plt>
   28e48:	cbz	w0, 28e60 <scols_init_debug@@SMARTCOLS_2.25+0x13d00>
   28e4c:	mov	w0, #0x1                   	// #1
   28e50:	ldp	x19, x20, [sp, #16]
   28e54:	ldp	x21, x22, [sp, #32]
   28e58:	ldp	x29, x30, [sp], #48
   28e5c:	ret
   28e60:	mov	x0, x22
   28e64:	bl	256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10548>
   28e68:	str	w0, [x20]
   28e6c:	tbnz	w0, #31, 28e4c <scols_init_debug@@SMARTCOLS_2.25+0x13cec>
   28e70:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   28e74:	ldr	w1, [x0, #2920]
   28e78:	and	w0, w1, #0x4
   28e7c:	tbz	w1, #2, 28e50 <scols_init_debug@@SMARTCOLS_2.25+0x13cf0>
   28e80:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   28e84:	ldr	x0, [x0, #4008]
   28e88:	ldr	x20, [x0]
   28e8c:	bl	7630 <getpid@plt>
   28e90:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28e94:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28e98:	add	x4, x4, #0x108
   28e9c:	add	x3, x3, #0xe38
   28ea0:	mov	w2, w0
   28ea4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   28ea8:	mov	x0, x20
   28eac:	add	x1, x1, #0xb58
   28eb0:	bl	80f0 <fprintf@plt>
   28eb4:	mov	x0, x19
   28eb8:	mov	x2, x21
   28ebc:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28ec0:	add	x1, x1, #0xe50
   28ec4:	bl	28c90 <scols_init_debug@@SMARTCOLS_2.25+0x13b30>
   28ec8:	mov	w0, #0x0                   	// #0
   28ecc:	b	28e50 <scols_init_debug@@SMARTCOLS_2.25+0x13cf0>
   28ed0:	stp	x29, x30, [sp, #-64]!
   28ed4:	mov	x29, sp
   28ed8:	stp	x19, x20, [sp, #16]
   28edc:	adrp	x19, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   28ee0:	ldr	w0, [x19, #2920]
   28ee4:	cbz	w0, 28ef4 <scols_init_debug@@SMARTCOLS_2.25+0x13d94>
   28ee8:	ldp	x19, x20, [sp, #16]
   28eec:	ldp	x29, x30, [sp], #64
   28ef0:	ret
   28ef4:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28ef8:	add	x0, x0, #0xe68
   28efc:	bl	7ff0 <getenv@plt>
   28f00:	mov	w1, #0x2                   	// #2
   28f04:	cbz	x0, 28f48 <scols_init_debug@@SMARTCOLS_2.25+0x13de8>
   28f08:	add	x1, sp, #0x38
   28f0c:	mov	w2, #0x0                   	// #0
   28f10:	str	x21, [sp, #32]
   28f14:	bl	72b0 <strtoul@plt>
   28f18:	mov	x20, x0
   28f1c:	mov	w21, w0
   28f20:	ldr	x0, [sp, #56]
   28f24:	cbz	x0, 28f38 <scols_init_debug@@SMARTCOLS_2.25+0x13dd8>
   28f28:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   28f2c:	add	x1, x1, #0xca8
   28f30:	bl	7ab0 <strcmp@plt>
   28f34:	cbz	w0, 28f58 <scols_init_debug@@SMARTCOLS_2.25+0x13df8>
   28f38:	str	w20, [x19, #2920]
   28f3c:	mov	w1, #0x2                   	// #2
   28f40:	cbnz	w20, 28f60 <scols_init_debug@@SMARTCOLS_2.25+0x13e00>
   28f44:	ldr	x21, [sp, #32]
   28f48:	str	w1, [x19, #2920]
   28f4c:	ldp	x19, x20, [sp, #16]
   28f50:	ldp	x29, x30, [sp], #64
   28f54:	ret
   28f58:	mov	w21, #0xffff                	// #65535
   28f5c:	str	w21, [x19, #2920]
   28f60:	bl	7490 <getuid@plt>
   28f64:	mov	w20, w0
   28f68:	bl	7400 <geteuid@plt>
   28f6c:	cmp	w20, w0
   28f70:	b.eq	28fbc <scols_init_debug@@SMARTCOLS_2.25+0x13e5c>  // b.none
   28f74:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   28f78:	orr	w21, w21, #0x1000000
   28f7c:	str	w21, [x19, #2920]
   28f80:	ldr	x0, [x0, #4008]
   28f84:	ldr	x20, [x0]
   28f88:	bl	7630 <getpid@plt>
   28f8c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   28f90:	mov	w2, w0
   28f94:	add	x3, x3, #0xe38
   28f98:	mov	x0, x20
   28f9c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   28fa0:	add	x1, x1, #0xcd0
   28fa4:	bl	80f0 <fprintf@plt>
   28fa8:	ldr	w1, [x19, #2920]
   28fac:	ldr	x21, [sp, #32]
   28fb0:	orr	w1, w1, #0x2
   28fb4:	str	w1, [x19, #2920]
   28fb8:	b	28f4c <scols_init_debug@@SMARTCOLS_2.25+0x13dec>
   28fbc:	bl	7b80 <getgid@plt>
   28fc0:	mov	w20, w0
   28fc4:	bl	73c0 <getegid@plt>
   28fc8:	cmp	w20, w0
   28fcc:	b.ne	28f74 <scols_init_debug@@SMARTCOLS_2.25+0x13e14>  // b.any
   28fd0:	orr	w1, w21, #0x2
   28fd4:	str	w1, [x19, #2920]
   28fd8:	ldr	x21, [sp, #32]
   28fdc:	b	28f4c <scols_init_debug@@SMARTCOLS_2.25+0x13dec>
   28fe0:	stp	x29, x30, [sp, #-48]!
   28fe4:	mov	x29, sp
   28fe8:	stp	x19, x20, [sp, #16]
   28fec:	mov	x20, x1
   28ff0:	str	x21, [sp, #32]
   28ff4:	mov	x21, x0
   28ff8:	bl	25680 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   28ffc:	cmp	x21, #0x0
   29000:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   29004:	b.eq	290b8 <scols_init_debug@@SMARTCOLS_2.25+0x13f58>  // b.none
   29008:	mov	x19, x0
   2900c:	ldr	x0, [x0, #8]
   29010:	cbz	x0, 2901c <scols_init_debug@@SMARTCOLS_2.25+0x13ebc>
   29014:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   29018:	str	xzr, [x19, #8]
   2901c:	cbz	x20, 2904c <scols_init_debug@@SMARTCOLS_2.25+0x13eec>
   29020:	mov	x0, x20
   29024:	bl	253f8 <scols_init_debug@@SMARTCOLS_2.25+0x10298>
   29028:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2902c:	str	x20, [x19, #8]
   29030:	ldr	w1, [x0, #2920]
   29034:	and	w0, w1, #0x4
   29038:	tbnz	w1, #2, 29060 <scols_init_debug@@SMARTCOLS_2.25+0x13f00>
   2903c:	ldp	x19, x20, [sp, #16]
   29040:	ldr	x21, [sp, #32]
   29044:	ldp	x29, x30, [sp], #48
   29048:	ret
   2904c:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   29050:	str	xzr, [x19, #8]
   29054:	ldr	w1, [x0, #2920]
   29058:	and	w0, w1, #0x4
   2905c:	tbz	w1, #2, 2903c <scols_init_debug@@SMARTCOLS_2.25+0x13edc>
   29060:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   29064:	ldr	x0, [x0, #4008]
   29068:	ldr	x19, [x0]
   2906c:	bl	7630 <getpid@plt>
   29070:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29074:	mov	w2, w0
   29078:	add	x4, x4, #0x108
   2907c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29080:	add	x3, x3, #0xe38
   29084:	mov	x0, x19
   29088:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2908c:	add	x1, x1, #0xb58
   29090:	bl	80f0 <fprintf@plt>
   29094:	mov	x0, x21
   29098:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2909c:	add	x1, x1, #0xe78
   290a0:	bl	28c90 <scols_init_debug@@SMARTCOLS_2.25+0x13b30>
   290a4:	mov	w0, #0x0                   	// #0
   290a8:	ldp	x19, x20, [sp, #16]
   290ac:	ldr	x21, [sp, #32]
   290b0:	ldp	x29, x30, [sp], #48
   290b4:	ret
   290b8:	mov	w0, #0xffffffea            	// #-22
   290bc:	b	2903c <scols_init_debug@@SMARTCOLS_2.25+0x13edc>
   290c0:	stp	x29, x30, [sp, #-112]!
   290c4:	lsr	x3, x1, #32
   290c8:	lsr	x4, x1, #12
   290cc:	mov	x29, sp
   290d0:	stp	x19, x20, [sp, #16]
   290d4:	mov	x19, x1
   290d8:	and	w3, w3, #0xfffff000
   290dc:	ubfx	w1, w1, #8, #12
   290e0:	bfxil	w4, w19, #0, #8
   290e4:	orr	w3, w3, w1
   290e8:	stp	x21, x22, [sp, #32]
   290ec:	mov	x22, x2
   290f0:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   290f4:	add	x2, x2, #0xe88
   290f8:	add	x20, sp, #0x40
   290fc:	mov	x21, x0
   29100:	mov	x1, #0x2e                  	// #46
   29104:	mov	x0, x20
   29108:	bl	7590 <snprintf@plt>
   2910c:	mov	x1, x20
   29110:	mov	x0, x21
   29114:	bl	25510 <scols_init_debug@@SMARTCOLS_2.25+0x103b0>
   29118:	mov	w20, w0
   2911c:	cbz	w0, 29134 <scols_init_debug@@SMARTCOLS_2.25+0x13fd4>
   29120:	mov	w0, w20
   29124:	ldp	x19, x20, [sp, #16]
   29128:	ldp	x21, x22, [sp, #32]
   2912c:	ldp	x29, x30, [sp], #112
   29130:	ret
   29134:	mov	x0, x21
   29138:	bl	256a8 <scols_init_debug@@SMARTCOLS_2.25+0x10548>
   2913c:	tbnz	w0, #31, 29188 <scols_init_debug@@SMARTCOLS_2.25+0x14028>
   29140:	mov	x0, x21
   29144:	stp	x23, x24, [sp, #48]
   29148:	bl	25680 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   2914c:	adrp	x24, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   29150:	mov	x23, x0
   29154:	cbz	x0, 291e8 <scols_init_debug@@SMARTCOLS_2.25+0x14088>
   29158:	ldr	w0, [x24, #2920]
   2915c:	tbnz	w0, #2, 291a0 <scols_init_debug@@SMARTCOLS_2.25+0x14040>
   29160:	str	x19, [x23]
   29164:	mov	x1, x22
   29168:	mov	x0, x21
   2916c:	bl	28fe0 <scols_init_debug@@SMARTCOLS_2.25+0x13e80>
   29170:	mov	w0, w20
   29174:	ldp	x19, x20, [sp, #16]
   29178:	ldp	x21, x22, [sp, #32]
   2917c:	ldp	x23, x24, [sp, #48]
   29180:	ldp	x29, x30, [sp], #112
   29184:	ret
   29188:	mov	w20, w0
   2918c:	mov	w0, w20
   29190:	ldp	x19, x20, [sp, #16]
   29194:	ldp	x21, x22, [sp, #32]
   29198:	ldp	x29, x30, [sp], #112
   2919c:	ret
   291a0:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   291a4:	ldr	x0, [x0, #4008]
   291a8:	ldr	x24, [x0]
   291ac:	bl	7630 <getpid@plt>
   291b0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   291b4:	mov	w2, w0
   291b8:	add	x4, x4, #0x108
   291bc:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   291c0:	add	x3, x3, #0xe38
   291c4:	mov	x0, x24
   291c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   291cc:	add	x1, x1, #0xb58
   291d0:	bl	80f0 <fprintf@plt>
   291d4:	mov	x0, x21
   291d8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   291dc:	add	x1, x1, #0xeb8
   291e0:	bl	28c90 <scols_init_debug@@SMARTCOLS_2.25+0x13b30>
   291e4:	b	29160 <scols_init_debug@@SMARTCOLS_2.25+0x14000>
   291e8:	ldr	w0, [x24, #2920]
   291ec:	tbnz	w0, #2, 2922c <scols_init_debug@@SMARTCOLS_2.25+0x140cc>
   291f0:	mov	x1, #0x28                  	// #40
   291f4:	mov	x0, #0x1                   	// #1
   291f8:	bl	7880 <calloc@plt>
   291fc:	mov	x23, x0
   29200:	cbz	x0, 29274 <scols_init_debug@@SMARTCOLS_2.25+0x14114>
   29204:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x12ea0>
   29208:	add	x2, x2, #0xd58
   2920c:	mov	x1, x0
   29210:	mov	x0, x21
   29214:	bl	255f8 <scols_init_debug@@SMARTCOLS_2.25+0x10498>
   29218:	mov	x0, x21
   2921c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x12ea0>
   29220:	add	x1, x1, #0xe08
   29224:	bl	25698 <scols_init_debug@@SMARTCOLS_2.25+0x10538>
   29228:	b	29158 <scols_init_debug@@SMARTCOLS_2.25+0x13ff8>
   2922c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   29230:	ldr	x0, [x0, #4008]
   29234:	ldr	x23, [x0]
   29238:	bl	7630 <getpid@plt>
   2923c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29240:	mov	w2, w0
   29244:	add	x4, x4, #0x108
   29248:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2924c:	add	x3, x3, #0xe38
   29250:	mov	x0, x23
   29254:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   29258:	add	x1, x1, #0xb58
   2925c:	bl	80f0 <fprintf@plt>
   29260:	mov	x0, x21
   29264:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29268:	add	x1, x1, #0xea0
   2926c:	bl	28c90 <scols_init_debug@@SMARTCOLS_2.25+0x13b30>
   29270:	b	291f0 <scols_init_debug@@SMARTCOLS_2.25+0x14090>
   29274:	mov	w20, #0xfffffff4            	// #-12
   29278:	ldp	x23, x24, [sp, #48]
   2927c:	b	29120 <scols_init_debug@@SMARTCOLS_2.25+0x13fc0>
   29280:	stp	x29, x30, [sp, #-48]!
   29284:	mov	x29, sp
   29288:	stp	x19, x20, [sp, #16]
   2928c:	mov	x20, x2
   29290:	stp	x21, x22, [sp, #32]
   29294:	mov	x21, x0
   29298:	mov	x22, x1
   2929c:	mov	x0, #0x0                   	// #0
   292a0:	bl	25988 <scols_init_debug@@SMARTCOLS_2.25+0x10828>
   292a4:	mov	x19, x0
   292a8:	cbz	x0, 292d8 <scols_init_debug@@SMARTCOLS_2.25+0x14178>
   292ac:	cbz	x20, 292b8 <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   292b0:	mov	x1, x20
   292b4:	bl	25410 <scols_init_debug@@SMARTCOLS_2.25+0x102b0>
   292b8:	mov	x2, x22
   292bc:	mov	x1, x21
   292c0:	mov	x0, x19
   292c4:	bl	290c0 <scols_init_debug@@SMARTCOLS_2.25+0x13f60>
   292c8:	cbnz	w0, 29344 <scols_init_debug@@SMARTCOLS_2.25+0x141e4>
   292cc:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   292d0:	ldr	w0, [x0, #2920]
   292d4:	tbnz	w0, #2, 292ec <scols_init_debug@@SMARTCOLS_2.25+0x1418c>
   292d8:	mov	x0, x19
   292dc:	ldp	x19, x20, [sp, #16]
   292e0:	ldp	x21, x22, [sp, #32]
   292e4:	ldp	x29, x30, [sp], #48
   292e8:	ret
   292ec:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   292f0:	ldr	x0, [x0, #4008]
   292f4:	ldr	x20, [x0]
   292f8:	bl	7630 <getpid@plt>
   292fc:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29300:	mov	w2, w0
   29304:	add	x4, x4, #0x108
   29308:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2930c:	add	x3, x3, #0xe38
   29310:	mov	x0, x20
   29314:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   29318:	add	x1, x1, #0xb58
   2931c:	bl	80f0 <fprintf@plt>
   29320:	mov	x0, x19
   29324:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   29328:	add	x1, x1, #0xb70
   2932c:	bl	28c90 <scols_init_debug@@SMARTCOLS_2.25+0x13b30>
   29330:	mov	x0, x19
   29334:	ldp	x19, x20, [sp, #16]
   29338:	ldp	x21, x22, [sp, #32]
   2933c:	ldp	x29, x30, [sp], #48
   29340:	ret
   29344:	mov	x0, x19
   29348:	mov	x19, #0x0                   	// #0
   2934c:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   29350:	b	292d8 <scols_init_debug@@SMARTCOLS_2.25+0x14178>
   29354:	nop
   29358:	stp	x29, x30, [sp, #-16]!
   2935c:	mov	x29, sp
   29360:	bl	25680 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   29364:	cbz	x0, 2936c <scols_init_debug@@SMARTCOLS_2.25+0x1420c>
   29368:	ldr	x0, [x0, #8]
   2936c:	ldp	x29, x30, [sp], #16
   29370:	ret
   29374:	nop
   29378:	mov	x12, #0x1030                	// #4144
   2937c:	sub	sp, sp, x12
   29380:	mov	x3, #0x0                   	// #0
   29384:	stp	x29, x30, [sp]
   29388:	mov	x29, sp
   2938c:	stp	x19, x20, [sp, #16]
   29390:	add	x19, sp, #0x30
   29394:	mov	x20, x1
   29398:	mov	x1, x19
   2939c:	str	x21, [sp, #32]
   293a0:	mov	x21, x2
   293a4:	mov	x2, #0xfff                 	// #4095
   293a8:	bl	26918 <scols_init_debug@@SMARTCOLS_2.25+0x117b8>
   293ac:	tbnz	x0, #63, 29424 <scols_init_debug@@SMARTCOLS_2.25+0x142c4>
   293b0:	mov	x3, x0
   293b4:	mov	w1, #0x2f                  	// #47
   293b8:	mov	x0, x19
   293bc:	strb	wzr, [x19, x3]
   293c0:	bl	79a0 <strrchr@plt>
   293c4:	cbz	x0, 29424 <scols_init_debug@@SMARTCOLS_2.25+0x142c4>
   293c8:	add	x19, x0, #0x1
   293cc:	mov	x0, x19
   293d0:	bl	72c0 <strlen@plt>
   293d4:	add	x2, x0, #0x1
   293d8:	cmp	x2, x21
   293dc:	b.hi	29424 <scols_init_debug@@SMARTCOLS_2.25+0x142c4>  // b.pmore
   293e0:	mov	x1, x19
   293e4:	mov	x0, x20
   293e8:	mov	w19, #0x2f                  	// #47
   293ec:	bl	7200 <memcpy@plt>
   293f0:	b	293f8 <scols_init_debug@@SMARTCOLS_2.25+0x14298>
   293f4:	strb	w19, [x0]
   293f8:	mov	x0, x20
   293fc:	mov	w1, #0x21                  	// #33
   29400:	bl	7c60 <strchr@plt>
   29404:	cbnz	x0, 293f4 <scols_init_debug@@SMARTCOLS_2.25+0x14294>
   29408:	mov	x0, x20
   2940c:	mov	x12, #0x1030                	// #4144
   29410:	ldp	x29, x30, [sp]
   29414:	ldp	x19, x20, [sp, #16]
   29418:	ldr	x21, [sp, #32]
   2941c:	add	sp, sp, x12
   29420:	ret
   29424:	mov	x20, #0x0                   	// #0
   29428:	mov	x12, #0x1030                	// #4144
   2942c:	mov	x0, x20
   29430:	ldp	x29, x30, [sp]
   29434:	ldp	x19, x20, [sp, #16]
   29438:	ldr	x21, [sp, #32]
   2943c:	add	sp, sp, x12
   29440:	ret
   29444:	nop
   29448:	stp	x29, x30, [sp, #-320]!
   2944c:	mov	x29, sp
   29450:	stp	x19, x20, [sp, #16]
   29454:	mov	x20, x1
   29458:	stp	x21, x22, [sp, #32]
   2945c:	mov	x21, x0
   29460:	ldrb	w0, [x1, #18]
   29464:	ands	w1, w0, #0xfffffffb
   29468:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   2946c:	b.ne	29514 <scols_init_debug@@SMARTCOLS_2.25+0x143b4>  // b.any
   29470:	mov	x19, x2
   29474:	cbz	x2, 2952c <scols_init_debug@@SMARTCOLS_2.25+0x143cc>
   29478:	ldrsb	w1, [x2]
   2947c:	cmp	w1, #0x2f
   29480:	b.eq	29500 <scols_init_debug@@SMARTCOLS_2.25+0x143a0>  // b.none
   29484:	add	x20, x20, #0x13
   29488:	mov	x0, x19
   2948c:	bl	72c0 <strlen@plt>
   29490:	mov	x21, x0
   29494:	mov	w22, #0x0                   	// #0
   29498:	mov	x0, x20
   2949c:	bl	72c0 <strlen@plt>
   294a0:	cmp	x21, x0
   294a4:	b.cc	294bc <scols_init_debug@@SMARTCOLS_2.25+0x1435c>  // b.lo, b.ul, b.last
   294a8:	mov	w0, w22
   294ac:	ldp	x19, x20, [sp, #16]
   294b0:	ldp	x21, x22, [sp, #32]
   294b4:	ldp	x29, x30, [sp], #320
   294b8:	ret
   294bc:	mov	x0, x19
   294c0:	mov	x2, x21
   294c4:	mov	x1, x20
   294c8:	bl	7790 <strncmp@plt>
   294cc:	cbnz	w0, 294a8 <scols_init_debug@@SMARTCOLS_2.25+0x14348>
   294d0:	bl	7ae0 <__ctype_b_loc@plt>
   294d4:	ldrsb	w1, [x20, x21]
   294d8:	ldr	x0, [x0]
   294dc:	cmp	w1, #0x70
   294e0:	b.eq	2957c <scols_init_debug@@SMARTCOLS_2.25+0x1441c>  // b.none
   294e4:	ldrh	w22, [x0, w1, sxtw #1]
   294e8:	ldp	x19, x20, [sp, #16]
   294ec:	ubfx	x22, x22, #11, #1
   294f0:	mov	w0, w22
   294f4:	ldp	x21, x22, [sp, #32]
   294f8:	ldp	x29, x30, [sp], #320
   294fc:	ret
   29500:	mov	x0, x2
   29504:	bl	79a0 <strrchr@plt>
   29508:	cbz	x0, 29514 <scols_init_debug@@SMARTCOLS_2.25+0x143b4>
   2950c:	add	x19, x0, #0x1
   29510:	b	29484 <scols_init_debug@@SMARTCOLS_2.25+0x14324>
   29514:	mov	w22, #0x0                   	// #0
   29518:	mov	w0, w22
   2951c:	ldp	x19, x20, [sp, #16]
   29520:	ldp	x21, x22, [sp, #32]
   29524:	ldp	x29, x30, [sp], #320
   29528:	ret
   2952c:	add	x3, x20, #0x13
   29530:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29534:	add	x2, x2, #0xed0
   29538:	add	x19, sp, #0x38
   2953c:	mov	x1, #0x106                 	// #262
   29540:	mov	x0, x19
   29544:	bl	7590 <snprintf@plt>
   29548:	mov	x0, x21
   2954c:	bl	7d00 <dirfd@plt>
   29550:	mov	x1, x19
   29554:	mov	w3, #0x0                   	// #0
   29558:	mov	w2, #0x4                   	// #4
   2955c:	bl	7f90 <faccessat@plt>
   29560:	cmp	w0, #0x0
   29564:	cset	w22, eq  // eq = none
   29568:	mov	w0, w22
   2956c:	ldp	x19, x20, [sp, #16]
   29570:	ldp	x21, x22, [sp, #32]
   29574:	ldp	x29, x30, [sp], #320
   29578:	ret
   2957c:	add	x20, x20, x21
   29580:	mov	w22, #0x1                   	// #1
   29584:	ldrsb	x2, [x20, #1]
   29588:	ldrh	w2, [x0, x2, lsl #1]
   2958c:	tbnz	w2, #11, 294a8 <scols_init_debug@@SMARTCOLS_2.25+0x14348>
   29590:	b	294e4 <scols_init_debug@@SMARTCOLS_2.25+0x14384>
   29594:	nop
   29598:	stp	x29, x30, [sp, #-48]!
   2959c:	mov	x29, sp
   295a0:	stp	x19, x20, [sp, #16]
   295a4:	stp	x21, x22, [sp, #32]
   295a8:	mov	x21, x1
   295ac:	mov	x1, #0x0                   	// #0
   295b0:	bl	266d8 <scols_init_debug@@SMARTCOLS_2.25+0x11578>
   295b4:	cbz	x0, 29648 <scols_init_debug@@SMARTCOLS_2.25+0x144e8>
   295b8:	mov	x19, x0
   295bc:	mov	w20, #0x0                   	// #0
   295c0:	mov	w22, #0x2e2e                	// #11822
   295c4:	nop
   295c8:	mov	x0, x19
   295cc:	bl	78f0 <readdir@plt>
   295d0:	mov	x3, x0
   295d4:	mov	x2, x21
   295d8:	mov	x0, x19
   295dc:	mov	x1, x3
   295e0:	cbz	x3, 29624 <scols_init_debug@@SMARTCOLS_2.25+0x144c4>
   295e4:	add	x4, x3, #0x13
   295e8:	ldurh	w3, [x3, #19]
   295ec:	cmp	w3, #0x2e
   295f0:	b.eq	295c8 <scols_init_debug@@SMARTCOLS_2.25+0x14468>  // b.none
   295f4:	cmp	w3, w22
   295f8:	b.eq	2963c <scols_init_debug@@SMARTCOLS_2.25+0x144dc>  // b.none
   295fc:	bl	29448 <scols_init_debug@@SMARTCOLS_2.25+0x142e8>
   29600:	cmp	w0, #0x0
   29604:	cinc	w20, w20, ne  // ne = any
   29608:	mov	x0, x19
   2960c:	bl	78f0 <readdir@plt>
   29610:	mov	x3, x0
   29614:	mov	x2, x21
   29618:	mov	x0, x19
   2961c:	mov	x1, x3
   29620:	cbnz	x3, 295e4 <scols_init_debug@@SMARTCOLS_2.25+0x14484>
   29624:	bl	7940 <closedir@plt>
   29628:	mov	w0, w20
   2962c:	ldp	x19, x20, [sp, #16]
   29630:	ldp	x21, x22, [sp, #32]
   29634:	ldp	x29, x30, [sp], #48
   29638:	ret
   2963c:	ldrb	w3, [x4, #2]
   29640:	cbz	w3, 295c8 <scols_init_debug@@SMARTCOLS_2.25+0x14468>
   29644:	b	295fc <scols_init_debug@@SMARTCOLS_2.25+0x1449c>
   29648:	mov	w20, #0x0                   	// #0
   2964c:	mov	w0, w20
   29650:	ldp	x19, x20, [sp, #16]
   29654:	ldp	x21, x22, [sp, #32]
   29658:	ldp	x29, x30, [sp], #48
   2965c:	ret
   29660:	stp	x29, x30, [sp, #-96]!
   29664:	mov	x29, sp
   29668:	stp	x21, x22, [sp, #32]
   2966c:	mov	x21, x0
   29670:	stp	x23, x24, [sp, #48]
   29674:	mov	w23, w1
   29678:	mov	x1, #0x0                   	// #0
   2967c:	str	xzr, [sp, #88]
   29680:	bl	266d8 <scols_init_debug@@SMARTCOLS_2.25+0x11578>
   29684:	cbz	x0, 297ac <scols_init_debug@@SMARTCOLS_2.25+0x1464c>
   29688:	adrp	x22, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2968c:	add	x24, sp, #0x54
   29690:	add	x22, x22, #0xee0
   29694:	stp	x19, x20, [sp, #16]
   29698:	mov	x19, x0
   2969c:	mov	w20, #0x2e2e                	// #11822
   296a0:	str	x25, [sp, #64]
   296a4:	nop
   296a8:	mov	x0, x19
   296ac:	bl	78f0 <readdir@plt>
   296b0:	mov	x2, #0x0                   	// #0
   296b4:	mov	x1, x0
   296b8:	cbz	x0, 29720 <scols_init_debug@@SMARTCOLS_2.25+0x145c0>
   296bc:	ldurh	w3, [x1, #19]
   296c0:	add	x25, x1, #0x13
   296c4:	mov	x0, x19
   296c8:	cmp	w3, #0x2e
   296cc:	b.eq	296a8 <scols_init_debug@@SMARTCOLS_2.25+0x14548>  // b.none
   296d0:	cmp	w3, w20
   296d4:	b.eq	29750 <scols_init_debug@@SMARTCOLS_2.25+0x145f0>  // b.none
   296d8:	bl	29448 <scols_init_debug@@SMARTCOLS_2.25+0x142e8>
   296dc:	cbz	w0, 296a8 <scols_init_debug@@SMARTCOLS_2.25+0x14548>
   296e0:	mov	x3, x25
   296e4:	mov	x2, x22
   296e8:	mov	x1, x24
   296ec:	mov	x0, x21
   296f0:	bl	276e8 <scols_init_debug@@SMARTCOLS_2.25+0x12588>
   296f4:	cbnz	w0, 296a8 <scols_init_debug@@SMARTCOLS_2.25+0x14548>
   296f8:	ldr	w0, [sp, #84]
   296fc:	cmp	w0, w23
   29700:	b.ne	296a8 <scols_init_debug@@SMARTCOLS_2.25+0x14548>  // b.any
   29704:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   29708:	mov	x3, x25
   2970c:	add	x1, sp, #0x58
   29710:	add	x2, x2, #0x80
   29714:	mov	x0, x21
   29718:	bl	279f0 <scols_init_debug@@SMARTCOLS_2.25+0x12890>
   2971c:	cbnz	w0, 296a8 <scols_init_debug@@SMARTCOLS_2.25+0x14548>
   29720:	mov	x0, x19
   29724:	bl	7940 <closedir@plt>
   29728:	adrp	x0, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2972c:	ldr	w0, [x0, #2920]
   29730:	tbnz	w0, #2, 2975c <scols_init_debug@@SMARTCOLS_2.25+0x145fc>
   29734:	ldp	x19, x20, [sp, #16]
   29738:	ldp	x21, x22, [sp, #32]
   2973c:	ldp	x23, x24, [sp, #48]
   29740:	ldr	x25, [sp, #64]
   29744:	ldr	x0, [sp, #88]
   29748:	ldp	x29, x30, [sp], #96
   2974c:	ret
   29750:	ldrb	w3, [x25, #2]
   29754:	cbz	w3, 296a8 <scols_init_debug@@SMARTCOLS_2.25+0x14548>
   29758:	b	296d8 <scols_init_debug@@SMARTCOLS_2.25+0x14578>
   2975c:	adrp	x0, 47000 <scols_init_debug@@SMARTCOLS_2.25+0x31ea0>
   29760:	ldr	x0, [x0, #4008]
   29764:	ldr	x19, [x0]
   29768:	bl	7630 <getpid@plt>
   2976c:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29770:	mov	w2, w0
   29774:	add	x4, x4, #0x108
   29778:	mov	x0, x19
   2977c:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29780:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   29784:	add	x3, x3, #0xe38
   29788:	add	x1, x1, #0xb58
   2978c:	bl	80f0 <fprintf@plt>
   29790:	ldr	w3, [sp, #88]
   29794:	mov	w2, w23
   29798:	mov	x0, x21
   2979c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   297a0:	add	x1, x1, #0xef0
   297a4:	bl	28c90 <scols_init_debug@@SMARTCOLS_2.25+0x13b30>
   297a8:	b	29734 <scols_init_debug@@SMARTCOLS_2.25+0x145d4>
   297ac:	mov	x0, #0x0                   	// #0
   297b0:	ldp	x21, x22, [sp, #32]
   297b4:	ldp	x23, x24, [sp, #48]
   297b8:	ldp	x29, x30, [sp], #96
   297bc:	ret
   297c0:	stp	x29, x30, [sp, #-48]!
   297c4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   297c8:	add	x1, x1, #0xf10
   297cc:	mov	x29, sp
   297d0:	stp	x19, x20, [sp, #16]
   297d4:	bl	266d8 <scols_init_debug@@SMARTCOLS_2.25+0x11578>
   297d8:	cbz	x0, 29888 <scols_init_debug@@SMARTCOLS_2.25+0x14728>
   297dc:	mov	x20, x0
   297e0:	mov	x19, #0x0                   	// #0
   297e4:	str	x21, [sp, #32]
   297e8:	mov	w21, #0x2e2e                	// #11822
   297ec:	nop
   297f0:	mov	x0, x20
   297f4:	bl	78f0 <readdir@plt>
   297f8:	mov	x1, x0
   297fc:	cbz	x0, 29838 <scols_init_debug@@SMARTCOLS_2.25+0x146d8>
   29800:	add	x2, x1, #0x13
   29804:	ldurh	w1, [x1, #19]
   29808:	mov	x0, x2
   2980c:	cmp	w1, #0x2e
   29810:	b.eq	297f0 <scols_init_debug@@SMARTCOLS_2.25+0x14690>  // b.none
   29814:	cmp	w1, w21
   29818:	b.eq	29854 <scols_init_debug@@SMARTCOLS_2.25+0x146f4>  // b.none
   2981c:	cbnz	x19, 29860 <scols_init_debug@@SMARTCOLS_2.25+0x14700>
   29820:	bl	7930 <strdup@plt>
   29824:	mov	x19, x0
   29828:	mov	x0, x20
   2982c:	bl	78f0 <readdir@plt>
   29830:	mov	x1, x0
   29834:	cbnz	x0, 29800 <scols_init_debug@@SMARTCOLS_2.25+0x146a0>
   29838:	mov	x0, x20
   2983c:	bl	7940 <closedir@plt>
   29840:	ldr	x21, [sp, #32]
   29844:	mov	x0, x19
   29848:	ldp	x19, x20, [sp, #16]
   2984c:	ldp	x29, x30, [sp], #48
   29850:	ret
   29854:	ldrb	w1, [x2, #2]
   29858:	cbz	w1, 297f0 <scols_init_debug@@SMARTCOLS_2.25+0x14690>
   2985c:	cbz	x19, 29820 <scols_init_debug@@SMARTCOLS_2.25+0x146c0>
   29860:	mov	x0, x19
   29864:	bl	7b50 <free@plt>
   29868:	mov	x0, x20
   2986c:	mov	x19, #0x0                   	// #0
   29870:	bl	7940 <closedir@plt>
   29874:	mov	x0, x19
   29878:	ldp	x19, x20, [sp, #16]
   2987c:	ldr	x21, [sp, #32]
   29880:	ldp	x29, x30, [sp], #48
   29884:	ret
   29888:	mov	x19, #0x0                   	// #0
   2988c:	b	29844 <scols_init_debug@@SMARTCOLS_2.25+0x146e4>
   29890:	stp	x29, x30, [sp, #-48]!
   29894:	mov	x3, #0x0                   	// #0
   29898:	mov	x29, sp
   2989c:	stp	x19, x20, [sp, #16]
   298a0:	mov	x20, x1
   298a4:	mov	x19, x2
   298a8:	stp	x21, x22, [sp, #32]
   298ac:	mov	x21, x0
   298b0:	bl	26918 <scols_init_debug@@SMARTCOLS_2.25+0x117b8>
   298b4:	cmp	x0, #0x0
   298b8:	b.le	2995c <scols_init_debug@@SMARTCOLS_2.25+0x147fc>
   298bc:	add	x1, x0, #0x10
   298c0:	mov	x3, x0
   298c4:	cmp	x1, x19
   298c8:	mov	x0, #0x0                   	// #0
   298cc:	b.hi	29934 <scols_init_debug@@SMARTCOLS_2.25+0x147d4>  // b.pmore
   298d0:	strb	wzr, [x20, x3]
   298d4:	mov	x0, x21
   298d8:	add	x19, x3, #0x1
   298dc:	bl	254f8 <scols_init_debug@@SMARTCOLS_2.25+0x10398>
   298e0:	mov	x22, x0
   298e4:	cbz	x0, 29944 <scols_init_debug@@SMARTCOLS_2.25+0x147e4>
   298e8:	bl	72c0 <strlen@plt>
   298ec:	mov	x21, x0
   298f0:	add	x0, x0, #0xf
   298f4:	mov	x2, x19
   298f8:	mov	x1, x20
   298fc:	add	x0, x20, x0
   29900:	bl	7220 <memmove@plt>
   29904:	mov	x2, x21
   29908:	mov	x1, x22
   2990c:	mov	x0, x20
   29910:	bl	7200 <memcpy@plt>
   29914:	add	x2, x20, x21
   29918:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2991c:	add	x1, x1, #0xf18
   29920:	mov	x0, x20
   29924:	ldr	x3, [x1]
   29928:	str	x3, [x2]
   2992c:	ldur	x1, [x1, #7]
   29930:	stur	x1, [x2, #7]
   29934:	ldp	x19, x20, [sp, #16]
   29938:	ldp	x21, x22, [sp, #32]
   2993c:	ldp	x29, x30, [sp], #48
   29940:	ret
   29944:	mov	x2, x19
   29948:	mov	x1, x20
   2994c:	add	x0, x20, #0xf
   29950:	bl	7220 <memmove@plt>
   29954:	mov	x2, x20
   29958:	b	29918 <scols_init_debug@@SMARTCOLS_2.25+0x147b8>
   2995c:	mov	x0, #0x0                   	// #0
   29960:	ldp	x19, x20, [sp, #16]
   29964:	ldp	x21, x22, [sp, #32]
   29968:	ldp	x29, x30, [sp], #48
   2996c:	ret
   29970:	cmp	x2, #0x0
   29974:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   29978:	b.eq	29a94 <scols_init_debug@@SMARTCOLS_2.25+0x14934>  // b.none
   2997c:	mov	x12, #0x1050                	// #4176
   29980:	sub	sp, sp, x12
   29984:	stp	x29, x30, [sp]
   29988:	mov	x29, sp
   2998c:	stp	x19, x20, [sp, #16]
   29990:	mov	x19, x1
   29994:	stp	x21, x22, [sp, #32]
   29998:	mov	x22, x2
   2999c:	str	xzr, [x2]
   299a0:	ldrsb	w0, [x1]
   299a4:	cbz	w0, 29a78 <scols_init_debug@@SMARTCOLS_2.25+0x14918>
   299a8:	mov	x0, x1
   299ac:	bl	72c0 <strlen@plt>
   299b0:	mov	x20, x0
   299b4:	add	x0, x0, #0xb
   299b8:	cmp	x0, #0x1, lsl #12
   299bc:	b.hi	29a78 <scols_init_debug@@SMARTCOLS_2.25+0x14918>  // b.pmore
   299c0:	adrp	x0, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   299c4:	add	x0, x0, #0xf28
   299c8:	stp	x23, x24, [sp, #48]
   299cc:	add	x23, sp, #0x50
   299d0:	str	x25, [sp, #64]
   299d4:	ldur	w25, [x0, #7]
   299d8:	ldr	x24, [x0]
   299dc:	nop
   299e0:	add	x3, x19, x20
   299e4:	str	x24, [x19, x20]
   299e8:	mov	x1, x23
   299ec:	mov	x0, x19
   299f0:	mov	x2, #0xfff                 	// #4095
   299f4:	stur	w25, [x3, #7]
   299f8:	bl	7460 <readlink@plt>
   299fc:	strb	wzr, [x19, x20]
   29a00:	mov	x21, x0
   29a04:	mov	w1, #0x2f                  	// #47
   29a08:	mov	x0, x19
   29a0c:	bl	79a0 <strrchr@plt>
   29a10:	cbz	x0, 29a68 <scols_init_debug@@SMARTCOLS_2.25+0x14908>
   29a14:	strb	wzr, [x0]
   29a18:	sub	x20, x0, x19
   29a1c:	cmp	x21, #0x0
   29a20:	b.le	299e0 <scols_init_debug@@SMARTCOLS_2.25+0x14880>
   29a24:	mov	x0, x23
   29a28:	strb	wzr, [x23, x21]
   29a2c:	bl	78d0 <__xpg_basename@plt>
   29a30:	cbz	x0, 29a70 <scols_init_debug@@SMARTCOLS_2.25+0x14910>
   29a34:	bl	7930 <strdup@plt>
   29a38:	cmp	x0, #0x0
   29a3c:	ldp	x23, x24, [sp, #48]
   29a40:	mov	w1, #0xfffffff4            	// #-12
   29a44:	ldr	x25, [sp, #64]
   29a48:	str	x0, [x22]
   29a4c:	mov	x12, #0x1050                	// #4176
   29a50:	csel	w0, wzr, w1, ne  // ne = any
   29a54:	ldp	x29, x30, [sp]
   29a58:	ldp	x19, x20, [sp, #16]
   29a5c:	ldp	x21, x22, [sp, #32]
   29a60:	add	sp, sp, x12
   29a64:	ret
   29a68:	cmp	x21, #0x0
   29a6c:	b.gt	29a24 <scols_init_debug@@SMARTCOLS_2.25+0x148c4>
   29a70:	ldp	x23, x24, [sp, #48]
   29a74:	ldr	x25, [sp, #64]
   29a78:	mov	w0, #0x1                   	// #1
   29a7c:	mov	x12, #0x1050                	// #4176
   29a80:	ldp	x29, x30, [sp]
   29a84:	ldp	x19, x20, [sp, #16]
   29a88:	ldp	x21, x22, [sp, #32]
   29a8c:	add	sp, sp, x12
   29a90:	ret
   29a94:	mov	w0, #0xffffffea            	// #-22
   29a98:	ret
   29a9c:	nop
   29aa0:	mov	x12, #0x1060                	// #4192
   29aa4:	sub	sp, sp, x12
   29aa8:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29aac:	add	x1, sp, #0x54
   29ab0:	add	x2, x2, #0xf38
   29ab4:	stp	x29, x30, [sp]
   29ab8:	mov	x29, sp
   29abc:	stp	x19, x20, [sp, #16]
   29ac0:	mov	x20, x0
   29ac4:	str	wzr, [sp, #84]
   29ac8:	bl	27690 <scols_init_debug@@SMARTCOLS_2.25+0x12530>
   29acc:	cbnz	w0, 29adc <scols_init_debug@@SMARTCOLS_2.25+0x1497c>
   29ad0:	ldr	w0, [sp, #84]
   29ad4:	cmp	w0, #0x1
   29ad8:	b.eq	29bb8 <scols_init_debug@@SMARTCOLS_2.25+0x14a58>  // b.none
   29adc:	add	x1, sp, #0x60
   29ae0:	mov	x0, x20
   29ae4:	mov	x2, #0x1000                	// #4096
   29ae8:	stp	x21, x22, [sp, #32]
   29aec:	stp	x23, x24, [sp, #48]
   29af0:	bl	29890 <scols_init_debug@@SMARTCOLS_2.25+0x14730>
   29af4:	add	x24, sp, #0x58
   29af8:	mov	x21, x0
   29afc:	cbz	x0, 29bac <scols_init_debug@@SMARTCOLS_2.25+0x14a4c>
   29b00:	adrp	x22, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29b04:	adrp	x23, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29b08:	add	x22, x22, #0xf48
   29b0c:	add	x23, x23, #0xf50
   29b10:	str	x25, [sp, #64]
   29b14:	adrp	x25, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29b18:	b	29b70 <scols_init_debug@@SMARTCOLS_2.25+0x14a10>
   29b1c:	mov	x1, x23
   29b20:	mov	x0, x19
   29b24:	bl	7ab0 <strcmp@plt>
   29b28:	cbz	w0, 29b98 <scols_init_debug@@SMARTCOLS_2.25+0x14a38>
   29b2c:	add	x1, x25, #0xf60
   29b30:	mov	x0, x19
   29b34:	bl	7ab0 <strcmp@plt>
   29b38:	cbz	w0, 29b98 <scols_init_debug@@SMARTCOLS_2.25+0x14a38>
   29b3c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29b40:	mov	x0, x19
   29b44:	add	x1, x1, #0xf68
   29b48:	bl	7ab0 <strcmp@plt>
   29b4c:	cbz	w0, 29b98 <scols_init_debug@@SMARTCOLS_2.25+0x14a38>
   29b50:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29b54:	mov	x0, x19
   29b58:	add	x1, x1, #0xf70
   29b5c:	bl	7ab0 <strcmp@plt>
   29b60:	cbz	w0, 29b98 <scols_init_debug@@SMARTCOLS_2.25+0x14a38>
   29b64:	mov	x0, x19
   29b68:	str	wzr, [sp, #84]
   29b6c:	bl	7b50 <free@plt>
   29b70:	mov	x2, x24
   29b74:	mov	x1, x21
   29b78:	mov	x0, x20
   29b7c:	bl	29970 <scols_init_debug@@SMARTCOLS_2.25+0x14810>
   29b80:	cbnz	w0, 29bcc <scols_init_debug@@SMARTCOLS_2.25+0x14a6c>
   29b84:	ldr	x19, [sp, #88]
   29b88:	mov	x1, x22
   29b8c:	mov	x0, x19
   29b90:	bl	7ab0 <strcmp@plt>
   29b94:	cbnz	w0, 29b1c <scols_init_debug@@SMARTCOLS_2.25+0x149bc>
   29b98:	mov	w1, #0x1                   	// #1
   29b9c:	mov	x0, x19
   29ba0:	str	w1, [sp, #84]
   29ba4:	bl	7b50 <free@plt>
   29ba8:	ldr	x25, [sp, #64]
   29bac:	ldp	x21, x22, [sp, #32]
   29bb0:	ldp	x23, x24, [sp, #48]
   29bb4:	ldr	w0, [sp, #84]
   29bb8:	mov	x12, #0x1060                	// #4192
   29bbc:	ldp	x29, x30, [sp]
   29bc0:	ldp	x19, x20, [sp, #16]
   29bc4:	add	sp, sp, x12
   29bc8:	ret
   29bcc:	ldr	w0, [sp, #84]
   29bd0:	ldp	x21, x22, [sp, #32]
   29bd4:	ldp	x23, x24, [sp, #48]
   29bd8:	ldr	x25, [sp, #64]
   29bdc:	b	29bb8 <scols_init_debug@@SMARTCOLS_2.25+0x14a58>
   29be0:	stp	x29, x30, [sp, #-64]!
   29be4:	mov	x2, #0x0                   	// #0
   29be8:	mov	x29, sp
   29bec:	stp	x19, x20, [sp, #16]
   29bf0:	mov	x20, x1
   29bf4:	mov	x1, #0x0                   	// #0
   29bf8:	str	x21, [sp, #32]
   29bfc:	str	xzr, [sp, #56]
   29c00:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   29c04:	mov	x19, x0
   29c08:	cbz	x0, 29c88 <scols_init_debug@@SMARTCOLS_2.25+0x14b28>
   29c0c:	add	x1, sp, #0x38
   29c10:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29c14:	add	x2, x2, #0xf78
   29c18:	bl	26e30 <scols_init_debug@@SMARTCOLS_2.25+0x11cd0>
   29c1c:	cmp	w0, #0x0
   29c20:	b.le	29c88 <scols_init_debug@@SMARTCOLS_2.25+0x14b28>
   29c24:	ldr	x21, [sp, #56]
   29c28:	cbz	x21, 29c88 <scols_init_debug@@SMARTCOLS_2.25+0x14b28>
   29c2c:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29c30:	mov	x0, x21
   29c34:	add	x1, x1, #0xf80
   29c38:	mov	x2, #0x4                   	// #4
   29c3c:	bl	7790 <strncmp@plt>
   29c40:	cbnz	w0, 29cb4 <scols_init_debug@@SMARTCOLS_2.25+0x14b54>
   29c44:	add	x0, x21, #0x4
   29c48:	mov	w1, #0x2d                  	// #45
   29c4c:	bl	79a0 <strrchr@plt>
   29c50:	cbz	x0, 29c88 <scols_init_debug@@SMARTCOLS_2.25+0x14b28>
   29c54:	ldrsb	w0, [x0, #1]
   29c58:	cmp	w0, #0x0
   29c5c:	mov	x0, x19
   29c60:	cset	w21, ne  // ne = any
   29c64:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   29c68:	ldr	x0, [sp, #56]
   29c6c:	cbnz	x20, 29c9c <scols_init_debug@@SMARTCOLS_2.25+0x14b3c>
   29c70:	bl	7b50 <free@plt>
   29c74:	mov	w0, w21
   29c78:	ldp	x19, x20, [sp, #16]
   29c7c:	ldr	x21, [sp, #32]
   29c80:	ldp	x29, x30, [sp], #64
   29c84:	ret
   29c88:	mov	w21, #0x0                   	// #0
   29c8c:	mov	x0, x19
   29c90:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   29c94:	ldr	x0, [sp, #56]
   29c98:	cbz	x20, 29c70 <scols_init_debug@@SMARTCOLS_2.25+0x14b10>
   29c9c:	str	x0, [x20]
   29ca0:	mov	w0, w21
   29ca4:	ldp	x19, x20, [sp, #16]
   29ca8:	ldr	x21, [sp, #32]
   29cac:	ldp	x29, x30, [sp], #64
   29cb0:	ret
   29cb4:	mov	x0, x21
   29cb8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29cbc:	mov	x2, #0x11                  	// #17
   29cc0:	add	x1, x1, #0xf88
   29cc4:	bl	7790 <strncmp@plt>
   29cc8:	cmp	w0, #0x0
   29ccc:	cset	w21, eq  // eq = none
   29cd0:	b	29c8c <scols_init_debug@@SMARTCOLS_2.25+0x14b2c>
   29cd4:	nop
   29cd8:	mov	x12, #0x1050                	// #4176
   29cdc:	sub	sp, sp, x12
   29ce0:	stp	x29, x30, [sp]
   29ce4:	mov	x29, sp
   29ce8:	stp	x19, x20, [sp, #16]
   29cec:	mov	x20, x4
   29cf0:	stp	x21, x22, [sp, #32]
   29cf4:	mov	x22, x2
   29cf8:	mov	x21, x3
   29cfc:	stp	x23, x24, [sp, #48]
   29d00:	mov	x23, x1
   29d04:	mov	x24, x0
   29d08:	bl	25680 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   29d0c:	cbz	x0, 29e1c <scols_init_debug@@SMARTCOLS_2.25+0x14cbc>
   29d10:	ldrb	w1, [x0, #32]
   29d14:	mov	x19, x0
   29d18:	tbnz	w1, #1, 29e1c <scols_init_debug@@SMARTCOLS_2.25+0x14cbc>
   29d1c:	tbz	w1, #0, 29d7c <scols_init_debug@@SMARTCOLS_2.25+0x14c1c>
   29d20:	cbz	x23, 29d2c <scols_init_debug@@SMARTCOLS_2.25+0x14bcc>
   29d24:	ldr	w0, [x19, #16]
   29d28:	str	w0, [x23]
   29d2c:	cbz	x22, 29d38 <scols_init_debug@@SMARTCOLS_2.25+0x14bd8>
   29d30:	ldr	w0, [x19, #20]
   29d34:	str	w0, [x22]
   29d38:	cbz	x21, 29d44 <scols_init_debug@@SMARTCOLS_2.25+0x14be4>
   29d3c:	ldr	w0, [x19, #24]
   29d40:	str	w0, [x21]
   29d44:	cbz	x20, 29d50 <scols_init_debug@@SMARTCOLS_2.25+0x14bf0>
   29d48:	ldr	w0, [x19, #28]
   29d4c:	str	w0, [x20]
   29d50:	ldrb	w1, [x19, #32]
   29d54:	mov	w0, #0x0                   	// #0
   29d58:	and	w1, w1, #0xfffffffd
   29d5c:	strb	w1, [x19, #32]
   29d60:	mov	x12, #0x1050                	// #4176
   29d64:	ldp	x29, x30, [sp]
   29d68:	ldp	x19, x20, [sp, #16]
   29d6c:	ldp	x21, x22, [sp, #32]
   29d70:	ldp	x23, x24, [sp, #48]
   29d74:	add	sp, sp, x12
   29d78:	ret
   29d7c:	str	x25, [sp, #64]
   29d80:	orr	w1, w1, #0x2
   29d84:	strb	w1, [x19, #32]
   29d88:	mov	x2, #0xfff                 	// #4095
   29d8c:	add	x25, sp, #0x50
   29d90:	mov	x0, x24
   29d94:	mov	x1, x25
   29d98:	adrp	x3, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29d9c:	add	x3, x3, #0xfa0
   29da0:	bl	26918 <scols_init_debug@@SMARTCOLS_2.25+0x117b8>
   29da4:	mov	x2, x0
   29da8:	tbnz	x0, #63, 29dfc <scols_init_debug@@SMARTCOLS_2.25+0x14c9c>
   29dac:	mov	x0, x25
   29db0:	mov	w1, #0x2f                  	// #47
   29db4:	strb	wzr, [x25, x2]
   29db8:	bl	79a0 <strrchr@plt>
   29dbc:	cbz	x0, 29e24 <scols_init_debug@@SMARTCOLS_2.25+0x14cc4>
   29dc0:	add	x0, x0, #0x1
   29dc4:	add	x5, x19, #0x1c
   29dc8:	add	x4, x19, #0x18
   29dcc:	add	x3, x19, #0x14
   29dd0:	add	x2, x19, #0x10
   29dd4:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29dd8:	add	x1, x1, #0xfa8
   29ddc:	bl	7e80 <__isoc99_sscanf@plt>
   29de0:	cmp	w0, #0x4
   29de4:	b.ne	29e24 <scols_init_debug@@SMARTCOLS_2.25+0x14cc4>  // b.any
   29de8:	ldrb	w0, [x19, #32]
   29dec:	ldr	x25, [sp, #64]
   29df0:	orr	w0, w0, #0x1
   29df4:	strb	w0, [x19, #32]
   29df8:	b	29d20 <scols_init_debug@@SMARTCOLS_2.25+0x14bc0>
   29dfc:	mov	x12, #0x1050                	// #4176
   29e00:	ldp	x29, x30, [sp]
   29e04:	ldp	x19, x20, [sp, #16]
   29e08:	ldp	x21, x22, [sp, #32]
   29e0c:	ldp	x23, x24, [sp, #48]
   29e10:	ldr	x25, [sp, #64]
   29e14:	add	sp, sp, x12
   29e18:	ret
   29e1c:	mov	w0, #0xffffffea            	// #-22
   29e20:	b	29d60 <scols_init_debug@@SMARTCOLS_2.25+0x14c00>
   29e24:	mov	w0, #0xffffffff            	// #-1
   29e28:	ldr	x25, [sp, #64]
   29e2c:	b	29d60 <scols_init_debug@@SMARTCOLS_2.25+0x14c00>
   29e30:	cmp	x2, #0x0
   29e34:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   29e38:	b.eq	29f18 <scols_init_debug@@SMARTCOLS_2.25+0x14db8>  // b.none
   29e3c:	sub	sp, sp, #0x440
   29e40:	mov	x4, #0x0                   	// #0
   29e44:	mov	x3, #0x0                   	// #0
   29e48:	stp	x29, x30, [sp]
   29e4c:	mov	x29, sp
   29e50:	stp	x19, x20, [sp, #16]
   29e54:	mov	x20, x2
   29e58:	mov	x19, x1
   29e5c:	mov	x2, #0x0                   	// #0
   29e60:	add	x1, sp, #0x3c
   29e64:	str	x21, [sp, #32]
   29e68:	mov	x21, x0
   29e6c:	bl	29cd8 <scols_init_debug@@SMARTCOLS_2.25+0x14b78>
   29e70:	cbnz	w0, 29f00 <scols_init_debug@@SMARTCOLS_2.25+0x14da0>
   29e74:	mov	x0, x21
   29e78:	bl	254f8 <scols_init_debug@@SMARTCOLS_2.25+0x10398>
   29e7c:	ldr	w6, [sp, #60]
   29e80:	cmp	x0, #0x0
   29e84:	add	x21, sp, #0x40
   29e88:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   29e8c:	add	x3, x3, #0xd08
   29e90:	mov	x7, x20
   29e94:	csel	x3, x3, x0, eq  // eq = none
   29e98:	mov	x5, x19
   29e9c:	mov	x0, x21
   29ea0:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29ea4:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29ea8:	add	x4, x4, #0xfc8
   29eac:	add	x2, x2, #0xfd8
   29eb0:	mov	x1, #0x400                 	// #1024
   29eb4:	bl	7590 <snprintf@plt>
   29eb8:	cmp	w0, #0x3ff
   29ebc:	b.hi	29f00 <scols_init_debug@@SMARTCOLS_2.25+0x14da0>  // b.pmore
   29ec0:	mov	x0, x21
   29ec4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   29ec8:	add	x1, x1, #0xf38
   29ecc:	bl	7660 <fopen@plt>
   29ed0:	mov	x19, x0
   29ed4:	cbz	x0, 29f00 <scols_init_debug@@SMARTCOLS_2.25+0x14da0>
   29ed8:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29edc:	add	x1, x1, #0xfb8
   29ee0:	mov	x2, x21
   29ee4:	bl	7750 <__isoc99_fscanf@plt>
   29ee8:	mov	w1, w0
   29eec:	mov	x0, x19
   29ef0:	mov	w19, w1
   29ef4:	bl	7610 <fclose@plt>
   29ef8:	cmp	w19, #0x1
   29efc:	b.eq	29f20 <scols_init_debug@@SMARTCOLS_2.25+0x14dc0>  // b.none
   29f00:	mov	x0, #0x0                   	// #0
   29f04:	ldp	x29, x30, [sp]
   29f08:	ldp	x19, x20, [sp, #16]
   29f0c:	ldr	x21, [sp, #32]
   29f10:	add	sp, sp, #0x440
   29f14:	ret
   29f18:	mov	x0, #0x0                   	// #0
   29f1c:	ret
   29f20:	mov	x0, x21
   29f24:	bl	7930 <strdup@plt>
   29f28:	ldp	x29, x30, [sp]
   29f2c:	ldp	x19, x20, [sp, #16]
   29f30:	ldr	x21, [sp, #32]
   29f34:	add	sp, sp, #0x440
   29f38:	ret
   29f3c:	nop
   29f40:	cbz	x1, 2a00c <scols_init_debug@@SMARTCOLS_2.25+0x14eac>
   29f44:	mov	x12, #0x10b0                	// #4272
   29f48:	sub	sp, sp, x12
   29f4c:	mov	x4, #0x0                   	// #0
   29f50:	mov	x3, #0x0                   	// #0
   29f54:	mov	x2, #0x0                   	// #0
   29f58:	stp	x29, x30, [sp]
   29f5c:	mov	x29, sp
   29f60:	str	x21, [sp, #32]
   29f64:	add	x21, sp, #0x30
   29f68:	stp	x19, x20, [sp, #16]
   29f6c:	mov	x19, x1
   29f70:	mov	x20, x0
   29f74:	mov	x1, x21
   29f78:	bl	29cd8 <scols_init_debug@@SMARTCOLS_2.25+0x14b78>
   29f7c:	cbnz	w0, 29ff0 <scols_init_debug@@SMARTCOLS_2.25+0x14e90>
   29f80:	mov	x0, x20
   29f84:	bl	254f8 <scols_init_debug@@SMARTCOLS_2.25+0x10398>
   29f88:	ldr	w6, [sp, #48]
   29f8c:	cmp	x0, #0x0
   29f90:	add	x20, sp, #0xb0
   29f94:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   29f98:	add	x3, x3, #0xd08
   29f9c:	mov	x5, x19
   29fa0:	csel	x3, x3, x0, eq  // eq = none
   29fa4:	adrp	x4, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29fa8:	mov	x0, x20
   29fac:	add	x4, x4, #0xfc8
   29fb0:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   29fb4:	mov	x1, #0x1000                	// #4096
   29fb8:	add	x2, x2, #0xff0
   29fbc:	bl	7590 <snprintf@plt>
   29fc0:	cmp	w0, #0xfff
   29fc4:	b.hi	29ff0 <scols_init_debug@@SMARTCOLS_2.25+0x14e90>  // b.pmore
   29fc8:	mov	x2, x21
   29fcc:	mov	x1, x20
   29fd0:	mov	w0, #0x0                   	// #0
   29fd4:	bl	8010 <__xstat@plt>
   29fd8:	cbnz	w0, 29ff0 <scols_init_debug@@SMARTCOLS_2.25+0x14e90>
   29fdc:	ldr	w1, [sp, #64]
   29fe0:	mov	w0, #0x1                   	// #1
   29fe4:	and	w1, w1, #0xf000
   29fe8:	cmp	w1, #0x4, lsl #12
   29fec:	b.eq	29ff4 <scols_init_debug@@SMARTCOLS_2.25+0x14e94>  // b.none
   29ff0:	mov	w0, #0x0                   	// #0
   29ff4:	mov	x12, #0x10b0                	// #4272
   29ff8:	ldp	x29, x30, [sp]
   29ffc:	ldp	x19, x20, [sp, #16]
   2a000:	ldr	x21, [sp, #32]
   2a004:	add	sp, sp, x12
   2a008:	ret
   2a00c:	mov	w0, #0x0                   	// #0
   2a010:	ret
   2a014:	nop
   2a018:	mov	x12, #0x10d0                	// #4304
   2a01c:	sub	sp, sp, x12
   2a020:	add	x3, sp, #0x4c
   2a024:	add	x2, sp, #0x48
   2a028:	stp	x29, x30, [sp, #16]
   2a02c:	add	x29, sp, #0x10
   2a030:	str	x21, [sp, #48]
   2a034:	add	x21, sp, #0x50
   2a038:	mov	x4, x21
   2a03c:	stp	x19, x20, [sp, #32]
   2a040:	mov	x19, x1
   2a044:	mov	x20, x0
   2a048:	add	x1, sp, #0x44
   2a04c:	bl	29cd8 <scols_init_debug@@SMARTCOLS_2.25+0x14b78>
   2a050:	cbnz	w0, 2a0dc <scols_init_debug@@SMARTCOLS_2.25+0x14f7c>
   2a054:	mov	x0, x20
   2a058:	bl	254f8 <scols_init_debug@@SMARTCOLS_2.25+0x10398>
   2a05c:	mov	x3, x0
   2a060:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   2a064:	cmp	x3, #0x0
   2a068:	add	x0, x1, #0xd08
   2a06c:	csel	x3, x0, x3, eq  // eq = none
   2a070:	add	x20, sp, #0xd0
   2a074:	ldp	w7, w0, [sp, #76]
   2a078:	str	w0, [sp]
   2a07c:	ldp	w5, w6, [sp, #68]
   2a080:	cbz	x19, 2a0f8 <scols_init_debug@@SMARTCOLS_2.25+0x14f98>
   2a084:	str	x19, [sp, #8]
   2a088:	adrp	x4, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a08c:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a090:	mov	x0, x20
   2a094:	add	x4, x4, #0x8
   2a098:	add	x2, x2, #0x18
   2a09c:	mov	x1, #0x1000                	// #4096
   2a0a0:	bl	7590 <snprintf@plt>
   2a0a4:	cmp	w0, #0xfff
   2a0a8:	b.hi	2a0dc <scols_init_debug@@SMARTCOLS_2.25+0x14f7c>  // b.pmore
   2a0ac:	mov	x2, x21
   2a0b0:	mov	x1, x20
   2a0b4:	mov	w0, #0x0                   	// #0
   2a0b8:	bl	8010 <__xstat@plt>
   2a0bc:	cmp	w0, #0x0
   2a0c0:	mov	x12, #0x10d0                	// #4304
   2a0c4:	cset	w0, eq  // eq = none
   2a0c8:	ldp	x29, x30, [sp, #16]
   2a0cc:	ldp	x19, x20, [sp, #32]
   2a0d0:	ldr	x21, [sp, #48]
   2a0d4:	add	sp, sp, x12
   2a0d8:	ret
   2a0dc:	mov	w0, #0x0                   	// #0
   2a0e0:	mov	x12, #0x10d0                	// #4304
   2a0e4:	ldp	x29, x30, [sp, #16]
   2a0e8:	ldp	x19, x20, [sp, #32]
   2a0ec:	ldr	x21, [sp, #48]
   2a0f0:	add	sp, sp, x12
   2a0f4:	ret
   2a0f8:	mov	x0, x20
   2a0fc:	adrp	x4, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a100:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a104:	add	x4, x4, #0x8
   2a108:	add	x2, x2, #0x38
   2a10c:	mov	x1, #0x1000                	// #4096
   2a110:	bl	7590 <snprintf@plt>
   2a114:	b	2a0a4 <scols_init_debug@@SMARTCOLS_2.25+0x14f44>
   2a118:	mov	x12, #0x20e0                	// #8416
   2a11c:	sub	sp, sp, x12
   2a120:	mov	x2, #0x10e0                	// #4320
   2a124:	stp	x29, x30, [sp, #16]
   2a128:	add	x29, sp, #0x10
   2a12c:	stp	x21, x22, [sp, #48]
   2a130:	add	x22, sp, x2
   2a134:	mov	x21, x1
   2a138:	str	x23, [sp, #64]
   2a13c:	add	x23, sp, #0x60
   2a140:	mov	x4, x22
   2a144:	add	x2, sp, #0x5c
   2a148:	add	x1, sp, #0x58
   2a14c:	mov	x3, x23
   2a150:	stp	x19, x20, [sp, #32]
   2a154:	mov	x20, x0
   2a158:	bl	29cd8 <scols_init_debug@@SMARTCOLS_2.25+0x14b78>
   2a15c:	cbnz	w0, 2a1e8 <scols_init_debug@@SMARTCOLS_2.25+0x15088>
   2a160:	mov	w19, w0
   2a164:	mov	x0, x20
   2a168:	bl	254f8 <scols_init_debug@@SMARTCOLS_2.25+0x10398>
   2a16c:	cmp	x0, #0x0
   2a170:	ldp	w5, w6, [sp, #88]
   2a174:	add	x20, sp, #0xe0
   2a178:	ldr	w7, [sp, #96]
   2a17c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   2a180:	ldr	w1, [sp, #4320]
   2a184:	add	x3, x3, #0xd08
   2a188:	str	w1, [sp]
   2a18c:	csel	x3, x3, x0, eq  // eq = none
   2a190:	adrp	x4, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a194:	mov	x0, x20
   2a198:	add	x4, x4, #0x8
   2a19c:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a1a0:	mov	x1, #0x1000                	// #4096
   2a1a4:	add	x2, x2, #0x38
   2a1a8:	bl	7590 <snprintf@plt>
   2a1ac:	cmp	w0, #0xfff
   2a1b0:	b.hi	2a1e8 <scols_init_debug@@SMARTCOLS_2.25+0x15088>  // b.pmore
   2a1b4:	mov	x2, x23
   2a1b8:	mov	x1, x20
   2a1bc:	mov	w0, #0x0                   	// #0
   2a1c0:	bl	8010 <__xstat@plt>
   2a1c4:	cbz	w0, 2a20c <scols_init_debug@@SMARTCOLS_2.25+0x150ac>
   2a1c8:	mov	w0, w19
   2a1cc:	mov	x12, #0x20e0                	// #8416
   2a1d0:	ldp	x29, x30, [sp, #16]
   2a1d4:	ldp	x19, x20, [sp, #32]
   2a1d8:	ldp	x21, x22, [sp, #48]
   2a1dc:	ldr	x23, [sp, #64]
   2a1e0:	add	sp, sp, x12
   2a1e4:	ret
   2a1e8:	mov	w19, #0x0                   	// #0
   2a1ec:	mov	x12, #0x20e0                	// #8416
   2a1f0:	mov	w0, w19
   2a1f4:	ldp	x29, x30, [sp, #16]
   2a1f8:	ldp	x19, x20, [sp, #32]
   2a1fc:	ldp	x21, x22, [sp, #48]
   2a200:	ldr	x23, [sp, #64]
   2a204:	add	sp, sp, x12
   2a208:	ret
   2a20c:	mov	x2, #0xfff                 	// #4095
   2a210:	mov	x0, x20
   2a214:	mov	x1, x22
   2a218:	bl	7460 <readlink@plt>
   2a21c:	mov	x2, x0
   2a220:	tbnz	x0, #63, 2a1c8 <scols_init_debug@@SMARTCOLS_2.25+0x15068>
   2a224:	mov	x1, x21
   2a228:	mov	x0, x22
   2a22c:	strb	wzr, [x22, x2]
   2a230:	bl	7e10 <strstr@plt>
   2a234:	cmp	x0, #0x0
   2a238:	mov	x12, #0x20e0                	// #8416
   2a23c:	cset	w19, ne  // ne = any
   2a240:	mov	w0, w19
   2a244:	ldp	x29, x30, [sp, #16]
   2a248:	ldp	x19, x20, [sp, #32]
   2a24c:	ldp	x21, x22, [sp, #48]
   2a250:	ldr	x23, [sp, #64]
   2a254:	add	sp, sp, x12
   2a258:	ret
   2a25c:	nop
   2a260:	mov	x12, #0x1050                	// #4176
   2a264:	sub	sp, sp, x12
   2a268:	cmp	x0, #0x0
   2a26c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   2a270:	add	x3, x3, #0xd08
   2a274:	stp	x29, x30, [sp]
   2a278:	mov	x29, sp
   2a27c:	stp	x19, x20, [sp, #16]
   2a280:	csel	x20, x3, x0, eq  // eq = none
   2a284:	stp	x21, x22, [sp, #32]
   2a288:	cbz	x1, 2a4f8 <scols_init_debug@@SMARTCOLS_2.25+0x15398>
   2a28c:	mov	x22, x2
   2a290:	adrp	x0, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   2a294:	mov	x19, x1
   2a298:	add	x0, x0, #0xf20
   2a29c:	mov	x2, #0x5                   	// #5
   2a2a0:	bl	7790 <strncmp@plt>
   2a2a4:	cbz	w0, 2a430 <scols_init_debug@@SMARTCOLS_2.25+0x152d0>
   2a2a8:	mov	x0, x19
   2a2ac:	bl	7930 <strdup@plt>
   2a2b0:	mov	x21, x0
   2a2b4:	cbz	x0, 2a51c <scols_init_debug@@SMARTCOLS_2.25+0x153bc>
   2a2b8:	str	x23, [sp, #48]
   2a2bc:	mov	w23, #0x21                  	// #33
   2a2c0:	b	2a2c8 <scols_init_debug@@SMARTCOLS_2.25+0x15168>
   2a2c4:	strb	w23, [x0]
   2a2c8:	mov	x0, x21
   2a2cc:	mov	w1, #0x2f                  	// #47
   2a2d0:	bl	7c60 <strchr@plt>
   2a2d4:	cbnz	x0, 2a2c4 <scols_init_debug@@SMARTCOLS_2.25+0x15164>
   2a2d8:	cbz	x22, 2a390 <scols_init_debug@@SMARTCOLS_2.25+0x15230>
   2a2dc:	ldrb	w0, [x19]
   2a2e0:	cmp	w0, #0x64
   2a2e4:	b.eq	2a378 <scols_init_debug@@SMARTCOLS_2.25+0x15218>  // b.none
   2a2e8:	mov	x0, x22
   2a2ec:	bl	7930 <strdup@plt>
   2a2f0:	mov	x19, x0
   2a2f4:	cbz	x0, 2a524 <scols_init_debug@@SMARTCOLS_2.25+0x153c4>
   2a2f8:	mov	w22, #0x21                  	// #33
   2a2fc:	b	2a304 <scols_init_debug@@SMARTCOLS_2.25+0x151a4>
   2a300:	strb	w22, [x0]
   2a304:	mov	x0, x19
   2a308:	mov	w1, #0x2f                  	// #47
   2a30c:	bl	7c60 <strchr@plt>
   2a310:	cbnz	x0, 2a300 <scols_init_debug@@SMARTCOLS_2.25+0x151a0>
   2a314:	mov	x3, x20
   2a318:	mov	x4, x19
   2a31c:	mov	x5, x21
   2a320:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a324:	add	x2, x2, #0x70
   2a328:	mov	x1, #0x1000                	// #4096
   2a32c:	add	x22, sp, #0x50
   2a330:	mov	x0, x22
   2a334:	bl	7590 <snprintf@plt>
   2a338:	mov	w20, w0
   2a33c:	mov	x0, x19
   2a340:	bl	7b50 <free@plt>
   2a344:	mov	x19, #0x0                   	// #0
   2a348:	cmp	w20, #0xfff
   2a34c:	b.ls	2a450 <scols_init_debug@@SMARTCOLS_2.25+0x152f0>  // b.plast
   2a350:	ldr	x23, [sp, #48]
   2a354:	mov	x0, x21
   2a358:	bl	7b50 <free@plt>
   2a35c:	mov	x0, x19
   2a360:	mov	x12, #0x1050                	// #4176
   2a364:	ldp	x29, x30, [sp]
   2a368:	ldp	x19, x20, [sp, #16]
   2a36c:	ldp	x21, x22, [sp, #32]
   2a370:	add	sp, sp, x12
   2a374:	ret
   2a378:	ldrb	w0, [x19, #1]
   2a37c:	cmp	w0, #0x6d
   2a380:	b.ne	2a2e8 <scols_init_debug@@SMARTCOLS_2.25+0x15188>  // b.any
   2a384:	ldrb	w0, [x19, #2]
   2a388:	cmp	w0, #0x2d
   2a38c:	b.ne	2a2e8 <scols_init_debug@@SMARTCOLS_2.25+0x15188>  // b.any
   2a390:	add	x22, sp, #0x50
   2a394:	mov	x4, x21
   2a398:	mov	x0, x22
   2a39c:	mov	x3, x20
   2a3a0:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a3a4:	mov	x1, #0x1000                	// #4096
   2a3a8:	add	x2, x2, #0x88
   2a3ac:	mov	x19, #0x0                   	// #0
   2a3b0:	bl	7590 <snprintf@plt>
   2a3b4:	cmp	w0, #0xfff
   2a3b8:	b.hi	2a350 <scols_init_debug@@SMARTCOLS_2.25+0x151f0>  // b.pmore
   2a3bc:	mov	x0, x22
   2a3c0:	adrp	x23, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   2a3c4:	add	x1, x23, #0xf38
   2a3c8:	stp	wzr, wzr, [sp, #72]
   2a3cc:	bl	7660 <fopen@plt>
   2a3d0:	mov	x19, x0
   2a3d4:	cbz	x0, 2a3fc <scols_init_debug@@SMARTCOLS_2.25+0x1529c>
   2a3d8:	add	x3, sp, #0x4c
   2a3dc:	add	x2, sp, #0x48
   2a3e0:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2a3e4:	add	x1, x1, #0xda0
   2a3e8:	bl	7750 <__isoc99_fscanf@plt>
   2a3ec:	cmp	w0, #0x2
   2a3f0:	b.eq	2a4c0 <scols_init_debug@@SMARTCOLS_2.25+0x15360>  // b.none
   2a3f4:	mov	x0, x19
   2a3f8:	bl	7610 <fclose@plt>
   2a3fc:	mov	x3, x20
   2a400:	mov	x4, x21
   2a404:	mov	x0, x22
   2a408:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a40c:	mov	x1, #0x1000                	// #4096
   2a410:	add	x2, x2, #0xa0
   2a414:	mov	x19, #0x0                   	// #0
   2a418:	bl	7590 <snprintf@plt>
   2a41c:	cmp	w0, #0xfff
   2a420:	b.hi	2a350 <scols_init_debug@@SMARTCOLS_2.25+0x151f0>  // b.pmore
   2a424:	add	x1, x23, #0xf38
   2a428:	mov	x0, x22
   2a42c:	b	2a45c <scols_init_debug@@SMARTCOLS_2.25+0x152fc>
   2a430:	mov	x1, x19
   2a434:	add	x2, sp, #0x50
   2a438:	add	x19, x19, #0x5
   2a43c:	bl	8010 <__xstat@plt>
   2a440:	cbnz	w0, 2a2a8 <scols_init_debug@@SMARTCOLS_2.25+0x15148>
   2a444:	mov	x21, #0x0                   	// #0
   2a448:	ldr	x19, [sp, #112]
   2a44c:	b	2a354 <scols_init_debug@@SMARTCOLS_2.25+0x151f4>
   2a450:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x15ea0>
   2a454:	mov	x0, x22
   2a458:	add	x1, x1, #0xf38
   2a45c:	stp	wzr, wzr, [sp, #72]
   2a460:	bl	7660 <fopen@plt>
   2a464:	mov	x20, x0
   2a468:	cbz	x0, 2a350 <scols_init_debug@@SMARTCOLS_2.25+0x151f0>
   2a46c:	add	x3, sp, #0x4c
   2a470:	add	x2, sp, #0x48
   2a474:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2a478:	add	x1, x1, #0xda0
   2a47c:	bl	7750 <__isoc99_fscanf@plt>
   2a480:	cmp	w0, #0x2
   2a484:	b.ne	2a4b0 <scols_init_debug@@SMARTCOLS_2.25+0x15350>  // b.any
   2a488:	ldp	w0, w1, [sp, #72]
   2a48c:	and	x3, x1, #0xff
   2a490:	lsl	x2, x0, #32
   2a494:	ubfiz	x19, x1, #12, #32
   2a498:	and	x19, x19, #0xffffff00000
   2a49c:	and	x1, x2, #0xfffff00000000000
   2a4a0:	ubfiz	x0, x0, #8, #12
   2a4a4:	orr	x19, x19, x3
   2a4a8:	orr	x0, x0, x1
   2a4ac:	orr	x19, x19, x0
   2a4b0:	mov	x0, x20
   2a4b4:	bl	7610 <fclose@plt>
   2a4b8:	ldr	x23, [sp, #48]
   2a4bc:	b	2a354 <scols_init_debug@@SMARTCOLS_2.25+0x151f4>
   2a4c0:	ldp	w2, w1, [sp, #72]
   2a4c4:	mov	x0, x19
   2a4c8:	and	x4, x1, #0xff
   2a4cc:	lsl	x3, x2, #32
   2a4d0:	ubfiz	x19, x1, #12, #32
   2a4d4:	ubfiz	x2, x2, #8, #12
   2a4d8:	and	x1, x3, #0xfffff00000000000
   2a4dc:	orr	x2, x2, x1
   2a4e0:	and	x19, x19, #0xffffff00000
   2a4e4:	orr	x19, x19, x4
   2a4e8:	orr	x19, x19, x2
   2a4ec:	bl	7610 <fclose@plt>
   2a4f0:	cbnz	x19, 2a350 <scols_init_debug@@SMARTCOLS_2.25+0x151f0>
   2a4f4:	b	2a3fc <scols_init_debug@@SMARTCOLS_2.25+0x1529c>
   2a4f8:	adrp	x3, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a4fc:	adrp	x1, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a500:	adrp	x0, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a504:	add	x3, x3, #0xd0
   2a508:	add	x1, x1, #0x58
   2a50c:	add	x0, x0, #0x68
   2a510:	mov	w2, #0x354                 	// #852
   2a514:	str	x23, [sp, #48]
   2a518:	bl	7fc0 <__assert_fail@plt>
   2a51c:	mov	x19, #0x0                   	// #0
   2a520:	b	2a354 <scols_init_debug@@SMARTCOLS_2.25+0x151f4>
   2a524:	mov	x19, #0x0                   	// #0
   2a528:	ldr	x23, [sp, #48]
   2a52c:	b	2a354 <scols_init_debug@@SMARTCOLS_2.25+0x151f4>
   2a530:	mov	x1, x0
   2a534:	mov	x2, #0x0                   	// #0
   2a538:	mov	x0, #0x0                   	// #0
   2a53c:	b	2a260 <scols_init_debug@@SMARTCOLS_2.25+0x15100>
   2a540:	stp	x29, x30, [sp, #-16]!
   2a544:	mov	x29, sp
   2a548:	bl	25680 <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   2a54c:	ldp	x29, x30, [sp], #16
   2a550:	ldr	x0, [x0]
   2a554:	ret
   2a558:	mov	x12, #0x1060                	// #4192
   2a55c:	sub	sp, sp, x12
   2a560:	stp	x29, x30, [sp]
   2a564:	mov	x29, sp
   2a568:	stp	x19, x20, [sp, #16]
   2a56c:	cbz	x0, 2a708 <scols_init_debug@@SMARTCOLS_2.25+0x155a8>
   2a570:	stp	x21, x22, [sp, #32]
   2a574:	mov	x21, x1
   2a578:	mov	x22, x2
   2a57c:	mov	w1, #0x0                   	// #0
   2a580:	adrp	x2, 2e000 <scols_init_debug@@SMARTCOLS_2.25+0x18ea0>
   2a584:	add	x2, x2, #0xc0
   2a588:	stp	x23, x24, [sp, #48]
   2a58c:	mov	x23, x3
   2a590:	mov	x24, x0
   2a594:	bl	25d48 <scols_init_debug@@SMARTCOLS_2.25+0x10be8>
   2a598:	mov	w19, w0
   2a59c:	cbnz	w0, 2a64c <scols_init_debug@@SMARTCOLS_2.25+0x154ec>
   2a5a0:	mov	x2, #0xfff                 	// #4095
   2a5a4:	add	x20, sp, #0x60
   2a5a8:	mov	x1, x20
   2a5ac:	mov	x0, x24
   2a5b0:	mov	x3, #0x0                   	// #0
   2a5b4:	bl	26918 <scols_init_debug@@SMARTCOLS_2.25+0x117b8>
   2a5b8:	mov	x2, x0
   2a5bc:	tbnz	x0, #63, 2a7e8 <scols_init_debug@@SMARTCOLS_2.25+0x15688>
   2a5c0:	mov	x0, x20
   2a5c4:	strb	wzr, [x20, x2]
   2a5c8:	bl	16c28 <scols_init_debug@@SMARTCOLS_2.25+0x1ac8>
   2a5cc:	mov	x0, x20
   2a5d0:	bl	16c28 <scols_init_debug@@SMARTCOLS_2.25+0x1ac8>
   2a5d4:	mov	x20, x0
   2a5d8:	cbz	x0, 2a7e8 <scols_init_debug@@SMARTCOLS_2.25+0x15688>
   2a5dc:	str	x25, [sp, #64]
   2a5e0:	mov	w25, #0x2f                  	// #47
   2a5e4:	b	2a5ec <scols_init_debug@@SMARTCOLS_2.25+0x1548c>
   2a5e8:	strb	w25, [x0]
   2a5ec:	mov	x0, x20
   2a5f0:	mov	w1, #0x21                  	// #33
   2a5f4:	bl	7c60 <strchr@plt>
   2a5f8:	cbnz	x0, 2a5e8 <scols_init_debug@@SMARTCOLS_2.25+0x15488>
   2a5fc:	cmp	x21, #0x0
   2a600:	ccmp	x22, #0x0, #0x4, ne  // ne = any
   2a604:	b.ne	2a78c <scols_init_debug@@SMARTCOLS_2.25+0x1562c>  // b.any
   2a608:	cbz	x23, 2a628 <scols_init_debug@@SMARTCOLS_2.25+0x154c8>
   2a60c:	mov	x0, x24
   2a610:	bl	254f8 <scols_init_debug@@SMARTCOLS_2.25+0x10398>
   2a614:	mov	x1, x20
   2a618:	mov	x2, #0x0                   	// #0
   2a61c:	bl	2a260 <scols_init_debug@@SMARTCOLS_2.25+0x15100>
   2a620:	str	x0, [x23]
   2a624:	cbz	x0, 2a7e4 <scols_init_debug@@SMARTCOLS_2.25+0x15684>
   2a628:	ldp	x21, x22, [sp, #32]
   2a62c:	ldp	x23, x24, [sp, #48]
   2a630:	ldr	x25, [sp, #64]
   2a634:	mov	w0, w19
   2a638:	mov	x12, #0x1060                	// #4192
   2a63c:	ldp	x29, x30, [sp]
   2a640:	ldp	x19, x20, [sp, #16]
   2a644:	add	sp, sp, x12
   2a648:	ret
   2a64c:	add	x1, sp, #0x58
   2a650:	mov	x0, x24
   2a654:	adrp	x2, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2a658:	add	x2, x2, #0xf78
   2a65c:	str	xzr, [sp, #88]
   2a660:	bl	26e30 <scols_init_debug@@SMARTCOLS_2.25+0x11cd0>
   2a664:	ldr	x0, [sp, #88]
   2a668:	str	x0, [sp, #96]
   2a66c:	cbz	x0, 2a718 <scols_init_debug@@SMARTCOLS_2.25+0x155b8>
   2a670:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x14ea0>
   2a674:	add	x0, sp, #0x60
   2a678:	add	x1, x1, #0xf38
   2a67c:	bl	7a90 <strsep@plt>
   2a680:	cbz	x0, 2a710 <scols_init_debug@@SMARTCOLS_2.25+0x155b0>
   2a684:	adrp	x1, 2d000 <scols_init_debug@@SMARTCOLS_2.25+0x17ea0>
   2a688:	mov	x2, #0x4                   	// #4
   2a68c:	add	x1, x1, #0x520
   2a690:	bl	7bb0 <strncasecmp@plt>
   2a694:	mov	w19, w0
   2a698:	ldr	x0, [sp, #88]
   2a69c:	cbnz	w19, 2a718 <scols_init_debug@@SMARTCOLS_2.25+0x155b8>
   2a6a0:	bl	7b50 <free@plt>
   2a6a4:	mov	x0, x24
   2a6a8:	bl	297c0 <scols_init_debug@@SMARTCOLS_2.25+0x14660>
   2a6ac:	mov	x20, x0
   2a6b0:	cbz	x0, 2a71c <scols_init_debug@@SMARTCOLS_2.25+0x155bc>
   2a6b4:	cmp	x21, #0x0
   2a6b8:	ccmp	x22, #0x0, #0x4, ne  // ne = any
   2a6bc:	b.ne	2a7c0 <scols_init_debug@@SMARTCOLS_2.25+0x15660>  // b.any
   2a6c0:	cbz	x23, 2a7ac <scols_init_debug@@SMARTCOLS_2.25+0x1564c>
   2a6c4:	mov	x0, x24
   2a6c8:	bl	254f8 <scols_init_debug@@SMARTCOLS_2.25+0x10398>
   2a6cc:	mov	x1, x20
   2a6d0:	mov	x2, #0x0                   	// #0
   2a6d4:	bl	2a260 <scols_init_debug@@SMARTCOLS_2.25+0x15100>
   2a6d8:	str	x0, [x23]
   2a6dc:	cbnz	x0, 2a7ac <scols_init_debug@@SMARTCOLS_2.25+0x1564c>
   2a6e0:	mov	x0, x20
   2a6e4:	bl	7b50 <free@plt>
   2a6e8:	cbz	x21, 2a75c <scols_init_debug@@SMARTCOLS_2.25+0x155fc>
   2a6ec:	mov	x2, x22
   2a6f0:	mov	x1, x21
   2a6f4:	mov	x0, x24
   2a6f8:	bl	29378 <scols_init_debug@@SMARTCOLS_2.25+0x14218>
   2a6fc:	cbnz	x0, 2a75c <scols_init_debug@@SMARTCOLS_2.25+0x155fc>
   2a700:	ldp	x21, x22, [sp, #32]
   2a704:	ldp	x23, x24, [sp, #48]
   2a708:	mov	w19, #0xffffffff            	// #-1
   2a70c:	b	2a634 <scols_init_debug@@SMARTCOLS_2.25+0x154d4>
   2a710:	ldr	x0, [sp, #88]
   2a714:	nop
   2a718:	bl	7b50 <free@plt>
   2a71c:	cbz	x21, 2a734 <scols_init_debug@@SMARTCOLS_2.25+0x155d4>
   2a720:	mov	x2, x22
   2a724:	mov	x1, x21
   2a728:	mov	x0, x24
   2a72c:	bl	29378 <scols_init_debug@@SMARTCOLS_2.25+0x14218>
   2a730:	cbz	x0, 2a700 <scols_init_debug@@SMARTCOLS_2.25+0x155a0>
   2a734:	cbnz	x23, 2a75c <scols_init_debug@@SMARTCOLS_2.25+0x155fc>
   2a738:	mov	w19, #0x0                   	// #0
   2a73c:	mov	x12, #0x1060                	// #4192
   2a740:	mov	w0, w19
   2a744:	ldp	x29, x30, [sp]
   2a748:	ldp	x19, x20, [sp, #16]
   2a74c:	ldp	x21, x22, [sp, #32]
   2a750:	ldp	x23, x24, [sp, #48]
   2a754:	add	sp, sp, x12
   2a758:	ret
   2a75c:	mov	x0, x24
   2a760:	bl	2a540 <scols_init_debug@@SMARTCOLS_2.25+0x153e0>
   2a764:	ldp	x21, x22, [sp, #32]
   2a768:	str	x0, [x23]
   2a76c:	mov	w19, #0x0                   	// #0
   2a770:	mov	x12, #0x1060                	// #4192
   2a774:	mov	w0, w19
   2a778:	ldp	x29, x30, [sp]
   2a77c:	ldp	x19, x20, [sp, #16]
   2a780:	ldp	x23, x24, [sp, #48]
   2a784:	add	sp, sp, x12
   2a788:	ret
   2a78c:	sub	x22, x22, #0x1
   2a790:	mov	x1, x20
   2a794:	mov	x2, x22
   2a798:	mov	x0, x21
   2a79c:	bl	7f10 <strncpy@plt>
   2a7a0:	strb	wzr, [x21, x22]
   2a7a4:	cbnz	x23, 2a60c <scols_init_debug@@SMARTCOLS_2.25+0x154ac>
   2a7a8:	b	2a628 <scols_init_debug@@SMARTCOLS_2.25+0x154c8>
   2a7ac:	mov	x0, x20
   2a7b0:	bl	7b50 <free@plt>
   2a7b4:	ldp	x21, x22, [sp, #32]
   2a7b8:	ldp	x23, x24, [sp, #48]
   2a7bc:	b	2a634 <scols_init_debug@@SMARTCOLS_2.25+0x154d4>
   2a7c0:	str	x25, [sp, #64]
   2a7c4:	sub	x25, x22, #0x1
   2a7c8:	mov	x1, x0
   2a7cc:	mov	x2, x25
   2a7d0:	mov	x0, x21
   2a7d4:	bl	7f10 <strncpy@plt>
   2a7d8:	strb	wzr, [x21, x25]
   2a7dc:	ldr	x25, [sp, #64]
   2a7e0:	b	2a6c0 <scols_init_debug@@SMARTCOLS_2.25+0x15560>
   2a7e4:	ldr	x25, [sp, #64]
   2a7e8:	mov	w19, #0xffffffff            	// #-1
   2a7ec:	ldp	x21, x22, [sp, #32]
   2a7f0:	ldp	x23, x24, [sp, #48]
   2a7f4:	b	2a634 <scols_init_debug@@SMARTCOLS_2.25+0x154d4>
   2a7f8:	stp	x29, x30, [sp, #-48]!
   2a7fc:	mov	x29, sp
   2a800:	stp	x19, x20, [sp, #16]
   2a804:	cbz	x0, 2a860 <scols_init_debug@@SMARTCOLS_2.25+0x15700>
   2a808:	mov	x20, x1
   2a80c:	mov	x1, #0x0                   	// #0
   2a810:	stp	x21, x22, [sp, #32]
   2a814:	mov	x21, x2
   2a818:	mov	x22, x3
   2a81c:	mov	x2, #0x0                   	// #0
   2a820:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   2a824:	mov	x19, x0
   2a828:	cbz	x0, 2a868 <scols_init_debug@@SMARTCOLS_2.25+0x15708>
   2a82c:	mov	x1, x20
   2a830:	mov	x3, x22
   2a834:	mov	x2, x21
   2a838:	bl	2a558 <scols_init_debug@@SMARTCOLS_2.25+0x153f8>
   2a83c:	mov	w1, w0
   2a840:	mov	x0, x19
   2a844:	mov	w19, w1
   2a848:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   2a84c:	ldp	x21, x22, [sp, #32]
   2a850:	mov	w0, w19
   2a854:	ldp	x19, x20, [sp, #16]
   2a858:	ldp	x29, x30, [sp], #48
   2a85c:	ret
   2a860:	mov	w19, #0xffffffea            	// #-22
   2a864:	b	2a850 <scols_init_debug@@SMARTCOLS_2.25+0x156f0>
   2a868:	mov	w19, #0xfffffff4            	// #-12
   2a86c:	ldp	x21, x22, [sp, #32]
   2a870:	b	2a850 <scols_init_debug@@SMARTCOLS_2.25+0x156f0>
   2a874:	nop
   2a878:	stp	x29, x30, [sp, #-48]!
   2a87c:	mov	x2, #0x0                   	// #0
   2a880:	mov	x1, #0x0                   	// #0
   2a884:	mov	x29, sp
   2a888:	add	x3, sp, #0x28
   2a88c:	str	x19, [sp, #16]
   2a890:	mov	x19, x0
   2a894:	bl	2a7f8 <scols_init_debug@@SMARTCOLS_2.25+0x15698>
   2a898:	cbnz	w0, 2a8b4 <scols_init_debug@@SMARTCOLS_2.25+0x15754>
   2a89c:	ldr	x0, [sp, #40]
   2a8a0:	cmp	x0, x19
   2a8a4:	cset	w0, eq  // eq = none
   2a8a8:	ldr	x19, [sp, #16]
   2a8ac:	ldp	x29, x30, [sp], #48
   2a8b0:	ret
   2a8b4:	mov	w0, #0xffffffff            	// #-1
   2a8b8:	ldr	x19, [sp, #16]
   2a8bc:	ldp	x29, x30, [sp], #48
   2a8c0:	ret
   2a8c4:	nop
   2a8c8:	stp	x29, x30, [sp, #-176]!
   2a8cc:	mov	x29, sp
   2a8d0:	stp	x19, x20, [sp, #16]
   2a8d4:	mov	x19, x1
   2a8d8:	stp	x21, x22, [sp, #32]
   2a8dc:	mov	x22, x0
   2a8e0:	mov	x21, x2
   2a8e4:	bl	29378 <scols_init_debug@@SMARTCOLS_2.25+0x14218>
   2a8e8:	cbz	x0, 2a94c <scols_init_debug@@SMARTCOLS_2.25+0x157ec>
   2a8ec:	mov	x20, x0
   2a8f0:	bl	72c0 <strlen@plt>
   2a8f4:	add	x1, x0, #0x6
   2a8f8:	cmp	x1, x21
   2a8fc:	b.hi	2a94c <scols_init_debug@@SMARTCOLS_2.25+0x157ec>  // b.pmore
   2a900:	add	x2, x0, #0x1
   2a904:	mov	x1, x20
   2a908:	add	x0, x19, #0x5
   2a90c:	bl	7220 <memmove@plt>
   2a910:	adrp	x3, 2c000 <scols_init_debug@@SMARTCOLS_2.25+0x16ea0>
   2a914:	add	x3, x3, #0xf20
   2a918:	add	x2, sp, #0x30
   2a91c:	mov	x1, x19
   2a920:	mov	w0, #0x0                   	// #0
   2a924:	ldr	w4, [x3]
   2a928:	ldrb	w3, [x3, #4]
   2a92c:	str	w4, [x19]
   2a930:	strb	w3, [x19, #4]
   2a934:	bl	8010 <__xstat@plt>
   2a938:	cbnz	w0, 2a94c <scols_init_debug@@SMARTCOLS_2.25+0x157ec>
   2a93c:	ldr	w0, [sp, #64]
   2a940:	and	w0, w0, #0xf000
   2a944:	cmp	w0, #0x6, lsl #12
   2a948:	b.eq	2a960 <scols_init_debug@@SMARTCOLS_2.25+0x15800>  // b.none
   2a94c:	mov	x0, #0x0                   	// #0
   2a950:	ldp	x19, x20, [sp, #16]
   2a954:	ldp	x21, x22, [sp, #32]
   2a958:	ldp	x29, x30, [sp], #176
   2a95c:	ret
   2a960:	ldr	x20, [sp, #80]
   2a964:	mov	x0, x22
   2a968:	bl	2a540 <scols_init_debug@@SMARTCOLS_2.25+0x153e0>
   2a96c:	cmp	x20, x0
   2a970:	b.ne	2a94c <scols_init_debug@@SMARTCOLS_2.25+0x157ec>  // b.any
   2a974:	mov	x0, x19
   2a978:	b	2a950 <scols_init_debug@@SMARTCOLS_2.25+0x157f0>
   2a97c:	nop
   2a980:	stp	x29, x30, [sp, #-48]!
   2a984:	mov	x29, sp
   2a988:	stp	x19, x20, [sp, #16]
   2a98c:	mov	x20, x1
   2a990:	mov	x1, #0x0                   	// #0
   2a994:	str	x21, [sp, #32]
   2a998:	mov	x21, x2
   2a99c:	mov	x2, #0x0                   	// #0
   2a9a0:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   2a9a4:	cbz	x0, 2a9d8 <scols_init_debug@@SMARTCOLS_2.25+0x15878>
   2a9a8:	mov	x2, x21
   2a9ac:	mov	x1, x20
   2a9b0:	mov	x19, x0
   2a9b4:	bl	2a8c8 <scols_init_debug@@SMARTCOLS_2.25+0x15768>
   2a9b8:	mov	x20, x0
   2a9bc:	mov	x0, x19
   2a9c0:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   2a9c4:	mov	x0, x20
   2a9c8:	ldp	x19, x20, [sp, #16]
   2a9cc:	ldr	x21, [sp, #32]
   2a9d0:	ldp	x29, x30, [sp], #48
   2a9d4:	ret
   2a9d8:	mov	x20, #0x0                   	// #0
   2a9dc:	mov	x0, x20
   2a9e0:	ldp	x19, x20, [sp, #16]
   2a9e4:	ldr	x21, [sp, #32]
   2a9e8:	ldp	x29, x30, [sp], #48
   2a9ec:	ret
   2a9f0:	stp	x29, x30, [sp, #-48]!
   2a9f4:	mov	x29, sp
   2a9f8:	stp	x19, x20, [sp, #16]
   2a9fc:	mov	x20, x1
   2aa00:	mov	x1, #0x0                   	// #0
   2aa04:	str	x21, [sp, #32]
   2aa08:	mov	x21, x2
   2aa0c:	mov	x2, #0x0                   	// #0
   2aa10:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   2aa14:	cbz	x0, 2aa48 <scols_init_debug@@SMARTCOLS_2.25+0x158e8>
   2aa18:	mov	x2, x21
   2aa1c:	mov	x1, x20
   2aa20:	mov	x19, x0
   2aa24:	bl	29378 <scols_init_debug@@SMARTCOLS_2.25+0x14218>
   2aa28:	mov	x20, x0
   2aa2c:	mov	x0, x19
   2aa30:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   2aa34:	mov	x0, x20
   2aa38:	ldp	x19, x20, [sp, #16]
   2aa3c:	ldr	x21, [sp, #32]
   2aa40:	ldp	x29, x30, [sp], #48
   2aa44:	ret
   2aa48:	mov	x20, #0x0                   	// #0
   2aa4c:	mov	x0, x20
   2aa50:	ldp	x19, x20, [sp, #16]
   2aa54:	ldr	x21, [sp, #32]
   2aa58:	ldp	x29, x30, [sp], #48
   2aa5c:	ret
   2aa60:	mov	x12, #0x1030                	// #4144
   2aa64:	sub	sp, sp, x12
   2aa68:	mov	x2, #0x0                   	// #0
   2aa6c:	mov	x1, #0x0                   	// #0
   2aa70:	stp	x29, x30, [sp]
   2aa74:	mov	x29, sp
   2aa78:	stp	x19, x20, [sp, #16]
   2aa7c:	mov	w20, #0x0                   	// #0
   2aa80:	bl	29280 <scols_init_debug@@SMARTCOLS_2.25+0x14120>
   2aa84:	cbz	x0, 2aab0 <scols_init_debug@@SMARTCOLS_2.25+0x15950>
   2aa88:	add	x1, sp, #0x28
   2aa8c:	mov	x19, x0
   2aa90:	mov	x2, #0x1001                	// #4097
   2aa94:	bl	29378 <scols_init_debug@@SMARTCOLS_2.25+0x14218>
   2aa98:	mov	x1, x0
   2aa9c:	mov	x0, x19
   2aaa0:	bl	29598 <scols_init_debug@@SMARTCOLS_2.25+0x14438>
   2aaa4:	mov	w20, w0
   2aaa8:	mov	x0, x19
   2aaac:	bl	258c0 <scols_init_debug@@SMARTCOLS_2.25+0x10760>
   2aab0:	mov	w0, w20
   2aab4:	mov	x12, #0x1030                	// #4144
   2aab8:	ldp	x29, x30, [sp]
   2aabc:	ldp	x19, x20, [sp, #16]
   2aac0:	add	sp, sp, x12
   2aac4:	ret
   2aac8:	adrp	x2, 48000 <scols_init_debug@@SMARTCOLS_2.25+0x32ea0>
   2aacc:	mov	x1, #0x0                   	// #0
   2aad0:	ldr	x2, [x2, #2016]
   2aad4:	b	74d0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000002aad8 <.fini>:
   2aad8:	stp	x29, x30, [sp, #-16]!
   2aadc:	mov	x29, sp
   2aae0:	ldp	x29, x30, [sp], #16
   2aae4:	ret
