###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:18 2022
#  Design:            Integrator
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_preCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.011
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.989
- Arrival Time                 48.240
= Slack Time                   24.749
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   49.749 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   49.749 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   51.192 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   51.192 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   51.935 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   51.935 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   52.494 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   52.494 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   53.187 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   53.187 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   54.232 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   54.232 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   55.126 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   55.126 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   56.016 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   56.016 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   56.918 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   56.919 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   57.815 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   57.816 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.001 |   58.750 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   58.751 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   59.636 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   59.636 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   60.544 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   60.545 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   61.513 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   61.514 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   62.667 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   62.669 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   63.613 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.864 |   63.613 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   64.501 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   64.501 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   65.383 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   65.383 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   66.284 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.535 |   66.284 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.884 |  42.420 |   67.169 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.420 |   67.169 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.896 |  43.316 |   68.065 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.317 |   68.066 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.865 |  44.181 |   68.930 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.182 |   68.931 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.906 |  45.088 |   69.837 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.089 |   69.838 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.898 |  45.987 |   70.736 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  45.987 |   70.736 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  46.837 |   71.586 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  46.838 |   71.587 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.797 |  47.635 |   72.384 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  47.636 |   72.385 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.604 |  48.240 |   72.989 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.000 |  48.240 |   72.989 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |    0.251 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    0.251 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.183
- Arrival Time                 47.968
= Slack Time                   25.214
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   50.215 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   50.215 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   51.657 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   51.658 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   52.400 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   52.401 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   52.959 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   52.960 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   53.653 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   53.653 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   54.697 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   54.698 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   55.591 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   55.592 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   56.481 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   56.482 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   57.384 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   57.384 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   58.281 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   58.281 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.001 |   59.216 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   59.217 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   60.101 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   60.101 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   61.010 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   61.010 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   61.978 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   61.979 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   63.132 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   63.134 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   64.079 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   64.079 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   64.966 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   64.967 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   65.848 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   65.849 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   66.749 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.535 |   66.750 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.884 |  42.420 |   67.634 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.420 |   67.635 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.896 |  43.316 |   68.531 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.317 |   68.531 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.865 |  44.181 |   69.396 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.182 |   69.396 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.906 |  45.088 |   70.303 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.089 |   70.303 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.898 |  45.987 |   71.201 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  45.987 |   71.202 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  46.837 |   72.052 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  46.838 |   72.052 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.130 |  47.968 |   73.183 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  47.968 |   73.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -0.214 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -0.214 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.815
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.185
- Arrival Time                 47.116
= Slack Time                   26.069
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.069 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   51.069 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   52.512 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   52.512 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   53.255 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   53.255 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   53.814 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   53.814 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   54.507 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   54.508 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   55.552 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   55.552 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   56.446 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   56.446 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   57.336 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   57.336 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   58.238 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   58.239 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   59.135 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   59.136 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   60.071 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   60.071 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   60.956 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   60.956 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   61.864 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   61.865 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   62.833 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   62.834 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   63.987 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   63.989 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   64.933 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   64.934 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   65.821 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   65.821 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   66.703 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   66.703 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   67.604 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.536 |   67.604 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.884 |  42.420 |   68.489 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.420 |   68.489 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.896 |  43.316 |   69.385 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.317 |   69.386 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.865 |  44.181 |   70.250 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.182 |   70.251 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.906 |  45.088 |   71.157 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.089 |   71.158 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.898 |  45.987 |   72.056 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  45.987 |   72.056 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.129 |  47.116 |   73.185 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  47.116 |   73.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -1.069 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -1.069 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.821
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.179
- Arrival Time                 46.272
= Slack Time                   26.907
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.907 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   51.907 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   53.350 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   53.350 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   54.093 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   54.093 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   54.652 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   54.652 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   55.345 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   55.346 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   56.390 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   56.391 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   57.284 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   57.285 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   58.174 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   58.174 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   59.076 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   59.077 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   59.973 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   59.974 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   60.909 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   60.909 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   61.794 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   61.794 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   62.703 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   62.703 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   63.671 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   63.672 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   64.825 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   64.827 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   65.771 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   65.772 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   66.659 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   66.659 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   67.541 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   67.541 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   68.442 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.536 |   68.443 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.884 |  42.420 |   69.327 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.420 |   69.327 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.896 |  43.316 |   70.223 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.317 |   70.224 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.865 |  44.181 |   71.089 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.182 |   71.089 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.906 |  45.088 |   71.995 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.089 |   71.996 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.183 |  46.272 |   73.179 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  46.272 |   73.179 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -1.907 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -1.907 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 45.295
= Slack Time                   27.892
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.892 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   52.892 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   54.335 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   54.335 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   55.078 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   55.078 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   55.637 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   55.637 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   56.330 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   56.330 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   57.375 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   57.375 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   58.269 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   58.269 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   59.159 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   59.159 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   60.061 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   60.062 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   60.958 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   60.959 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   61.893 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   61.894 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   62.779 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   62.779 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   63.687 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   63.688 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   64.656 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   64.657 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   65.810 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   65.812 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   66.756 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   66.756 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   67.644 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   67.644 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   68.526 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   68.526 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   69.427 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.536 |   69.427 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.884 |  42.420 |   70.312 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.420 |   70.312 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.896 |  43.316 |   71.208 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.317 |   71.209 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.865 |  44.181 |   72.073 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.182 |   72.074 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.113 |  45.295 |   73.186 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  45.295 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -2.892 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -2.892 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.821
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.179
- Arrival Time                 44.493
= Slack Time                   28.686
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.686 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   53.686 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   55.129 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   55.129 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   55.872 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   55.872 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   56.431 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   56.431 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   57.124 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   57.125 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   58.169 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   58.170 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   59.063 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   59.064 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   59.953 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   59.953 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   60.855 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   60.856 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   61.752 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   61.753 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   62.688 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   62.688 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   63.573 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   63.573 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   64.482 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   64.482 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   65.450 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   65.451 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   66.604 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   66.606 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   67.550 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   67.551 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   68.438 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   68.438 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   69.320 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   69.320 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   70.221 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.536 |   70.222 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.884 |  42.420 |   71.106 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.420 |   71.106 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.896 |  43.316 |   72.002 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.317 |   72.003 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.176 |  44.493 |   73.179 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.000 |  44.493 |   73.179 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -3.686 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -3.686 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 43.539
= Slack Time                   29.648
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   54.648 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   54.648 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   56.091 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   56.091 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   56.834 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   56.834 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   57.393 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   57.393 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   58.086 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   58.086 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   59.131 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   59.131 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   60.025 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   60.025 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   60.915 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   60.915 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   61.817 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   61.818 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   62.714 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   62.715 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   63.649 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   63.650 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   64.535 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   64.535 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   65.443 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   65.444 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   66.412 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   66.413 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   67.566 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   67.568 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   68.512 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   68.512 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   69.400 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   69.400 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   70.282 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   70.282 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   71.183 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.536 |   71.183 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.884 |  42.420 |   72.068 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.420 |   72.068 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.119 |  43.539 |   73.187 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  43.539 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -4.648 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -4.648 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.183
- Arrival Time                 42.674
= Slack Time                   30.509
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   55.509 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   55.509 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   56.952 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   56.952 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   57.695 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   57.695 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   58.254 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   58.254 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   58.947 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   58.947 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   59.992 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   59.992 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   60.886 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   60.886 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   61.776 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   61.776 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   62.678 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   62.679 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   63.575 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   63.576 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   64.510 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   64.511 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   65.396 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   65.396 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   66.304 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   66.305 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   67.273 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   67.274 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   68.427 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   68.429 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   69.373 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   69.373 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   70.261 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   70.261 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   71.143 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   71.143 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.901 |  41.535 |   72.044 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.535 |   72.044 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.139 |  42.674 |   73.183 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.000 |  42.674 |   73.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -5.509 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -5.509 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.186
- Arrival Time                 41.783
= Slack Time                   31.403
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   56.403 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   56.403 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   57.846 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   57.846 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   58.589 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   58.589 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   59.148 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   59.148 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   59.841 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   59.842 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   60.886 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   60.886 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   61.780 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   61.780 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   62.670 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   62.670 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   63.572 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   63.573 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   64.469 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   64.470 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   65.405 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   65.405 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   66.290 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   66.290 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   67.199 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   67.199 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   68.167 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   68.168 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   69.321 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   69.323 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   70.267 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   70.268 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   71.155 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   71.155 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.882 |  40.634 |   72.037 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.634 |   72.037 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.148 |  41.783 |   73.186 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  41.783 |   73.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -6.403 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -6.403 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.186
- Arrival Time                 40.899
= Slack Time                   32.287
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.287 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   57.287 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   58.730 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   58.730 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   59.473 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   59.473 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   60.032 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   60.032 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   60.725 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   60.726 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   61.770 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   61.770 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   62.664 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   62.664 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   63.554 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   63.554 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   64.456 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   64.457 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   65.353 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   65.354 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   66.289 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   66.289 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   67.174 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   67.174 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   68.083 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   68.083 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   69.051 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   69.052 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   70.205 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   70.207 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   71.151 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.865 |   71.152 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.752 |   72.039 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.752 |   72.039 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.147 |  40.899 |   73.186 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.000 |  40.899 |   73.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -7.287 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -7.287 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.183
- Arrival Time                 40.032
= Slack Time                   33.151
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.151 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   58.151 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   59.594 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   59.594 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   60.337 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   60.337 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   60.896 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   60.896 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   61.589 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   61.590 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   62.634 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   62.635 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   63.528 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   63.529 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   64.418 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   64.418 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   65.320 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   65.321 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   66.217 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   66.218 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   67.153 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   67.153 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   68.038 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   68.038 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   68.947 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   68.947 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   69.915 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   69.916 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   71.069 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   71.071 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.864 |   72.015 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.864 |   72.016 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.168 |  40.032 |   73.183 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.000 |  40.032 |   73.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -8.151 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -8.151 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.823
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.177
- Arrival Time                 39.190
= Slack Time                   33.987
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.987 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   58.987 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   60.430 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   60.430 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   61.173 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   61.173 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   61.732 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   61.732 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   62.425 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   62.426 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   63.470 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   63.470 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   64.364 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   64.364 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   65.254 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   65.254 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   66.156 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   66.157 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   67.053 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   67.054 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   67.989 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   67.989 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   68.874 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   68.874 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   69.783 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   69.783 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   70.751 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   70.752 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.153 |  37.918 |   71.905 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.920 |   71.907 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.270 |  39.189 |   73.176 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.000 |  39.190 |   73.177 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -8.987 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -8.987 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.840
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.160
- Arrival Time                 38.115
= Slack Time                   35.045
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   60.045 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   60.045 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   61.488 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   61.488 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   62.230 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   62.231 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   62.790 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   62.790 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   63.483 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   63.483 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   64.528 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   64.528 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   65.422 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   65.422 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   66.312 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   66.312 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   67.214 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   67.215 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   68.111 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   68.112 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.001 |   69.046 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   69.047 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   69.932 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   69.932 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   70.840 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   70.841 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.968 |  36.764 |   71.809 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.765 |   71.810 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.350 |  38.115 |   73.160 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.001 |  38.115 |   73.160 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -10.045 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -10.045 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.825
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.175
- Arrival Time                 37.031
= Slack Time                   36.144
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   61.144 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   61.144 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   62.586 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   62.587 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   63.329 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   63.330 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   63.888 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   63.889 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   64.582 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   64.582 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   65.626 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   65.627 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   66.520 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   66.521 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   67.410 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   67.411 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   68.313 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   68.313 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   69.210 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   69.210 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.001 |   70.145 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   70.146 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   71.030 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   71.031 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  35.795 |   71.939 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.796 |   71.940 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.235 |  37.031 |   73.174 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.000 |  37.031 |   73.175 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -11.144 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -11.144 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.183
- Arrival Time                 36.058
= Slack Time                   37.124
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.124 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   62.124 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   63.567 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   63.567 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   64.310 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   64.310 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   64.869 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   64.869 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   65.562 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   65.562 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   66.607 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   66.607 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   67.501 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   67.501 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   68.391 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   68.391 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   69.293 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   69.294 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   70.190 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   70.191 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.001 |   71.126 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   71.126 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.884 |  34.887 |   72.011 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.887 |   72.011 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.171 |  36.058 |   73.182 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.000 |  36.058 |   73.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -12.124 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -12.124 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 35.153
= Slack Time                   38.034
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.034 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   63.034 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   64.477 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   64.478 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   65.220 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   65.221 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   65.779 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   65.780 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   66.472 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.439 |   66.473 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   67.517 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   67.518 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   68.411 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   68.412 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   69.301 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   69.302 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   70.204 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   70.204 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   71.101 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   71.101 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.002 |   72.036 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.002 |   72.037 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.151 |  35.153 |   73.187 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |  35.153 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -13.034 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -13.034 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.815
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.185
- Arrival Time                 34.228
= Slack Time                   38.957
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.957 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   63.957 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   65.400 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   65.400 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   66.142 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   66.143 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   66.702 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   66.702 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   67.395 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   67.395 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   68.440 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   68.440 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   69.334 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   69.334 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   70.223 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   70.224 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   71.126 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   71.126 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.896 |  33.066 |   72.023 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.067 |   72.023 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.161 |  34.228 |   73.184 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.000 |  34.228 |   73.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -13.957 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -13.957 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 33.317
= Slack Time                   39.869
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   64.870 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   64.870 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   66.312 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   66.313 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   67.055 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   67.056 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   67.614 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   67.615 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   68.308 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   68.308 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   69.352 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   69.353 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   70.246 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   70.247 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   71.136 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   71.137 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.902 |  32.169 |   72.039 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.170 |   72.039 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.147 |  33.317 |   73.187 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |  33.317 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -14.869 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -14.869 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 32.406
= Slack Time                   40.782
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   65.782 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   65.782 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   67.224 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   67.225 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   67.967 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   67.968 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   68.526 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   68.527 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   69.220 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   69.220 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.044 |  29.483 |   70.264 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.483 |   70.265 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.893 |  30.377 |   71.158 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.377 |   71.159 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.267 |   72.048 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.267 |   72.049 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.139 |  32.406 |   73.187 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |  32.406 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -15.782 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -15.782 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.815
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.185
- Arrival Time                 31.559
= Slack Time                   41.626
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   66.626 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   66.626 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   68.069 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   68.069 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.186 |   68.811 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   68.812 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   69.371 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   69.371 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   70.064 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   70.064 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.271 |  29.709 |   71.335 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.710 |   71.336 | 
     | add_151_40/g530/CO                 |   ^   | add_151_40/n_2                   | FA_5VX1     | 0.712 |  30.421 |   72.047 | 
     | add_151_40/g529/A                  |   ^   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.422 |   72.048 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.137 |  31.559 |   73.185 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |  31.559 |   73.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -16.626 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -16.626 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.816
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.184
- Arrival Time                 30.842
= Slack Time                   42.343
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.342 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   67.342 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.443 |  26.443 |   68.785 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.443 |   68.786 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.742 |  27.185 |   69.528 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.186 |   69.529 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.559 |  27.745 |   70.087 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.745 |   70.088 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.693 |  28.438 |   70.781 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.438 |   70.781 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.271 |  29.709 |   72.052 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.710 |   72.052 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.132 |  30.842 |   73.184 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |  30.842 |   73.184 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -17.343 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -17.343 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q    (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.943
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.057
- Arrival Time                 28.680
= Slack Time                   44.377
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                |             |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                            |             |       |  25.000 |   69.377 | 
     | Delay1_out1_reg[0]/CN              |   v   | clk                            | SDFFRQ_5VX1 | 0.000 |  25.000 |   69.377 | 
     | Delay1_out1_reg[0]/Q               |   ^   | Delay1_out1[0]                 | SDFFRQ_5VX1 | 1.368 |  26.368 |   70.745 | 
     | csa_tree_add_125_31_groupi/g7523/A |   ^   | Delay1_out1[0]                 | IN_5VX1     | 0.001 |  26.370 |   70.747 | 
     | csa_tree_add_125_31_groupi/g7523/Q |   v   | csa_tree_add_125_31_groupi/n_2 | IN_5VX1     | 0.718 |  27.088 |   71.465 | 
     | csa_tree_add_125_31_groupi/g506/A  |   v   | csa_tree_add_125_31_groupi/n_2 | HA_5VX1     | 0.000 |  27.088 |   71.465 | 
     | csa_tree_add_125_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.838 |  27.926 |   72.303 | 
     | add_151_40/g531/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.000 |  27.926 |   72.303 | 
     | add_151_40/g531/S                  |   v   | Out[0]                         | HA_5VX1     | 0.753 |  28.680 |   73.057 | 
     | Delay2_reg_reg[0][0]/SD            |   v   | Out[0]                         | SDFFRQ_5VX1 | 0.000 |  28.680 |   73.057 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -19.377 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -19.377 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.090
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.910
- Arrival Time                 27.003
= Slack Time                   45.907
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.907 | 
     | Delay1_out1_reg[5]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   70.907 | 
     | Delay1_out1_reg[5]/Q  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 2.002 |  27.002 |   72.909 | 
     | Delay1_out1_reg[5]/D  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 0.001 |  27.003 |   72.910 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -20.907 | 
     | Delay1_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -20.907 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.086
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.914
- Arrival Time                 26.922
= Slack Time                   45.992
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   70.992 | 
     | Delay_out1_reg[5]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   70.992 | 
     | Delay_out1_reg[5]/Q   |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.920 |  26.920 |   72.912 | 
     | Delay1_out1_reg[5]/SD |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.002 |  26.922 |   72.914 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -20.992 | 
     | Delay1_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -20.992 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.084
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.916
- Arrival Time                 26.910
= Slack Time                   46.006
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.006 | 
     | Delay_out1_reg[11]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.006 | 
     | Delay_out1_reg[11]/Q   |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.906 |  26.906 |   72.912 | 
     | Delay1_out1_reg[11]/SD |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.004 |  26.910 |   72.916 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.006 | 
     | Delay1_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.006 | 
     +-----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.071
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.929
- Arrival Time                 26.921
= Slack Time                   46.008
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.008 | 
     | Delay_out1_reg[5]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.008 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.920 |  26.920 |   72.928 | 
     | Delay_out1_reg[5]/D  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.001 |  26.921 |   72.929 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.008 | 
     | Delay_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.008 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.071
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.929
- Arrival Time                 26.921
= Slack Time                   46.009
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.009 | 
     | Delay1_out1_reg[6]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.009 | 
     | Delay1_out1_reg[6]/Q  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 1.920 |  26.920 |   72.928 | 
     | Delay1_out1_reg[6]/D  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 0.001 |  26.921 |   72.929 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.009 | 
     | Delay1_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.009 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.068
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.932
- Arrival Time                 26.907
= Slack Time                   46.025
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.025 | 
     | Delay_out1_reg[11]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.025 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.906 |  26.906 |   72.931 | 
     | Delay_out1_reg[11]/D  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.001 |  26.907 |   72.932 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.025 | 
     | Delay_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.025 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.048
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.952
- Arrival Time                 26.820
= Slack Time                   46.132
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.132 | 
     | Delay1_out1_reg[12]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.132 | 
     | Delay1_out1_reg[12]/Q  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 1.820 |  26.820 |   72.952 | 
     | Delay1_out1_reg[12]/D  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 0.000 |  26.820 |   72.952 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.132 | 
     | Delay1_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.132 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.052
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.948
- Arrival Time                 26.773
= Slack Time                   46.175
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.175 | 
     | Delay_out1_reg[2]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.175 | 
     | Delay_out1_reg[2]/Q   |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.771 |  26.771 |   72.946 | 
     | Delay1_out1_reg[2]/SD |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.001 |  26.773 |   72.948 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.175 | 
     | Delay1_out1_reg[2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.175 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.037
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.963
- Arrival Time                 26.772
= Slack Time                   46.190
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.190 | 
     | Delay_out1_reg[2]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.190 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.771 |  26.771 |   72.962 | 
     | Delay_out1_reg[2]/D  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.001 |  26.772 |   72.963 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.190 | 
     | Delay_out1_reg[2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.190 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.034
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.966
- Arrival Time                 26.755
= Slack Time                   46.211
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.211 | 
     | Delay1_out1_reg[7]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.211 | 
     | Delay1_out1_reg[7]/Q  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 1.754 |  26.754 |   72.966 | 
     | Delay1_out1_reg[7]/D  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 0.001 |  26.755 |   72.966 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.211 | 
     | Delay1_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.211 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.043
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.957
- Arrival Time                 26.731
= Slack Time                   46.226
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.226 | 
     | Delay_out1_reg[12]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.226 | 
     | Delay_out1_reg[12]/Q   |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.730 |  26.730 |   72.956 | 
     | Delay1_out1_reg[12]/SD |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  26.731 |   72.957 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.226 | 
     | Delay1_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.226 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.042
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.958
- Arrival Time                 26.726
= Slack Time                   46.232
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.232 | 
     | Delay_out1_reg[4]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.232 | 
     | Delay_out1_reg[4]/Q   |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.724 |  26.724 |   72.956 | 
     | Delay1_out1_reg[4]/SD |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.002 |  26.726 |   72.958 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.232 | 
     | Delay1_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.232 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.028
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.972
- Arrival Time                 26.731
= Slack Time                   46.241
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.241 | 
     | Delay_out1_reg[12]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.241 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.730 |  26.730 |   72.971 | 
     | Delay_out1_reg[12]/D  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  26.731 |   72.972 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.241 | 
     | Delay_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.241 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.027
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.973
- Arrival Time                 26.726
= Slack Time                   46.247
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.247 | 
     | Delay_out1_reg[4]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.247 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.724 |  26.724 |   72.971 | 
     | Delay_out1_reg[4]/D  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.002 |  26.726 |   72.973 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.247 | 
     | Delay_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.247 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.036
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.964
- Arrival Time                 26.700
= Slack Time                   46.264
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.264 | 
     | Delay_out1_reg[7]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.264 | 
     | Delay_out1_reg[7]/Q   |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.699 |  26.699 |   72.963 | 
     | Delay1_out1_reg[7]/SD |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  26.700 |   72.964 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.264 | 
     | Delay1_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.264 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.022
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.978
- Arrival Time                 26.700
= Slack Time                   46.279
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.279 | 
     | Delay_out1_reg[7]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.279 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.699 |  26.699 |   72.977 | 
     | Delay_out1_reg[7]/D  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  26.700 |   72.978 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.279 | 
     | Delay_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.279 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.022
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.978
- Arrival Time                 26.699
= Slack Time                   46.279
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.279 | 
     | Delay1_out1_reg[10]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.279 | 
     | Delay1_out1_reg[10]/Q  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 1.699 |  26.698 |   72.977 | 
     | Delay1_out1_reg[10]/D  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 0.001 |  26.699 |   72.978 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.279 | 
     | Delay1_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.279 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.021
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.979
- Arrival Time                 26.695
= Slack Time                   46.284
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.284 | 
     | Delay1_out1_reg[4]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.284 | 
     | Delay1_out1_reg[4]/Q  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 1.694 |  26.694 |   72.978 | 
     | Delay1_out1_reg[4]/D  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 0.001 |  26.695 |   72.979 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.284 | 
     | Delay1_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.284 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.033
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.967
- Arrival Time                 26.682
= Slack Time                   46.285
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.285 | 
     | Delay_out1_reg[10]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.285 | 
     | Delay_out1_reg[10]/Q   |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.681 |  26.681 |   72.966 | 
     | Delay1_out1_reg[10]/SD |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  26.682 |   72.967 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.285 | 
     | Delay1_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.285 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.031
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.969
- Arrival Time                 26.676
= Slack Time                   46.293
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.293 | 
     | Delay_out1_reg[6]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.293 | 
     | Delay_out1_reg[6]/Q   |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.675 |  26.675 |   72.968 | 
     | Delay1_out1_reg[6]/SD |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  26.676 |   72.969 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.293 | 
     | Delay1_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.293 | 
     +----------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.018
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.982
- Arrival Time                 26.682
= Slack Time                   46.300
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.300 | 
     | Delay_out1_reg[10]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.300 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.681 |  26.681 |   72.981 | 
     | Delay_out1_reg[10]/D  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  26.682 |   72.982 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.300 | 
     | Delay_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.300 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[3]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.018
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.982
- Arrival Time                 26.680
= Slack Time                   46.302
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.302 | 
     | Delay1_out1_reg[3]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.302 | 
     | Delay1_out1_reg[3]/Q  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 1.679 |  26.680 |   72.981 | 
     | Delay1_out1_reg[3]/D  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 0.001 |  26.680 |   72.982 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.302 | 
     | Delay1_out1_reg[3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.302 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.017
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.983
- Arrival Time                 26.676
= Slack Time                   46.307
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.307 | 
     | Delay_out1_reg[6]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.307 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.675 |  26.675 |   72.982 | 
     | Delay_out1_reg[6]/D  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  26.676 |   72.983 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.307 | 
     | Delay_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.307 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[9]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.008
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.992
- Arrival Time                 26.630
= Slack Time                   46.363
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.363 | 
     | Delay1_out1_reg[9]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.363 | 
     | Delay1_out1_reg[9]/Q  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 1.629 |  26.629 |   72.992 | 
     | Delay1_out1_reg[9]/D  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 0.001 |  26.630 |   72.992 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.363 | 
     | Delay1_out1_reg[9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.363 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[13]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.004
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.996
- Arrival Time                 26.612
= Slack Time                   46.384
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.384 | 
     | Delay1_out1_reg[13]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.384 | 
     | Delay1_out1_reg[13]/Q  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 1.612 |  26.612 |   72.995 | 
     | Delay1_out1_reg[13]/D  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 0.000 |  26.612 |   72.996 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.384 | 
     | Delay1_out1_reg[13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.384 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.015
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.985
- Arrival Time                 26.594
= Slack Time                   46.392
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.392 | 
     | Delay_out1_reg[13]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.392 | 
     | Delay_out1_reg[13]/Q   |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 1.593 |  26.593 |   72.985 | 
     | Delay1_out1_reg[13]/SD |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 0.001 |  26.594 |   72.985 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.392 | 
     | Delay1_out1_reg[13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.392 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay1_out1_reg[14]/CN 
Endpoint:   Delay1_out1_reg[14]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.014
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.986
- Arrival Time                 26.590
= Slack Time                   46.396
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.396 | 
     | Delay_out1_reg[14]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.396 | 
     | Delay_out1_reg[14]/Q   |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 1.589 |  26.590 |   72.986 | 
     | Delay1_out1_reg[14]/SD |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 0.000 |  26.590 |   72.986 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.396 | 
     | Delay1_out1_reg[14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.396 | 
     +-----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.013
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.987
- Arrival Time                 26.584
= Slack Time                   46.403
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.403 | 
     | Delay_out1_reg[15]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.403 | 
     | Delay_out1_reg[15]/Q   |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.583 |  26.583 |   72.987 | 
     | Delay1_out1_reg[15]/SD |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.001 |  26.584 |   72.987 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.403 | 
     | Delay1_out1_reg[15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.403 | 
     +-----------------------------------------------------------------------------------+ 

