<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECEN_5813_Project_1_Harlow_Tichkule: DMA - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ECEN_5813_Project_1_Harlow_Tichkule
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DMA - Register accessor macros<div class="ingroups"><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMA__Peripheral__Access__Layer.html">DMA Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DMA - Register accessor macros:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__DMA__Register__Accessor__Macros.png" border="0" alt="" usemap="#group____DMA____Register____Accessor____Macros"/>
<map name="group____DMA____Register____Accessor____Macros" id="group____DMA____Register____Accessor____Macros">
<area shape="rect" id="node2" href="group__DMA__Peripheral__Access__Layer.html" title="DMA Peripheral Access\l Layer" alt="" coords="5,5,168,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5e8089b8febb548b3b294eefc5ec71d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(base,  index)&#160;&#160;&#160;((base)-&gt;DMA[index].SAR)</td></tr>
<tr class="separator:ga5e8089b8febb548b3b294eefc5ec71d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc06993280d6aa648616aab30d60f98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gabc06993280d6aa648616aab30d60f98c">DMA_SAR_COUNT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabc06993280d6aa648616aab30d60f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d9e3b09d60594f95d15b03c11d4e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(base,  index)&#160;&#160;&#160;((base)-&gt;DMA[index].DAR)</td></tr>
<tr class="separator:ga89d9e3b09d60594f95d15b03c11d4e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3609c6bba6a46aa22a3d96a2bc24338a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga3609c6bba6a46aa22a3d96a2bc24338a">DMA_DAR_COUNT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3609c6bba6a46aa22a3d96a2bc24338a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa208e6c9ac3914ff9670b27aa2a6bd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(base,  index)&#160;&#160;&#160;((base)-&gt;DMA[index].DSR_BCR)</td></tr>
<tr class="separator:gaa208e6c9ac3914ff9670b27aa2a6bd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e0ebd6a3892d90b1771598edec2799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga53e0ebd6a3892d90b1771598edec2799">DMA_DSR_BCR_COUNT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga53e0ebd6a3892d90b1771598edec2799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8917566774c0e389162780e01c2dfe57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(base,  index)&#160;&#160;&#160;((base)-&gt;DMA[index].DMA_DSR_ACCESS8BIT.DSR)</td></tr>
<tr class="separator:ga8917566774c0e389162780e01c2dfe57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3897ed1e783e35016fe929f0daec2c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga3897ed1e783e35016fe929f0daec2c06">DMA_DSR_COUNT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3897ed1e783e35016fe929f0daec2c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a6edbedff5e645a72bea01af62b38b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(base,  index)&#160;&#160;&#160;((base)-&gt;DMA[index].DCR)</td></tr>
<tr class="separator:gae8a6edbedff5e645a72bea01af62b38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14084a16e05484453842dac03dec13fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga14084a16e05484453842dac03dec13fd">DMA_DCR_COUNT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga14084a16e05484453842dac03dec13fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8523733d96c977bb1be7b229f6f31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga6f8523733d96c977bb1be7b229f6f31e">DMA_SAR0</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga6f8523733d96c977bb1be7b229f6f31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead570256012035a8f2d34f11f29f715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gaead570256012035a8f2d34f11f29f715">DMA_DAR0</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaead570256012035a8f2d34f11f29f715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e307ee43640b1787abd43220a13261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga1e307ee43640b1787abd43220a13261a">DMA_DSR_BCR0</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga1e307ee43640b1787abd43220a13261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d75915e03e74daaa2a241c76709026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga0d75915e03e74daaa2a241c76709026c">DMA_DSR0</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga0d75915e03e74daaa2a241c76709026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9babba3fbd87c9b8f6576debd40763c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gaf9babba3fbd87c9b8f6576debd40763c">DMA_DCR0</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaf9babba3fbd87c9b8f6576debd40763c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab629805f8468a977ef2180800b1b5d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gab629805f8468a977ef2180800b1b5d80">DMA_SAR1</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gab629805f8468a977ef2180800b1b5d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0119a92aa13bcda3b749f1b7e96056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga0e0119a92aa13bcda3b749f1b7e96056">DMA_DAR1</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga0e0119a92aa13bcda3b749f1b7e96056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745f8b312e0860053ab0d462ce38eda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga745f8b312e0860053ab0d462ce38eda5">DMA_DSR_BCR1</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga745f8b312e0860053ab0d462ce38eda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbee18b1bd30af7f73cb5e308334d928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gadbee18b1bd30af7f73cb5e308334d928">DMA_DSR1</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gadbee18b1bd30af7f73cb5e308334d928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50b361d7562cbb227c52837d76186c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gae50b361d7562cbb227c52837d76186c3">DMA_DCR1</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gae50b361d7562cbb227c52837d76186c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b68587bd18cd8175cac0414228523a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga2b68587bd18cd8175cac0414228523a7">DMA_SAR2</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga2b68587bd18cd8175cac0414228523a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165f8d3ee80ef8711efb6111da1bbcef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga165f8d3ee80ef8711efb6111da1bbcef">DMA_DAR2</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga165f8d3ee80ef8711efb6111da1bbcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcbeffc31fee2e680aad71241647908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga3bcbeffc31fee2e680aad71241647908">DMA_DSR_BCR2</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga3bcbeffc31fee2e680aad71241647908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f48036ff3e6ae154d18f0245e63f556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga3f48036ff3e6ae154d18f0245e63f556">DMA_DSR2</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga3f48036ff3e6ae154d18f0245e63f556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f71b6e0731e84581c640953189388b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga9f71b6e0731e84581c640953189388b4">DMA_DCR2</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga9f71b6e0731e84581c640953189388b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17254af1b9dcb368291abba29110e09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga17254af1b9dcb368291abba29110e09a">DMA_SAR3</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga17254af1b9dcb368291abba29110e09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd140aac263136348c79b8602240c865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gafd140aac263136348c79b8602240c865">DMA_DAR3</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gafd140aac263136348c79b8602240c865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a04185b5cc8cfc7c38c8305db007521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga2a04185b5cc8cfc7c38c8305db007521">DMA_DSR_BCR3</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga2a04185b5cc8cfc7c38c8305db007521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f2bebcd1d3ce5e547f4ffd28107c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga71f2bebcd1d3ce5e547f4ffd28107c6e">DMA_DSR3</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga71f2bebcd1d3ce5e547f4ffd28107c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef70919394fc3fee281761ed689c7d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#gaef70919394fc3fee281761ed689c7d05">DMA_DCR3</a>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gaef70919394fc3fee281761ed689c7d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b576acd2e1fe48b4de69b3744f5c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga57b576acd2e1fe48b4de69b3744f5c31">DMA_SAR</a>(index)&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga57b576acd2e1fe48b4de69b3744f5c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c5436caa647bcc151869ce8dd11ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga12c5436caa647bcc151869ce8dd11ae9">DMA_DAR</a>(index)&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga12c5436caa647bcc151869ce8dd11ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7c37909967bf1dbef49c5dd36a4630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga2e7c37909967bf1dbef49c5dd36a4630">DMA_DSR_BCR</a>(index)&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga2e7c37909967bf1dbef49c5dd36a4630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8dce59fe1bc14c72aae4eb53e8242e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga1d8dce59fe1bc14c72aae4eb53e8242e">DMA_DSR</a>(index)&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga1d8dce59fe1bc14c72aae4eb53e8242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b180d4e51dbf0b420d8ddb03cd2fa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Accessor__Macros.html#ga4b180d4e51dbf0b420d8ddb03cd2fa48">DMA_DCR</a>(index)&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga4b180d4e51dbf0b420d8ddb03cd2fa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga12c5436caa647bcc151869ce8dd11ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c5436caa647bcc151869ce8dd11ae9">&#9670;&nbsp;</a></span>DMA_DAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaead570256012035a8f2d34f11f29f715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaead570256012035a8f2d34f11f29f715">&#9670;&nbsp;</a></span>DMA_DAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR0&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e0119a92aa13bcda3b749f1b7e96056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e0119a92aa13bcda3b749f1b7e96056">&#9670;&nbsp;</a></span>DMA_DAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR1&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga165f8d3ee80ef8711efb6111da1bbcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga165f8d3ee80ef8711efb6111da1bbcef">&#9670;&nbsp;</a></span>DMA_DAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR2&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd140aac263136348c79b8602240c865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd140aac263136348c79b8602240c865">&#9670;&nbsp;</a></span>DMA_DAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR3&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e">DMA_DAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3609c6bba6a46aa22a3d96a2bc24338a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3609c6bba6a46aa22a3d96a2bc24338a">&#9670;&nbsp;</a></span>DMA_DAR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR_COUNT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89d9e3b09d60594f95d15b03c11d4e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d9e3b09d60594f95d15b03c11d4e1e">&#9670;&nbsp;</a></span>DMA_DAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;DMA[index].DAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b180d4e51dbf0b420d8ddb03cd2fa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b180d4e51dbf0b420d8ddb03cd2fa48">&#9670;&nbsp;</a></span>DMA_DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9babba3fbd87c9b8f6576debd40763c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9babba3fbd87c9b8f6576debd40763c">&#9670;&nbsp;</a></span>DMA_DCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR0&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae50b361d7562cbb227c52837d76186c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae50b361d7562cbb227c52837d76186c3">&#9670;&nbsp;</a></span>DMA_DCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR1&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f71b6e0731e84581c640953189388b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f71b6e0731e84581c640953189388b4">&#9670;&nbsp;</a></span>DMA_DCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR2&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef70919394fc3fee281761ed689c7d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef70919394fc3fee281761ed689c7d05">&#9670;&nbsp;</a></span>DMA_DCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR3&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b">DMA_DCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga14084a16e05484453842dac03dec13fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14084a16e05484453842dac03dec13fd">&#9670;&nbsp;</a></span>DMA_DCR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_COUNT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8a6edbedff5e645a72bea01af62b38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8a6edbedff5e645a72bea01af62b38b">&#9670;&nbsp;</a></span>DMA_DCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;DMA[index].DCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d8dce59fe1bc14c72aae4eb53e8242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d8dce59fe1bc14c72aae4eb53e8242e">&#9670;&nbsp;</a></span>DMA_DSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d75915e03e74daaa2a241c76709026c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d75915e03e74daaa2a241c76709026c">&#9670;&nbsp;</a></span>DMA_DSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR0&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadbee18b1bd30af7f73cb5e308334d928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbee18b1bd30af7f73cb5e308334d928">&#9670;&nbsp;</a></span>DMA_DSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR1&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f48036ff3e6ae154d18f0245e63f556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f48036ff3e6ae154d18f0245e63f556">&#9670;&nbsp;</a></span>DMA_DSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR2&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71f2bebcd1d3ce5e547f4ffd28107c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f2bebcd1d3ce5e547f4ffd28107c6e">&#9670;&nbsp;</a></span>DMA_DSR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR3&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57">DMA_DSR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e7c37909967bf1dbef49c5dd36a4630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e7c37909967bf1dbef49c5dd36a4630">&#9670;&nbsp;</a></span>DMA_DSR_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e307ee43640b1787abd43220a13261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e307ee43640b1787abd43220a13261a">&#9670;&nbsp;</a></span>DMA_DSR_BCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR0&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga745f8b312e0860053ab0d462ce38eda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga745f8b312e0860053ab0d462ce38eda5">&#9670;&nbsp;</a></span>DMA_DSR_BCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR1&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3bcbeffc31fee2e680aad71241647908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bcbeffc31fee2e680aad71241647908">&#9670;&nbsp;</a></span>DMA_DSR_BCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR2&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2a04185b5cc8cfc7c38c8305db007521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a04185b5cc8cfc7c38c8305db007521">&#9670;&nbsp;</a></span>DMA_DSR_BCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR3&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80">DMA_DSR_BCR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53e0ebd6a3892d90b1771598edec2799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e0ebd6a3892d90b1771598edec2799">&#9670;&nbsp;</a></span>DMA_DSR_BCR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_COUNT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa208e6c9ac3914ff9670b27aa2a6bd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa208e6c9ac3914ff9670b27aa2a6bd80">&#9670;&nbsp;</a></span>DMA_DSR_BCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;DMA[index].DSR_BCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3897ed1e783e35016fe929f0daec2c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3897ed1e783e35016fe929f0daec2c06">&#9670;&nbsp;</a></span>DMA_DSR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_COUNT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8917566774c0e389162780e01c2dfe57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8917566774c0e389162780e01c2dfe57">&#9670;&nbsp;</a></span>DMA_DSR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;DMA[index].DMA_DSR_ACCESS8BIT.DSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57b576acd2e1fe48b4de69b3744f5c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b576acd2e1fe48b4de69b3744f5c31">&#9670;&nbsp;</a></span>DMA_SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f8523733d96c977bb1be7b229f6f31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f8523733d96c977bb1be7b229f6f31e">&#9670;&nbsp;</a></span>DMA_SAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR0&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab629805f8468a977ef2180800b1b5d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab629805f8468a977ef2180800b1b5d80">&#9670;&nbsp;</a></span>DMA_SAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR1&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b68587bd18cd8175cac0414228523a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b68587bd18cd8175cac0414228523a7">&#9670;&nbsp;</a></span>DMA_SAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR2&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17254af1b9dcb368291abba29110e09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17254af1b9dcb368291abba29110e09a">&#9670;&nbsp;</a></span>DMA_SAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR3&#160;&#160;&#160;<a class="el" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1">DMA_SAR_REG</a>(<a class="el" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc06993280d6aa648616aab30d60f98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc06993280d6aa648616aab30d60f98c">&#9670;&nbsp;</a></span>DMA_SAR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR_COUNT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e8089b8febb548b3b294eefc5ec71d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8089b8febb548b3b294eefc5ec71d1">&#9670;&nbsp;</a></span>DMA_SAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((base)-&gt;DMA[index].SAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
