# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
# Date created = 14:46:24  December 26, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8L
set_global_assignment -name TOP_LEVEL_ENTITY block1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:46:24  DECEMBER 26, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.0V
set_global_assignment -name VHDL_FILE pressure_sensor.vhd
set_global_assignment -name VHDL_FILE frequencies_5us.vhd
set_global_assignment -name BDF_FILE block1.bdf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_C11 -to beep
set_location_assignment PIN_E1 -to clk
set_location_assignment PIN_M15 -to door
set_location_assignment PIN_N13 -to rst
set_location_assignment PIN_R12 -to dout
set_location_assignment PIN_R13 -to pdsck
set_global_assignment -name MISC_FILE "D:/QuartusII9.1/study/20221226/test.dpf"
set_global_assignment -name VHDL_FILE motor.vhd
set_global_assignment -name VHDL_FILE frequencies_2ms.vhd
set_location_assignment PIN_A12 -to y[3]
set_location_assignment PIN_A11 -to y[2]
set_location_assignment PIN_A10 -to y[1]
set_location_assignment PIN_A9 -to y[0]
set_location_assignment PIN_M16 -to key_open
set_location_assignment PIN_E16 -to key_close
set_global_assignment -name VHDL_FILE logic.vhd
set_global_assignment -name VHDL_FILE keyboard.vhd
set_global_assignment -name VHDL_FILE display.vhd
set_location_assignment PIN_C2 -to din1
set_location_assignment PIN_A2 -to din2
set_location_assignment PIN_A3 -to din3
set_location_assignment PIN_A4 -to dina
set_location_assignment PIN_A5 -to dinb
set_location_assignment PIN_A6 -to dinc
set_location_assignment PIN_A7 -to dind
set_location_assignment PIN_N15 -to Q[6]
set_location_assignment PIN_N12 -to Q[5]
set_location_assignment PIN_P15 -to Q[4]
set_location_assignment PIN_T15 -to Q[3]
set_location_assignment PIN_P16 -to Q[2]
set_location_assignment PIN_N16 -to Q[1]
set_location_assignment PIN_R14 -to Q[0]
set_location_assignment PIN_N9 -to sel1
set_location_assignment PIN_P9 -to sel2
set_global_assignment -name MISC_FILE "C:/Users/86181/Desktop/20221226/test.dpf"
set_global_assignment -name MISC_FILE "D:/数字系统设计开发资料/20221226/test.dpf"
set_global_assignment -name VHDL_FILE speaker.vhd
set_location_assignment PIN_R10 -to busy
set_location_assignment PIN_R9 -to rxd
set_location_assignment PIN_R8 -to txd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_location_assignment PIN_D9 -to led
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top