\doxysection{stm32\+\_\+hal\+\_\+legacy.\+h}
\hypertarget{stm32__hal__legacy_8h_source}{}\label{stm32__hal__legacy_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/Legacy/stm32\_hal\_legacy.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/Legacy/stm32\_hal\_legacy.h}}
\mbox{\hyperlink{stm32__hal__legacy_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#ifndef\ STM32\_HAL\_LEGACY}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ STM32\_HAL\_LEGACY}}
\DoxyCodeLine{00023\ }
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00027\ }
\DoxyCodeLine{00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00029\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00030\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00031\ }
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ AES\_FLAG\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_FLAG\_RDERR}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ AES\_FLAG\_WRERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_FLAG\_WRERR}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ AES\_CLEARFLAG\_CCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_CLEARFLAG\_CCF}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#define\ AES\_CLEARFLAG\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_CLEARFLAG\_RDERR}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#define\ AES\_CLEARFLAG\_WRERR\ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_CLEARFLAG\_WRERR}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#if\ defined(STM32U5)\ ||\ defined(STM32H7)\ ||\ defined(STM32MP1)}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ CRYP\_DATATYPE\_32B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_NO\_SWAP}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#define\ CRYP\_DATATYPE\_16B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_HALFWORD\_SWAP}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ CRYP\_DATATYPE\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_BYTE\_SWAP}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ CRYP\_DATATYPE\_1B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_BIT\_SWAP}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#define\ CRYP\_CCF\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_CLEAR\_CCF}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ CRYP\_ERR\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_CLEAR\_RWEIF}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ ||\ STM32H7\ ||\ STM32MP1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ ADC\_RESOLUTION12b\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_RESOLUTION\_12B}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ ADC\_RESOLUTION10b\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_RESOLUTION\_10B}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ ADC\_RESOLUTION8b\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_RESOLUTION\_8B}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ ADC\_RESOLUTION6b\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_RESOLUTION\_6B}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ OVR\_DATA\_OVERWRITTEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OVR\_DATA\_OVERWRITTEN}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ OVR\_DATA\_PRESERVED\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OVR\_DATA\_PRESERVED}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ EOC\_SINGLE\_CONV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_EOC\_SINGLE\_CONV}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ EOC\_SEQ\_CONV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_EOC\_SEQ\_CONV}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ EOC\_SINGLE\_SEQ\_CONV\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_EOC\_SINGLE\_SEQ\_CONV}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ REGULAR\_GROUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REGULAR\_GROUP}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ INJECTED\_GROUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJECTED\_GROUP}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ REGULAR\_INJECTED\_GROUP\ \ \ \ \ \ \ \ \ \ ADC\_REGULAR\_INJECTED\_GROUP}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ AWD\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD\_EVENT}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ AWD1\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD1\_EVENT}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ AWD2\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2\_EVENT}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ AWD3\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3\_EVENT}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ OVR\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OVR\_EVENT}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ JQOVF\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JQOVF\_EVENT}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ALL\_CHANNELS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ALL\_CHANNELS}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ REGULAR\_CHANNELS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REGULAR\_CHANNELS}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ INJECTED\_CHANNELS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJECTED\_CHANNELS}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ SYSCFG\_FLAG\_SENSOR\_ADC\ \ \ \ \ \ \ \ \ \ ADC\_FLAG\_SENSOR}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ SYSCFG\_FLAG\_VREF\_ADC\ \ \ \ \ \ \ \ \ \ \ \ ADC\_FLAG\_VREFINT}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ADC\_CLOCKPRESCALER\_PCLK\_DIV1\ \ \ \ ADC\_CLOCK\_SYNC\_PCLK\_DIV1}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ ADC\_CLOCKPRESCALER\_PCLK\_DIV2\ \ \ \ ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ ADC\_CLOCKPRESCALER\_PCLK\_DIV4\ \ \ \ ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ ADC\_CLOCKPRESCALER\_PCLK\_DIV6\ \ \ \ ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ ADC\_CLOCKPRESCALER\_PCLK\_DIV8\ \ \ \ ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG0\_T6\_TRGO\ \ \ \ \ \ \ ADC\_EXTERNALTRIGCONV\_T6\_TRGO}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG1\_T21\_CC2\ \ \ \ \ \ \ ADC\_EXTERNALTRIGCONV\_T21\_CC2}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG2\_T2\_TRGO\ \ \ \ \ \ \ ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG3\_T2\_CC4\ \ \ \ \ \ \ \ ADC\_EXTERNALTRIGCONV\_T2\_CC4}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG4\_T22\_TRGO\ \ \ \ \ \ ADC\_EXTERNALTRIGCONV\_T22\_TRGO}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG7\_EXT\_IT11\ \ \ \ \ \ ADC\_EXTERNALTRIGCONV\_EXT\_IT11}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ ADC\_CLOCK\_ASYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CLOCK\_ASYNC\_DIV1}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG\_EDGE\_NONE\ \ \ \ \ \ ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG\_EDGE\_RISING\ \ \ \ ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG\_EDGE\_FALLING\ \ \ ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ ADC\_EXTERNALTRIG\_EDGE\_RISINGFALLING\ ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ ADC\_SAMPLETIME\_2CYCLE\_5\ \ \ \ \ \ \ \ \ ADC\_SAMPLETIME\_2CYCLES\_5}}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_STATE\_BUSY\_REG\ \ \ \ \ \ \ \ \ \ HAL\_ADC\_STATE\_REG\_BUSY}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_STATE\_BUSY\_INJ\ \ \ \ \ \ \ \ \ \ HAL\_ADC\_STATE\_INJ\_BUSY}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_STATE\_EOC\_REG\ \ \ \ \ \ \ \ \ \ \ HAL\_ADC\_STATE\_REG\_EOC}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_STATE\_EOC\_INJ\ \ \ \ \ \ \ \ \ \ \ HAL\_ADC\_STATE\_INJ\_EOC}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_STATE\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_ADC\_STATE\_ERROR\_INTERNAL}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_STATE\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_ADC\_STATE\_BUSY\_INTERNAL}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_STATE\_AWD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_ADC\_STATE\_AWD1}}
\DoxyCodeLine{00105\ }
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_VBAT\_DIV4\ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_VBAT}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ ADC\_SAMPLETIME\_5CYCLE\ \ \ \ \ \ \ \ \ \ \ ADC\_SAMPLETIME\_5CYCLES}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ ADC\_SAMPLETIME\_391CYCLES\_5\ \ \ \ \ \ ADC\_SAMPLETIME\_391CYCLES}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#define\ ADC4\_SAMPLETIME\_160CYCLES\_5\ \ \ \ \ ADC4\_SAMPLETIME\_814CYCLES\_5}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00115\ }
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_CEC\_GET\_IT\ \_\_HAL\_CEC\_GET\_FLAG}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ COMP\_WINDOWMODE\_DISABLED\ \ \ \ \ \ \ COMP\_WINDOWMODE\_DISABLE}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ COMP\_WINDOWMODE\_ENABLED\ \ \ \ \ \ \ \ COMP\_WINDOWMODE\_ENABLE}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ COMP\_EXTI\_LINE\_COMP1\_EVENT\ \ \ \ \ COMP\_EXTI\_LINE\_COMP1}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ COMP\_EXTI\_LINE\_COMP2\_EVENT\ \ \ \ \ COMP\_EXTI\_LINE\_COMP2}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ COMP\_EXTI\_LINE\_COMP3\_EVENT\ \ \ \ \ COMP\_EXTI\_LINE\_COMP3}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ COMP\_EXTI\_LINE\_COMP4\_EVENT\ \ \ \ \ COMP\_EXTI\_LINE\_COMP4}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ COMP\_EXTI\_LINE\_COMP5\_EVENT\ \ \ \ \ COMP\_EXTI\_LINE\_COMP5}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ COMP\_EXTI\_LINE\_COMP6\_EVENT\ \ \ \ \ COMP\_EXTI\_LINE\_COMP6}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ COMP\_EXTI\_LINE\_COMP7\_EVENT\ \ \ \ \ COMP\_EXTI\_LINE\_COMP7}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#if\ defined(STM32L0)}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ COMP\_LPTIMCONNECTION\_ENABLED\ \ \ ((uint32\_t)0x00000003U)\ \ \ \ }}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ COMP\_OUTPUT\_COMP6TIM2OCREFCLR\ \ COMP\_OUTPUT\_COMP6\_TIM2OCREFCLR}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#if\ defined(STM32F373xC)\ ||\ defined(STM32F378xx)}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ COMP\_OUTPUT\_TIM3IC1\ \ \ \ \ \ \ \ \ \ \ \ COMP\_OUTPUT\_COMP1\_TIM3IC1}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ COMP\_OUTPUT\_TIM3OCREFCLR\ \ \ \ \ \ \ COMP\_OUTPUT\_COMP1\_TIM3OCREFCLR}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F373xC\ ||\ STM32F378xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#if\ defined(STM32L0)\ ||\ defined(STM32L4)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ COMP\_WINDOWMODE\_ENABLE\ \ \ \ \ \ \ \ \ COMP\_WINDOWMODE\_COMP1\_INPUT\_PLUS\_COMMON}}
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ COMP\_NONINVERTINGINPUT\_IO1\ \ \ \ \ \ COMP\_INPUT\_PLUS\_IO1}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ COMP\_NONINVERTINGINPUT\_IO2\ \ \ \ \ \ COMP\_INPUT\_PLUS\_IO2}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ COMP\_NONINVERTINGINPUT\_IO3\ \ \ \ \ \ COMP\_INPUT\_PLUS\_IO3}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ COMP\_NONINVERTINGINPUT\_IO4\ \ \ \ \ \ COMP\_INPUT\_PLUS\_IO4}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ COMP\_NONINVERTINGINPUT\_IO5\ \ \ \ \ \ COMP\_INPUT\_PLUS\_IO5}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ COMP\_NONINVERTINGINPUT\_IO6\ \ \ \ \ \ COMP\_INPUT\_PLUS\_IO6}}
\DoxyCodeLine{00160\ }
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_1\_4VREFINT\ \ COMP\_INPUT\_MINUS\_1\_4VREFINT}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_1\_2VREFINT\ \ COMP\_INPUT\_MINUS\_1\_2VREFINT}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_3\_4VREFINT\ \ COMP\_INPUT\_MINUS\_3\_4VREFINT}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_VREFINT\ \ \ \ \ COMP\_INPUT\_MINUS\_VREFINT}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_DAC1\_CH1\ \ \ \ COMP\_INPUT\_MINUS\_DAC1\_CH1}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_DAC1\_CH2\ \ \ \ COMP\_INPUT\_MINUS\_DAC1\_CH2}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_DAC1\ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_DAC1\_CH1}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_DAC2\ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_DAC1\_CH2}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_IO1\ \ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_IO1}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#if\ defined(STM32L0)}}
\DoxyCodeLine{00171\ \textcolor{comment}{/*\ Issue\ fixed\ on\ STM32L0\ COMP\ driver:\ only\ 2\ dedicated\ IO\ (IO1\ and\ IO2),\ \ \ \ \ */}}
\DoxyCodeLine{00172\ \textcolor{comment}{/*\ IO2\ was\ wrongly\ assigned\ to\ IO\ shared\ with\ DAC\ and\ IO3\ was\ corresponding\ \ \ */}}
\DoxyCodeLine{00173\ \textcolor{comment}{/*\ to\ the\ second\ dedicated\ IO\ (only\ for\ COMP2).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_IO2\ \ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_DAC1\_CH2}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_IO3\ \ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_IO2}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_IO2\ \ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_IO2}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_IO3\ \ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_IO3}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_IO4\ \ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_IO4}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ COMP\_INVERTINGINPUT\_IO5\ \ \ \ \ \ \ \ \ COMP\_INPUT\_MINUS\_IO5}}
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ COMP\_OUTPUTLEVEL\_LOW\ \ \ \ \ \ \ \ \ \ \ \ COMP\_OUTPUT\_LEVEL\_LOW}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ COMP\_OUTPUTLEVEL\_HIGH\ \ \ \ \ \ \ \ \ \ \ COMP\_OUTPUT\_LEVEL\_HIGH}}
\DoxyCodeLine{00185\ }
\DoxyCodeLine{00186\ \textcolor{comment}{/*\ Note:\ Literal\ "{}COMP\_FLAG\_LOCK"{}\ kept\ for\ legacy\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00187\ \textcolor{comment}{/*\ \ \ \ \ \ \ To\ check\ COMP\ lock\ state,\ use\ macro\ "{}\_\_HAL\_COMP\_IS\_LOCKED()"{}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#if\ defined(COMP\_CSR\_LOCK)}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ COMP\_FLAG\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_LOCK}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#elif\ defined(COMP\_CSR\_COMP1LOCK)}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ COMP\_FLAG\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMP1LOCK}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#elif\ defined(COMP\_CSR\_COMPxLOCK)}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ COMP\_FLAG\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_COMPxLOCK}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00195\ }
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#if\ defined(STM32L4)}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ COMP\_BLANKINGSRCE\_TIM1OC5\ \ \ \ \ \ \ \ COMP\_BLANKINGSRC\_TIM1\_OC5\_COMP1}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ COMP\_BLANKINGSRCE\_TIM2OC3\ \ \ \ \ \ \ \ COMP\_BLANKINGSRC\_TIM2\_OC3\_COMP1}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ COMP\_BLANKINGSRCE\_TIM3OC3\ \ \ \ \ \ \ \ COMP\_BLANKINGSRC\_TIM3\_OC3\_COMP1}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ COMP\_BLANKINGSRCE\_TIM3OC4\ \ \ \ \ \ \ \ COMP\_BLANKINGSRC\_TIM3\_OC4\_COMP2}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ COMP\_BLANKINGSRCE\_TIM8OC5\ \ \ \ \ \ \ \ COMP\_BLANKINGSRC\_TIM8\_OC5\_COMP2}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ COMP\_BLANKINGSRCE\_TIM15OC1\ \ \ \ \ \ \ COMP\_BLANKINGSRC\_TIM15\_OC1\_COMP2}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ COMP\_BLANKINGSRCE\_NONE\ \ \ \ \ \ \ \ \ \ \ COMP\_BLANKINGSRC\_NONE}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00205\ }
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#if\ defined(STM32L0)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ COMP\_MODE\_HIGHSPEED\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_POWERMODE\_MEDIUMSPEED}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ COMP\_MODE\_LOWSPEED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_POWERMODE\_ULTRALOWPOWER}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ COMP\_MODE\_HIGHSPEED\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_POWERMODE\_HIGHSPEED}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ COMP\_MODE\_MEDIUMSPEED\ \ \ \ \ \ \ \ \ \ \ \ COMP\_POWERMODE\_MEDIUMSPEED}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ COMP\_MODE\_LOWPOWER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_POWERMODE\_LOWPOWER}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ COMP\_MODE\_ULTRALOWPOWER\ \ \ \ \ \ \ \ \ \ COMP\_POWERMODE\_ULTRALOWPOWER}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00215\ }
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_CORTEX\_SYSTICKCLK\_CONFIG\ HAL\_SYSTICK\_CLKSourceConfig}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ \ MPU\_DEVICE\_nGnRnE\ \ \ \ \ \ \ \ \ \ MPU\_DEVICE\_NGNRNE}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ \ MPU\_DEVICE\_nGnRE\ \ \ \ \ \ \ \ \ \ \ MPU\_DEVICE\_NGNRE}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ \ MPU\_DEVICE\_nGRE\ \ \ \ \ \ \ \ \ \ \ \ MPU\_DEVICE\_NGRE}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#if\ defined(STM32C0)}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ HAL\_CRC\_Input\_Data\_Reverse\ \ \ HAL\_CRCEx\_Input\_Data\_Reverse\ \ \ \ }}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ HAL\_CRC\_Output\_Data\_Reverse\ \ HAL\_CRCEx\_Output\_Data\_Reverse\ \ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ CRC\_OUTPUTDATA\_INVERSION\_DISABLED\ \ \ \ CRC\_OUTPUTDATA\_INVERSION\_DISABLE}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ CRC\_OUTPUTDATA\_INVERSION\_ENABLED\ \ \ \ \ CRC\_OUTPUTDATA\_INVERSION\_ENABLE}}
\DoxyCodeLine{00252\ }
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ DAC1\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CHANNEL\_1}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ DAC1\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CHANNEL\_2}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ DAC2\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CHANNEL\_1}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ DAC\_WAVE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ DAC\_WAVE\_NOISE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_0}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ DAC\_WAVE\_TRIANGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_1}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ DAC\_WAVEGENERATION\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_WAVE\_NONE}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ DAC\_WAVEGENERATION\_NOISE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_WAVE\_NOISE}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ DAC\_WAVEGENERATION\_TRIANGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_WAVE\_TRIANGLE}}
\DoxyCodeLine{00270\ }
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#if\ defined(STM32G4)\ ||\ defined(STM32H7)\ ||\ defined\ (STM32U5)}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ DAC\_CHIPCONNECT\_DISABLE\ \ \ \ \ \ \ DAC\_CHIPCONNECT\_EXTERNAL}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ DAC\_CHIPCONNECT\_ENABLE\ \ \ \ \ \ \ \ DAC\_CHIPCONNECT\_INTERNAL}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00275\ }
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ DAC\_TRIGGER\_STOP\_LPTIM1\_OUT\ \ DAC\_TRIGGER\_STOP\_LPTIM1\_CH1}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ DAC\_TRIGGER\_STOP\_LPTIM3\_OUT\ \ DAC\_TRIGGER\_STOP\_LPTIM3\_CH1}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ DAC\_TRIGGER\_LPTIM1\_OUT\ \ \ \ \ \ \ DAC\_TRIGGER\_LPTIM1\_CH1}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ DAC\_TRIGGER\_LPTIM3\_OUT\ \ \ \ \ \ \ DAC\_TRIGGER\_LPTIM3\_CH1}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00282\ }
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#if\ defined(STM32L1)\ ||\ defined(STM32L4)\ ||\ defined(STM32G0)\ ||\ defined(STM32L5)\ ||\ defined(STM32H7)\ ||\ defined(STM32F4)\ ||\ defined(STM32G4)}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ HAL\_DAC\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ HAL\_DAC\_MSPINIT\_CB\_ID}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ HAL\_DAC\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ HAL\_DAC\_MSPDEINIT\_CB\_ID}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00287\ }
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_ADC\_DMA\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_ADC\_DMA\_CH2}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_USART1\_TX\_DMA\_CH4\ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_USART1\_TX\_DMA\_CH4}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_USART1\_RX\_DMA\_CH5\ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_USART1\_RX\_DMA\_CH5}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_TIM16\_DMA\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_TIM16\_DMA\_CH4}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_TIM17\_DMA\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_TIM17\_DMA\_CH2}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_USART3\_DMA\_CH32\ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_USART3\_DMA\_CH32}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_TIM16\_DMA\_CH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_TIM16\_DMA\_CH6}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_TIM17\_DMA\_CH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_TIM17\_DMA\_CH7}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_SPI2\_DMA\_CH67\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_SPI2\_DMA\_CH67}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_USART2\_DMA\_CH67\ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_USART2\_DMA\_CH67}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_I2C1\_DMA\_CH76\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_I2C1\_DMA\_CH76}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_TIM1\_DMA\_CH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_TIM1\_DMA\_CH6}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_TIM2\_DMA\_CH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_TIM2\_DMA\_CH7}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ HAL\_REMAPDMA\_TIM3\_DMA\_CH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REMAP\_TIM3\_DMA\_CH6}}
\DoxyCodeLine{00309\ }
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ IS\_HAL\_REMAPDMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_DMA\_REMAP}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPDMA\_CHANNEL\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_DMA\_REMAP\_CHANNEL\_ENABLE}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPDMA\_CHANNEL\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_DMA\_REMAP\_CHANNEL\_DISABLE}}
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#if\ defined(STM32L4)}}
\DoxyCodeLine{00315\ }
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI0}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI1}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI2}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI3}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI4}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI5}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI6}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI7}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI8}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI9}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI10\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI10}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI11\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI11}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI12\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI12}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI13\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI13}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI14\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI14}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI15\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI15}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH0\_EVT\ \ HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH0\_EVT}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH1\_EVT\ \ HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH1\_EVT}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH2\_EVT\ \ HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH2\_EVT}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH3\_EVT\ \ HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH3\_EVT}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM1\_OUT\ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_LPTIM1\_OUT}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM2\_OUT\ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_LPTIM2\_OUT}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DSI\_TE\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_DSI\_TE}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DSI\_EOT\ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_DSI\_EOT}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMA2D\_EOT\ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_DMA2D\_EOT}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_LTDC\_IT\ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_LTDC\_IT}}
\DoxyCodeLine{00342\ }
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_NO\_EVENT\ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_NO\_EVENT}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_RISING\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_RISING}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_FALLING\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_FALLING}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_RISING\_FALLING\ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_RISING\_FALLING}}
\DoxyCodeLine{00347\ }
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#if\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DCMI\_PSSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REQUEST\_DCMI}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00351\ }
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00353\ }
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#if\ defined(STM32G0)}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC1\_CHANNEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REQUEST\_DAC1\_CH1}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC1\_CHANNEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REQUEST\_DAC1\_CH2}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM16\_TRIG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REQUEST\_TIM16\_COM}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_TIM17\_TRIG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_REQUEST\_TIM17\_COM}}
\DoxyCodeLine{00359\ }
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#define\ LL\_DMAMUX\_REQ\_TIM16\_TRIG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_DMAMUX\_REQ\_TIM16\_COM}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ LL\_DMAMUX\_REQ\_TIM17\_TRIG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_DMAMUX\_REQ\_TIM17\_COM}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00363\ }
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{00365\ }
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC1\ DMA\_REQUEST\_DAC1\_CH1}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ DMA\_REQUEST\_DAC2\ DMA\_REQUEST\_DAC1\_CH2}}
\DoxyCodeLine{00368\ }
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ BDMA\_REQUEST\_LP\_UART1\_RX\ BDMA\_REQUEST\_LPUART1\_RX}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ BDMA\_REQUEST\_LP\_UART1\_TX\ BDMA\_REQUEST\_LPUART1\_TX}}
\DoxyCodeLine{00371\ }
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH0\_EVT\ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH0\_EVT}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH1\_EVT\ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH1\_EVT}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH2\_EVT\ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH2\_EVT}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM1\_OUT\ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_LPTIM1\_OUT}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM2\_OUT\ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_LPTIM2\_OUT}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM3\_OUT\ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_LPTIM3\_OUT}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_EXTI0}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX1\_REQUEST\_GEN\_TIM12\_TRGO\ \ \ \ \ \ \ \ \ HAL\_DMAMUX1\_REQ\_GEN\_TIM12\_TRGO}}
\DoxyCodeLine{00380\ }
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH0\_EVT\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH0\_EVT}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH1\_EVT\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH1\_EVT}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH2\_EVT\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH2\_EVT}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH3\_EVT\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH3\_EVT}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH4\_EVT\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH4\_EVT}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH5\_EVT\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH5\_EVT}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH6\_EVT\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH6\_EVT}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_RX\_WKUP\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_RX\_WKUP}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_TX\_WKUP\ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_TX\_WKUP}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM2\_WKUP\ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPTIM2\_WKUP}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM2\_OUT\ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPTIM2\_OUT}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM3\_WKUP\ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPTIM3\_WKUP}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM3\_OUT\ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPTIM3\_OUT}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM4\_WKUP\ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPTIM4\_WKUP}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM5\_WKUP\ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPTIM5\_WKUP}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_I2C4\_WKUP\ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_I2C4\_WKUP}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_SPI6\_WKUP\ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_SPI6\_WKUP}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_COMP1\_OUT\ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_COMP1\_OUT}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_COMP2\_OUT\ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_COMP2\_OUT}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_RTC\_WKUP\ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_RTC\_WKUP}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_EXTI0}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_EXTI2}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_I2C4\_IT\_EVT\ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_I2C4\_IT\_EVT}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_SPI6\_IT\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_SPI6\_IT}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_TX\_IT\ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_TX\_IT}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_RX\_IT\ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_RX\_IT}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_ADC3\_IT\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_ADC3\_IT}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_ADC3\_AWD1\_OUT\ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_ADC3\_AWD1\_OUT}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_BDMA\_CH0\_IT\ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_BDMA\_CH0\_IT}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX2\_REQUEST\_GEN\_BDMA\_CH1\_IT\ \ \ \ \ \ \ \ HAL\_DMAMUX2\_REQ\_GEN\_BDMA\_CH1\_IT}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_NO\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_NO\_EVENT}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_RISING}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_FALLING}}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ HAL\_DMAMUX\_REQUEST\_GEN\_RISING\_FALLING\ \ \ \ \ \ HAL\_DMAMUX\_REQ\_GEN\_RISING\_FALLING}}
\DoxyCodeLine{00416\ }
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ DFSDM\_FILTER\_EXT\_TRIG\_LPTIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DFSDM\_FILTER\_EXT\_TRIG\_LPTIM1\_OUT}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ DFSDM\_FILTER\_EXT\_TRIG\_LPTIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DFSDM\_FILTER\_EXT\_TRIG\_LPTIM2\_OUT}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ DFSDM\_FILTER\_EXT\_TRIG\_LPTIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DFSDM\_FILTER\_EXT\_TRIG\_LPTIM3\_OUT}}
\DoxyCodeLine{00420\ }
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#define\ DAC\_TRIGGER\_LP1\_OUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_TRIGGER\_LPTIM1\_OUT}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#define\ DAC\_TRIGGER\_LP2\_OUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_TRIGGER\_LPTIM2\_OUT}}
\DoxyCodeLine{00423\ }
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00425\ }
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#define\ GPDMA1\_REQUEST\_DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPDMA1\_REQUEST\_DCMI\_PSSI}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAM\_BYTE}}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_HALFWORD\ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAM\_HALFWORD}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_WORD\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAM\_WORD}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_DOUBLEWORD\ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAM\_DOUBLEWORD}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#define\ TYPEERASE\_SECTORS\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEERASE\_SECTORS}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ TYPEERASE\_PAGES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEERASE\_PAGES}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#define\ TYPEERASE\_PAGEERASE\ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEERASE\_PAGES}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ TYPEERASE\_MASSERASE\ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEERASE\_MASSERASE}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ WRPSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_WRPSTATE\_DISABLE}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ WRPSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_WRPSTATE\_ENABLE}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ HAL\_FLASH\_TIMEOUT\_VALUE\ \ \ \ \ \ \ FLASH\_TIMEOUT\_VALUE}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\#define\ OBEX\_PCROP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPTIONBYTE\_PCROP}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#define\ OBEX\_BOOTCONFIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPTIONBYTE\_BOOTCONFIG}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#define\ PCROPSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ OB\_PCROP\_STATE\_DISABLE}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#define\ PCROPSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ OB\_PCROP\_STATE\_ENABLE}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\#define\ TYPEERASEDATA\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEERASEDATA\_BYTE}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#define\ TYPEERASEDATA\_HALFWORD\ \ \ \ \ \ \ \ FLASH\_TYPEERASEDATA\_HALFWORD}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ TYPEERASEDATA\_WORD\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEERASEDATA\_WORD}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ TYPEPROGRAMDATA\_BYTE\ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAMDATA\_BYTE}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ TYPEPROGRAMDATA\_HALFWORD\ \ \ \ \ \ FLASH\_TYPEPROGRAMDATA\_HALFWORD}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ TYPEPROGRAMDATA\_WORD\ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAMDATA\_WORD}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ TYPEPROGRAMDATA\_FASTBYTE\ \ \ \ \ \ FLASH\_TYPEPROGRAMDATA\_FASTBYTE}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ TYPEPROGRAMDATA\_FASTHALFWORD\ \ FLASH\_TYPEPROGRAMDATA\_FASTHALFWORD}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ TYPEPROGRAMDATA\_FASTWORD\ \ \ \ \ \ FLASH\_TYPEPROGRAMDATA\_FASTWORD}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ PAGESIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_PAGE\_SIZE}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_FASTBYTE\ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAM\_BYTE}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_FASTHALFWORD\ \ \ \ \ \ FLASH\_TYPEPROGRAM\_HALFWORD}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_FASTWORD\ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAM\_WORD}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ VOLTAGE\_RANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_VOLTAGE\_RANGE\_1}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#define\ VOLTAGE\_RANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_VOLTAGE\_RANGE\_2}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ VOLTAGE\_RANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_VOLTAGE\_RANGE\_3}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ VOLTAGE\_RANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_VOLTAGE\_RANGE\_4}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_FAST\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_TYPEPROGRAM\_FAST}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#define\ TYPEPROGRAM\_FAST\_AND\_LAST\ \ \ \ \ FLASH\_TYPEPROGRAM\_FAST\_AND\_LAST}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#define\ WRPAREA\_BANK1\_AREAA\ \ \ \ \ \ \ \ \ \ \ OB\_WRPAREA\_BANK1\_AREAA}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ WRPAREA\_BANK1\_AREAB\ \ \ \ \ \ \ \ \ \ \ OB\_WRPAREA\_BANK1\_AREAB}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ WRPAREA\_BANK2\_AREAA\ \ \ \ \ \ \ \ \ \ \ OB\_WRPAREA\_BANK2\_AREAA}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ WRPAREA\_BANK2\_AREAB\ \ \ \ \ \ \ \ \ \ \ OB\_WRPAREA\_BANK2\_AREAB}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ IWDG\_STDBY\_FREEZE\ \ \ \ \ \ \ \ \ \ \ \ \ OB\_IWDG\_STDBY\_FREEZE}}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#define\ IWDG\_STDBY\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ OB\_IWDG\_STDBY\_RUN}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ IWDG\_STOP\_FREEZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_IWDG\_STOP\_FREEZE}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ IWDG\_STOP\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_IWDG\_STOP\_RUN}}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_NONE}}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_RD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_RD}}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_PROG}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_PGP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_PGS}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_WRP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_WRP}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_OPTV\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_OPTV}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_OPTVUSR\ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_OPTVUSR}}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_PROG\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_PROG}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_OP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_OPERATION}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_PGA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_PGA}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_SIZE}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_SIZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_SIZE}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_PGS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_PGS}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_MIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_MIS}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_FAST\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_FAST}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_FWWERR\ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_FWWERR}}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_NOTZERO\ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_NOTZERO}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_OPERATION\ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_OPERATION}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ FLASH\_ERROR\_ERS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FLASH\_ERROR\_ERS}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ OB\_WDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_IWDG\_SW}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ OB\_WDG\_HW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_IWDG\_HW}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ OB\_SDADC12\_VDD\_MONITOR\_SET\ \ \ \ OB\_SDACD\_VDD\_MONITOR\_SET}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ OB\_SDADC12\_VDD\_MONITOR\_RESET\ \ OB\_SDACD\_VDD\_MONITOR\_RESET}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ OB\_RAM\_PARITY\_CHECK\_SET\ \ \ \ \ \ \ OB\_SRAM\_PARITY\_SET}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ OB\_RAM\_PARITY\_CHECK\_RESET\ \ \ \ \ OB\_SRAM\_PARITY\_RESET}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#define\ IS\_OB\_SDADC12\_VDD\_MONITOR\ \ \ \ \ IS\_OB\_SDACD\_VDD\_MONITOR}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ OB\_RDP\_LEVEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_RDP\_LEVEL\_0}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#define\ OB\_RDP\_LEVEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_RDP\_LEVEL\_1}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ OB\_RDP\_LEVEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_RDP\_LEVEL\_2}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#if\ defined(STM32G0)\ ||\ defined(STM32C0)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#define\ OB\_BOOT\_LOCK\_DISABLE\ \ \ \ \ \ \ \ \ \ OB\_BOOT\_ENTRY\_FORCED\_NONE}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ OB\_BOOT\_LOCK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ OB\_BOOT\_ENTRY\_FORCED\_FLASH}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ OB\_BOOT\_ENTRY\_FORCED\_NONE\ \ \ \ \ OB\_BOOT\_LOCK\_DISABLE}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ OB\_BOOT\_ENTRY\_FORCED\_FLASH\ \ \ \ OB\_BOOT\_LOCK\_ENABLE}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\#define\ FLASH\_FLAG\_SNECCE\_BANK1RR\ \ \ \ \ FLASH\_FLAG\_SNECCERR\_BANK1}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#define\ FLASH\_FLAG\_DBECCE\_BANK1RR\ \ \ \ \ FLASH\_FLAG\_DBECCERR\_BANK1}}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ FLASH\_FLAG\_STRBER\_BANK1R\ \ \ \ \ \ FLASH\_FLAG\_STRBERR\_BANK1}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ FLASH\_FLAG\_SNECCE\_BANK2RR\ \ \ \ \ FLASH\_FLAG\_SNECCERR\_BANK2}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ FLASH\_FLAG\_DBECCE\_BANK2RR\ \ \ \ \ FLASH\_FLAG\_DBECCERR\_BANK2}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ FLASH\_FLAG\_STRBER\_BANK2R\ \ \ \ \ \ FLASH\_FLAG\_STRBERR\_BANK2}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#define\ FLASH\_FLAG\_WDW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_FLAG\_WBNE}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ OB\_WRP\_SECTOR\_All\ \ \ \ \ \ \ \ \ \ \ \ \ OB\_WRP\_SECTOR\_ALL}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#define\ OB\_USER\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ OB\_USER\_NRST\_STOP}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#define\ OB\_USER\_nRST\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ OB\_USER\_NRST\_STDBY}}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#define\ OB\_USER\_nRST\_SHDW\ \ \ \ \ \ \ \ \ \ \ \ \ OB\_USER\_NRST\_SHDW}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#define\ OB\_USER\_nSWBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_USER\_NSWBOOT0}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ OB\_USER\_nBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_USER\_NBOOT0}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#define\ OB\_nBOOT0\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_NBOOT0\_RESET}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ OB\_nBOOT0\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OB\_NBOOT0\_SET}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00534\ }
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPEG\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_JPGDECEN\_CLK\_ENABLE}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPEG\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_JPGDECEN\_CLK\_DISABLE}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPEG\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_JPGDECRST\_FORCE\_RESET}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPEG\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_JPGDECRST\_RELEASE\_RESET}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPEG\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPEG\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00551\ }
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PA9\ \ \ \ I2C\_FASTMODEPLUS\_PA9}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PA10\ \ \ I2C\_FASTMODEPLUS\_PA10}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB6\ \ \ \ I2C\_FASTMODEPLUS\_PB6}}
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB7\ \ \ \ I2C\_FASTMODEPLUS\_PB7}}
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB8\ \ \ \ I2C\_FASTMODEPLUS\_PB8}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB9\ \ \ \ I2C\_FASTMODEPLUS\_PB9}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C1\ \ \ \ \ \ \ I2C\_FASTMODEPLUS\_I2C1}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C2\ \ \ \ \ \ \ I2C\_FASTMODEPLUS\_I2C2}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_FASTMODEPLUS\_I2C3\ \ \ \ \ \ \ I2C\_FASTMODEPLUS\_I2C3}}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#if\ defined(STM32G4)}}
\DoxyCodeLine{00570\ }
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_EnableIOAnalogSwitchBooster\ \ \ \ HAL\_SYSCFG\_EnableIOSwitchBooster}}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_DisableIOAnalogSwitchBooster\ \ \ HAL\_SYSCFG\_DisableIOSwitchBooster}}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_EnableIOAnalogSwitchVDD\ \ \ \ \ \ \ \ HAL\_SYSCFG\_EnableIOSwitchVDD}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ HAL\_SYSCFG\_DisableIOAnalogSwitchVDD\ \ \ \ \ \ \ HAL\_SYSCFG\_DisableIOSwitchVDD}}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00576\ }
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#if\ defined(STM32L4)\ ||\ defined(STM32F7)\ ||\ defined(STM32H7)\ ||\ defined(STM32G4)}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE\ \ \ \ \ \ \ FMC\_NAND\_WAIT\_FEATURE\_DISABLE}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE\ \ \ \ \ \ \ \ FMC\_NAND\_WAIT\_FEATURE\_ENABLE}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_MEM\_BUS\_WIDTH\_8}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_MEM\_BUS\_WIDTH\_16}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#elif\ defined(STM32F1)\ ||\ defined(STM32F2)\ ||\ defined(STM32F3)\ ||\ defined(STM32F4)}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_WAIT\_FEATURE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_WAIT\_FEATURE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_TYPEDEF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_TypeDef}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_EXTENDED\_TYPEDEF\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_EXTENDED\_TypeDef}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ GET\_GPIO\_SOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_GET\_INDEX}}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ GET\_GPIO\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_GET\_INDEX}}
\DoxyCodeLine{00615\ }
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#if\ defined(STM32F4)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_SDMMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF12\_SDIO}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_SDMMC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF12\_SDIO}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00620\ }
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#if\ defined(STM32F7)}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_SDMMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00625\ }
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#if\ defined(STM32L4)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_SDMMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00630\ }
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ GPIO\_AF7\_SDIO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF7\_SDMMC1}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ GPIO\_AF8\_SDIO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF8\_SDMMC1}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_SDIO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ GPIO\_AF9\_SDIO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF9\_SDMMC2}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ GPIO\_AF10\_SDIO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF10\_SDMMC2}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ GPIO\_AF11\_SDIO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF11\_SDMMC2}}
\DoxyCodeLine{00638\ }
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#if\ defined\ (STM32H743xx)\ ||\ defined\ (STM32H753xx)\ \ ||\ defined\ (STM32H750xx)\ ||\ defined\ (STM32H742xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ \ \ \ defined\ (STM32H745xx)\ ||\ defined\ (STM32H755xx)\ \ ||\ defined\ (STM32H747xx)\ ||\ defined\ (STM32H757xx)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\#define\ GPIO\_AF10\_OTG2\_HS\ \ GPIO\_AF10\_OTG2\_FS}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\#define\ GPIO\_AF10\_OTG1\_FS\ \ GPIO\_AF10\_OTG1\_HS}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ GPIO\_AF12\_OTG2\_FS\ \ GPIO\_AF12\_OTG1\_FS}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*STM32H743xx\ ||\ STM32H753xx\ ||\ STM32H750xx\ ||\ STM32H742xx\ ||\ STM32H745xx\ ||\ STM32H755xx\ ||\ STM32H747xx\ ||\ STM32H757xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00646\ }
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ GPIO\_AF0\_LPTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF0\_LPTIM1}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ GPIO\_AF1\_LPTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF1\_LPTIM1}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#define\ GPIO\_AF2\_LPTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF2\_LPTIM1}}
\DoxyCodeLine{00650\ }
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#if\ defined(STM32L0)\ ||\ defined(STM32L4)\ ||\ defined(STM32F4)\ ||\ defined(STM32F2)\ ||\ defined(STM32F7)\ ||\ defined(STM32G4)\ ||\ defined(STM32H7)\ ||\ defined(STM32WB)\ ||\ defined(STM32U5)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_SPEED\_FREQ\_LOW}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_MEDIUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_SPEED\_FREQ\_MEDIUM}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_FAST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_SPEED\_FREQ\_HIGH}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_SPEED\_FREQ\_VERY\_HIGH}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L0\ ||\ STM32L4\ ||\ STM32F4\ ||\ STM32F2\ ||\ STM32F7\ ||\ STM32G4\ ||\ STM32H7\ ||\ STM32WB\ ||\ STM32U5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00657\ }
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#if\ defined(STM32L1)}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_VERY\_LOW\ \ \ \ GPIO\_SPEED\_FREQ\_LOW}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_LOW\ \ \ \ \ \ \ \ \ GPIO\_SPEED\_FREQ\_MEDIUM}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_MEDIUM\ \ \ \ \ \ GPIO\_SPEED\_FREQ\_HIGH}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_HIGH\ \ \ \ \ \ \ \ GPIO\_SPEED\_FREQ\_VERY\_HIGH}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00664\ }
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#if\ defined(STM32F0)\ ||\ defined(STM32F3)\ ||\ defined(STM32F1)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_LOW\ \ \ \ GPIO\_SPEED\_FREQ\_LOW}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_MEDIUM\ GPIO\_SPEED\_FREQ\_MEDIUM}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ \ GPIO\_SPEED\_HIGH\ \ \ GPIO\_SPEED\_FREQ\_HIGH}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F0\ ||\ STM32F3\ ||\ STM32F1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00670\ }
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ GPIO\_AF6\_DFSDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF6\_DFSDM1}}
\DoxyCodeLine{00672\ }
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ GPIO\_AF0\_RTC\_50Hz\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF0\_RTC\_50HZ}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ GPIO\_AF0\_S2DSTOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF0\_SRDSTOP}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ GPIO\_AF11\_LPGPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AF11\_LPGPIO1}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ GTZC\_PERIPH\_DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_PERIPH\_DCMI\_PSSI}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_DISABLED\ \ \ \ \ \ \ \ \ \ \ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DISABLED}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT1\_EEV68\ \ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT1\_EEV6}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT2\_EEV68\ \ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT2\_EEV6}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDBOTH\_EEV68\ \ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDBOTH\_EEV6}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_BALANCED\_EEV68\ \ \ \ \ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_BALANCED\_EEV6}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT1\_DEEV79\ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT1\_DEEV7}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT2\_DEEV79\ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT2\_DEEV7}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDBOTH\_EEV79\ \ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDBOTH\_EEV7}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMDELAYEDPROTECTION\_BALANCED\_EEV79\ \ \ \ \ HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_BALANCED\_EEV7}}
\DoxyCodeLine{00706\ }
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_SetCounter\ \ \ \ \ \ \ \ \_\_HAL\_HRTIM\_SETCOUNTER}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_GetCounter\ \ \ \ \ \ \ \ \_\_HAL\_HRTIM\_GETCOUNTER}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_SetPeriod\ \ \ \ \ \ \ \ \ \_\_HAL\_HRTIM\_SETPERIOD}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_GetPeriod\ \ \ \ \ \ \ \ \ \_\_HAL\_HRTIM\_GETPERIOD}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_SetClockPrescaler\ \_\_HAL\_HRTIM\_SETCLOCKPRESCALER}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_GetClockPrescaler\ \_\_HAL\_HRTIM\_GETCLOCKPRESCALER}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_SetCompare\ \ \ \ \ \ \ \ \_\_HAL\_HRTIM\_SETCOMPARE}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ \_\_HAL\_HRTIM\_GetCompare\ \ \ \ \ \ \ \ \_\_HAL\_HRTIM\_GETCOMPARE}}
\DoxyCodeLine{00715\ }
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#if\ defined(STM32G4)}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_ExternalEventCounterConfig\ \ \ \ HAL\_HRTIM\_ExtEventCounterConfig}}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_ExternalEventCounterEnable\ \ \ \ HAL\_HRTIM\_ExtEventCounterEnable}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_ExternalEventCounterDisable\ \ \ HAL\_HRTIM\_ExtEventCounterDisable}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_ExternalEventCounterReset\ \ \ \ \ HAL\_HRTIM\_ExtEventCounterReset}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMEEVENT\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EVENTCOUNTER\_A}}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMEEVENT\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HRTIM\_EVENTCOUNTER\_B}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMEEVENTRESETMODE\_UNCONDITIONAL\ \ HRTIM\_EVENTCOUNTER\_RSTMODE\_UNCONDITIONAL}}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ HRTIM\_TIMEEVENTRESETMODE\_CONDITIONAL\ \ \ \ HRTIM\_EVENTCOUNTER\_RSTMODE\_CONDITIONAL}}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00726\ }
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV1\_TIMBCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV2\_TIMBCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV3\_TIMCCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV4\_TIMCCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV5\_TIMDCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV6\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV7\_TIMECMP3\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV8\_TIMECMP4\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMAEV9\_TIMFCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV1\_TIMACMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV2\_TIMACMP2\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV3\_TIMCCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV4\_TIMCCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV5\_TIMDCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV6\_TIMDCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV7\_TIMECMP1\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV8\_TIMECMP2\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMBEV9\_TIMFCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV1\_TIMACMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV2\_TIMACMP2\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV3\_TIMBCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV4\_TIMBCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV5\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV6\_TIMDCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV7\_TIMECMP3\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV8\_TIMECMP4\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMCEV9\_TIMFCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV1\_TIMACMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV2\_TIMACMP4\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV3\_TIMBCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV4\_TIMBCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV5\_TIMCCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV6\_TIMECMP1\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV7\_TIMECMP4\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV8\_TIMFCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMDEV9\_TIMFCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV1\_TIMACMP4\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV2\_TIMBCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV3\_TIMBCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV4\_TIMCCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV5\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV6\_TIMDCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV7\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV8\_TIMFCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMEEV9\_TIMFCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV1\_TIMACMP3\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV2\_TIMBCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV3\_TIMBCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV4\_TIMCCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV5\_TIMCCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV6\_TIMDCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV7\_TIMDCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV8\_TIMECMP2\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTSET\_TIMFEV9\_TIMECMP3\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00782\ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV1\_TIMBCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV2\_TIMBCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV3\_TIMCCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV4\_TIMCCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV5\_TIMDCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV6\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV7\_TIMECMP3\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV8\_TIMECMP4\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMAEV9\_TIMFCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV1\_TIMACMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV2\_TIMACMP2\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV3\_TIMCCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV4\_TIMCCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV5\_TIMDCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV6\_TIMDCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV7\_TIMECMP1\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV8\_TIMECMP2\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMBEV9\_TIMFCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV1\_TIMACMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV2\_TIMACMP2\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV3\_TIMBCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV4\_TIMBCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV5\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV6\_TIMDCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV7\_TIMECMP3\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV8\_TIMECMP4\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMCEV9\_TIMFCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV1\_TIMACMP1\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV2\_TIMACMP4\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV3\_TIMBCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV4\_TIMBCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV5\_TIMCCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV6\_TIMECMP1\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV7\_TIMECMP4\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV8\_TIMFCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMDEV9\_TIMFCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV1\_TIMACMP4\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV2\_TIMBCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV3\_TIMBCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV4\_TIMCCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV5\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV6\_TIMDCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV7\_TIMDCMP2\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV8\_TIMFCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMEEV9\_TIMFCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV1\_TIMACMP3\ HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV2\_TIMBCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV3\_TIMBCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV4\_TIMCCMP1\ HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV5\_TIMCCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV6\_TIMDCMP3\ HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV7\_TIMDCMP4\ HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV8\_TIMECMP2\ HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ HRTIM\_OUTPUTRESET\_TIMFEV9\_TIMECMP3\ HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00838\ }
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#if\ defined(STM32F3)}}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ HRTIM\_EVENTSRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ HRTIM\_EVENTSRC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (HRTIM\_EECR1\_EE1SRC\_0)}}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ HRTIM\_EVENTSRC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (HRTIM\_EECR1\_EE1SRC\_1)}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ HRTIM\_EVENTSRC\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (HRTIM\_EECR1\_EE1SRC\_1\ |\ HRTIM\_EECR1\_EE1SRC\_0)}}
\DoxyCodeLine{00846\ }
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ HRTIM\_CALIBRATIONRATE\_7300\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ HRTIM\_CALIBRATIONRATE\_910\ \ \ \ \ \ \ \ \ \ \ \ \ \ (HRTIM\_DLLCR\_CALRTE\_0)}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ HRTIM\_CALIBRATIONRATE\_114\ \ \ \ \ \ \ \ \ \ \ \ \ \ (HRTIM\_DLLCR\_CALRTE\_1)}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#define\ HRTIM\_CALIBRATIONRATE\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (HRTIM\_DLLCR\_CALRTE\_1\ |\ HRTIM\_DLLCR\_CALRTE\_0)}}
\DoxyCodeLine{00853\ }
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ I2C\_DUALADDRESS\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_DUALADDRESS\_DISABLE}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\#define\ I2C\_DUALADDRESS\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_DUALADDRESS\_ENABLE}}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\#define\ I2C\_GENERALCALL\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_GENERALCALL\_DISABLE}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ I2C\_GENERALCALL\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_GENERALCALL\_ENABLE}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ I2C\_NOSTRETCH\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_NOSTRETCH\_DISABLE}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ I2C\_NOSTRETCH\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_NOSTRETCH\_ENABLE}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ I2C\_ANALOGFILTER\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ANALOGFILTER\_ENABLE}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ I2C\_ANALOGFILTER\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ANALOGFILTER\_DISABLE}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#if\ defined(STM32F0)\ ||\ defined(STM32F1)\ ||\ defined(STM32F3)\ ||\ defined(STM32G0)\ ||\ defined(STM32L4)\ ||\ defined(STM32L1)\ ||\ defined(STM32F7)}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_STATE\_MEM\_BUSY\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_I2C\_STATE\_BUSY\_TX}}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_STATE\_MEM\_BUSY\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_I2C\_STATE\_BUSY\_RX}}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_STATE\_MASTER\_BUSY\_TX\ \ \ \ \ \ \ \ \ \ \ \ HAL\_I2C\_STATE\_BUSY\_TX}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_STATE\_MASTER\_BUSY\_RX\ \ \ \ \ \ \ \ \ \ \ \ HAL\_I2C\_STATE\_BUSY\_RX}}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_STATE\_SLAVE\_BUSY\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_I2C\_STATE\_BUSY\_TX}}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_STATE\_SLAVE\_BUSY\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_I2C\_STATE\_BUSY\_RX}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ IRDA\_ONE\_BIT\_SAMPLE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ IRDA\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ IRDA\_ONE\_BIT\_SAMPLE\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ IRDA\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{00887\ }
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ KR\_KEY\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IWDG\_KEY\_RELOAD}}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ KR\_KEY\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IWDG\_KEY\_ENABLE}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ KR\_KEY\_EWA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IWDG\_KEY\_WRITE\_ACCESS\_ENABLE}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ KR\_KEY\_DWA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IWDG\_KEY\_WRITE\_ACCESS\_DISABLE}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_DIRECTTRANSISTION\ LPTIM\_CLOCKSAMPLETIME\_DIRECTTRANSITION}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_2TRANSISTIONS\ \ \ \ \ LPTIM\_CLOCKSAMPLETIME\_2TRANSITIONS}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_4TRANSISTIONS\ \ \ \ \ LPTIM\_CLOCKSAMPLETIME\_4TRANSITIONS}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_8TRANSISTIONS\ \ \ \ \ LPTIM\_CLOCKSAMPLETIME\_8TRANSITIONS}}
\DoxyCodeLine{00911\ }
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKPOLARITY\_RISINGEDGE\ \ \ \ \ \ \ \ \ \ LPTIM\_CLOCKPOLARITY\_RISING}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKPOLARITY\_FALLINGEDGE\ \ \ \ \ \ \ \ \ LPTIM\_CLOCKPOLARITY\_FALLING}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKPOLARITY\_BOTHEDGES\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CLOCKPOLARITY\_RISING\_FALLING}}
\DoxyCodeLine{00915\ }
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_DIRECTTRANSISTION\ \ LPTIM\_TRIGSAMPLETIME\_DIRECTTRANSITION}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_2TRANSISTIONS\ \ \ \ \ \ LPTIM\_TRIGSAMPLETIME\_2TRANSITIONS}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_4TRANSISTIONS\ \ \ \ \ \ LPTIM\_TRIGSAMPLETIME\_4TRANSITIONS}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_8TRANSISTIONS\ \ \ \ \ \ LPTIM\_TRIGSAMPLETIME\_8TRANSITIONS}}
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00921\ \textcolor{comment}{/*\ The\ following\ 3\ definition\ have\ also\ been\ present\ in\ a\ temporary\ version\ of\ lptim.h\ */}}
\DoxyCodeLine{00922\ \textcolor{comment}{/*\ They\ need\ to\ be\ renamed\ also\ to\ the\ right\ name,\ just\ in\ case\ */}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_2TRANSITION\ \ \ \ \ \ \ \ LPTIM\_TRIGSAMPLETIME\_2TRANSITIONS}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_4TRANSITION\ \ \ \ \ \ \ \ LPTIM\_TRIGSAMPLETIME\_4TRANSITIONS}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_8TRANSITION\ \ \ \ \ \ \ \ LPTIM\_TRIGSAMPLETIME\_8TRANSITIONS}}
\DoxyCodeLine{00926\ }
\DoxyCodeLine{00927\ }
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ HAL\_LPTIM\_ReadCompare\ \ \ \ \ \ HAL\_LPTIM\_ReadCapturedValue}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CC1\ \ \ \ \ \ \ \ LPTIM\_ISR\_CC1IF}}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CC2\ \ \ \ \ \ \ \ LPTIM\_ISR\_CC2IF}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ LPTIM\_CHANNEL\_ALL\ \ \ \ 0x00000000U}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ HAL\_NAND\_Read\_Page\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_NAND\_Read\_Page\_8b}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ HAL\_NAND\_Write\_Page\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_NAND\_Write\_Page\_8b}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ HAL\_NAND\_Read\_SpareArea\ \ \ \ \ \ \ \ \ HAL\_NAND\_Read\_SpareArea\_8b}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ HAL\_NAND\_Write\_SpareArea\ \ \ \ \ \ \ \ HAL\_NAND\_Write\_SpareArea\_8b}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ NAND\_AddressTypedef\ \ \ \ \ \ \ \ \ \ \ \ \ NAND\_AddressTypeDef}}
\DoxyCodeLine{00954\ }
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ \_\_ARRAY\_ADDRESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ARRAY\_ADDRESS}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ \_\_ADDR\_1st\_CYCLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADDR\_1ST\_CYCLE}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#define\ \_\_ADDR\_2nd\_CYCLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADDR\_2ND\_CYCLE}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ \_\_ADDR\_3rd\_CYCLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADDR\_3RD\_CYCLE}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ \_\_ADDR\_4th\_CYCLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADDR\_4TH\_CYCLE}}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ NOR\_StatusTypedef\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_NOR\_StatusTypeDef}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ NOR\_SUCCESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_NOR\_STATUS\_SUCCESS}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ NOR\_ONGOING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_NOR\_STATUS\_ONGOING}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ NOR\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_NOR\_STATUS\_ERROR}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ NOR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_NOR\_STATUS\_TIMEOUT}}
\DoxyCodeLine{00972\ }
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ \_\_NOR\_WRITE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ NOR\_WRITE}}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ \_\_NOR\_ADDR\_SHIFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ NOR\_ADDR\_SHIFT}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ OPAMP\_NONINVERTINGINPUT\_VP0\ \ \ \ \ \ \ \ \ \ \ OPAMP\_NONINVERTINGINPUT\_IO0}}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ OPAMP\_NONINVERTINGINPUT\_VP1\ \ \ \ \ \ \ \ \ \ \ OPAMP\_NONINVERTINGINPUT\_IO1}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ OPAMP\_NONINVERTINGINPUT\_VP2\ \ \ \ \ \ \ \ \ \ \ OPAMP\_NONINVERTINGINPUT\_IO2}}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ OPAMP\_NONINVERTINGINPUT\_VP3\ \ \ \ \ \ \ \ \ \ \ OPAMP\_NONINVERTINGINPUT\_IO3}}
\DoxyCodeLine{00987\ }
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ OPAMP\_SEC\_NONINVERTINGINPUT\_VP0\ \ \ \ \ \ \ OPAMP\_SEC\_NONINVERTINGINPUT\_IO0}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ OPAMP\_SEC\_NONINVERTINGINPUT\_VP1\ \ \ \ \ \ \ OPAMP\_SEC\_NONINVERTINGINPUT\_IO1}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ OPAMP\_SEC\_NONINVERTINGINPUT\_VP2\ \ \ \ \ \ \ OPAMP\_SEC\_NONINVERTINGINPUT\_IO2}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ OPAMP\_SEC\_NONINVERTINGINPUT\_VP3\ \ \ \ \ \ \ OPAMP\_SEC\_NONINVERTINGINPUT\_IO3}}
\DoxyCodeLine{00992\ }
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ OPAMP\_INVERTINGINPUT\_VM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ OPAMP\_INVERTINGINPUT\_VM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{00995\ }
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ IOPAMP\_INVERTINGINPUT\_VM0\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ IOPAMP\_INVERTINGINPUT\_VM1\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{00998\ }
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ OPAMP\_SEC\_INVERTINGINPUT\_VM0\ \ \ \ \ \ \ \ \ \ OPAMP\_SEC\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ OPAMP\_SEC\_INVERTINGINPUT\_VM1\ \ \ \ \ \ \ \ \ \ OPAMP\_SEC\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{01001\ }
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ OPAMP\_INVERTINGINPUT\_VINM\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_SEC\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{01003\ }
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ OPAMP\_PGACONNECT\_NO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_PGA\_CONNECT\_INVERTINGINPUT\_NO}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ OPAMP\_PGACONNECT\_VM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_PGA\_CONNECT\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ OPAMP\_PGACONNECT\_VM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_PGA\_CONNECT\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{01007\ }
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#if\ defined(STM32L1)\ ||\ defined(STM32L4)\ ||\ defined(STM32L5)\ ||\ defined(STM32H7)\ ||\ defined(STM32G4)}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ HAL\_OPAMP\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ HAL\_OPAMP\_MSPINIT\_CB\_ID}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ HAL\_OPAMP\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ HAL\_OPAMP\_MSPDEINIT\_CB\_ID}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01012\ }
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#if\ defined(STM32L4)\ ||\ defined(STM32L5)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ OPAMP\_POWERMODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_POWERMODE\_NORMALPOWER}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#elif\ defined(STM32G4)}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ OPAMP\_POWERMODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_POWERMODE\_NORMALSPEED}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01018\ }
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ I2S\_STANDARD\_PHILLIPS\ \ \ \ \ \ I2S\_STANDARD\_PHILIPS}}
\DoxyCodeLine{01027\ }
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ I2S\_IT\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_IT\_TXP}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ I2S\_IT\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_IT\_RXP}}
\DoxyCodeLine{01031\ }
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ I2S\_FLAG\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ I2S\_FLAG\_TXP}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ I2S\_FLAG\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ I2S\_FLAG\_RXP}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01035\ }
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#if\ defined(STM32F7)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ I2S\_CLOCK\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ I2S\_CLOCK\_PLL}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01047\ \textcolor{comment}{/*\ Compact\ Flash-\/ATA\ registers\ description\ */}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#define\ CF\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_DATA}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ CF\_SECTOR\_COUNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_SECTOR\_COUNT}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ CF\_SECTOR\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_SECTOR\_NUMBER}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ CF\_CYLINDER\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_CYLINDER\_LOW}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ CF\_CYLINDER\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_CYLINDER\_HIGH}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ CF\_CARD\_HEAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_CARD\_HEAD}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ CF\_STATUS\_CMD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_STATUS\_CMD}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ CF\_STATUS\_CMD\_ALTERNATE\ \ \ \ \ \ \ ATA\_STATUS\_CMD\_ALTERNATE}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ CF\_COMMON\_DATA\_AREA\ \ \ \ \ \ \ \ \ \ \ ATA\_COMMON\_DATA\_AREA}}
\DoxyCodeLine{01057\ }
\DoxyCodeLine{01058\ \textcolor{comment}{/*\ Compact\ Flash-\/ATA\ commands\ */}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ CF\_READ\_SECTOR\_CMD\ \ \ \ \ \ \ \ \ \ \ \ ATA\_READ\_SECTOR\_CMD}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ CF\_WRITE\_SECTOR\_CMD\ \ \ \ \ \ \ \ \ \ \ ATA\_WRITE\_SECTOR\_CMD}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ CF\_ERASE\_SECTOR\_CMD\ \ \ \ \ \ \ \ \ \ \ ATA\_ERASE\_SECTOR\_CMD}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ CF\_IDENTIFY\_CMD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ATA\_IDENTIFY\_CMD}}
\DoxyCodeLine{01063\ }
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ PCCARD\_StatusTypedef\ \ \ \ \ \ \ \ \ \ HAL\_PCCARD\_StatusTypeDef}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ PCCARD\_SUCCESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCCARD\_STATUS\_SUCCESS}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ PCCARD\_ONGOING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCCARD\_STATUS\_ONGOING}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#define\ PCCARD\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCCARD\_STATUS\_ERROR}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#define\ PCCARD\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCCARD\_STATUS\_TIMEOUT}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ FORMAT\_BIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_FORMAT\_BIN}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ FORMAT\_BCD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_FORMAT\_BCD}}
\DoxyCodeLine{01079\ }
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ RTC\_ALARMSUBSECONDMASK\_None\ \ \ \ \ RTC\_ALARMSUBSECONDMASK\_NONE}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ RTC\_TAMPERERASEBACKUP\_DISABLED\ \ RTC\_TAMPER\_ERASE\_BACKUP\_DISABLE}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ RTC\_TAMPERMASK\_FLAG\_DISABLED\ \ \ \ RTC\_TAMPERMASK\_FLAG\_DISABLE}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ RTC\_TAMPERMASK\_FLAG\_ENABLED\ \ \ \ \ RTC\_TAMPERMASK\_FLAG\_ENABLE}}
\DoxyCodeLine{01084\ }
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ RTC\_MASKTAMPERFLAG\_DISABLED\ \ \ \ \ RTC\_TAMPERMASK\_FLAG\_DISABLE}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ RTC\_MASKTAMPERFLAG\_ENABLED\ \ \ \ \ \ RTC\_TAMPERMASK\_FLAG\_ENABLE}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ RTC\_TAMPERERASEBACKUP\_ENABLED\ \ \ RTC\_TAMPER\_ERASE\_BACKUP\_ENABLE}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER1\_2\_INTERRUPT\ \ \ \ \ \ \ \ \ RTC\_ALL\_TAMPER\_INTERRUPT}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER1\_2\_3\_INTERRUPT\ \ \ \ \ \ \ RTC\_ALL\_TAMPER\_INTERRUPT}}
\DoxyCodeLine{01090\ }
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\#define\ RTC\_TIMESTAMPPIN\_PC13\ \ RTC\_TIMESTAMPPIN\_DEFAULT}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#define\ RTC\_TIMESTAMPPIN\_PA0\ \ \ RTC\_TIMESTAMPPIN\_POS1}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ RTC\_TIMESTAMPPIN\_PI8\ \ \ RTC\_TIMESTAMPPIN\_POS1}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ RTC\_TIMESTAMPPIN\_PC1\ \ \ RTC\_TIMESTAMPPIN\_POS2}}
\DoxyCodeLine{01095\ }
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ RTC\_OUTPUT\_REMAP\_PC13\ \ RTC\_OUTPUT\_REMAP\_NONE}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ RTC\_OUTPUT\_REMAP\_PB14\ \ RTC\_OUTPUT\_REMAP\_POS1}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ RTC\_OUTPUT\_REMAP\_PB2\ \ \ RTC\_OUTPUT\_REMAP\_POS1}}
\DoxyCodeLine{01099\ }
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ RTC\_TAMPERPIN\_PC13\ RTC\_TAMPERPIN\_DEFAULT}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ RTC\_TAMPERPIN\_PA0\ \ RTC\_TAMPERPIN\_POS1}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ RTC\_TAMPERPIN\_PI8\ \ RTC\_TAMPERPIN\_POS1}}
\DoxyCodeLine{01103\ }
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#if\ defined(STM32F7)}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ RTC\_TAMPCR\_TAMPXE\ \ \ \ \ \ \ \ \ \ RTC\_TAMPER\_ENABLE\_BITS\_MASK}}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#define\ RTC\_TAMPCR\_TAMPXIE\ \ \ \ \ \ \ \ \ RTC\_TAMPER\_IT\_ENABLE\_BITS\_MASK}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01108\ }
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#define\ RTC\_TAMPCR\_TAMPXE\ \ \ \ \ \ \ \ \ \ RTC\_TAMPER\_X}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\#define\ RTC\_TAMPCR\_TAMPXIE\ \ \ \ \ \ \ \ \ RTC\_TAMPER\_X\_INTERRUPT}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01113\ }
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#if\ defined(STM32F7)\ ||\ defined(STM32H7)}}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER1\_INTERRUPT\ \ \ \ \ \ RTC\_IT\_TAMP1}}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER2\_INTERRUPT\ \ \ \ \ \ RTC\_IT\_TAMP2}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER3\_INTERRUPT\ \ \ \ \ \ RTC\_IT\_TAMP3}}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\#define\ RTC\_ALL\_TAMPER\_INTERRUPT\ \ \ RTC\_IT\_TAMP}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F7\ ||\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01120\ }
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ SMARTCARD\_NACK\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SMARTCARD\_NACK\_ENABLE}}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#define\ SMARTCARD\_NACK\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SMARTCARD\_NACK\_DISABLE}}
\DoxyCodeLine{01131\ }
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ SMARTCARD\_ONEBIT\_SAMPLING\_DISABLED\ \ \ \ \ \ SMARTCARD\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ SMARTCARD\_ONEBIT\_SAMPLING\_ENABLED\ \ \ \ \ \ \ SMARTCARD\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ SMARTCARD\_ONEBIT\_SAMPLING\_DISABLE\ \ \ \ \ \ \ SMARTCARD\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ SMARTCARD\_ONEBIT\_SAMPLING\_ENABLE\ \ \ \ \ \ \ \ SMARTCARD\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{01136\ }
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ SMARTCARD\_TIMEOUT\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ SMARTCARD\_TIMEOUT\_DISABLE}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ SMARTCARD\_TIMEOUT\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SMARTCARD\_TIMEOUT\_ENABLE}}
\DoxyCodeLine{01139\ }
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ SMARTCARD\_LASTBIT\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ SMARTCARD\_LASTBIT\_DISABLE}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ SMARTCARD\_LASTBIT\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SMARTCARD\_LASTBIT\_ENABLE}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ SMBUS\_DUALADDRESS\_DISABLED\ \ \ \ \ \ SMBUS\_DUALADDRESS\_DISABLE}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ SMBUS\_DUALADDRESS\_ENABLED\ \ \ \ \ \ \ SMBUS\_DUALADDRESS\_ENABLE}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#define\ SMBUS\_GENERALCALL\_DISABLED\ \ \ \ \ \ SMBUS\_GENERALCALL\_DISABLE}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ SMBUS\_GENERALCALL\_ENABLED\ \ \ \ \ \ \ SMBUS\_GENERALCALL\_ENABLE}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ SMBUS\_NOSTRETCH\_DISABLED\ \ \ \ \ \ \ \ SMBUS\_NOSTRETCH\_DISABLE}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ SMBUS\_NOSTRETCH\_ENABLED\ \ \ \ \ \ \ \ \ SMBUS\_NOSTRETCH\_ENABLE}}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#define\ SMBUS\_ANALOGFILTER\_ENABLED\ \ \ \ \ \ SMBUS\_ANALOGFILTER\_ENABLE}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ SMBUS\_ANALOGFILTER\_DISABLED\ \ \ \ \ SMBUS\_ANALOGFILTER\_DISABLE}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#define\ SMBUS\_PEC\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ SMBUS\_PEC\_DISABLE}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#define\ SMBUS\_PEC\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SMBUS\_PEC\_ENABLE}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ HAL\_SMBUS\_STATE\_SLAVE\_LISTEN\ \ \ \ HAL\_SMBUS\_STATE\_LISTEN}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_TIMODE\_DISABLE}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_TIMODE\_ENABLE}}
\DoxyCodeLine{01170\ }
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_DISABLED\ \ \ \ \ SPI\_CRCCALCULATION\_DISABLE}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_ENABLED\ \ \ \ \ \ SPI\_CRCCALCULATION\_ENABLE}}
\DoxyCodeLine{01173\ }
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_PULSE\_DISABLED\ \ \ \ \ \ \ \ \ \ SPI\_NSS\_PULSE\_DISABLE}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_PULSE\_ENABLED\ \ \ \ \ \ \ \ \ \ \ SPI\_NSS\_PULSE\_ENABLE}}
\DoxyCodeLine{01176\ }
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{01178\ }
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_FLAG\_TXP}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_FLAG\_RXP}}
\DoxyCodeLine{01181\ }
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ SPI\_IT\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_IT\_TXP}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ SPI\_IT\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_IT\_RXP}}
\DoxyCodeLine{01184\ }
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_RX\_FIFO\_0PACKET}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_QUARTER\_FULL\ \ \ \ \ \ \ \ \ \ SPI\_RX\_FIFO\_1PACKET}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_HALF\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_RX\_FIFO\_2PACKET}}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_RX\_FIFO\_3PACKET}}
\DoxyCodeLine{01189\ }
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01191\ }
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ CCER\_CCxE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CCxE\_MASK}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#define\ CCER\_CCxNE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CCxNE\_MASK}}
\DoxyCodeLine{01201\ }
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CR1}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CR2}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SMCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_SMCR}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DIER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_DIER}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_SR}}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_EGR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_EGR}}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCMR1}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCMR2}}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCER}}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CNT}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_PSC}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_ARR}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_RCR}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCR1}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCR2}}
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCR3}}
\DoxyCodeLine{01218\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCR4}}
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_BDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_BDTR}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_DCR}}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_DMAR}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_OR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_OR1}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCMR3}}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCR5}}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_CCR6}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_OR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_OR2}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_OR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_OR3}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_OR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMABASE\_OR}}
\DoxyCodeLine{01229\ }
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Update\ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_UPDATE}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_CC1}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_CC2}}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_CC3}}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_CC4}}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_COM}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Trigger\ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_TRIGGER}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Break\ \ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_BREAK}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Break2\ \ \ \ \ \ \ \ \ \ \ TIM\_EVENTSOURCE\_BREAK2}}
\DoxyCodeLine{01239\ }
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_1Transfer\ \ \ \ \ TIM\_DMABURSTLENGTH\_1TRANSFER}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_2Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_2TRANSFERS}}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_3Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_3TRANSFERS}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_4Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_4TRANSFERS}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_5Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_5TRANSFERS}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_6Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_6TRANSFERS}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_7Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_7TRANSFERS}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_8Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_8TRANSFERS}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_9Transfers\ \ \ \ TIM\_DMABURSTLENGTH\_9TRANSFERS}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_10Transfers\ \ \ TIM\_DMABURSTLENGTH\_10TRANSFERS}}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_11Transfers\ \ \ TIM\_DMABURSTLENGTH\_11TRANSFERS}}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_12Transfers\ \ \ TIM\_DMABURSTLENGTH\_12TRANSFERS}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_13Transfers\ \ \ TIM\_DMABURSTLENGTH\_13TRANSFERS}}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_14Transfers\ \ \ TIM\_DMABURSTLENGTH\_14TRANSFERS}}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_15Transfers\ \ \ TIM\_DMABURSTLENGTH\_15TRANSFERS}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_16Transfers\ \ \ TIM\_DMABURSTLENGTH\_16TRANSFERS}}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_17Transfers\ \ \ TIM\_DMABURSTLENGTH\_17TRANSFERS}}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_18Transfers\ \ \ TIM\_DMABURSTLENGTH\_18TRANSFERS}}
\DoxyCodeLine{01258\ }
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#if\ defined(STM32L0)}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ TIM22\_TI1\_GPIO1\ \ \ TIM22\_TI1\_GPIO}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ TIM22\_TI1\_GPIO2\ \ \ TIM22\_TI1\_GPIO}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01263\ }
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#if\ defined(STM32F3)}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_INTERFACE\_INSTANCE\ \ \ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_COMP1\_OUT\ \ \ \ \ \ \ \ TIM\_TIM1\_ETR\_COMP1}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_ETR\_COMP2\_OUT\ \ \ \ \ \ \ \ TIM\_TIM1\_ETR\_COMP2}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_COMP1\_OUT\ \ \ \ \ \ \ \ TIM\_TIM8\_ETR\_COMP1}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_ETR\_COMP2\_OUT\ \ \ \ \ \ \ \ TIM\_TIM8\_ETR\_COMP2}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_COMP1\_OUT\ \ \ \ \ \ \ \ TIM\_TIM2\_ETR\_COMP1}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_ETR\_COMP2\_OUT\ \ \ \ \ \ \ \ TIM\_TIM2\_ETR\_COMP2}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_ETR\_COMP1\_OUT\ \ \ \ \ \ \ \ TIM\_TIM3\_ETR\_COMP1}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ TIM\_TIM1\_TI1\_COMP1\_OUT\ \ \ \ \ \ \ \ TIM\_TIM1\_TI1\_COMP1}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ TIM\_TIM8\_TI1\_COMP2\_OUT\ \ \ \ \ \ \ \ TIM\_TIM8\_TI1\_COMP2}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_TI4\_COMP1\_OUT\ \ \ \ \ \ \ \ TIM\_TIM2\_TI4\_COMP1}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_TI4\_COMP2\_OUT\ \ \ \ \ \ \ \ TIM\_TIM2\_TI4\_COMP2}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ TIM\_TIM2\_TI4\_COMP1COMP2\_OUT\ \ \ TIM\_TIM2\_TI4\_COMP1\_COMP2}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_TI1\_COMP1\_OUT\ \ \ \ \ \ \ \ TIM\_TIM3\_TI1\_COMP1}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_TI1\_COMP2\_OUT\ \ \ \ \ \ \ \ TIM\_TIM3\_TI1\_COMP2}}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ TIM\_TIM3\_TI1\_COMP1COMP2\_OUT\ \ \ TIM\_TIM3\_TI1\_COMP1\_COMP2}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01285\ }
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#if\ defined(STM32U5)\ ||\ defined(STM32MP2)}}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ OCREF\_CLEAR\_SELECT\_Pos\ \ \ \ \ \ \ OCREF\_CLEAR\_SELECT\_POS}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ OCREF\_CLEAR\_SELECT\_Msk\ \ \ \ \ \ \ OCREF\_CLEAR\_SELECT\_MSK}}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ TSC\_SYNC\_POL\_FALL\ \ \ \ \ \ \ \ TSC\_SYNC\_POLARITY\_FALLING}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ TSC\_SYNC\_POL\_RISE\_HIGH\ \ \ TSC\_SYNC\_POLARITY\_RISING}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ UART\_ONEBIT\_SAMPLING\_DISABLED\ \ \ UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ UART\_ONEBIT\_SAMPLING\_ENABLED\ \ \ \ UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ UART\_ONE\_BIT\_SAMPLE\_DISABLED\ \ \ \ UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ UART\_ONE\_BIT\_SAMPLE\_ENABLED\ \ \ \ \ UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{01310\ }
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UART\_ONEBIT\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UART\_ONEBIT\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{01313\ }
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ \_\_DIV\_SAMPLING16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UART\_DIV\_SAMPLING16}}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ \_\_DIVMANT\_SAMPLING16\ \ \ \ \ \ \ \ \ \ \ \ UART\_DIVMANT\_SAMPLING16}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ \_\_DIVFRAQ\_SAMPLING16\ \ \ \ \ \ \ \ \ \ \ \ UART\_DIVFRAQ\_SAMPLING16}}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ \_\_UART\_BRR\_SAMPLING16\ \ \ \ \ \ \ \ \ \ \ UART\_BRR\_SAMPLING16}}
\DoxyCodeLine{01318\ }
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ \_\_DIV\_SAMPLING8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UART\_DIV\_SAMPLING8}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ \_\_DIVMANT\_SAMPLING8\ \ \ \ \ \ \ \ \ \ \ \ \ UART\_DIVMANT\_SAMPLING8}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#define\ \_\_DIVFRAQ\_SAMPLING8\ \ \ \ \ \ \ \ \ \ \ \ \ UART\_DIVFRAQ\_SAMPLING8}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ \_\_UART\_BRR\_SAMPLING8\ \ \ \ \ \ \ \ \ \ \ \ UART\_BRR\_SAMPLING8}}
\DoxyCodeLine{01323\ }
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ \_\_DIV\_LPUART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UART\_DIV\_LPUART}}
\DoxyCodeLine{01325\ }
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ UART\_WAKEUPMETHODE\_IDLELINE\ \ \ \ \ UART\_WAKEUPMETHOD\_IDLELINE}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#define\ UART\_WAKEUPMETHODE\_ADDRESSMARK\ \ UART\_WAKEUPMETHOD\_ADDRESSMARK}}
\DoxyCodeLine{01328\ }
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ USART\_CLOCK\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ USART\_CLOCK\_DISABLE}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ USART\_CLOCK\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CLOCK\_ENABLE}}
\DoxyCodeLine{01340\ }
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ USARTNACK\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_NACK\_ENABLE}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ USARTNACK\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_NACK\_DISABLE}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ CFR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_BASE}}
\DoxyCodeLine{01351\ }
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ CAN\_FilterFIFO0\ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_FILTER\_FIFO0}}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#define\ CAN\_FilterFIFO1\ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_FILTER\_FIFO1}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ CAN\_IT\_RQCP0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_IT\_TME}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#define\ CAN\_IT\_RQCP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_IT\_TME}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ CAN\_IT\_RQCP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_IT\_TME}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#define\ INAK\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_TIMEOUT\_VALUE}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ SLAK\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_TIMEOUT\_VALUE}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ CAN\_TXSTATUS\_FAILED\ \ \ \ \ \ \ \ \ ((uint8\_t)0x00U)}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ CAN\_TXSTATUS\_OK\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01U)}}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#define\ CAN\_TXSTATUS\_PENDING\ \ \ \ \ \ \ \ ((uint8\_t)0x02U)}}
\DoxyCodeLine{01369\ }
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ VLAN\_TAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_VLAN\_TAG}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#define\ MIN\_ETH\_PAYLOAD\ \ \ \ \ \ \ \ \ ETH\_MIN\_ETH\_PAYLOAD}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#define\ MAX\_ETH\_PAYLOAD\ \ \ \ \ \ \ \ \ ETH\_MAX\_ETH\_PAYLOAD}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#define\ JUMBO\_FRAME\_PAYLOAD\ \ \ \ \ ETH\_JUMBO\_FRAME\_PAYLOAD}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#define\ MACMIIAR\_CR\_MASK\ \ \ \ \ \ \ \ ETH\_MACMIIAR\_CR\_MASK}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ MACCR\_CLEAR\_MASK\ \ \ \ \ \ \ \ ETH\_MACCR\_CLEAR\_MASK}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ MACFCR\_CLEAR\_MASK\ \ \ \ \ \ \ ETH\_MACFCR\_CLEAR\_MASK}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ DMAOMR\_CLEAR\_MASK\ \ \ \ \ \ \ ETH\_DMAOMR\_CLEAR\_MASK}}
\DoxyCodeLine{01386\ }
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000104U}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000108U}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\ \ \ \ \ \ \ \ \ \ \ \ 0x0000010CU}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000110U}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFSCCR\ \ \ \ \ \ \ \ \ 0x0000014CU}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFMSCCR\ \ \ \ \ \ \ \ 0x00000150U}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFCR\ \ \ \ \ \ \ \ \ \ \ 0x00000168U}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFCECR\ \ \ \ \ \ \ \ \ \ 0x00000194U}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFAECR\ \ \ \ \ \ \ \ \ \ 0x00000198U}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ ETH\_MMCRGUFCR\ \ \ \ \ \ \ \ \ \ 0x000001C4U}}
\DoxyCodeLine{01398\ }
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TXFIFO\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000U\ \ }\textcolor{comment}{/*\ Tx\ FIFO\ full\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TXFIFONOT\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000000U\ \ }\textcolor{comment}{/*\ Tx\ FIFO\ not\ empty\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TXFIFO\_WRITE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00400000U\ \ }\textcolor{comment}{/*\ Tx\ FIFO\ write\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TXFIFO\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{comment}{/*\ Tx\ FIFO\ read\ status:\ Idle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TXFIFO\_READ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00100000U\ \ }\textcolor{comment}{/*\ Tx\ FIFO\ read\ status:\ Read\ (transferring\ data\ to\ the\ MAC\ transmitter)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TXFIFO\_WAITING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00200000U\ \ }\textcolor{comment}{/*\ Tx\ FIFO\ read\ status:\ Waiting\ for\ TxStatus\ from\ MAC\ transmitter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TXFIFO\_WRITING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00300000U\ \ }\textcolor{comment}{/*\ Tx\ FIFO\ read\ status:\ Writing\ the\ received\ TxStatus\ or\ flushing\ the\ TxFIFO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TRANSMISSION\_PAUSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00080000U\ \ }\textcolor{comment}{/*\ MAC\ transmitter\ in\ pause\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TRANSMITFRAMECONTROLLER\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{comment}{/*\ MAC\ transmit\ frame\ controller:\ Idle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TRANSMITFRAMECONTROLLER\_WAITING\ \ \ \ \ \ \ \ \ 0x00020000U\ \ }\textcolor{comment}{/*\ MAC\ transmit\ frame\ controller:\ Waiting\ for\ Status\ of\ previous\ frame\ or\ IFG/backoff\ period\ to\ be\ over\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TRANSMITFRAMECONTROLLER\_GENRATING\_PCF\ \ \ 0x00040000U\ \ }\textcolor{comment}{/*\ MAC\ transmit\ frame\ controller:\ Generating\ and\ transmitting\ a\ Pause\ control\ frame\ (in\ full\ duplex\ mode)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_TRANSMITFRAMECONTROLLER\_TRANSFERRING\ \ \ \ 0x00060000U\ \ }\textcolor{comment}{/*\ MAC\ transmit\ frame\ controller:\ Transferring\ input\ frame\ for\ transmission\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_MII\_TRANSMIT\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ 0x00010000U\ \ }\textcolor{comment}{/*\ MAC\ MII\ transmit\ engine\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_RXFIFO\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ fill\ level:\ empty\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_RXFIFO\_BELOW\_THRESHOLD\ \ \ \ \ \ \ \ 0x00000100U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ fill\ level:\ fill-\/level\ below\ flow-\/control\ de-\/activate\ threshold\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_RXFIFO\_ABOVE\_THRESHOLD\ \ \ \ \ \ \ \ 0x00000200U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ fill\ level:\ fill-\/level\ above\ flow-\/control\ activate\ threshold\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_RXFIFO\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000300U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ fill\ level:\ full\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#if\ defined(STM32F1)}}
\DoxyCodeLine{01417\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_READCONTROLLER\_IDLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ read\ controller\ IDLE\ state\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_READCONTROLLER\_READING\_DATA\ \ \ 0x00000020U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ read\ controller\ Reading\ frame\ data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_READCONTROLLER\_READING\_STATUS\ 0x00000040U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ read\ controller\ Reading\ frame\ status\ (or\ time-\/stamp)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_READCONTROLLER\_FLUSHING\ \ \ \ \ \ \ 0x00000060U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ read\ controller\ Flushing\ the\ frame\ data\ and\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_RXFIFO\_WRITE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ }\textcolor{comment}{/*\ Rx\ FIFO\ write\ controller\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_SMALL\_FIFO\_NOTACTIVE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }\textcolor{comment}{/*\ MAC\ small\ FIFO\ read\ /\ write\ controllers\ not\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_SMALL\_FIFO\_READ\_ACTIVE\ \ \ \ \ \ \ \ 0x00000002U\ \ }\textcolor{comment}{/*\ MAC\ small\ FIFO\ read\ controller\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_SMALL\_FIFO\_WRITE\_ACTIVE\ \ \ \ \ \ \ 0x00000004U\ \ }\textcolor{comment}{/*\ MAC\ small\ FIFO\ write\ controller\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_SMALL\_FIFO\_RW\_ACTIVE\ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ }\textcolor{comment}{/*\ MAC\ small\ FIFO\ read\ /\ write\ controllers\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_MII\_RECEIVE\_PROTOCOL\_ACTIVE\ \ \ 0x00000001U\ \ }\textcolor{comment}{/*\ MAC\ MII\ receive\ protocol\ engine\ active\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01429\ }
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\#define\ HAL\_DCMI\_ERROR\_OVF\ \ \ \ \ \ HAL\_DCMI\_ERROR\_OVR}}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ DCMI\_IT\_OVF\ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_IT\_OVR}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ DCMI\_FLAG\_OVFRI\ \ \ \ \ \ \ \ \ DCMI\_FLAG\_OVRRI}}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ DCMI\_FLAG\_OVFMI\ \ \ \ \ \ \ \ \ DCMI\_FLAG\_OVRMI}}
\DoxyCodeLine{01441\ }
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ HAL\_DCMI\_ConfigCROP\ \ \ \ \ HAL\_DCMI\_ConfigCrop}}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#define\ HAL\_DCMI\_EnableCROP\ \ \ \ \ HAL\_DCMI\_EnableCrop}}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#define\ HAL\_DCMI\_DisableCROP\ \ \ \ HAL\_DCMI\_DisableCrop}}
\DoxyCodeLine{01445\ }
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#if\ defined(STM32L4)\ ||\ defined(STM32F7)\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ \(\backslash\)}}
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\ \ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ \(\backslash\)}}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\ \ ||\ defined(STM32H7)}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#define\ DMA2D\_ARGB8888\ \ \ \ \ \ \ \ \ \ DMA2D\_OUTPUT\_ARGB8888}}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#define\ DMA2D\_RGB888\ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_OUTPUT\_RGB888}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ DMA2D\_RGB565\ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_OUTPUT\_RGB565}}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#define\ DMA2D\_ARGB1555\ \ \ \ \ \ \ \ \ \ DMA2D\_OUTPUT\_ARGB1555}}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ DMA2D\_ARGB4444\ \ \ \ \ \ \ \ \ \ DMA2D\_OUTPUT\_ARGB4444}}
\DoxyCodeLine{01461\ }
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ CM\_ARGB8888\ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_ARGB8888}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ CM\_RGB888\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_RGB888}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ CM\_RGB565\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_RGB565}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ CM\_ARGB1555\ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_ARGB1555}}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ CM\_ARGB4444\ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_ARGB4444}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ CM\_L8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_L8}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#define\ CM\_AL44\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_AL44}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ CM\_AL88\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_AL88}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ CM\_L4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_L4}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\#define\ CM\_A8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_A8}}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ CM\_A4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA2D\_INPUT\_A4}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ STM32L4\ ||\ \ STM32F7\ ||\ \ STM32F4\ ||\ \ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01477\ }
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#if\ defined(STM32L4)\ ||\ defined(STM32F7)\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ \(\backslash\)}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\ \ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ \(\backslash\)}}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\ \ ||\ defined(STM32H7)\ ||\ defined(STM32U5)}}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\#define\ HAL\_DMA2D\_DisableCLUT\ \ \ \ \ \ \ HAL\_DMA2D\_CLUTLoading\_Abort\ \ \ \ }}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ STM32L4\ ||\ \ STM32F7\ ||\ \ STM32F4\ ||\ \ STM32H7\ ||\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01491\ }
\DoxyCodeLine{01500\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01501\ }
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#define\ HAL\_CRYP\_ComputationCpltCallback\ \ \ \ \ HAL\_CRYPEx\_ComputationCpltCallback}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{01515\ \textcolor{preprocessor}{\#define\ HAL\_DCACHE\_CleanInvalidateByAddr\ \ \ \ \ HAL\_DCACHE\_CleanInvalidByAddr}}
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#define\ HAL\_DCACHE\_CleanInvalidateByAddr\_IT\ \ HAL\_DCACHE\_CleanInvalidByAddr\_IT}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01518\ }
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#if\ !defined(STM32F2)}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_IRQHandler\ \ \ HAL\_HASH\_IRQHandler\ \ }}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_STATETypeDef\ \ \ \ \ \ \ \ HAL\_HASH\_StateTypeDef}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\#define\ HAL\_HASHPhaseTypeDef\ \ \ \ \ \ \ \ \ HAL\_HASH\_PhaseTypeDef}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ HAL\_HMAC\_MD5\_Finish\ \ \ \ \ \ \ \ \ \ HAL\_HASH\_MD5\_Finish}}
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#define\ HAL\_HMAC\_SHA1\_Finish\ \ \ \ \ \ \ \ \ HAL\_HASH\_SHA1\_Finish}}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ HAL\_HMAC\_SHA224\_Finish\ \ \ \ \ \ \ HAL\_HASH\_SHA224\_Finish}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#define\ HAL\_HMAC\_SHA256\_Finish\ \ \ \ \ \ \ HAL\_HASH\_SHA256\_Finish}}
\DoxyCodeLine{01542\ }
\DoxyCodeLine{01543\ \textcolor{comment}{/*HASH\ Algorithm\ Selection*/}}
\DoxyCodeLine{01544\ }
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ HASH\_AlgoSelection\_SHA1\ \ \ \ \ \ HASH\_ALGOSELECTION\_SHA1}}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#define\ HASH\_AlgoSelection\_SHA224\ \ \ \ HASH\_ALGOSELECTION\_SHA224}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ HASH\_AlgoSelection\_SHA256\ \ \ \ HASH\_ALGOSELECTION\_SHA256}}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\#define\ HASH\_AlgoSelection\_MD5\ \ \ \ \ \ \ HASH\_ALGOSELECTION\_MD5}}
\DoxyCodeLine{01549\ }
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ HASH\_AlgoMode\_HASH\ \ \ \ \ \ \ \ \ HASH\_ALGOMODE\_HASH}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#define\ HASH\_AlgoMode\_HMAC\ \ \ \ \ \ \ \ \ HASH\_ALGOMODE\_HMAC}}
\DoxyCodeLine{01552\ }
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ HASH\_HMACKeyType\_ShortKey\ \ HASH\_HMAC\_KEYTYPE\_SHORTKEY}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ HASH\_HMACKeyType\_LongKey\ \ \ HASH\_HMAC\_KEYTYPE\_LONGKEY}}
\DoxyCodeLine{01555\ }
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#if\ defined(STM32L4)\ ||\ defined(STM32L5)\ ||\ defined(STM32F2)\ ||\ defined(STM32F4)\ ||\ defined(STM32F7)\ ||\ defined(STM32H7)}}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_MD5\_Accumulate\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_HASH\_MD5\_Accmlt}}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_MD5\_Accumulate\_End\ \ \ \ \ \ \ \ \ \ \ \ HAL\_HASH\_MD5\_Accmlt\_End}}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_MD5\_Accumulate\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_HASH\_MD5\_Accmlt\_IT}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_MD5\_Accumulate\_End\_IT\ \ \ \ \ \ \ \ \ HAL\_HASH\_MD5\_Accmlt\_End\_IT}}
\DoxyCodeLine{01562\ }
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_SHA1\_Accumulate\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_HASH\_SHA1\_Accmlt}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_SHA1\_Accumulate\_End\ \ \ \ \ \ \ \ \ \ \ HAL\_HASH\_SHA1\_Accmlt\_End}}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_SHA1\_Accumulate\_IT\ \ \ \ \ \ \ \ \ \ \ \ HAL\_HASH\_SHA1\_Accmlt\_IT}}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#define\ HAL\_HASH\_SHA1\_Accumulate\_End\_IT\ \ \ \ \ \ \ \ HAL\_HASH\_SHA1\_Accmlt\_End\_IT}}
\DoxyCodeLine{01567\ }
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA224\_Accumulate\ \ \ \ \ \ \ \ \ \ \ HAL\_HASHEx\_SHA224\_Accmlt}}
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA224\_Accumulate\_End\ \ \ \ \ \ \ HAL\_HASHEx\_SHA224\_Accmlt\_End}}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA224\_Accumulate\_IT\ \ \ \ \ \ \ \ HAL\_HASHEx\_SHA224\_Accmlt\_IT}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA224\_Accumulate\_End\_IT\ \ \ \ HAL\_HASHEx\_SHA224\_Accmlt\_End\_IT}}
\DoxyCodeLine{01572\ }
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA256\_Accumulate\ \ \ \ \ \ \ \ \ \ \ HAL\_HASHEx\_SHA256\_Accmlt}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA256\_Accumulate\_End\ \ \ \ \ \ \ HAL\_HASHEx\_SHA256\_Accmlt\_End}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA256\_Accumulate\_IT\ \ \ \ \ \ \ \ HAL\_HASHEx\_SHA256\_Accmlt\_IT}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ HAL\_HASHEx\_SHA256\_Accumulate\_End\_IT\ \ \ \ HAL\_HASHEx\_SHA256\_Accmlt\_End\_IT}}
\DoxyCodeLine{01577\ }
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ STM32L4\ ||\ STM32L5\ ||\ STM32F2\ ||\ STM32F4\ ||\ STM32F7\ ||\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ HAL\_EnableDBGSleepMode\ HAL\_DBGMCU\_EnableDBGSleepMode}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#define\ HAL\_DisableDBGSleepMode\ HAL\_DBGMCU\_DisableDBGSleepMode}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#define\ HAL\_EnableDBGStopMode\ HAL\_DBGMCU\_EnableDBGStopMode}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ HAL\_DisableDBGStopMode\ HAL\_DBGMCU\_DisableDBGStopMode}}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#define\ HAL\_EnableDBGStandbyMode\ HAL\_DBGMCU\_EnableDBGStandbyMode}}
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\#define\ HAL\_DisableDBGStandbyMode\ HAL\_DBGMCU\_DisableDBGStandbyMode}}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ HAL\_DBG\_LowPowerConfig(Periph,\ cmd)\ (((cmd\(\backslash\)}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )==ENABLE)?\ HAL\_DBGMCU\_DBG\_EnableLowPowerConfig(Periph)\ :\ HAL\_DBGMCU\_DBG\_DisableLowPowerConfig(Periph))}}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ HAL\_VREFINT\_OutputSelect\ \ HAL\_SYSCFG\_VREFINT\_OutputSelect}}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#define\ HAL\_Lock\_Cmd(cmd)\ (((cmd)==ENABLE)\ ?\ HAL\_SYSCFG\_Enable\_Lock\_VREFINT()\ :\ HAL\_SYSCFG\_Disable\_Lock\_VREFINT())}}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#if\ defined(STM32L0)}}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#define\ HAL\_VREFINT\_Cmd(cmd)\ (((cmd)==ENABLE)?\ HAL\_SYSCFG\_EnableVREFINT()\ :\ HAL\_SYSCFG\_DisableVREFINT())}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_EnableBuffer\_Cmd(cmd)\ \ (((cmd)==ENABLE)\ ?\ HAL\_ADCEx\_EnableVREFINT()\ :\ HAL\_ADCEx\_DisableVREFINT())}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#define\ HAL\_ADC\_EnableBufferSensor\_Cmd(cmd)\ (((cmd\(\backslash\)}}
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )==ENABLE)\ ?\ \ HAL\_ADCEx\_EnableVREFINTTempSensor()\ :\ HAL\_ADCEx\_DisableVREFINTTempSensor())}}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#if\ defined(STM32H7A3xx)\ ||\ defined(STM32H7B3xx)\ ||\ defined(STM32H7B0xx)\ ||\ defined(STM32H7A3xxQ)\ ||\ defined(STM32H7B3xxQ)\ ||\ defined(STM32H7B0xxQ)}}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#define\ HAL\_EnableSRDomainDBGStopMode\ \ \ \ \ \ HAL\_EnableDomain3DBGStopMode}}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ HAL\_DisableSRDomainDBGStopMode\ \ \ \ \ HAL\_DisableDomain3DBGStopMode}}
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#define\ HAL\_EnableSRDomainDBGStandbyMode\ \ \ HAL\_EnableDomain3DBGStandbyMode}}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#define\ HAL\_DisableSRDomainDBGStandbyMode\ \ HAL\_DisableDomain3DBGStandbyMode}}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7A3xx\ ||\ STM32H7B3xx\ ||\ STM32H7B0xx\ ||\ STM32H7A3xxQ\ ||\ STM32H7B3xxQ\ \ ||\ STM32H7B0xxQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01609\ }
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#define\ FLASH\_HalfPageProgram\ \ \ \ \ \ HAL\_FLASHEx\_HalfPageProgram}}
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\#define\ FLASH\_EnableRunPowerDown\ \ \ HAL\_FLASHEx\_EnableRunPowerDown}}
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#define\ FLASH\_DisableRunPowerDown\ \ HAL\_FLASHEx\_DisableRunPowerDown}}
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\#define\ HAL\_DATA\_EEPROMEx\_Unlock\ \ \ HAL\_FLASHEx\_DATAEEPROM\_Unlock}}
\DoxyCodeLine{01621\ \textcolor{preprocessor}{\#define\ HAL\_DATA\_EEPROMEx\_Lock\ \ \ \ \ HAL\_FLASHEx\_DATAEEPROM\_Lock}}
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ HAL\_DATA\_EEPROMEx\_Erase\ \ \ \ HAL\_FLASHEx\_DATAEEPROM\_Erase}}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\#define\ HAL\_DATA\_EEPROMEx\_Program\ \ HAL\_FLASHEx\_DATAEEPROM\_Program}}
\DoxyCodeLine{01624\ }
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ HAL\_I2CEx\_AnalogFilter\_Config\ \ \ \ \ \ \ \ \ HAL\_I2CEx\_ConfigAnalogFilter}}
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\#define\ HAL\_I2CEx\_DigitalFilter\_Config\ \ \ \ \ \ \ \ HAL\_I2CEx\_ConfigDigitalFilter}}
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2CEx\_AnalogFilter\_Config\ \ \ \ \ \ HAL\_FMPI2CEx\_ConfigAnalogFilter}}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2CEx\_DigitalFilter\_Config\ \ \ \ \ HAL\_FMPI2CEx\_ConfigDigitalFilter}}
\DoxyCodeLine{01636\ }
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#define\ HAL\_I2CFastModePlusConfig(SYSCFG\_I2CFastModePlus,\ cmd)\ (((cmd\(\backslash\)}}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )==ENABLE)?\ HAL\_I2CEx\_EnableFastModePlus(SYSCFG\_I2CFastModePlus):\ HAL\_I2CEx\_DisableFastModePlus(SYSCFG\_I2CFastModePlus))}}
\DoxyCodeLine{01639\ }
\DoxyCodeLine{01640\ \textcolor{preprocessor}{\#if\ defined(STM32H7)\ ||\ defined(STM32WB)\ ||\ defined(STM32G0)\ ||\ defined(STM32F0)\ ||\ defined(STM32F1)\ ||\ defined(STM32F2)\ ||\ defined(STM32F3)\ ||\ defined(STM32F4)\ ||\ defined(STM32F7)\ ||\ defined(STM32L0)\ ||\ defined(STM32L4)\ ||\ defined(STM32L5)\ ||\ defined(STM32G4)\ ||\ defined(STM32L1)}}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Master\_Sequential\_Transmit\_IT\ \ HAL\_I2C\_Master\_Seq\_Transmit\_IT}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Master\_Sequential\_Receive\_IT\ \ \ HAL\_I2C\_Master\_Seq\_Receive\_IT}}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Slave\_Sequential\_Transmit\_IT\ \ \ HAL\_I2C\_Slave\_Seq\_Transmit\_IT}}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Slave\_Sequential\_Receive\_IT\ \ \ \ HAL\_I2C\_Slave\_Seq\_Receive\_IT}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ ||\ STM32WB\ \ ||\ STM32G0\ ||\ STM32F0\ ||\ STM32F1\ ||\ STM32F2\ ||\ STM32F3\ ||\ STM32F4\ ||\ STM32F7\ ||\ STM32L0\ ||\ STM32L4\ ||\ STM32L5\ ||\ STM32G4\ ||\ STM32L1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#if\ defined(STM32H7)\ ||\ defined(STM32WB)\ ||\ defined(STM32G0)\ ||\ defined(STM32F4)\ ||\ defined(STM32F7)\ ||\ defined(STM32L0)\ ||\ defined(STM32L4)\ ||\ defined(STM32L5)\ ||\ defined(STM32G4)||\ defined(STM32L1)}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Master\_Sequential\_Transmit\_DMA\ HAL\_I2C\_Master\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Master\_Sequential\_Receive\_DMA\ \ HAL\_I2C\_Master\_Seq\_Receive\_DMA}}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Slave\_Sequential\_Transmit\_DMA\ \ HAL\_I2C\_Slave\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\#define\ HAL\_I2C\_Slave\_Sequential\_Receive\_DMA\ \ \ HAL\_I2C\_Slave\_Seq\_Receive\_DMA}}
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ ||\ STM32WB\ \ ||\ STM32G0\ ||\ STM32F4\ ||\ STM32F7\ ||\ STM32L0\ ||\ STM32L4\ ||\ STM32L5\ ||\ STM32G4\ ||\ STM32L1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01652\ }
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#if\ defined(STM32F4)}}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Master\_Sequential\_Transmit\_IT\ \ HAL\_FMPI2C\_Master\_Seq\_Transmit\_IT}}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Master\_Sequential\_Receive\_IT\ \ \ HAL\_FMPI2C\_Master\_Seq\_Receive\_IT}}
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Slave\_Sequential\_Transmit\_IT\ \ \ HAL\_FMPI2C\_Slave\_Seq\_Transmit\_IT}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Slave\_Sequential\_Receive\_IT\ \ \ \ HAL\_FMPI2C\_Slave\_Seq\_Receive\_IT}}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Master\_Sequential\_Transmit\_DMA\ HAL\_FMPI2C\_Master\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Master\_Sequential\_Receive\_DMA\ \ HAL\_FMPI2C\_Master\_Seq\_Receive\_DMA}}
\DoxyCodeLine{01660\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Slave\_Sequential\_Transmit\_DMA\ \ HAL\_FMPI2C\_Slave\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\#define\ HAL\_FMPI2C\_Slave\_Sequential\_Receive\_DMA\ \ \ HAL\_FMPI2C\_Slave\_Seq\_Receive\_DMA}}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#if\ defined(STM32G0)}}
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_ConfigPVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_ConfigPVD}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_EnablePVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnablePVD}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_DisablePVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisablePVD}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_PVD\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_PVD\_IRQHandler}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_PVDConfig\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWR\_ConfigPVD}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_DisableBkUpReg\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableBkUpReg}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_DisableFlashPowerDown\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableFlashPowerDown}}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_DisableVddio2Monitor\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableVddio2Monitor}}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_EnableBkUpReg\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableBkUpReg}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_EnableFlashPowerDown\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableFlashPowerDown}}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_EnableVddio2Monitor\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableVddio2Monitor}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_PVD\_PVM\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_PVD\_PVM\_IRQHandler}}
\DoxyCodeLine{01685\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_PVDLevelConfig\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWR\_ConfigPVD}}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_Vddio2Monitor\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_Vddio2Monitor\_IRQHandler}}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#define\ HAL\_PWR\_Vddio2MonitorCallback\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_Vddio2MonitorCallback}}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ HAL\_PWREx\_ActivateOverDrive\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableOverDrive}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ HAL\_PWREx\_DeactivateOverDrive\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableOverDrive}}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#define\ HAL\_PWREx\_DisableSDADCAnalog\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableSDADC}}
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ HAL\_PWREx\_EnableSDADCAnalog\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableSDADC}}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ HAL\_PWREx\_PVMConfig\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_ConfigPVM}}
\DoxyCodeLine{01693\ }
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_NORMAL}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_IT\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_IT\_RISING}}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_IT\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_IT\_FALLING}}
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_IT\_RISING\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_IT\_RISING\_FALLING}}
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_EVENT\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_EVENT\_RISING}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_EVENT\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_EVENT\_FALLING}}
\DoxyCodeLine{01700\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_EVENT\_RISING\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_EVENT\_RISING\_FALLING}}
\DoxyCodeLine{01701\ }
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\#define\ CR\_OFFSET\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_OFFSET\_BB}}
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#define\ CSR\_OFFSET\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_OFFSET\_BB}}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ PMODE\_BIT\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ VOS\_BIT\_NUMBER}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ CR\_PMODE\_BB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CR\_VOS\_BB}}
\DoxyCodeLine{01706\ }
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ DBP\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBP\_BIT\_NUMBER}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ PVDE\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PVDE\_BIT\_NUMBER}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#define\ PMODE\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PMODE\_BIT\_NUMBER}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ EWUP\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EWUP\_BIT\_NUMBER}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ FPDS\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FPDS\_BIT\_NUMBER}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ ODEN\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ODEN\_BIT\_NUMBER}}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ ODSWEN\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ODSWEN\_BIT\_NUMBER}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ MRLVDS\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MRLVDS\_BIT\_NUMBER}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ LPLVDS\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPLVDS\_BIT\_NUMBER}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\#define\ BRE\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ BRE\_BIT\_NUMBER}}
\DoxyCodeLine{01717\ }
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ PWR\_MODE\_EVT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PVD\_MODE\_NORMAL}}
\DoxyCodeLine{01719\ }
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#if\ defined\ (STM32U5)}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE1\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE1\_STOP}}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE2\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE2\_STOP}}
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE3\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE3\_STOP}}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE4\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE4\_STOP}}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE5\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE5\_STOP}}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE6\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE6\_STOP}}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE7\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE7\_STOP}}
\DoxyCodeLine{01728\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE8\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE8\_STOP}}
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE9\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE9\_STOP}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE10\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE10\_STOP}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE11\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE11\_STOP}}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_PAGE12\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_PAGE12\_STOP}}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_FULL\_STOP}}
\DoxyCodeLine{01734\ }
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#define\ PWR\_SRAM2\_PAGE1\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM2\_PAGE1\_STOP}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\#define\ PWR\_SRAM2\_PAGE2\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM2\_PAGE2\_STOP}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#define\ PWR\_SRAM2\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM2\_FULL\_STOP}}
\DoxyCodeLine{01738\ }
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE1\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE1\_STOP}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE2\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE2\_STOP}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE3\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE3\_STOP}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE4\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE4\_STOP}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE5\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE5\_STOP}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE6\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE6\_STOP}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE7\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE7\_STOP}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE8\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE8\_STOP}}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE9\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE9\_STOP}}
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE10\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE10\_STOP}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE11\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE11\_STOP}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE12\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE12\_STOP}}
\DoxyCodeLine{01751\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_PAGE13\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_PAGE13\_STOP}}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_FULL\_STOP}}
\DoxyCodeLine{01753\ }
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#define\ PWR\_SRAM4\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM4\_FULL\_STOP}}
\DoxyCodeLine{01755\ }
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE1\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE1\_STOP}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE2\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE2\_STOP}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE3\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE3\_STOP}}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE4\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE4\_STOP}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE5\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE5\_STOP}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE6\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE6\_STOP}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE7\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE7\_STOP}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE8\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE8\_STOP}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE9\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE9\_STOP}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE10\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE10\_STOP}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE11\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE11\_STOP}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE12\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE12\_STOP}}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_PAGE13\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_PAGE13\_STOP}}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_FULL\_STOP}}
\DoxyCodeLine{01770\ }
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\#define\ PWR\_ICACHE\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_ICACHE\_FULL\_STOP}}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#define\ PWR\_DCACHE1\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_DCACHE1\_FULL\_STOP}}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#define\ PWR\_DCACHE2\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_DCACHE2\_FULL\_STOP}}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#define\ PWR\_DMA2DRAM\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_DMA2DRAM\_FULL\_STOP}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ PWR\_PERIPHRAM\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PERIPHRAM\_FULL\_STOP}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ PWR\_PKA32RAM\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PKA32RAM\_FULL\_STOP}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ PWR\_GRAPHICPRAM\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ PWR\_GRAPHICPRAM\_FULL\_STOP}}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#define\ PWR\_DSIRAM\_FULL\_STOP\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_DSIRAM\_FULL\_STOP}}
\DoxyCodeLine{01779\ }
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#define\ PWR\_SRAM2\_PAGE1\_STANDBY\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM2\_PAGE1\_STANDBY}}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#define\ PWR\_SRAM2\_PAGE2\_STANDBY\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM2\_PAGE2\_STANDBY}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#define\ PWR\_SRAM2\_FULL\_STANDBY\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM2\_FULL\_STANDBY}}
\DoxyCodeLine{01783\ }
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ PWR\_SRAM1\_FULL\_RUN\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM1\_FULL\_RUN}}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ PWR\_SRAM2\_FULL\_RUN\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM2\_FULL\_RUN}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#define\ PWR\_SRAM3\_FULL\_RUN\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM3\_FULL\_RUN}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ PWR\_SRAM4\_FULL\_RUN\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM4\_FULL\_RUN}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ PWR\_SRAM5\_FULL\_RUN\_RETENTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SRAM5\_FULL\_RUN}}
\DoxyCodeLine{01789\ }
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ PWR\_ALL\_RAM\_RUN\_RETENTION\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_ALL\_RAM\_RUN\_MASK}}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01792\ }
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ HAL\_SMBUS\_Slave\_Listen\_IT\ \ \ \ \ \ \ \ \ \ HAL\_SMBUS\_EnableListen\_IT}}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#define\ HAL\_SMBUS\_SlaveAddrCallback\ \ \ \ \ \ \ \ HAL\_SMBUS\_AddrCallback}}
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#define\ HAL\_SMBUS\_SlaveListenCpltCallback\ \ HAL\_SMBUS\_ListenCpltCallback}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_FlushRxFifo\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_SPIEx\_FlushRxFifo}}
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\#define\ HAL\_TIM\_DMADelayPulseCplt\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMADelayPulseCplt}}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\#define\ HAL\_TIM\_DMAError\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAError}}
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#define\ HAL\_TIM\_DMACaptureCplt\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMACaptureCplt}}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ HAL\_TIMEx\_DMACommutationCplt\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIMEx\_DMACommutationCplt}}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#if\ defined(STM32H7)\ ||\ defined(STM32G0)\ ||\ defined(STM32F0)\ ||\ defined(STM32F1)\ ||\ defined(STM32F2)\ ||\ defined(STM32F3)\ ||\ defined(STM32F4)\ ||\ defined(STM32F7)\ ||\ defined(STM32L0)\ ||\ defined(STM32L4)}}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ HAL\_TIM\_SlaveConfigSynchronization\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_TIM\_SlaveConfigSynchro}}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ HAL\_TIM\_SlaveConfigSynchronization\_IT\ \ \ \ \ \ \ \ \ \ \ HAL\_TIM\_SlaveConfigSynchro\_IT}}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\#define\ HAL\_TIMEx\_CommutationCallback\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_TIMEx\_CommutCallback}}
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\#define\ HAL\_TIMEx\_ConfigCommutationEvent\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_TIMEx\_ConfigCommutEvent}}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ HAL\_TIMEx\_ConfigCommutationEvent\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_TIMEx\_ConfigCommutEvent\_IT}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ HAL\_TIMEx\_ConfigCommutationEvent\_DMA\ \ \ \ \ \ \ \ \ \ \ \ HAL\_TIMEx\_ConfigCommutEvent\_DMA}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ ||\ STM32G0\ ||\ STM32F0\ ||\ STM32F1\ ||\ STM32F2\ ||\ STM32F3\ ||\ STM32F4\ ||\ STM32F7\ ||\ STM32L0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ HAL\_UART\_WakeupCallback\ HAL\_UARTEx\_WakeupCallback}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#define\ HAL\_LTDC\_LineEvenCallback\ HAL\_LTDC\_LineEventCallback}}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ HAL\_LTDC\_Relaod\ \ \ \ \ \ \ \ \ \ \ HAL\_LTDC\_Reload}}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\#define\ HAL\_LTDC\_StructInitFromVideoConfig\ \ HAL\_LTDCEx\_StructInitFromVideoConfig}}
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\#define\ HAL\_LTDC\_StructInitFromAdaptedCommandConfig\ \ HAL\_LTDCEx\_StructInitFromAdaptedCommandConfig}}
\DoxyCodeLine{01862\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01863\ }
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ AES\_IT\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_IT\_CC}}
\DoxyCodeLine{01868\ \textcolor{preprocessor}{\#define\ AES\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_IT\_ERR}}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#define\ AES\_FLAG\_CCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRYP\_FLAG\_CCF}}
\DoxyCodeLine{01877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_GET\_BOOT\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPMEMORY\_FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPMEMORY\_SYSTEMFLASH\ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}}
\DoxyCodeLine{01880\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPMEMORY\_SRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPMEMORY\_FMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC}}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPMEMORY\_FMC\_SDRAM\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM}}
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPMEMORY\_FSMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_REMAPMEMORY\_FSMC}}
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_REMAPMEMORY\_QUADSPI\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_REMAPMEMORY\_QUADSPI}}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FMC\_BANK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_FMC\_BANK}}
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_GET\_FLAG}}
\DoxyCodeLine{01887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_CLEAR\_FLAG}}
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_VREFINT\_OUT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_VREFINT\_OUT\_ENABLE}}
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_VREFINT\_OUT\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_VREFINT\_OUT\_DISABLE}}
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_SRAM2\_WRP\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE}}
\DoxyCodeLine{01891\ }
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\#define\ SYSCFG\_FLAG\_VREF\_READY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_FLAG\_VREFINT\_READY}}
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\#define\ SYSCFG\_FLAG\_RC48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_FLAG\_HSI48}}
\DoxyCodeLine{01894\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_FASTMODEPLUS\_CONFIG\ \ \ \ \ \ \ \ \ IS\_I2C\_FASTMODEPLUS}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ UFB\_MODE\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UFB\_MODE\_BIT\_NUMBER}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#define\ CMP\_PD\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMP\_PD\_BIT\_NUMBER}}
\DoxyCodeLine{01897\ }
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#define\ \_\_ADC\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_ADC\_ENABLE}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#define\ \_\_ADC\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_ADC\_DISABLE}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_ENABLING\_CONDITIONS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ENABLING\_CONDITIONS}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_DISABLING\_CONDITIONS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DISABLING\_CONDITIONS}}
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_IS\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IS\_ENABLE}}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ \_\_ADC\_IS\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IS\_ENABLE}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_IS\_SOFTWARE\_START\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IS\_SOFTWARE\_START\_REGULAR}}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_IS\_SOFTWARE\_START\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IS\_SOFTWARE\_START\_INJECTED}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING\_REGULAR\_INJECTED\ ADC\_IS\_CONVERSION\_ONGOING\_REGULAR\_INJECTED}}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING\_REGULAR\ \ \ \ \ \ \ \ \ \ ADC\_IS\_CONVERSION\_ONGOING\_REGULAR}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING\_INJECTED\ \ \ \ \ \ \ \ \ ADC\_IS\_CONVERSION\_ONGOING\_INJECTED}}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IS\_CONVERSION\_ONGOING}}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CLEAR\_ERRORCODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CLEAR\_ERRORCODE}}
\DoxyCodeLine{01919\ }
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_GET\_RESOLUTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_GET\_RESOLUTION}}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_JSQR\_RK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_RK}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_AWD1CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_SHIFT}}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_AWD23CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD23CR}}
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_INJECT\_AUTO\_CONVERSION\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_INJECT\_AUTO\_CONVERSION}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_INJECT\_CONTEXT\_QUEUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_INJECT\_CONTEXT\_QUEUE}}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_INJECT\_DISCCONTINUOUS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_INJECT\_DISCCONTINUOUS}}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_REG\_DISCCONTINUOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_REG\_DISCCONTINUOUS}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_DISCONTINUOUS\_NUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCONTINUOUS\_NUM}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_AUTOWAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AUTOWAIT}}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_CONTINUOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_CONTINUOUS}}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_OVERRUN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_OVERRUN}}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_DMACONTREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DMACONTREQ}}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_SET}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_JSQR\_JEXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_SET}}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_OFR\_CHANNEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR\_CHANNEL}}
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_DIFSEL\_CHANNEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DIFSEL\_CHANNEL}}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CALFACT\_DIFF\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_DIFF\_SET}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CALFACT\_DIFF\_GET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_DIFF\_GET}}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_TRX\_HIGHTHRESHOLD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TRX\_HIGHTHRESHOLD}}
\DoxyCodeLine{01940\ }
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_OFFSET\_SHIFT\_RESOLUTION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFFSET\_SHIFT\_RESOLUTION}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_AWD1THRESHOLD\_SHIFT\_RESOLUTION\ \ \ \ \ \ \ \ \ ADC\_AWD1THRESHOLD\_SHIFT\_RESOLUTION}}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_AWD23THRESHOLD\_SHIFT\_RESOLUTION\ \ \ \ \ \ \ \ ADC\_AWD23THRESHOLD\_SHIFT\_RESOLUTION}}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_COMMON\_REGISTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_COMMON\_REGISTER}}
\DoxyCodeLine{01945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_COMMON\_CCR\_MULTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_COMMON\_CCR\_MULTI}}
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_MULTIMODE\_IS\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_MULTIMODE\_IS\_ENABLE}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#define\ \_\_ADC\_MULTIMODE\_IS\_ENABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_MULTIMODE\_IS\_ENABLE}}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_NONMULTIMODE\_OR\_MULTIMODEMASTER\ \ \ \ \ \ \ \ ADC\_NONMULTIMODE\_OR\_MULTIMODEMASTER}}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_COMMON\_ADC\_OTHER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_COMMON\_ADC\_OTHER}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_MULTI\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_MULTI\_SLAVE}}
\DoxyCodeLine{01951\ }
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_SQR1\_L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_SHIFT}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_JSQR\_JL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_SHIFT}}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_JSQR\_RK\_JL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_RK\_JL}}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CR1\_DISCONTINUOUS\_NUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCONTINUOUS\_NUM}}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CR1\_SCAN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_SCAN\_SET}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CONVCYCLES\_MAX\_RANGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CONVCYCLES\_MAX\_RANGE}}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CLOCK\_PRESCALER\_RANGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CLOCK\_PRESCALER\_RANGE}}
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_GET\_CLOCK\_PRESCALER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_GET\_CLOCK\_PRESCALER}}
\DoxyCodeLine{01960\ }
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_SQR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1}}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_SMPR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1}}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_SMPR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2}}
\DoxyCodeLine{01964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_SQR3\_RK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_RK}}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_SQR2\_RK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_RK}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_SQR1\_RK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_RK}}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CR2\_CONTINUOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_CONTINUOUS}}
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CR1\_DISCONTINUOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCONTINUOUS}}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CR1\_SCANCONV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_SCANCONV}}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CR2\_EOCSelection\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EOCSelection}}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CR2\_DMAContReq\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_DMAContReq}}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_JSQR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR}}
\DoxyCodeLine{01973\ }
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CHSELR\_CHANNEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHANNEL}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR1\_REG\_DISCCONTINUOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_REG\_DISCCONTINUOUS}}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR1\_AUTOOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AUTOOFF}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR1\_AUTOWAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AUTOWAIT}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR1\_CONTINUOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_CONTINUOUS}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR1\_OVERRUN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_OVERRUN}}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR1\_SCANDIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_SCANDIR}}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ADC\_CFGR1\_DMACONTREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMACONTREQ}}
\DoxyCodeLine{01982\ }
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DHR12R1\_ALIGNEMENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_DHR12R1\_ALIGNMENT}}
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DHR12R2\_ALIGNEMENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_DHR12R2\_ALIGNMENT}}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DHR12RD\_ALIGNEMENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_DHR12RD\_ALIGNMENT}}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\#define\ IS\_DAC\_GENERATE\_WAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_DAC\_WAVE}}
\DoxyCodeLine{01994\ }
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM1\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM1}}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM1\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM2\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM2\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM3\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM3\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM4\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM4}}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM4\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM5\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM5}}
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM5\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM6\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM6}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM6\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}}
\DoxyCodeLine{02014\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM7\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM7}}
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM7\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM8\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM8}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM8\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}}
\DoxyCodeLine{02018\ }
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM9\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM9}}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM9\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM10\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM10}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM10\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM11\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM11}}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM11\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM12\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM12}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM12\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM13\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM13}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM13\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM14\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM14}}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM14\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_CAN2\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_CAN2}}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_CAN2\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}}
\DoxyCodeLine{02033\ }
\DoxyCodeLine{02034\ }
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM15\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM15}}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM15\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM15}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM16\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM16}}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM16\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM16}}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_TIM17\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_TIM17}}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_TIM17\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_TIM17}}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_RTC\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_RTC}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_RTC\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_RTC}}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_WWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_WWDG1}}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_WWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_UnFreeze\_WWDG1}}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_IWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_IWDG1}}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_IWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_UnFreeze\_IWDG1}}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_WWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_WWDG}}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_WWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}}
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_IWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_IWDG}}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_IWDG\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_I2C1\_TIMEOUT\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}}
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_I2C1\_TIMEOUT\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_I2C2\_TIMEOUT\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_I2C2\_TIMEOUT\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}}
\DoxyCodeLine{02058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_I2C3\_TIMEOUT\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}}
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_I2C3\_TIMEOUT\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_CAN1\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_CAN1}}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_CAN1\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_LPTIM1\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}}
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_LPTIM1\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1}}
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FREEZE\_LPTIM2\_DBGMCU\ \_\_HAL\_DBGMCU\_FREEZE\_LPTIM2}}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UNFREEZE\_LPTIM2\_DBGMCU\ \_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM2}}
\DoxyCodeLine{02066\ }
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#if\ defined(STM32F3)}}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#define\ COMP\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_ENABLE}}
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\#define\ COMP\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_DISABLE}}
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#define\ COMP\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_LOCK}}
\DoxyCodeLine{02078\ }
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#if\ defined(STM32F301x8)\ ||\ defined(STM32F302x8)\ ||\ defined(STM32F318xx)\ ||\ defined(STM32F303x8)\ ||\ defined(STM32F334x8)\ ||\ defined(STM32F328xx)}}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\#\ endif}}
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\#\ if\ defined(STM32F302xE)\ ||\ defined(STM32F302xC)}}
\DoxyCodeLine{02106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{02134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP6\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#\ endif}}
\DoxyCodeLine{02139\ \textcolor{preprocessor}{\#\ if\ defined(STM32F303xE)\ ||\ defined(STM32F398xx)\ ||\ defined(STM32F303xC)\ ||\ defined(STM32F358xx)}}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02147\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{02175\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{02189\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP2)\ ?\ \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP3)\ ?\ \_\_HAL\_COMP\_COMP3\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP4)\ ?\ \_\_HAL\_COMP\_COMP4\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP5)\ ?\ \_\_HAL\_COMP\_COMP5\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP6)\ ?\ \_\_HAL\_COMP\_COMP6\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP7\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#\ endif}}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\#\ if\ defined(STM32F373xC)\ ||defined(STM32F378xx)}}
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02204\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{02210\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\#\ endif}}
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{02220\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)\ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02222\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_)\ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE()\ :\ \(\backslash\)}}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{02224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{02226\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)\ \ \ \ \ \ \ \ \ (((\_\_EXTILINE\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \ ==\ COMP\_EXTI\_LINE\_COMP1)\ ?\ \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02233\ }
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_GET\_EXTI\_LINE\ \ COMP\_GET\_EXTI\_LINE}}
\DoxyCodeLine{02235\ }
\DoxyCodeLine{02236\ \textcolor{preprocessor}{\#if\ defined(STM32L0)\ ||\ defined(STM32L4)}}
\DoxyCodeLine{02237\ \textcolor{comment}{/*\ Note:\ On\ these\ STM32\ families,\ the\ only\ argument\ of\ this\ macro\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02238\ \textcolor{comment}{/*\ \ \ \ \ \ \ is\ COMP\_FLAG\_LOCK.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02239\ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ macro\ is\ replaced\ by\ \_\_HAL\_COMP\_IS\_LOCKED\ with\ only\ HAL\ handle\ \ */}}
\DoxyCodeLine{02240\ \textcolor{comment}{/*\ \ \ \ \ \ \ argument.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#define\ \_\_HAL\_COMP\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ (\_\_HAL\_COMP\_IS\_LOCKED(\_\_HANDLE\_\_))}}
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\#if\ defined(STM32L0)\ ||\ defined(STM32L4)}}
\DoxyCodeLine{02251\ \textcolor{preprocessor}{\#define\ HAL\_COMP\_Start\_IT\ \ \ \ \ \ \ HAL\_COMP\_Start\ }\textcolor{comment}{/*\ Function\ considered\ as\ legacy\ as\ EXTI\ event\ or\ IT\ configuration\ is\ done\ into\ HAL\_COMP\_Init()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02252\ \textcolor{preprocessor}{\#define\ HAL\_COMP\_Stop\_IT\ \ \ \ \ \ \ \ HAL\_COMP\_Stop\ \ }\textcolor{comment}{/*\ Function\ considered\ as\ legacy\ as\ EXTI\ event\ or\ IT\ configuration\ is\ done\ into\ HAL\_COMP\_Init()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02256\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02257\ }
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\#define\ IS\_DAC\_WAVE(WAVE)\ (((WAVE)\ ==\ DAC\_WAVE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WAVE)\ ==\ DAC\_WAVE\_NOISE)||\ \(\backslash\)}}
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WAVE)\ ==\ DAC\_WAVE\_TRIANGLE))}}
\DoxyCodeLine{02265\ }
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ IS\_WRPAREA\ \ \ \ \ \ \ \ \ \ IS\_OB\_WRPAREA}}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\#define\ IS\_TYPEPROGRAM\ \ \ \ \ \ IS\_FLASH\_TYPEPROGRAM}}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ IS\_TYPEPROGRAMFLASH\ IS\_FLASH\_TYPEPROGRAM}}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#define\ IS\_TYPEERASE\ \ \ \ \ \ \ \ IS\_FLASH\_TYPEERASE}}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\#define\ IS\_NBSECTORS\ \ \ \ \ \ \ \ IS\_FLASH\_NBSECTORS}}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#define\ IS\_OB\_WDG\_SOURCE\ \ \ \ IS\_OB\_IWDG\_SOURCE}}
\DoxyCodeLine{02280\ }
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_RESET\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_RESET\_CR2}}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_GENERATE\_START\ \ \ \ \ \ \ \ I2C\_GENERATE\_START}}
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#if\ defined(STM32F1)}}
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_FREQ\_RANGE\ \ \ \ \ \ \ \ \ \ \ \ I2C\_FREQRANGE}}
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_FREQ\_RANGE\ \ \ \ \ \ \ \ \ \ \ \ I2C\_FREQ\_RANGE}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_RISE\_TIME\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_RISE\_TIME}}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_SPEED\_STANDARD\ \ \ \ \ \ \ \ I2C\_SPEED\_STANDARD}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_SPEED\_FAST\ \ \ \ \ \ \ \ \ \ \ \ I2C\_SPEED\_FAST}}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_SPEED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SPEED}}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_7BIT\_ADD\_WRITE\ \ \ \ \ \ \ \ I2C\_7BIT\_ADD\_WRITE}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_7BIT\_ADD\_READ\ \ \ \ \ \ \ \ \ I2C\_7BIT\_ADD\_READ}}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_10BIT\_ADDRESS\ \ \ \ \ \ \ \ \ I2C\_10BIT\_ADDRESS}}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_10BIT\_HEADER\_WRITE\ \ \ \ I2C\_10BIT\_HEADER\_WRITE}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_10BIT\_HEADER\_READ\ \ \ \ \ I2C\_10BIT\_HEADER\_READ}}
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_MEM\_ADD\_MSB\ \ \ \ \ \ \ \ \ \ \ I2C\_MEM\_ADD\_MSB}}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_MEM\_ADD\_LSB\ \ \ \ \ \ \ \ \ \ \ I2C\_MEM\_ADD\_LSB}}
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2C\_FREQRANGE\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_FREQRANGE}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#define\ IS\_I2S\_INSTANCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_I2S\_ALL\_INSTANCE}}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#define\ IS\_I2S\_INSTANCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ IS\_I2S\_ALL\_INSTANCE\_EXT}}
\DoxyCodeLine{02318\ }
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_I2S\_CLEAR\_FREFLAG\ \ \ \ \ \ \ \_\_HAL\_I2S\_CLEAR\_TIFREFLAG}}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02322\ }
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#define\ \_\_IRDA\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_IRDA\_DISABLE}}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#define\ \_\_IRDA\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_IRDA\_ENABLE}}
\DoxyCodeLine{02333\ }
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_IRDA\_GETCLOCKSOURCE\ \ \ \ \ \ \ IRDA\_GETCLOCKSOURCE}}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_IRDA\_MASK\_COMPUTATION\ \ \ \ \ IRDA\_MASK\_COMPUTATION}}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#define\ \_\_IRDA\_GETCLOCKSOURCE\ \ \ \ \ \ \ \ \ \ \ IRDA\_GETCLOCKSOURCE}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\#define\ \_\_IRDA\_MASK\_COMPUTATION\ \ \ \ \ \ \ \ \ IRDA\_MASK\_COMPUTATION}}
\DoxyCodeLine{02338\ }
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_ONEBIT\_SAMPLE\ \ \ \ \ \ \ \ \ \ \ IS\_IRDA\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{02340\ }
\DoxyCodeLine{02341\ }
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_IWDG\_ENABLE\_WRITE\_ACCESS\ \ IWDG\_ENABLE\_WRITE\_ACCESS}}
\DoxyCodeLine{02351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_IWDG\_DISABLE\_WRITE\_ACCESS\ IWDG\_DISABLE\_WRITE\_ACCESS}}
\DoxyCodeLine{02361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_ENABLE\_INTERRUPT\ \ \ \ \_\_HAL\_LPTIM\_ENABLE\_IT}}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_DISABLE\_INTERRUPT\ \ \ \_\_HAL\_LPTIM\_DISABLE\_IT}}
\DoxyCodeLine{02363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_GET\_ITSTATUS\ \ \ \ \ \ \ \ \_\_HAL\_LPTIM\_GET\_IT\_SOURCE}}
\DoxyCodeLine{02364\ }
\DoxyCodeLine{02373\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_OPAXPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAXPD}}
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_S3SELX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_S3SELX}}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_S4SELX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_S4SELX}}
\DoxyCodeLine{02376\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_S5SELX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_S5SELX}}
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_S6SELX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_S6SELX}}
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_OPAXCAL\_L\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAXCAL\_L}}
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_OPAXCAL\_H\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAXCAL\_H}}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_OPAXLPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAXLPM}}
\DoxyCodeLine{02381\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_ALL\_SWITCHES\ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_ALL\_SWITCHES}}
\DoxyCodeLine{02382\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_ANAWSELX\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_ANAWSELX}}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CSR\_OPAXCALOUT\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAXCALOUT}}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_OFFSET\_TRIM\_BITSPOSITION\ \ OPAMP\_OFFSET\_TRIM\_BITSPOSITION}}
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_OFFSET\_TRIM\_SET\ \ \ \ \ \ \ \ \ \ \ OPAMP\_OFFSET\_TRIM\_SET}}
\DoxyCodeLine{02386\ }
\DoxyCodeLine{02395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EVENT\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT}}
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EVENT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT}}
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_FALLINGTRIGGER\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_FALLINGTRIGGER\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_RISINGTRIGGER\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_RISINGTRIGGER\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVM\_EVENT\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVM\_EVENT\_DISABLE}}
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVM\_EVENT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVM\_EVENT\_ENABLE}}
\DoxyCodeLine{02403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVM\_EXTI\_FALLINGTRIGGER\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVM\_EXTI\_FALLINGTRIGGER\_DISABLE}}
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVM\_EXTI\_FALLINGTRIGGER\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVM\_EXTI\_FALLINGTRIGGER\_ENABLE}}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVM\_EXTI\_RISINGTRIGGER\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVM\_EXTI\_RISINGTRIGGER\_DISABLE}}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVM\_EXTI\_RISINGTRIGGER\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVM\_EXTI\_RISINGTRIGGER\_ENABLE}}
\DoxyCodeLine{02407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_INTERNALWAKEUP\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableInternalWakeUpLine}}
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_INTERNALWAKEUP\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableInternalWakeUpLine}}
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PULL\_UP\_DOWN\_CONFIG\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisablePullUpPullDownConfig}}
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PULL\_UP\_DOWN\_CONFIG\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnablePullUpPullDownConfig}}
\DoxyCodeLine{02411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_EGDE\_TRIGGER()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE();\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE();\ \}\ while(0)}}
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_EVENT\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT}}
\DoxyCodeLine{02413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_EVENT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT}}
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_FALLINGTRIGGER\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_FALLINGTRIGGER\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_RISINGTRIGGER\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_RISINGTRIGGER\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_SET\_RISING\_EDGE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ HAL\_PWREx\_DisablePVM1();HAL\_PWREx\_DisablePVM2();HAL\_PWREx\_DisablePVM3();HAL\_PWREx\_DisablePVM4();\ \}\ while(0)}}
\DoxyCodeLine{02421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ HAL\_PWREx\_EnablePVM1();HAL\_PWREx\_EnablePVM2();HAL\_PWREx\_EnablePVM3();HAL\_PWREx\_EnablePVM4();\ \}\ while(0)}}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_SRAM2CONTENT\_PRESERVE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableSRAM2ContentRetention}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_SRAM2CONTENT\_PRESERVE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableSRAM2ContentRetention}}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VDDIO2\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableVddIO2}}
\DoxyCodeLine{02425\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VDDIO2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableVddIO2}}
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VDDIO2\_EXTI\_CLEAR\_EGDE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_VDDIO2\_EXTI\_DISABLE\_FALLING\_EDGE}}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VDDIO2\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_VDDIO2\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VDDUSB\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_DisableVddUSB}}
\DoxyCodeLine{02429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VDDUSB\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_EnableVddUSB}}
\DoxyCodeLine{02430\ }
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\#if\ defined\ (STM32F4)}}
\DoxyCodeLine{02432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_ENABLE\_IT(PWR\_EXTI\_LINE\_PVD)\ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT()}}
\DoxyCodeLine{02433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_DISABLE\_IT(PWR\_EXTI\_LINE\_PVD)\ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT()}}
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_GET\_FLAG(PWR\_EXTI\_LINE\_PVD)\ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG()}}
\DoxyCodeLine{02435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG(PWR\_EXTI\_LINE\_PVD)\ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG()}}
\DoxyCodeLine{02436\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_GENERATE\_SWIT(PWR\_EXTI\_LINE\_PVD)\ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT()}}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{02441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_GENERATE\_SWIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT}}
\DoxyCodeLine{02442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PVD\_EXTI\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\#define\ RCC\_StopWakeUpClock\_MSI\ \ \ \ \ RCC\_STOP\_WAKEUPCLOCK\_MSI}}
\DoxyCodeLine{02454\ \textcolor{preprocessor}{\#define\ RCC\_StopWakeUpClock\_HSI\ \ \ \ \ RCC\_STOP\_WAKEUPCLOCK\_HSI}}
\DoxyCodeLine{02455\ }
\DoxyCodeLine{02456\ \textcolor{preprocessor}{\#define\ HAL\_RCC\_CCSCallback\ HAL\_RCC\_CSSCallback}}
\DoxyCodeLine{02457\ \textcolor{preprocessor}{\#define\ HAL\_RC48\_EnableBuffer\_Cmd(cmd)\ (((cmd\(\backslash\)}}
\DoxyCodeLine{02458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )==ENABLE)\ ?\ HAL\_RCCEx\_EnableHSI48\_VREFINT()\ :\ HAL\_RCCEx\_DisableHSI48\_VREFINT())}}
\DoxyCodeLine{02459\ }
\DoxyCodeLine{02460\ \textcolor{preprocessor}{\#define\ \_\_ADC\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC\_CLK\_DISABLE}}
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\#define\ \_\_ADC\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC\_CLK\_ENABLE}}
\DoxyCodeLine{02462\ \textcolor{preprocessor}{\#define\ \_\_ADC\_CLK\_SLEEP\_DISABLE\ \ \ \ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\#define\ \_\_ADC\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02464\ \textcolor{preprocessor}{\#define\ \_\_ADC\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC\_FORCE\_RESET}}
\DoxyCodeLine{02465\ \textcolor{preprocessor}{\#define\ \_\_ADC\_RELEASE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC\_RELEASE\_RESET}}
\DoxyCodeLine{02466\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}}
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC1\_FORCE\_RESET}}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC1\_RELEASE\_RESET}}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_CLK\_SLEEP\_ENABLE\ \ \ \ \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_CLK\_SLEEP\_DISABLE\ \ \ \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\#define\ \_\_ADC2\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE}}
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#define\ \_\_ADC2\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}}
\DoxyCodeLine{02474\ \textcolor{preprocessor}{\#define\ \_\_ADC2\_FORCE\_RESET\ \_\_HAL\_RCC\_ADC2\_FORCE\_RESET}}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ \_\_ADC2\_RELEASE\_RESET\ \_\_HAL\_RCC\_ADC2\_RELEASE\_RESET}}
\DoxyCodeLine{02476\ \textcolor{preprocessor}{\#define\ \_\_ADC3\_CLK\_DISABLE\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE}}
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#define\ \_\_ADC3\_CLK\_ENABLE\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\#define\ \_\_ADC3\_FORCE\_RESET\ \_\_HAL\_RCC\_ADC3\_FORCE\_RESET}}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\#define\ \_\_ADC3\_RELEASE\_RESET\ \_\_HAL\_RCC\_ADC3\_RELEASE\_RESET}}
\DoxyCodeLine{02480\ \textcolor{preprocessor}{\#define\ \_\_AES\_CLK\_DISABLE\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE}}
\DoxyCodeLine{02481\ \textcolor{preprocessor}{\#define\ \_\_AES\_CLK\_ENABLE\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE}}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ \_\_AES\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\#define\ \_\_AES\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02484\ \textcolor{preprocessor}{\#define\ \_\_AES\_FORCE\_RESET\ \_\_HAL\_RCC\_AES\_FORCE\_RESET}}
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\#define\ \_\_AES\_RELEASE\_RESET\ \_\_HAL\_RCC\_AES\_RELEASE\_RESET}}
\DoxyCodeLine{02486\ \textcolor{preprocessor}{\#define\ \_\_CRYP\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#define\ \_\_CRYP\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\#define\ \_\_CRYP\_CLK\_ENABLE\ \ \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE}}
\DoxyCodeLine{02489\ \textcolor{preprocessor}{\#define\ \_\_CRYP\_CLK\_DISABLE\ \ \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE}}
\DoxyCodeLine{02490\ \textcolor{preprocessor}{\#define\ \_\_CRYP\_FORCE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_CRYP\_FORCE\_RESET}}
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\#define\ \_\_CRYP\_RELEASE\_RESET\ \ \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET}}
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\#define\ \_\_AFIO\_CLK\_DISABLE\ \_\_HAL\_RCC\_AFIO\_CLK\_DISABLE}}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\#define\ \_\_AFIO\_CLK\_ENABLE\ \_\_HAL\_RCC\_AFIO\_CLK\_ENABLE}}
\DoxyCodeLine{02494\ \textcolor{preprocessor}{\#define\ \_\_AFIO\_FORCE\_RESET\ \_\_HAL\_RCC\_AFIO\_FORCE\_RESET}}
\DoxyCodeLine{02495\ \textcolor{preprocessor}{\#define\ \_\_AFIO\_RELEASE\_RESET\ \_\_HAL\_RCC\_AFIO\_RELEASE\_RESET}}
\DoxyCodeLine{02496\ \textcolor{preprocessor}{\#define\ \_\_AHB\_FORCE\_RESET\ \_\_HAL\_RCC\_AHB\_FORCE\_RESET}}
\DoxyCodeLine{02497\ \textcolor{preprocessor}{\#define\ \_\_AHB\_RELEASE\_RESET\ \_\_HAL\_RCC\_AHB\_RELEASE\_RESET}}
\DoxyCodeLine{02498\ \textcolor{preprocessor}{\#define\ \_\_AHB1\_FORCE\_RESET\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET}}
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#define\ \_\_AHB1\_RELEASE\_RESET\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET}}
\DoxyCodeLine{02500\ \textcolor{preprocessor}{\#define\ \_\_AHB2\_FORCE\_RESET\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET}}
\DoxyCodeLine{02501\ \textcolor{preprocessor}{\#define\ \_\_AHB2\_RELEASE\_RESET\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET}}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\#define\ \_\_AHB3\_FORCE\_RESET\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET}}
\DoxyCodeLine{02503\ \textcolor{preprocessor}{\#define\ \_\_AHB3\_RELEASE\_RESET\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET}}
\DoxyCodeLine{02504\ \textcolor{preprocessor}{\#define\ \_\_APB1\_FORCE\_RESET\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET}}
\DoxyCodeLine{02505\ \textcolor{preprocessor}{\#define\ \_\_APB1\_RELEASE\_RESET\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\#define\ \_\_APB2\_FORCE\_RESET\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET}}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#define\ \_\_APB2\_RELEASE\_RESET\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET}}
\DoxyCodeLine{02508\ \textcolor{preprocessor}{\#define\ \_\_BKP\_CLK\_DISABLE\ \_\_HAL\_RCC\_BKP\_CLK\_DISABLE}}
\DoxyCodeLine{02509\ \textcolor{preprocessor}{\#define\ \_\_BKP\_CLK\_ENABLE\ \_\_HAL\_RCC\_BKP\_CLK\_ENABLE}}
\DoxyCodeLine{02510\ \textcolor{preprocessor}{\#define\ \_\_BKP\_FORCE\_RESET\ \_\_HAL\_RCC\_BKP\_FORCE\_RESET}}
\DoxyCodeLine{02511\ \textcolor{preprocessor}{\#define\ \_\_BKP\_RELEASE\_RESET\ \_\_HAL\_RCC\_BKP\_RELEASE\_RESET}}
\DoxyCodeLine{02512\ \textcolor{preprocessor}{\#define\ \_\_CAN1\_CLK\_DISABLE\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}}
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\#define\ \_\_CAN1\_CLK\_ENABLE\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\#define\ \_\_CAN1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02515\ \textcolor{preprocessor}{\#define\ \_\_CAN1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02516\ \textcolor{preprocessor}{\#define\ \_\_CAN1\_FORCE\_RESET\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET}}
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\#define\ \_\_CAN1\_RELEASE\_RESET\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET}}
\DoxyCodeLine{02518\ \textcolor{preprocessor}{\#define\ \_\_CAN\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}}
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\#define\ \_\_CAN\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
\DoxyCodeLine{02520\ \textcolor{preprocessor}{\#define\ \_\_CAN\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET}}
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\#define\ \_\_CAN\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET}}
\DoxyCodeLine{02522\ \textcolor{preprocessor}{\#define\ \_\_CAN2\_CLK\_DISABLE\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE}}
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#define\ \_\_CAN2\_CLK\_ENABLE\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE}}
\DoxyCodeLine{02524\ \textcolor{preprocessor}{\#define\ \_\_CAN2\_FORCE\_RESET\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET}}
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\#define\ \_\_CAN2\_RELEASE\_RESET\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET}}
\DoxyCodeLine{02526\ \textcolor{preprocessor}{\#define\ \_\_CEC\_CLK\_DISABLE\ \_\_HAL\_RCC\_CEC\_CLK\_DISABLE}}
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\#define\ \_\_CEC\_CLK\_ENABLE\ \_\_HAL\_RCC\_CEC\_CLK\_ENABLE}}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\#define\ \_\_COMP\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_COMP\_CLK\_DISABLE}}
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\#define\ \_\_COMP\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_COMP\_CLK\_ENABLE}}
\DoxyCodeLine{02530\ \textcolor{preprocessor}{\#define\ \_\_COMP\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_COMP\_FORCE\_RESET}}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#define\ \_\_COMP\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_COMP\_RELEASE\_RESET}}
\DoxyCodeLine{02532\ \textcolor{preprocessor}{\#define\ \_\_COMP\_CLK\_SLEEP\_ENABLE\ \ \ \_\_HAL\_RCC\_COMP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\#define\ \_\_COMP\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_COMP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02534\ \textcolor{preprocessor}{\#define\ \_\_CEC\_FORCE\_RESET\ \_\_HAL\_RCC\_CEC\_FORCE\_RESET}}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ \_\_CEC\_RELEASE\_RESET\ \_\_HAL\_RCC\_CEC\_RELEASE\_RESET}}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\#define\ \_\_CRC\_CLK\_DISABLE\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\#define\ \_\_CRC\_CLK\_ENABLE\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\#define\ \_\_CRC\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\#define\ \_\_CRC\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#define\ \_\_CRC\_FORCE\_RESET\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET}}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ \_\_CRC\_RELEASE\_RESET\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET}}
\DoxyCodeLine{02542\ \textcolor{preprocessor}{\#define\ \_\_DAC\_CLK\_DISABLE\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE}}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\#define\ \_\_DAC\_CLK\_ENABLE\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\#define\ \_\_DAC\_FORCE\_RESET\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#define\ \_\_DAC\_RELEASE\_RESET\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET}}
\DoxyCodeLine{02546\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_CLK\_DISABLE\ \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE}}
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_CLK\_ENABLE\ \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE}}
\DoxyCodeLine{02548\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02550\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_FORCE\_RESET\ \_\_HAL\_RCC\_DAC1\_FORCE\_RESET}}
\DoxyCodeLine{02551\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_RELEASE\_RESET\ \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET}}
\DoxyCodeLine{02552\ \textcolor{preprocessor}{\#define\ \_\_DBGMCU\_CLK\_ENABLE\ \ \ \ \ \_\_HAL\_RCC\_DBGMCU\_CLK\_ENABLE}}
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\#define\ \_\_DBGMCU\_CLK\_DISABLE\ \ \ \ \ \_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE}}
\DoxyCodeLine{02554\ \textcolor{preprocessor}{\#define\ \_\_DBGMCU\_FORCE\_RESET\ \ \ \ \_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\#define\ \_\_DBGMCU\_RELEASE\_RESET\ \ \_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}}
\DoxyCodeLine{02556\ \textcolor{preprocessor}{\#define\ \_\_DFSDM\_CLK\_DISABLE\ \_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE}}
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\#define\ \_\_DFSDM\_CLK\_ENABLE\ \_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE}}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\#define\ \_\_DFSDM\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#define\ \_\_DFSDM\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\#define\ \_\_DFSDM\_FORCE\_RESET\ \_\_HAL\_RCC\_DFSDM\_FORCE\_RESET}}
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\#define\ \_\_DFSDM\_RELEASE\_RESET\ \_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET}}
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_CLK\_DISABLE\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_CLK\_ENABLE\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02566\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_FORCE\_RESET\ \_\_HAL\_RCC\_DMA1\_FORCE\_RESET}}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_RELEASE\_RESET\ \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET}}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_CLK\_DISABLE\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}}
\DoxyCodeLine{02569\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_CLK\_ENABLE\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\DoxyCodeLine{02570\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02572\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_FORCE\_RESET\ \_\_HAL\_RCC\_DMA2\_FORCE\_RESET}}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_RELEASE\_RESET\ \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET}}
\DoxyCodeLine{02574\ \textcolor{preprocessor}{\#define\ \_\_ETHMAC\_CLK\_DISABLE\ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE}}
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#define\ \_\_ETHMAC\_CLK\_ENABLE\ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE}}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ \_\_ETHMAC\_FORCE\_RESET\ \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET}}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\#define\ \_\_ETHMAC\_RELEASE\_RESET\ \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET}}
\DoxyCodeLine{02578\ \textcolor{preprocessor}{\#define\ \_\_ETHMACRX\_CLK\_DISABLE\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE}}
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#define\ \_\_ETHMACRX\_CLK\_ENABLE\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE}}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#define\ \_\_ETHMACTX\_CLK\_DISABLE\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE}}
\DoxyCodeLine{02581\ \textcolor{preprocessor}{\#define\ \_\_ETHMACTX\_CLK\_ENABLE\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE}}
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#define\ \_\_FIREWALL\_CLK\_DISABLE\ \_\_HAL\_RCC\_FIREWALL\_CLK\_DISABLE}}
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#define\ \_\_FIREWALL\_CLK\_ENABLE\ \_\_HAL\_RCC\_FIREWALL\_CLK\_ENABLE}}
\DoxyCodeLine{02584\ \textcolor{preprocessor}{\#define\ \_\_FLASH\_CLK\_DISABLE\ \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE}}
\DoxyCodeLine{02585\ \textcolor{preprocessor}{\#define\ \_\_FLASH\_CLK\_ENABLE\ \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\#define\ \_\_FLASH\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\#define\ \_\_FLASH\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\#define\ \_\_FLASH\_FORCE\_RESET\ \_\_HAL\_RCC\_FLASH\_FORCE\_RESET}}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#define\ \_\_FLASH\_RELEASE\_RESET\ \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_CLK\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_CLK\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}}
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_FORCE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_FLITF\_FORCE\_RESET}}
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_RELEASE\_RESET\ \ \ \ \ \_\_HAL\_RCC\_FLITF\_RELEASE\_RESET}}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#define\ \_\_FMC\_CLK\_DISABLE\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE}}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\#define\ \_\_FMC\_CLK\_ENABLE\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\#define\ \_\_FMC\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\#define\ \_\_FMC\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ \_\_FMC\_FORCE\_RESET\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET}}
\DoxyCodeLine{02601\ \textcolor{preprocessor}{\#define\ \_\_FMC\_RELEASE\_RESET\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET}}
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_CLK\_DISABLE\ \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_CLK\_ENABLE\ \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}}
\DoxyCodeLine{02610\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02613\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02614\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}}
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}}
\DoxyCodeLine{02616\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
\DoxyCodeLine{02617\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02619\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}}
\DoxyCodeLine{02621\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}}
\DoxyCodeLine{02622\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}}
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02625\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02626\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET}}
\DoxyCodeLine{02627\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET}}
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}}
\DoxyCodeLine{02629\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
\DoxyCodeLine{02630\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02631\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02632\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET}}
\DoxyCodeLine{02633\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET}}
\DoxyCodeLine{02634\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
\DoxyCodeLine{02635\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
\DoxyCodeLine{02636\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02637\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET}}
\DoxyCodeLine{02639\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET}}
\DoxyCodeLine{02640\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}}
\DoxyCodeLine{02641\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
\DoxyCodeLine{02642\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02643\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02644\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET}}
\DoxyCodeLine{02645\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET}}
\DoxyCodeLine{02646\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_CLK\_DISABLE\ \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_CLK\_ENABLE\ \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\DoxyCodeLine{02648\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02649\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02650\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_FORCE\_RESET\ \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET}}
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_RELEASE\_RESET\ \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET}}
\DoxyCodeLine{02652\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_CLK\_DISABLE\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}}
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_CLK\_ENABLE\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02656\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_FORCE\_RESET\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET}}
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_RELEASE\_RESET\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}}
\DoxyCodeLine{02658\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_CLK\_DISABLE\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}}
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_CLK\_ENABLE\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
\DoxyCodeLine{02660\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02662\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_FORCE\_RESET\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET}}
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_RELEASE\_RESET\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}}
\DoxyCodeLine{02664\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_CLK\_DISABLE\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}}
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_CLK\_ENABLE\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
\DoxyCodeLine{02666\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02668\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_FORCE\_RESET\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET}}
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_RELEASE\_RESET\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET}}
\DoxyCodeLine{02670\ \textcolor{preprocessor}{\#define\ \_\_LCD\_CLK\_DISABLE\ \_\_HAL\_RCC\_LCD\_CLK\_DISABLE}}
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#define\ \_\_LCD\_CLK\_ENABLE\ \_\_HAL\_RCC\_LCD\_CLK\_ENABLE}}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\#define\ \_\_LCD\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ \_\_LCD\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\#define\ \_\_LCD\_FORCE\_RESET\ \_\_HAL\_RCC\_LCD\_FORCE\_RESET}}
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#define\ \_\_LCD\_RELEASE\_RESET\ \_\_HAL\_RCC\_LCD\_RELEASE\_RESET}}
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#define\ \_\_LPTIM1\_CLK\_DISABLE\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}}
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#define\ \_\_LPTIM1\_CLK\_ENABLE\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
\DoxyCodeLine{02678\ \textcolor{preprocessor}{\#define\ \_\_LPTIM1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#define\ \_\_LPTIM1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\#define\ \_\_LPTIM1\_FORCE\_RESET\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET}}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#define\ \_\_LPTIM1\_RELEASE\_RESET\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET}}
\DoxyCodeLine{02682\ \textcolor{preprocessor}{\#define\ \_\_LPTIM2\_CLK\_DISABLE\ \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE}}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#define\ \_\_LPTIM2\_CLK\_ENABLE\ \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ \_\_LPTIM2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02685\ \textcolor{preprocessor}{\#define\ \_\_LPTIM2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02686\ \textcolor{preprocessor}{\#define\ \_\_LPTIM2\_FORCE\_RESET\ \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET}}
\DoxyCodeLine{02687\ \textcolor{preprocessor}{\#define\ \_\_LPTIM2\_RELEASE\_RESET\ \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET}}
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#define\ \_\_LPUART1\_CLK\_DISABLE\ \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE}}
\DoxyCodeLine{02689\ \textcolor{preprocessor}{\#define\ \_\_LPUART1\_CLK\_ENABLE\ \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\#define\ \_\_LPUART1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02691\ \textcolor{preprocessor}{\#define\ \_\_LPUART1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#define\ \_\_LPUART1\_FORCE\_RESET\ \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET}}
\DoxyCodeLine{02693\ \textcolor{preprocessor}{\#define\ \_\_LPUART1\_RELEASE\_RESET\ \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET}}
\DoxyCodeLine{02694\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CLK\_DISABLE\ \_\_HAL\_RCC\_OPAMP\_CLK\_DISABLE}}
\DoxyCodeLine{02695\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CLK\_ENABLE\ \_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE}}
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02697\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02698\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_FORCE\_RESET\ \_\_HAL\_RCC\_OPAMP\_FORCE\_RESET}}
\DoxyCodeLine{02699\ \textcolor{preprocessor}{\#define\ \_\_OPAMP\_RELEASE\_RESET\ \_\_HAL\_RCC\_OPAMP\_RELEASE\_RESET}}
\DoxyCodeLine{02700\ \textcolor{preprocessor}{\#define\ \_\_OTGFS\_CLK\_DISABLE\ \_\_HAL\_RCC\_OTGFS\_CLK\_DISABLE}}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\#define\ \_\_OTGFS\_CLK\_ENABLE\ \_\_HAL\_RCC\_OTGFS\_CLK\_ENABLE}}
\DoxyCodeLine{02702\ \textcolor{preprocessor}{\#define\ \_\_OTGFS\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_OTGFS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02703\ \textcolor{preprocessor}{\#define\ \_\_OTGFS\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_OTGFS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ \_\_OTGFS\_FORCE\_RESET\ \_\_HAL\_RCC\_OTGFS\_FORCE\_RESET}}
\DoxyCodeLine{02705\ \textcolor{preprocessor}{\#define\ \_\_OTGFS\_RELEASE\_RESET\ \_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET}}
\DoxyCodeLine{02706\ \textcolor{preprocessor}{\#define\ \_\_PWR\_CLK\_DISABLE\ \_\_HAL\_RCC\_PWR\_CLK\_DISABLE}}
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ \_\_PWR\_CLK\_ENABLE\ \_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\#define\ \_\_PWR\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02709\ \textcolor{preprocessor}{\#define\ \_\_PWR\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02710\ \textcolor{preprocessor}{\#define\ \_\_PWR\_FORCE\_RESET\ \_\_HAL\_RCC\_PWR\_FORCE\_RESET}}
\DoxyCodeLine{02711\ \textcolor{preprocessor}{\#define\ \_\_PWR\_RELEASE\_RESET\ \_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\#define\ \_\_QSPI\_CLK\_DISABLE\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE}}
\DoxyCodeLine{02713\ \textcolor{preprocessor}{\#define\ \_\_QSPI\_CLK\_ENABLE\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}}
\DoxyCodeLine{02714\ \textcolor{preprocessor}{\#define\ \_\_QSPI\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02715\ \textcolor{preprocessor}{\#define\ \_\_QSPI\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02716\ \textcolor{preprocessor}{\#define\ \_\_QSPI\_FORCE\_RESET\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET}}
\DoxyCodeLine{02717\ \textcolor{preprocessor}{\#define\ \_\_QSPI\_RELEASE\_RESET\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET}}
\DoxyCodeLine{02718\ }
\DoxyCodeLine{02719\ \textcolor{preprocessor}{\#if\ defined(STM32WB)}}
\DoxyCodeLine{02720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_CLK\_DISABLE}}
\DoxyCodeLine{02721\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_CLK\_ENABLE}}
\DoxyCodeLine{02722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_FORCE\_RESET}}
\DoxyCodeLine{02725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_RELEASE\_RESET}}
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{02727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{02728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED\ \ \ \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{02729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED\ \ \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#define\ QSPI\_IRQHandler\ QUADSPI\_IRQHandler}}
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_HAL\_RCC\_QUADSPI\_CLK\_ENABLE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02732\ }
\DoxyCodeLine{02733\ \textcolor{preprocessor}{\#define\ \_\_RNG\_CLK\_DISABLE\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE}}
\DoxyCodeLine{02734\ \textcolor{preprocessor}{\#define\ \_\_RNG\_CLK\_ENABLE\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
\DoxyCodeLine{02735\ \textcolor{preprocessor}{\#define\ \_\_RNG\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02736\ \textcolor{preprocessor}{\#define\ \_\_RNG\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02737\ \textcolor{preprocessor}{\#define\ \_\_RNG\_FORCE\_RESET\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET}}
\DoxyCodeLine{02738\ \textcolor{preprocessor}{\#define\ \_\_RNG\_RELEASE\_RESET\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET}}
\DoxyCodeLine{02739\ \textcolor{preprocessor}{\#define\ \_\_SAI1\_CLK\_DISABLE\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE}}
\DoxyCodeLine{02740\ \textcolor{preprocessor}{\#define\ \_\_SAI1\_CLK\_ENABLE\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
\DoxyCodeLine{02741\ \textcolor{preprocessor}{\#define\ \_\_SAI1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02742\ \textcolor{preprocessor}{\#define\ \_\_SAI1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\#define\ \_\_SAI1\_FORCE\_RESET\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET}}
\DoxyCodeLine{02744\ \textcolor{preprocessor}{\#define\ \_\_SAI1\_RELEASE\_RESET\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET}}
\DoxyCodeLine{02745\ \textcolor{preprocessor}{\#define\ \_\_SAI2\_CLK\_DISABLE\ \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE}}
\DoxyCodeLine{02746\ \textcolor{preprocessor}{\#define\ \_\_SAI2\_CLK\_ENABLE\ \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}}
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#define\ \_\_SAI2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02748\ \textcolor{preprocessor}{\#define\ \_\_SAI2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#define\ \_\_SAI2\_FORCE\_RESET\ \_\_HAL\_RCC\_SAI2\_FORCE\_RESET}}
\DoxyCodeLine{02750\ \textcolor{preprocessor}{\#define\ \_\_SAI2\_RELEASE\_RESET\ \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET}}
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#define\ \_\_SDIO\_CLK\_DISABLE\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE}}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ \_\_SDIO\_CLK\_ENABLE\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE}}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\#define\ \_\_SDMMC\_CLK\_DISABLE\ \_\_HAL\_RCC\_SDMMC\_CLK\_DISABLE}}
\DoxyCodeLine{02754\ \textcolor{preprocessor}{\#define\ \_\_SDMMC\_CLK\_ENABLE\ \_\_HAL\_RCC\_SDMMC\_CLK\_ENABLE}}
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\#define\ \_\_SDMMC\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SDMMC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02756\ \textcolor{preprocessor}{\#define\ \_\_SDMMC\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SDMMC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02757\ \textcolor{preprocessor}{\#define\ \_\_SDMMC\_FORCE\_RESET\ \_\_HAL\_RCC\_SDMMC\_FORCE\_RESET}}
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\#define\ \_\_SDMMC\_RELEASE\_RESET\ \_\_HAL\_RCC\_SDMMC\_RELEASE\_RESET}}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_CLK\_DISABLE\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
\DoxyCodeLine{02760\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_CLK\_ENABLE\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\DoxyCodeLine{02761\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02762\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02763\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_FORCE\_RESET\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET}}
\DoxyCodeLine{02764\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_RELEASE\_RESET\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}}
\DoxyCodeLine{02765\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_CLK\_DISABLE\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}}
\DoxyCodeLine{02766\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_CLK\_ENABLE\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02769\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_FORCE\_RESET\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET}}
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_RELEASE\_RESET\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}}
\DoxyCodeLine{02771\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_CLK\_DISABLE\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE}}
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_CLK\_ENABLE\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
\DoxyCodeLine{02773\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_FORCE\_RESET\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET}}
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_RELEASE\_RESET\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET}}
\DoxyCodeLine{02777\ \textcolor{preprocessor}{\#define\ \_\_SRAM\_CLK\_DISABLE\ \_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}}
\DoxyCodeLine{02778\ \textcolor{preprocessor}{\#define\ \_\_SRAM\_CLK\_ENABLE\ \_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}}
\DoxyCodeLine{02779\ \textcolor{preprocessor}{\#define\ \_\_SRAM1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#define\ \_\_SRAM1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02781\ \textcolor{preprocessor}{\#define\ \_\_SRAM2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02782\ \textcolor{preprocessor}{\#define\ \_\_SRAM2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02783\ \textcolor{preprocessor}{\#define\ \_\_SWPMI1\_CLK\_DISABLE\ \_\_HAL\_RCC\_SWPMI1\_CLK\_DISABLE}}
\DoxyCodeLine{02784\ \textcolor{preprocessor}{\#define\ \_\_SWPMI1\_CLK\_ENABLE\ \_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE}}
\DoxyCodeLine{02785\ \textcolor{preprocessor}{\#define\ \_\_SWPMI1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02786\ \textcolor{preprocessor}{\#define\ \_\_SWPMI1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02787\ \textcolor{preprocessor}{\#define\ \_\_SWPMI1\_FORCE\_RESET\ \_\_HAL\_RCC\_SWPMI1\_FORCE\_RESET}}
\DoxyCodeLine{02788\ \textcolor{preprocessor}{\#define\ \_\_SWPMI1\_RELEASE\_RESET\ \_\_HAL\_RCC\_SWPMI1\_RELEASE\_RESET}}
\DoxyCodeLine{02789\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_CLK\_DISABLE\ \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}}
\DoxyCodeLine{02790\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_CLK\_ENABLE\ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}}
\DoxyCodeLine{02791\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02792\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02793\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_FORCE\_RESET\ \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}}
\DoxyCodeLine{02794\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_RELEASE\_RESET\ \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}}
\DoxyCodeLine{02795\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
\DoxyCodeLine{02796\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\DoxyCodeLine{02797\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02798\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02799\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET}}
\DoxyCodeLine{02800\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}}
\DoxyCodeLine{02801\ \textcolor{preprocessor}{\#define\ \_\_TIM10\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE}}
\DoxyCodeLine{02802\ \textcolor{preprocessor}{\#define\ \_\_TIM10\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}}
\DoxyCodeLine{02803\ \textcolor{preprocessor}{\#define\ \_\_TIM10\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET}}
\DoxyCodeLine{02804\ \textcolor{preprocessor}{\#define\ \_\_TIM10\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET}}
\DoxyCodeLine{02805\ \textcolor{preprocessor}{\#define\ \_\_TIM11\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}}
\DoxyCodeLine{02806\ \textcolor{preprocessor}{\#define\ \_\_TIM11\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}}
\DoxyCodeLine{02807\ \textcolor{preprocessor}{\#define\ \_\_TIM11\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM11\_FORCE\_RESET}}
\DoxyCodeLine{02808\ \textcolor{preprocessor}{\#define\ \_\_TIM11\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM11\_RELEASE\_RESET}}
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE}}
\DoxyCodeLine{02810\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
\DoxyCodeLine{02811\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET}}
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET}}
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE}}
\DoxyCodeLine{02814\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET}}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET}}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET}}
\DoxyCodeLine{02820\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET}}
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE}}
\DoxyCodeLine{02822\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE}}
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM15\_FORCE\_RESET}}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET}}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}}
\DoxyCodeLine{02828\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM16\_FORCE\_RESET}}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}}
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02836\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02837\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM17\_FORCE\_RESET}}
\DoxyCodeLine{02838\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET}}
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}}
\DoxyCodeLine{02846\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET}}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET}}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02854\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET}}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET}}
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE}}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02860\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM5\_FORCE\_RESET}}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}}
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE}}
\DoxyCodeLine{02864\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET}}
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET}}
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE}}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET}}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET}}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE}}
\DoxyCodeLine{02876\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
\DoxyCodeLine{02877\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02878\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02879\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET}}
\DoxyCodeLine{02880\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET}}
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\#define\ \_\_TIM9\_CLK\_DISABLE\ \_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}}
\DoxyCodeLine{02882\ \textcolor{preprocessor}{\#define\ \_\_TIM9\_CLK\_ENABLE\ \_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}}
\DoxyCodeLine{02883\ \textcolor{preprocessor}{\#define\ \_\_TIM9\_FORCE\_RESET\ \_\_HAL\_RCC\_TIM9\_FORCE\_RESET}}
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\#define\ \_\_TIM9\_RELEASE\_RESET\ \_\_HAL\_RCC\_TIM9\_RELEASE\_RESET}}
\DoxyCodeLine{02885\ \textcolor{preprocessor}{\#define\ \_\_TSC\_CLK\_DISABLE\ \_\_HAL\_RCC\_TSC\_CLK\_DISABLE}}
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\#define\ \_\_TSC\_CLK\_ENABLE\ \_\_HAL\_RCC\_TSC\_CLK\_ENABLE}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\#define\ \_\_TSC\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\#define\ \_\_TSC\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\#define\ \_\_TSC\_FORCE\_RESET\ \_\_HAL\_RCC\_TSC\_FORCE\_RESET}}
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\#define\ \_\_TSC\_RELEASE\_RESET\ \_\_HAL\_RCC\_TSC\_RELEASE\_RESET}}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#define\ \_\_UART4\_CLK\_DISABLE\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\#define\ \_\_UART4\_CLK\_ENABLE\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\#define\ \_\_UART4\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\#define\ \_\_UART4\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#define\ \_\_UART4\_FORCE\_RESET\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET}}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\#define\ \_\_UART4\_RELEASE\_RESET\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET}}
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\#define\ \_\_UART5\_CLK\_DISABLE\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE}}
\DoxyCodeLine{02898\ \textcolor{preprocessor}{\#define\ \_\_UART5\_CLK\_ENABLE\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
\DoxyCodeLine{02899\ \textcolor{preprocessor}{\#define\ \_\_UART5\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02900\ \textcolor{preprocessor}{\#define\ \_\_UART5\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02901\ \textcolor{preprocessor}{\#define\ \_\_UART5\_FORCE\_RESET\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET}}
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\#define\ \_\_UART5\_RELEASE\_RESET\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET}}
\DoxyCodeLine{02903\ \textcolor{preprocessor}{\#define\ \_\_USART1\_CLK\_DISABLE\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\#define\ \_\_USART1\_CLK\_ENABLE\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\DoxyCodeLine{02905\ \textcolor{preprocessor}{\#define\ \_\_USART1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02906\ \textcolor{preprocessor}{\#define\ \_\_USART1\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02907\ \textcolor{preprocessor}{\#define\ \_\_USART1\_FORCE\_RESET\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET}}
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\#define\ \_\_USART1\_RELEASE\_RESET\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET}}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\#define\ \_\_USART2\_CLK\_DISABLE\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE}}
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\#define\ \_\_USART2\_CLK\_ENABLE\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\#define\ \_\_USART2\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\#define\ \_\_USART2\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02913\ \textcolor{preprocessor}{\#define\ \_\_USART2\_FORCE\_RESET\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET}}
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\#define\ \_\_USART2\_RELEASE\_RESET\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET}}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\#define\ \_\_USART3\_CLK\_DISABLE\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE}}
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\#define\ \_\_USART3\_CLK\_ENABLE\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
\DoxyCodeLine{02917\ \textcolor{preprocessor}{\#define\ \_\_USART3\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\#define\ \_\_USART3\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02919\ \textcolor{preprocessor}{\#define\ \_\_USART3\_FORCE\_RESET\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET}}
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\#define\ \_\_USART3\_RELEASE\_RESET\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET}}
\DoxyCodeLine{02921\ \textcolor{preprocessor}{\#define\ \_\_USART4\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE}}
\DoxyCodeLine{02922\ \textcolor{preprocessor}{\#define\ \_\_USART4\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
\DoxyCodeLine{02923\ \textcolor{preprocessor}{\#define\ \_\_USART4\_CLK\_SLEEP\_ENABLE\ \ \ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02924\ \textcolor{preprocessor}{\#define\ \_\_USART4\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02925\ \textcolor{preprocessor}{\#define\ \_\_USART4\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART4\_FORCE\_RESET}}
\DoxyCodeLine{02926\ \textcolor{preprocessor}{\#define\ \_\_USART4\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET}}
\DoxyCodeLine{02927\ \textcolor{preprocessor}{\#define\ \_\_USART5\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE}}
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#define\ \_\_USART5\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\#define\ \_\_USART5\_CLK\_SLEEP\_ENABLE\ \ \ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02930\ \textcolor{preprocessor}{\#define\ \_\_USART5\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\#define\ \_\_USART5\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART5\_FORCE\_RESET}}
\DoxyCodeLine{02932\ \textcolor{preprocessor}{\#define\ \_\_USART5\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET}}
\DoxyCodeLine{02933\ \textcolor{preprocessor}{\#define\ \_\_USART7\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_CLK\_DISABLE}}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{\#define\ \_\_USART7\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
\DoxyCodeLine{02935\ \textcolor{preprocessor}{\#define\ \_\_USART7\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_FORCE\_RESET}}
\DoxyCodeLine{02936\ \textcolor{preprocessor}{\#define\ \_\_USART7\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_RELEASE\_RESET}}
\DoxyCodeLine{02937\ \textcolor{preprocessor}{\#define\ \_\_USART8\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_CLK\_DISABLE}}
\DoxyCodeLine{02938\ \textcolor{preprocessor}{\#define\ \_\_USART8\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
\DoxyCodeLine{02939\ \textcolor{preprocessor}{\#define\ \_\_USART8\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_FORCE\_RESET}}
\DoxyCodeLine{02940\ \textcolor{preprocessor}{\#define\ \_\_USART8\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_RELEASE\_RESET}}
\DoxyCodeLine{02941\ \textcolor{preprocessor}{\#define\ \_\_USB\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_CLK\_DISABLE}}
\DoxyCodeLine{02942\ \textcolor{preprocessor}{\#define\ \_\_USB\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_CLK\_ENABLE}}
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#define\ \_\_USB\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_FORCE\_RESET}}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\#define\ \_\_USB\_CLK\_SLEEP\_ENABLE\ \ \ \ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02945\ \textcolor{preprocessor}{\#define\ \_\_USB\_CLK\_SLEEP\_DISABLE\ \ \ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02946\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_FS\_CLK\_DISABLE\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE}}
\DoxyCodeLine{02947\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_FS\_CLK\_ENABLE\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}}
\DoxyCodeLine{02948\ \textcolor{preprocessor}{\#define\ \_\_USB\_RELEASE\_RESET\ \_\_HAL\_RCC\_USB\_RELEASE\_RESET}}
\DoxyCodeLine{02949\ }
\DoxyCodeLine{02950\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{02951\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE\ \ \ \_\_HAL\_RCC\_WWDG1\_CLK\_DISABLE}}
\DoxyCodeLine{02952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE\ \ \ \_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE}}
\DoxyCodeLine{02953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02955\ }
\DoxyCodeLine{02956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_FORCE\_RESET\ \ \ \ ((void)0U)\ \ }\textcolor{comment}{/*\ Not\ available\ on\ the\ STM32H7*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{02957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_RELEASE\_RESET\ ((void)0U)\ }\textcolor{comment}{/*\ Not\ available\ on\ the\ STM32H7*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{02958\ }
\DoxyCodeLine{02959\ }
\DoxyCodeLine{02960\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED\ \ \ \ \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{02961\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED\ \ \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{02962\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02963\ }
\DoxyCodeLine{02964\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_CLK\_DISABLE\ \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE}}
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_CLK\_ENABLE\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}}
\DoxyCodeLine{02966\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02967\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02968\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_FORCE\_RESET\ \_\_HAL\_RCC\_WWDG\_FORCE\_RESET}}
\DoxyCodeLine{02969\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_RELEASE\_RESET\ \_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}}
\DoxyCodeLine{02970\ }
\DoxyCodeLine{02971\ \textcolor{preprocessor}{\#define\ \_\_TIM21\_CLK\_ENABLE\ \ \ \_\_HAL\_RCC\_TIM21\_CLK\_ENABLE}}
\DoxyCodeLine{02972\ \textcolor{preprocessor}{\#define\ \_\_TIM21\_CLK\_DISABLE\ \ \ \_\_HAL\_RCC\_TIM21\_CLK\_DISABLE}}
\DoxyCodeLine{02973\ \textcolor{preprocessor}{\#define\ \_\_TIM21\_FORCE\_RESET\ \ \ \_\_HAL\_RCC\_TIM21\_FORCE\_RESET}}
\DoxyCodeLine{02974\ \textcolor{preprocessor}{\#define\ \_\_TIM21\_RELEASE\_RESET\ \ \_\_HAL\_RCC\_TIM21\_RELEASE\_RESET}}
\DoxyCodeLine{02975\ \textcolor{preprocessor}{\#define\ \_\_TIM21\_CLK\_SLEEP\_ENABLE\ \ \ \_\_HAL\_RCC\_TIM21\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02976\ \textcolor{preprocessor}{\#define\ \_\_TIM21\_CLK\_SLEEP\_DISABLE\ \ \ \_\_HAL\_RCC\_TIM21\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02977\ \textcolor{preprocessor}{\#define\ \_\_TIM22\_CLK\_ENABLE\ \ \ \_\_HAL\_RCC\_TIM22\_CLK\_ENABLE}}
\DoxyCodeLine{02978\ \textcolor{preprocessor}{\#define\ \_\_TIM22\_CLK\_DISABLE\ \ \ \_\_HAL\_RCC\_TIM22\_CLK\_DISABLE}}
\DoxyCodeLine{02979\ \textcolor{preprocessor}{\#define\ \_\_TIM22\_FORCE\_RESET\ \ \ \_\_HAL\_RCC\_TIM22\_FORCE\_RESET}}
\DoxyCodeLine{02980\ \textcolor{preprocessor}{\#define\ \_\_TIM22\_RELEASE\_RESET\ \ \_\_HAL\_RCC\_TIM22\_RELEASE\_RESET}}
\DoxyCodeLine{02981\ \textcolor{preprocessor}{\#define\ \_\_TIM22\_CLK\_SLEEP\_ENABLE\ \ \ \_\_HAL\_RCC\_TIM22\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02982\ \textcolor{preprocessor}{\#define\ \_\_TIM22\_CLK\_SLEEP\_DISABLE\ \ \ \_\_HAL\_RCC\_TIM22\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\#define\ \_\_CRS\_CLK\_DISABLE\ \_\_HAL\_RCC\_CRS\_CLK\_DISABLE}}
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#define\ \_\_CRS\_CLK\_ENABLE\ \_\_HAL\_RCC\_CRS\_CLK\_ENABLE}}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\#define\ \_\_CRS\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02986\ \textcolor{preprocessor}{\#define\ \_\_CRS\_CLK\_SLEEP\_ENABLE\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\#define\ \_\_CRS\_FORCE\_RESET\ \_\_HAL\_RCC\_CRS\_FORCE\_RESET}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\#define\ \_\_CRS\_RELEASE\_RESET\ \_\_HAL\_RCC\_CRS\_RELEASE\_RESET}}
\DoxyCodeLine{02989\ \textcolor{preprocessor}{\#define\ \_\_RCC\_BACKUPRESET\_FORCE\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\#define\ \_\_RCC\_BACKUPRESET\_RELEASE\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}
\DoxyCodeLine{02991\ }
\DoxyCodeLine{02992\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_FS\_FORCE\_RESET\ \ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET}}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_FS\_RELEASE\_RESET\ \ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET}}
\DoxyCodeLine{02994\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{02995\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{02996\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_HS\_CLK\_DISABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE}}
\DoxyCodeLine{02997\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_HS\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}}
\DoxyCodeLine{02998\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
\DoxyCodeLine{02999\ \textcolor{preprocessor}{\#define\ \_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}}
\DoxyCodeLine{03000\ \textcolor{preprocessor}{\#define\ \_\_TIM9\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03001\ \textcolor{preprocessor}{\#define\ \_\_TIM9\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03002\ \textcolor{preprocessor}{\#define\ \_\_TIM10\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03003\ \textcolor{preprocessor}{\#define\ \_\_TIM10\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03004\ \textcolor{preprocessor}{\#define\ \_\_TIM11\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03005\ \textcolor{preprocessor}{\#define\ \_\_TIM11\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03006\ \textcolor{preprocessor}{\#define\ \_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03007\ \textcolor{preprocessor}{\#define\ \_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\#define\ \_\_ETHMACPTP\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE}}
\DoxyCodeLine{03009\ \textcolor{preprocessor}{\#define\ \_\_ETHMACPTP\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE}}
\DoxyCodeLine{03010\ \textcolor{preprocessor}{\#define\ \_\_HASH\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HASH\_CLK\_ENABLE}}
\DoxyCodeLine{03011\ \textcolor{preprocessor}{\#define\ \_\_HASH\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HASH\_FORCE\_RESET}}
\DoxyCodeLine{03012\ \textcolor{preprocessor}{\#define\ \_\_HASH\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HASH\_RELEASE\_RESET}}
\DoxyCodeLine{03013\ \textcolor{preprocessor}{\#define\ \_\_HASH\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03014\ \textcolor{preprocessor}{\#define\ \_\_HASH\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ \_\_HASH\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HASH\_CLK\_DISABLE}}
\DoxyCodeLine{03016\ \textcolor{preprocessor}{\#define\ \_\_SPI5\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
\DoxyCodeLine{03017\ \textcolor{preprocessor}{\#define\ \_\_SPI5\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE}}
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#define\ \_\_SPI5\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET}}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\#define\ \_\_SPI5\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET}}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\#define\ \_\_SPI5\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\#define\ \_\_SPI5\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03022\ \textcolor{preprocessor}{\#define\ \_\_SPI6\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
\DoxyCodeLine{03023\ \textcolor{preprocessor}{\#define\ \_\_SPI6\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE}}
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\#define\ \_\_SPI6\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI6\_FORCE\_RESET}}
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\#define\ \_\_SPI6\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET}}
\DoxyCodeLine{03026\ \textcolor{preprocessor}{\#define\ \_\_SPI6\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03027\ \textcolor{preprocessor}{\#define\ \_\_SPI6\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03028\ \textcolor{preprocessor}{\#define\ \_\_LTDC\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE}}
\DoxyCodeLine{03029\ \textcolor{preprocessor}{\#define\ \_\_LTDC\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE}}
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#define\ \_\_LTDC\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_LTDC\_FORCE\_RESET}}
\DoxyCodeLine{03031\ \textcolor{preprocessor}{\#define\ \_\_LTDC\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET}}
\DoxyCodeLine{03032\ \textcolor{preprocessor}{\#define\ \_\_LTDC\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03033\ \textcolor{preprocessor}{\#define\ \_\_ETHMAC\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03034\ \textcolor{preprocessor}{\#define\ \_\_ETHMAC\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03035\ \textcolor{preprocessor}{\#define\ \_\_ETHMACTX\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#define\ \_\_ETHMACTX\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03037\ \textcolor{preprocessor}{\#define\ \_\_ETHMACRX\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03038\ \textcolor{preprocessor}{\#define\ \_\_ETHMACRX\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03039\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03040\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03041\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03043\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03044\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03045\ \textcolor{preprocessor}{\#define\ \_\_BKPSRAM\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}}
\DoxyCodeLine{03046\ \textcolor{preprocessor}{\#define\ \_\_BKPSRAM\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE}}
\DoxyCodeLine{03047\ \textcolor{preprocessor}{\#define\ \_\_BKPSRAM\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03048\ \textcolor{preprocessor}{\#define\ \_\_BKPSRAM\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03049\ \textcolor{preprocessor}{\#define\ \_\_CCMDATARAMEN\_CLK\_ENABLE\ \ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE}}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\#define\ \_\_CCMDATARAMEN\_CLK\_DISABLE\ \ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE}}
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\#define\ \_\_USART6\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\#define\ \_\_USART6\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USART6\_CLK\_DISABLE}}
\DoxyCodeLine{03053\ \textcolor{preprocessor}{\#define\ \_\_USART6\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USART6\_FORCE\_RESET}}
\DoxyCodeLine{03054\ \textcolor{preprocessor}{\#define\ \_\_USART6\_RELEASE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USART6\_RELEASE\_RESET}}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\#define\ \_\_USART6\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\#define\ \_\_USART6\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE}}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET}}
\DoxyCodeLine{03060\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_RELEASE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET}}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_CLK\_SLEEP\_ENABLE\ \ \ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03062\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03063\ \textcolor{preprocessor}{\#define\ \_\_GPIOI\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}}
\DoxyCodeLine{03064\ \textcolor{preprocessor}{\#define\ \_\_GPIOI\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE}}
\DoxyCodeLine{03065\ \textcolor{preprocessor}{\#define\ \_\_GPIOI\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET}}
\DoxyCodeLine{03066\ \textcolor{preprocessor}{\#define\ \_\_GPIOI\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET}}
\DoxyCodeLine{03067\ \textcolor{preprocessor}{\#define\ \_\_GPIOI\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03068\ \textcolor{preprocessor}{\#define\ \_\_GPIOI\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\#define\ \_\_GPIOJ\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE}}
\DoxyCodeLine{03070\ \textcolor{preprocessor}{\#define\ \_\_GPIOJ\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE}}
\DoxyCodeLine{03071\ \textcolor{preprocessor}{\#define\ \_\_GPIOJ\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET}}
\DoxyCodeLine{03072\ \textcolor{preprocessor}{\#define\ \_\_GPIOJ\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET}}
\DoxyCodeLine{03073\ \textcolor{preprocessor}{\#define\ \_\_GPIOJ\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03074\ \textcolor{preprocessor}{\#define\ \_\_GPIOJ\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03075\ \textcolor{preprocessor}{\#define\ \_\_GPIOK\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE}}
\DoxyCodeLine{03076\ \textcolor{preprocessor}{\#define\ \_\_GPIOK\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE}}
\DoxyCodeLine{03077\ \textcolor{preprocessor}{\#define\ \_\_GPIOK\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET}}
\DoxyCodeLine{03078\ \textcolor{preprocessor}{\#define\ \_\_GPIOK\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03079\ \textcolor{preprocessor}{\#define\ \_\_GPIOK\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03080\ \textcolor{preprocessor}{\#define\ \_\_ETH\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETH\_CLK\_ENABLE}}
\DoxyCodeLine{03081\ \textcolor{preprocessor}{\#define\ \_\_ETH\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETH\_CLK\_DISABLE}}
\DoxyCodeLine{03082\ \textcolor{preprocessor}{\#define\ \_\_DCMI\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE}}
\DoxyCodeLine{03083\ \textcolor{preprocessor}{\#define\ \_\_DCMI\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE}}
\DoxyCodeLine{03084\ \textcolor{preprocessor}{\#define\ \_\_DCMI\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET}}
\DoxyCodeLine{03085\ \textcolor{preprocessor}{\#define\ \_\_DCMI\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET}}
\DoxyCodeLine{03086\ \textcolor{preprocessor}{\#define\ \_\_DCMI\_CLK\_SLEEP\_ENABLE\ \ \ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03087\ \textcolor{preprocessor}{\#define\ \_\_DCMI\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03088\ \textcolor{preprocessor}{\#define\ \_\_UART7\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
\DoxyCodeLine{03089\ \textcolor{preprocessor}{\#define\ \_\_UART7\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_CLK\_DISABLE}}
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#define\ \_\_UART7\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_RELEASE\_RESET}}
\DoxyCodeLine{03091\ \textcolor{preprocessor}{\#define\ \_\_UART7\_FORCE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_UART7\_FORCE\_RESET}}
\DoxyCodeLine{03092\ \textcolor{preprocessor}{\#define\ \_\_UART7\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03093\ \textcolor{preprocessor}{\#define\ \_\_UART7\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03094\ \textcolor{preprocessor}{\#define\ \_\_UART8\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
\DoxyCodeLine{03095\ \textcolor{preprocessor}{\#define\ \_\_UART8\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_CLK\_DISABLE}}
\DoxyCodeLine{03096\ \textcolor{preprocessor}{\#define\ \_\_UART8\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_FORCE\_RESET}}
\DoxyCodeLine{03097\ \textcolor{preprocessor}{\#define\ \_\_UART8\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_UART8\_RELEASE\_RESET}}
\DoxyCodeLine{03098\ \textcolor{preprocessor}{\#define\ \_\_UART8\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03099\ \textcolor{preprocessor}{\#define\ \_\_UART8\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#define\ \_\_OTGHS\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03101\ \textcolor{preprocessor}{\#define\ \_\_OTGHS\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03102\ \textcolor{preprocessor}{\#define\ \_\_OTGHS\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET}}
\DoxyCodeLine{03103\ \textcolor{preprocessor}{\#define\ \_\_OTGHS\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET}}
\DoxyCodeLine{03104\ \textcolor{preprocessor}{\#define\ \_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03105\ \textcolor{preprocessor}{\#define\ \_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_ENABLED\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{03109\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_DISABLED\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{03110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHS\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET}}
\DoxyCodeLine{03111\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHS\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET}}
\DoxyCodeLine{03112\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_ENABLED\ \ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{03115\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_DISABLED\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{03116\ \textcolor{preprocessor}{\#define\ \_\_SRAM3\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_SRAM3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03117\ \textcolor{preprocessor}{\#define\ \_\_CAN2\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03118\ \textcolor{preprocessor}{\#define\ \_\_CAN2\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03119\ \textcolor{preprocessor}{\#define\ \_\_DAC\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03120\ \textcolor{preprocessor}{\#define\ \_\_DAC\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03121\ \textcolor{preprocessor}{\#define\ \_\_ADC2\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03122\ \textcolor{preprocessor}{\#define\ \_\_ADC2\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03123\ \textcolor{preprocessor}{\#define\ \_\_ADC3\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03124\ \textcolor{preprocessor}{\#define\ \_\_ADC3\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03125\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_FSMC\_FORCE\_RESET}}
\DoxyCodeLine{03126\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET}}
\DoxyCodeLine{03127\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03128\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03129\ \textcolor{preprocessor}{\#define\ \_\_SDIO\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET}}
\DoxyCodeLine{03130\ \textcolor{preprocessor}{\#define\ \_\_SDIO\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET}}
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\#define\ \_\_SDIO\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#define\ \_\_SDIO\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#define\ \_\_DMA2D\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE}}
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\#define\ \_\_DMA2D\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE}}
\DoxyCodeLine{03135\ \textcolor{preprocessor}{\#define\ \_\_DMA2D\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET}}
\DoxyCodeLine{03136\ \textcolor{preprocessor}{\#define\ \_\_DMA2D\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET}}
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#define\ \_\_DMA2D\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#define\ \_\_DMA2D\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03139\ }
\DoxyCodeLine{03140\ \textcolor{comment}{/*\ alias\ define\ maintained\ for\ legacy\ */}}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGFS\_FORCE\_RESET\ \ \ \ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET}}
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET\ \ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET}}
\DoxyCodeLine{03143\ }
\DoxyCodeLine{03144\ \textcolor{preprocessor}{\#define\ \_\_ADC12\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
\DoxyCodeLine{03145\ \textcolor{preprocessor}{\#define\ \_\_ADC12\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}}
\DoxyCodeLine{03146\ \textcolor{preprocessor}{\#define\ \_\_ADC34\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC34\_CLK\_ENABLE}}
\DoxyCodeLine{03147\ \textcolor{preprocessor}{\#define\ \_\_ADC34\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC34\_CLK\_DISABLE}}
\DoxyCodeLine{03148\ \textcolor{preprocessor}{\#define\ \_\_DAC2\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC2\_CLK\_ENABLE}}
\DoxyCodeLine{03149\ \textcolor{preprocessor}{\#define\ \_\_DAC2\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC2\_CLK\_DISABLE}}
\DoxyCodeLine{03150\ \textcolor{preprocessor}{\#define\ \_\_TIM18\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM18\_CLK\_ENABLE}}
\DoxyCodeLine{03151\ \textcolor{preprocessor}{\#define\ \_\_TIM18\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM18\_CLK\_DISABLE}}
\DoxyCodeLine{03152\ \textcolor{preprocessor}{\#define\ \_\_TIM19\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM19\_CLK\_ENABLE}}
\DoxyCodeLine{03153\ \textcolor{preprocessor}{\#define\ \_\_TIM19\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM19\_CLK\_DISABLE}}
\DoxyCodeLine{03154\ \textcolor{preprocessor}{\#define\ \_\_TIM20\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM20\_CLK\_ENABLE}}
\DoxyCodeLine{03155\ \textcolor{preprocessor}{\#define\ \_\_TIM20\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM20\_CLK\_DISABLE}}
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#define\ \_\_HRTIM1\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HRTIM1\_CLK\_ENABLE}}
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#define\ \_\_HRTIM1\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HRTIM1\_CLK\_DISABLE}}
\DoxyCodeLine{03158\ \textcolor{preprocessor}{\#define\ \_\_SDADC1\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC1\_CLK\_ENABLE}}
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ \_\_SDADC2\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC2\_CLK\_ENABLE}}
\DoxyCodeLine{03160\ \textcolor{preprocessor}{\#define\ \_\_SDADC3\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC3\_CLK\_ENABLE}}
\DoxyCodeLine{03161\ \textcolor{preprocessor}{\#define\ \_\_SDADC1\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC1\_CLK\_DISABLE}}
\DoxyCodeLine{03162\ \textcolor{preprocessor}{\#define\ \_\_SDADC2\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC2\_CLK\_DISABLE}}
\DoxyCodeLine{03163\ \textcolor{preprocessor}{\#define\ \_\_SDADC3\_CLK\_DISABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC3\_CLK\_DISABLE}}
\DoxyCodeLine{03164\ }
\DoxyCodeLine{03165\ \textcolor{preprocessor}{\#define\ \_\_ADC12\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_FORCE\_RESET}}
\DoxyCodeLine{03166\ \textcolor{preprocessor}{\#define\ \_\_ADC12\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET}}
\DoxyCodeLine{03167\ \textcolor{preprocessor}{\#define\ \_\_ADC34\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC34\_FORCE\_RESET}}
\DoxyCodeLine{03168\ \textcolor{preprocessor}{\#define\ \_\_ADC34\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC34\_RELEASE\_RESET}}
\DoxyCodeLine{03169\ \textcolor{preprocessor}{\#define\ \_\_DAC2\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC2\_FORCE\_RESET}}
\DoxyCodeLine{03170\ \textcolor{preprocessor}{\#define\ \_\_DAC2\_RELEASE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC2\_RELEASE\_RESET}}
\DoxyCodeLine{03171\ \textcolor{preprocessor}{\#define\ \_\_TIM18\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM18\_FORCE\_RESET}}
\DoxyCodeLine{03172\ \textcolor{preprocessor}{\#define\ \_\_TIM18\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM18\_RELEASE\_RESET}}
\DoxyCodeLine{03173\ \textcolor{preprocessor}{\#define\ \_\_TIM19\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM19\_FORCE\_RESET}}
\DoxyCodeLine{03174\ \textcolor{preprocessor}{\#define\ \_\_TIM19\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM19\_RELEASE\_RESET}}
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#define\ \_\_TIM20\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM20\_FORCE\_RESET}}
\DoxyCodeLine{03176\ \textcolor{preprocessor}{\#define\ \_\_TIM20\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM20\_RELEASE\_RESET}}
\DoxyCodeLine{03177\ \textcolor{preprocessor}{\#define\ \_\_HRTIM1\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_HRTIM1\_FORCE\_RESET}}
\DoxyCodeLine{03178\ \textcolor{preprocessor}{\#define\ \_\_HRTIM1\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_HRTIM1\_RELEASE\_RESET}}
\DoxyCodeLine{03179\ \textcolor{preprocessor}{\#define\ \_\_SDADC1\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC1\_FORCE\_RESET}}
\DoxyCodeLine{03180\ \textcolor{preprocessor}{\#define\ \_\_SDADC2\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC2\_FORCE\_RESET}}
\DoxyCodeLine{03181\ \textcolor{preprocessor}{\#define\ \_\_SDADC3\_FORCE\_RESET\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDADC3\_FORCE\_RESET}}
\DoxyCodeLine{03182\ \textcolor{preprocessor}{\#define\ \_\_SDADC1\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_SDADC1\_RELEASE\_RESET}}
\DoxyCodeLine{03183\ \textcolor{preprocessor}{\#define\ \_\_SDADC2\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_SDADC2\_RELEASE\_RESET}}
\DoxyCodeLine{03184\ \textcolor{preprocessor}{\#define\ \_\_SDADC3\_RELEASE\_RESET\ \ \ \ \ \ \_\_HAL\_RCC\_SDADC3\_RELEASE\_RESET}}
\DoxyCodeLine{03185\ }
\DoxyCodeLine{03186\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03187\ \textcolor{preprocessor}{\#define\ \_\_ADC1\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03188\ \textcolor{preprocessor}{\#define\ \_\_ADC12\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\#define\ \_\_ADC12\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ \_\_ADC34\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_ADC34\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\#define\ \_\_ADC34\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_ADC34\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03192\ \textcolor{preprocessor}{\#define\ \_\_CEC\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#define\ \_\_CEC\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03194\ \textcolor{preprocessor}{\#define\ \_\_CRC\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\#define\ \_\_CRC\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03196\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#define\ \_\_DAC1\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03198\ \textcolor{preprocessor}{\#define\ \_\_DAC2\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03199\ \textcolor{preprocessor}{\#define\ \_\_DAC2\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03200\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03201\ \textcolor{preprocessor}{\#define\ \_\_DMA1\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03202\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03203\ \textcolor{preprocessor}{\#define\ \_\_DMA2\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03204\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03205\ \textcolor{preprocessor}{\#define\ \_\_FLITF\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03206\ \textcolor{preprocessor}{\#define\ \_\_FMC\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03207\ \textcolor{preprocessor}{\#define\ \_\_FMC\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03208\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03209\ \textcolor{preprocessor}{\#define\ \_\_GPIOA\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03210\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03211\ \textcolor{preprocessor}{\#define\ \_\_GPIOB\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03212\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03213\ \textcolor{preprocessor}{\#define\ \_\_GPIOC\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03214\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03215\ \textcolor{preprocessor}{\#define\ \_\_GPIOD\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03216\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03217\ \textcolor{preprocessor}{\#define\ \_\_GPIOE\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03218\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03219\ \textcolor{preprocessor}{\#define\ \_\_GPIOF\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\#define\ \_\_GPIOG\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\#define\ \_\_GPIOH\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\#define\ \_\_HRTIM1\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03225\ \textcolor{preprocessor}{\#define\ \_\_HRTIM1\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\#define\ \_\_I2C1\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ \_\_I2C2\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03231\ \textcolor{preprocessor}{\#define\ \_\_I2C3\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03232\ \textcolor{preprocessor}{\#define\ \_\_PWR\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03233\ \textcolor{preprocessor}{\#define\ \_\_PWR\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03234\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03235\ \textcolor{preprocessor}{\#define\ \_\_SYSCFG\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03236\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03237\ \textcolor{preprocessor}{\#define\ \_\_SPI1\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03238\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\#define\ \_\_SPI2\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03241\ \textcolor{preprocessor}{\#define\ \_\_SPI3\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ \_\_SPI4\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\#define\ \_\_SDADC1\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_SDADC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\#define\ \_\_SDADC1\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_SDADC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\#define\ \_\_SDADC2\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_SDADC2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\#define\ \_\_SDADC2\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_SDADC2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03248\ \textcolor{preprocessor}{\#define\ \_\_SDADC3\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_SDADC3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\#define\ \_\_SDADC3\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_SDADC3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\#define\ \_\_SRAM\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03251\ \textcolor{preprocessor}{\#define\ \_\_SRAM\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\#define\ \_\_TIM1\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03254\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\#define\ \_\_TIM2\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03256\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03257\ \textcolor{preprocessor}{\#define\ \_\_TIM3\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\#define\ \_\_TIM4\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03260\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03261\ \textcolor{preprocessor}{\#define\ \_\_TIM5\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03262\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03263\ \textcolor{preprocessor}{\#define\ \_\_TIM6\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03264\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\#define\ \_\_TIM7\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03266\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#define\ \_\_TIM8\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03268\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\#define\ \_\_TIM12\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03270\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03271\ \textcolor{preprocessor}{\#define\ \_\_TIM13\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\#define\ \_\_TIM14\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\#define\ \_\_TIM15\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\#define\ \_\_TIM16\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03278\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\#define\ \_\_TIM17\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03280\ \textcolor{preprocessor}{\#define\ \_\_TIM18\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM18\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03281\ \textcolor{preprocessor}{\#define\ \_\_TIM18\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM18\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03282\ \textcolor{preprocessor}{\#define\ \_\_TIM19\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM19\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\#define\ \_\_TIM19\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM19\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03284\ \textcolor{preprocessor}{\#define\ \_\_TIM20\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_TIM20\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\#define\ \_\_TIM20\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_TIM20\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03286\ \textcolor{preprocessor}{\#define\ \_\_TSC\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_TSC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03287\ \textcolor{preprocessor}{\#define\ \_\_TSC\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_TSC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03288\ \textcolor{preprocessor}{\#define\ \_\_UART4\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03289\ \textcolor{preprocessor}{\#define\ \_\_UART4\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03290\ \textcolor{preprocessor}{\#define\ \_\_UART5\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\#define\ \_\_UART5\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\#define\ \_\_USART1\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03293\ \textcolor{preprocessor}{\#define\ \_\_USART1\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03294\ \textcolor{preprocessor}{\#define\ \_\_USART2\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03295\ \textcolor{preprocessor}{\#define\ \_\_USART2\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03296\ \textcolor{preprocessor}{\#define\ \_\_USART3\_IS\_CLK\_ENABLED\ \ \ \ \ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03297\ \textcolor{preprocessor}{\#define\ \_\_USART3\_IS\_CLK\_DISABLED\ \ \ \ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03298\ \textcolor{preprocessor}{\#define\ \_\_USB\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03299\ \textcolor{preprocessor}{\#define\ \_\_USB\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03300\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03301\ \textcolor{preprocessor}{\#define\ \_\_WWDG\_IS\_CLK\_DISABLED\ \ \ \ \ \ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03302\ }
\DoxyCodeLine{03303\ \textcolor{preprocessor}{\#if\ defined(STM32L1)}}
\DoxyCodeLine{03304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_AES\_CLK\_DISABLE}}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_AES\_CLK\_ENABLE}}
\DoxyCodeLine{03306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE\ \ \ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03307\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE\ \ \ \ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_AES\_FORCE\_RESET}}
\DoxyCodeLine{03309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_AES\_RELEASE\_RESET}}
\DoxyCodeLine{03310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03311\ }
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\#if\ defined(STM32F4)}}
\DoxyCodeLine{03313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET}}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET\ \ \ \ \ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET}}
\DoxyCodeLine{03315\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE}}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE}}
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED\ \ \ \ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED\ \ \ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03321\ \textcolor{preprocessor}{\#define\ Sdmmc1ClockSelection\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SdioClockSelection}}
\DoxyCodeLine{03322\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDMMC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SDIO}}
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ RCC\_SDIOCLKSOURCE\_CK48}}
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_SDIOCLKSOURCE\_SYSCLK}}
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CONFIG\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDIO\_CONFIG}}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE}}
\DoxyCodeLine{03327\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03328\ }
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\#if\ defined(STM32F7)\ ||\ defined(STM32L4)}}
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET}}
\DoxyCodeLine{03331\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET\ \ \ \ \ \ \ \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET}}
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE\ \ \ \ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE\ \ \ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
\DoxyCodeLine{03335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE}}
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED\ \ \ \ \ \ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED\ \ \ \ \ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#define\ SdioClockSelection\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Sdmmc1ClockSelection}}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SDMMC1}}
\DoxyCodeLine{03340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CONFIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SDMMC1\_CONFIG}}
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03343\ }
\DoxyCodeLine{03344\ \textcolor{preprocessor}{\#if\ defined(STM32F7)}}
\DoxyCodeLine{03345\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SDMMC1CLKSOURCE\_CLK48}}
\DoxyCodeLine{03346\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ RCC\_SDMMC1CLKSOURCE\_SYSCLK}}
\DoxyCodeLine{03347\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03348\ }
\DoxyCodeLine{03349\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{03350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE()}}
\DoxyCodeLine{03351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()}}
\DoxyCodeLine{03352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_DISABLE()}}
\DoxyCodeLine{03353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE()}}
\DoxyCodeLine{03354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_FORCE\_RESET()}}
\DoxyCodeLine{03355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_RELEASE\_RESET()}}
\DoxyCodeLine{03356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{03358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{03359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ \ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{03360\ }
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_ENABLE()}}
\DoxyCodeLine{03362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()}}
\DoxyCodeLine{03363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_DISABLE()}}
\DoxyCodeLine{03364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE()}}
\DoxyCodeLine{03365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_FORCE\_RESET()}}
\DoxyCodeLine{03366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_RELEASE\_RESET()}}
\DoxyCodeLine{03367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{03368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{03369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{03370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE()\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{03371\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03372\ }
\DoxyCodeLine{03373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2SCLK\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_I2S\_CONFIG}}
\DoxyCodeLine{03374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2SCLK\_CONFIG\ \ \ \ \ \_\_HAL\_RCC\_I2S\_CONFIG}}
\DoxyCodeLine{03375\ }
\DoxyCodeLine{03376\ \textcolor{preprocessor}{\#define\ \_\_RCC\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_GET\_PLL\_OSCSOURCE}}
\DoxyCodeLine{03377\ }
\DoxyCodeLine{03378\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSIRANGE\ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_MSI\_CLOCK\_RANGE}}
\DoxyCodeLine{03379\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLK\_SOURCE\ \ \ \ \ \ \ \ IS\_RCC\_RTCCLKSOURCE}}
\DoxyCodeLine{03380\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLK\_DIV\ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_HCLK}}
\DoxyCodeLine{03381\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK\_DIV\ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_PCLK}}
\DoxyCodeLine{03382\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLK\ \ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_PERIPHCLOCK}}
\DoxyCodeLine{03383\ }
\DoxyCodeLine{03384\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IT\_HSI14RDY}}
\DoxyCodeLine{03385\ }
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSSLSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IT\_LSECSS}}
\DoxyCodeLine{03387\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSSHSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_IT\_CSS}}
\DoxyCodeLine{03388\ }
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL3}}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL4}}
\DoxyCodeLine{03391\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL6}}
\DoxyCodeLine{03392\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL8}}
\DoxyCodeLine{03393\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL12}}
\DoxyCodeLine{03394\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL16}}
\DoxyCodeLine{03395\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL24}}
\DoxyCodeLine{03396\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL32}}
\DoxyCodeLine{03397\ \textcolor{preprocessor}{\#define\ RCC\_PLLMUL\_48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_MUL48}}
\DoxyCodeLine{03398\ }
\DoxyCodeLine{03399\ \textcolor{preprocessor}{\#define\ RCC\_PLLDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_DIV2}}
\DoxyCodeLine{03400\ \textcolor{preprocessor}{\#define\ RCC\_PLLDIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_DIV3}}
\DoxyCodeLine{03401\ \textcolor{preprocessor}{\#define\ RCC\_PLLDIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLL\_DIV4}}
\DoxyCodeLine{03402\ }
\DoxyCodeLine{03403\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCOSOURCE\ \ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_MCO1SOURCE}}
\DoxyCodeLine{03404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO\_CONFIG\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_MCO1\_CONFIG}}
\DoxyCodeLine{03405\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_NODIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_1}}
\DoxyCodeLine{03406\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_1}}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_2}}
\DoxyCodeLine{03408\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_4}}
\DoxyCodeLine{03409\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_8}}
\DoxyCodeLine{03410\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_16}}
\DoxyCodeLine{03411\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_32}}
\DoxyCodeLine{03412\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_64}}
\DoxyCodeLine{03413\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCODIV\_128}}
\DoxyCodeLine{03414\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_NOCLOCK}}
\DoxyCodeLine{03415\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_LSI}}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_LSE}}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_SYSCLK\ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_SYSCLK}}
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_HSI}}
\DoxyCodeLine{03419\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_HSI14\ \ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_HSI14}}
\DoxyCodeLine{03420\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_HSI48\ \ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_HSI48}}
\DoxyCodeLine{03421\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1SOURCE\_HSE}}
\DoxyCodeLine{03422\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_PLLCLK\_DIV1\ \ \ RCC\_MCO1SOURCE\_PLLCLK}}
\DoxyCodeLine{03423\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_PLLCLK\_NODIV\ \ RCC\_MCO1SOURCE\_PLLCLK}}
\DoxyCodeLine{03424\ \textcolor{preprocessor}{\#define\ RCC\_MCOSOURCE\_PLLCLK\_DIV2\ \ \ RCC\_MCO1SOURCE\_PLLCLK\_DIV2}}
\DoxyCodeLine{03425\ }
\DoxyCodeLine{03426\ \textcolor{preprocessor}{\#if\ defined(STM32L4)\ ||\ defined(STM32WB)\ ||\ defined(STM32G0)\ ||\ defined(STM32G4)\ ||\ defined(STM32L5)\ ||\ defined(STM32WL)\ ||\ defined(STM32C0)}}
\DoxyCodeLine{03427\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NO\_CLK\ \ \ \ \ RCC\_RTCCLKSOURCE\_NONE}}
\DoxyCodeLine{03428\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03429\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NONE\ \ \ \ \ \ \ RCC\_RTCCLKSOURCE\_NO\_CLK}}
\DoxyCodeLine{03430\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03431\ }
\DoxyCodeLine{03432\ \textcolor{preprocessor}{\#define\ RCC\_USBCLK\_PLLSAI1\ \ \ \ \ \ \ \ \ \ RCC\_USBCLKSOURCE\_PLLSAI1}}
\DoxyCodeLine{03433\ \textcolor{preprocessor}{\#define\ RCC\_USBCLK\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_USBCLKSOURCE\_PLL}}
\DoxyCodeLine{03434\ \textcolor{preprocessor}{\#define\ RCC\_USBCLK\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_USBCLKSOURCE\_MSI}}
\DoxyCodeLine{03435\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLLCLK\ \ \ \ \ RCC\_USBCLKSOURCE\_PLL}}
\DoxyCodeLine{03436\ \textcolor{preprocessor}{\#define\ RCC\_USBPLLCLK\_DIV1\ \ \ \ \ \ \ \ \ \ RCC\_USBCLKSOURCE\_PLL}}
\DoxyCodeLine{03437\ \textcolor{preprocessor}{\#define\ RCC\_USBPLLCLK\_DIV1\_5\ \ \ \ \ \ \ \ RCC\_USBCLKSOURCE\_PLL\_DIV1\_5}}
\DoxyCodeLine{03438\ \textcolor{preprocessor}{\#define\ RCC\_USBPLLCLK\_DIV2\ \ \ \ \ \ \ \ \ \ RCC\_USBCLKSOURCE\_PLL\_DIV2}}
\DoxyCodeLine{03439\ \textcolor{preprocessor}{\#define\ RCC\_USBPLLCLK\_DIV3\ \ \ \ \ \ \ \ \ \ RCC\_USBCLKSOURCE\_PLL\_DIV3}}
\DoxyCodeLine{03440\ }
\DoxyCodeLine{03441\ \textcolor{preprocessor}{\#define\ HSION\_BitNumber\ \ \ \ \ \ \ \ RCC\_HSION\_BIT\_NUMBER}}
\DoxyCodeLine{03442\ \textcolor{preprocessor}{\#define\ HSION\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_HSION\_BIT\_NUMBER}}
\DoxyCodeLine{03443\ \textcolor{preprocessor}{\#define\ HSEON\_BitNumber\ \ \ \ \ \ \ \ RCC\_HSEON\_BIT\_NUMBER}}
\DoxyCodeLine{03444\ \textcolor{preprocessor}{\#define\ HSEON\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_HSEON\_BIT\_NUMBER}}
\DoxyCodeLine{03445\ \textcolor{preprocessor}{\#define\ MSION\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_MSION\_BIT\_NUMBER}}
\DoxyCodeLine{03446\ \textcolor{preprocessor}{\#define\ CSSON\_BitNumber\ \ \ \ \ \ \ \ RCC\_CSSON\_BIT\_NUMBER}}
\DoxyCodeLine{03447\ \textcolor{preprocessor}{\#define\ CSSON\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_CSSON\_BIT\_NUMBER}}
\DoxyCodeLine{03448\ \textcolor{preprocessor}{\#define\ PLLON\_BitNumber\ \ \ \ \ \ \ \ RCC\_PLLON\_BIT\_NUMBER}}
\DoxyCodeLine{03449\ \textcolor{preprocessor}{\#define\ PLLON\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_PLLON\_BIT\_NUMBER}}
\DoxyCodeLine{03450\ \textcolor{preprocessor}{\#define\ PLLI2SON\_BitNumber\ \ \ \ \ RCC\_PLLI2SON\_BIT\_NUMBER}}
\DoxyCodeLine{03451\ \textcolor{preprocessor}{\#define\ I2SSRC\_BitNumber\ \ \ \ \ \ \ RCC\_I2SSRC\_BIT\_NUMBER}}
\DoxyCodeLine{03452\ \textcolor{preprocessor}{\#define\ RTCEN\_BitNumber\ \ \ \ \ \ \ \ RCC\_RTCEN\_BIT\_NUMBER}}
\DoxyCodeLine{03453\ \textcolor{preprocessor}{\#define\ RTCEN\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_RTCEN\_BIT\_NUMBER}}
\DoxyCodeLine{03454\ \textcolor{preprocessor}{\#define\ BDRST\_BitNumber\ \ \ \ \ \ \ \ RCC\_BDRST\_BIT\_NUMBER}}
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#define\ BDRST\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_BDRST\_BIT\_NUMBER}}
\DoxyCodeLine{03456\ \textcolor{preprocessor}{\#define\ RTCRST\_BITNUMBER\ \ \ \ \ \ \ RCC\_RTCRST\_BIT\_NUMBER}}
\DoxyCodeLine{03457\ \textcolor{preprocessor}{\#define\ LSION\_BitNumber\ \ \ \ \ \ \ \ RCC\_LSION\_BIT\_NUMBER}}
\DoxyCodeLine{03458\ \textcolor{preprocessor}{\#define\ LSION\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_LSION\_BIT\_NUMBER}}
\DoxyCodeLine{03459\ \textcolor{preprocessor}{\#define\ LSEON\_BitNumber\ \ \ \ \ \ \ \ RCC\_LSEON\_BIT\_NUMBER}}
\DoxyCodeLine{03460\ \textcolor{preprocessor}{\#define\ LSEON\_BITNUMBER\ \ \ \ \ \ \ \ RCC\_LSEON\_BIT\_NUMBER}}
\DoxyCodeLine{03461\ \textcolor{preprocessor}{\#define\ LSEBYP\_BITNUMBER\ \ \ \ \ \ \ RCC\_LSEBYP\_BIT\_NUMBER}}
\DoxyCodeLine{03462\ \textcolor{preprocessor}{\#define\ PLLSAION\_BitNumber\ \ \ \ \ RCC\_PLLSAION\_BIT\_NUMBER}}
\DoxyCodeLine{03463\ \textcolor{preprocessor}{\#define\ TIMPRE\_BitNumber\ \ \ \ \ \ \ RCC\_TIMPRE\_BIT\_NUMBER}}
\DoxyCodeLine{03464\ \textcolor{preprocessor}{\#define\ RMVF\_BitNumber\ \ \ \ \ \ \ \ \ RCC\_RMVF\_BIT\_NUMBER}}
\DoxyCodeLine{03465\ \textcolor{preprocessor}{\#define\ RMVF\_BITNUMBER\ \ \ \ \ \ \ \ \ RCC\_RMVF\_BIT\_NUMBER}}
\DoxyCodeLine{03466\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14TRIM\_BitNumber\ RCC\_HSI14TRIM\_BIT\_NUMBER}}
\DoxyCodeLine{03467\ \textcolor{preprocessor}{\#define\ CR\_BYTE2\_ADDRESS\ \ \ \ \ \ \ RCC\_CR\_BYTE2\_ADDRESS}}
\DoxyCodeLine{03468\ \textcolor{preprocessor}{\#define\ CIR\_BYTE1\_ADDRESS\ \ \ \ \ \ RCC\_CIR\_BYTE1\_ADDRESS}}
\DoxyCodeLine{03469\ \textcolor{preprocessor}{\#define\ CIR\_BYTE2\_ADDRESS\ \ \ \ \ \ RCC\_CIR\_BYTE2\_ADDRESS}}
\DoxyCodeLine{03470\ \textcolor{preprocessor}{\#define\ BDCR\_BYTE0\_ADDRESS\ \ \ \ \ RCC\_BDCR\_BYTE0\_ADDRESS}}
\DoxyCodeLine{03471\ \textcolor{preprocessor}{\#define\ DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ RCC\_DBP\_TIMEOUT\_VALUE}}
\DoxyCodeLine{03472\ \textcolor{preprocessor}{\#define\ LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ RCC\_LSE\_TIMEOUT\_VALUE}}
\DoxyCodeLine{03473\ }
\DoxyCodeLine{03474\ \textcolor{preprocessor}{\#define\ CR\_HSION\_BB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_BB}}
\DoxyCodeLine{03475\ \textcolor{preprocessor}{\#define\ CR\_CSSON\_BB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_BB}}
\DoxyCodeLine{03476\ \textcolor{preprocessor}{\#define\ CR\_PLLON\_BB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_BB}}
\DoxyCodeLine{03477\ \textcolor{preprocessor}{\#define\ CR\_PLLI2SON\_BB\ \ \ \ \ \ \ \ \ RCC\_CR\_PLLI2SON\_BB}}
\DoxyCodeLine{03478\ \textcolor{preprocessor}{\#define\ CR\_MSION\_BB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSION\_BB}}
\DoxyCodeLine{03479\ \textcolor{preprocessor}{\#define\ CSR\_LSION\_BB\ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_BB}}
\DoxyCodeLine{03480\ \textcolor{preprocessor}{\#define\ CSR\_LSEON\_BB\ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSEON\_BB}}
\DoxyCodeLine{03481\ \textcolor{preprocessor}{\#define\ CSR\_LSEBYP\_BB\ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSEBYP\_BB}}
\DoxyCodeLine{03482\ \textcolor{preprocessor}{\#define\ CSR\_RTCEN\_BB\ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RTCEN\_BB}}
\DoxyCodeLine{03483\ \textcolor{preprocessor}{\#define\ CSR\_RTCRST\_BB\ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RTCRST\_BB}}
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\#define\ CFGR\_I2SSRC\_BB\ \ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\_BB}}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\#define\ BDCR\_RTCEN\_BB\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_BB}}
\DoxyCodeLine{03486\ \textcolor{preprocessor}{\#define\ BDCR\_BDRST\_BB\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_BB}}
\DoxyCodeLine{03487\ \textcolor{preprocessor}{\#define\ CR\_HSEON\_BB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_BB}}
\DoxyCodeLine{03488\ \textcolor{preprocessor}{\#define\ CSR\_RMVF\_BB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_BB}}
\DoxyCodeLine{03489\ \textcolor{preprocessor}{\#define\ CR\_PLLSAION\_BB\ \ \ \ \ \ \ \ \ RCC\_CR\_PLLSAION\_BB}}
\DoxyCodeLine{03490\ \textcolor{preprocessor}{\#define\ DCKCFGR\_TIMPRE\_BB\ \ \ \ \ \ RCC\_DCKCFGR\_TIMPRE\_BB}}
\DoxyCodeLine{03491\ }
\DoxyCodeLine{03492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_ENABLE\_FREQ\_ERROR\_COUNTER\ \ \ \ \ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_ENABLE}}
\DoxyCodeLine{03493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_DISABLE\_FREQ\_ERROR\_COUNTER\ \ \ \ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_DISABLE}}
\DoxyCodeLine{03494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_ENABLE\_AUTOMATIC\_CALIB\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_ENABLE}}
\DoxyCodeLine{03495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_DISABLE\_AUTOMATIC\_CALIB\ \ \ \ \ \ \ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_DISABLE}}
\DoxyCodeLine{03496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CALCULATE\_RELOADVALUE\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_CRS\_RELOADVALUE\_CALCULATE}}
\DoxyCodeLine{03497\ }
\DoxyCodeLine{03498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT\_SOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GET\_IT}}
\DoxyCodeLine{03499\ }
\DoxyCodeLine{03500\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCWARM\ \ \ \ \ \ \ RCC\_CRS\_SYNCWARN}}
\DoxyCodeLine{03501\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TRIMOV\ \ \ \ \ \ \ \ \ RCC\_CRS\_TRIMOVF}}
\DoxyCodeLine{03502\ }
\DoxyCodeLine{03503\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CK48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_CLK48}}
\DoxyCodeLine{03504\ \textcolor{preprocessor}{\#define\ RCC\_CK48CLKSOURCE\_PLLQ\ \ \ \ \ \ \ \ \ \ \ RCC\_CLK48CLKSOURCE\_PLLQ}}
\DoxyCodeLine{03505\ \textcolor{preprocessor}{\#define\ RCC\_CK48CLKSOURCE\_PLLSAIP\ \ \ \ \ \ \ \ RCC\_CLK48CLKSOURCE\_PLLSAIP}}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#define\ RCC\_CK48CLKSOURCE\_PLLI2SQ\ \ \ \ \ \ \ \ RCC\_CLK48CLKSOURCE\_PLLI2SQ}}
\DoxyCodeLine{03507\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CK48CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_CLK48CLKSOURCE}}
\DoxyCodeLine{03508\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CK48\ \ \ \ \ \ \ \ \ \ \ RCC\_SDIOCLKSOURCE\_CLK48}}
\DoxyCodeLine{03509\ }
\DoxyCodeLine{03510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE}}
\DoxyCodeLine{03511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE}}
\DoxyCodeLine{03512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET}}
\DoxyCodeLine{03515\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET}}
\DoxyCodeLine{03516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_ENABLED\ \ \ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{03519\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_DISABLED\ \ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{03520\ \textcolor{preprocessor}{\#define\ DfsdmClockSelection\ \ \ \ \ \ \ \ \ Dfsdm1ClockSelection}}
\DoxyCodeLine{03521\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM\ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_DFSDM1}}
\DoxyCodeLine{03522\ \textcolor{preprocessor}{\#define\ RCC\_DFSDMCLKSOURCE\_PCLK\ \ \ \ \ RCC\_DFSDM1CLKSOURCE\_PCLK2}}
\DoxyCodeLine{03523\ \textcolor{preprocessor}{\#define\ RCC\_DFSDMCLKSOURCE\_SYSCLK\ \ \ RCC\_DFSDM1CLKSOURCE\_SYSCLK}}
\DoxyCodeLine{03524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM\_CONFIG\ \ \ \ \ \ \_\_HAL\_RCC\_DFSDM1\_CONFIG}}
\DoxyCodeLine{03525\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM\_SOURCE\ \ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE}}
\DoxyCodeLine{03526\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_PCLK\ \ \ \ RCC\_DFSDM1CLKSOURCE\_PCLK2}}
\DoxyCodeLine{03527\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_PCLK\ \ \ \ RCC\_SWPMI1CLKSOURCE\_PCLK1}}
\DoxyCodeLine{03528\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK\ \ \ \ RCC\_LPTIM1CLKSOURCE\_PCLK1}}
\DoxyCodeLine{03529\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PCLK\ \ \ \ RCC\_LPTIM2CLKSOURCE\_PCLK1}}
\DoxyCodeLine{03530\ }
\DoxyCodeLine{03531\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2SAPB1\ \ \ \ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1}}
\DoxyCodeLine{03532\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2SAPB2\ \ \ \ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2}}
\DoxyCodeLine{03533\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2SAPB1\ \ \ \ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1}}
\DoxyCodeLine{03534\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2SAPB2\ \ \ \ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2}}
\DoxyCodeLine{03535\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_APB2\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DFSDM1CLKSOURCE\_PCLK2}}
\DoxyCodeLine{03536\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_APB2\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DFSDM2CLKSOURCE\_PCLK2}}
\DoxyCodeLine{03537\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_APB\ \ \ \ \ \ \ \ \ \ \ \ RCC\_FMPI2C1CLKSOURCE\_PCLK1}}
\DoxyCodeLine{03538\ \textcolor{preprocessor}{\#if\ defined(STM32U5)}}
\DoxyCodeLine{03539\ \textcolor{preprocessor}{\#define\ MSIKPLLModeSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MSIKPLL\_MODE\_SEL}}
\DoxyCodeLine{03540\ \textcolor{preprocessor}{\#define\ MSISPLLModeSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MSISPLL\_MODE\_SEL}}
\DoxyCodeLine{03541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB21\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_AHB2\_1\_CLK\_DISABLE}}
\DoxyCodeLine{03542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB22\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_AHB2\_2\_CLK\_DISABLE}}
\DoxyCodeLine{03543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_CLK\_Disable\_Clear\ \ \ \ \ \ \_\_HAL\_RCC\_AHB1\_CLK\_ENABLE}}
\DoxyCodeLine{03544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB21\_CLK\_Disable\_Clear\ \ \ \ \ \_\_HAL\_RCC\_AHB2\_1\_CLK\_ENABLE}}
\DoxyCodeLine{03545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB22\_CLK\_Disable\_Clear\ \ \ \ \ \_\_HAL\_RCC\_AHB2\_2\_CLK\_ENABLE}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_CLK\_Disable\_Clear\ \ \ \ \ \ \_\_HAL\_RCC\_AHB3\_CLK\_ENABLE}}
\DoxyCodeLine{03547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_CLK\_Disable\_Clear\ \ \ \ \ \ \_\_HAL\_RCC\_APB1\_CLK\_ENABLE}}
\DoxyCodeLine{03548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_CLK\_Disable\_Clear\ \ \ \ \ \ \_\_HAL\_RCC\_APB2\_CLK\_ENABLE}}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB3\_CLK\_Disable\_Clear\ \ \ \ \ \ \_\_HAL\_RCC\_APB3\_CLK\_ENABLE}}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MSIPLLModeSelection\ \ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_MSIPLLMODE\_SELECT}}
\DoxyCodeLine{03551\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ICLK}}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICLK\_CLKSOURCE\_HSI48}}
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICLK\_CLKSOURCE\_PLL2}}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICLK\_CLKSOURCE\_PLL1}}
\DoxyCodeLine{03555\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_MSIK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICLK\_CLKSOURCE\_MSIK}}
\DoxyCodeLine{03556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
\DoxyCodeLine{03557\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{03559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{03560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_FORCE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_FORCE\_RESET}}
\DoxyCodeLine{03561\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_RELEASE\_RESET\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET}}
\DoxyCodeLine{03562\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{03563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{03564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_GET\_ICLK\_SOURCE}}
\DoxyCodeLine{03565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLFRACN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_PLL\_FRACN\_ENABLE}}
\DoxyCodeLine{03566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLFRACN\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_PLL\_FRACN\_DISABLE}}
\DoxyCodeLine{03567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLFRACN\_CONFIG\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_PLL\_FRACN\_CONFIG}}
\DoxyCodeLine{03568\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLFRACN\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RCC\_PLL\_FRACN\_VALUE}}
\DoxyCodeLine{03569\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32U5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03570\ }
\DoxyCodeLine{03578\ \textcolor{preprocessor}{\#define\ \ HAL\_RNG\_ReadyCallback(\_\_HANDLE\_\_)\ \ HAL\_RNG\_ReadyDataCallback((\_\_HANDLE\_\_),\ uint32\_t\ random32bit)}}
\DoxyCodeLine{03579\ }
\DoxyCodeLine{03587\ \textcolor{preprocessor}{\#if\ defined\ (STM32G0)\ ||\ defined\ (STM32L5)\ ||\ defined\ (STM32L412xx)\ ||\ defined\ (STM32L422xx)\ ||\ defined\ (STM32L4P5xx)||\ \(\backslash\)}}
\DoxyCodeLine{03588\ \textcolor{preprocessor}{\ \ \ \ defined\ (STM32L4Q5xx)\ ||\ defined\ (STM32G4)\ ||\ defined\ (STM32WL)\ ||\ defined\ (STM32U5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03589\ \textcolor{preprocessor}{\ \ \ \ defined\ (STM32C0)}}
\DoxyCodeLine{03590\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{03592\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{03594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{03595\ }
\DoxyCodeLine{03596\ \textcolor{preprocessor}{\#if\ defined\ (STM32F1)}}
\DoxyCodeLine{03597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_CLEAR\_FLAG(RTC\_EXTI\_LINE\_ALARM\_EVENT)\ \ \_\_HAL\_RTC\_ALARM\_EXTI\_CLEAR\_FLAG()}}
\DoxyCodeLine{03598\ }
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_ENABLE\_IT(RTC\_EXTI\_LINE\_ALARM\_EVENT)\ \ \ \_\_HAL\_RTC\_ALARM\_EXTI\_ENABLE\_IT()}}
\DoxyCodeLine{03600\ }
\DoxyCodeLine{03601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_DISABLE\_IT(RTC\_EXTI\_LINE\_ALARM\_EVENT)\ \ \_\_HAL\_RTC\_ALARM\_EXTI\_DISABLE\_IT()}}
\DoxyCodeLine{03602\ }
\DoxyCodeLine{03603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_GET\_FLAG(RTC\_EXTI\_LINE\_ALARM\_EVENT)\ \ \ \ \_\_HAL\_RTC\_ALARM\_EXTI\_GET\_FLAG()}}
\DoxyCodeLine{03604\ }
\DoxyCodeLine{03605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_GENERATE\_SWIT(RTC\_EXTI\_LINE\_ALARM\_EVENT)\ \ \ \_\_HAL\_RTC\_ALARM\_EXTI\_GENERATE\_SWIT()}}
\DoxyCodeLine{03606\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_CLEAR\_FLAG(\_\_EXTI\_LINE\_\_)\ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_ALARM\_EVENT)\ ?\ \_\_HAL\_RTC\_ALARM\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{03608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)\ ?\ \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_CLEAR\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{03609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_CLEAR\_FLAG()))}}
\DoxyCodeLine{03610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_ENABLE\_IT(\_\_EXTI\_LINE\_\_)\ \ \ (((\_\_EXTI\_LINE\_\_)\ \ ==\ RTC\_EXTI\_LINE\_ALARM\_EVENT)\ ?\ \_\_HAL\_RTC\_ALARM\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{03611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)\ ?\ \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_ENABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{03612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_ENABLE\_IT()))}}
\DoxyCodeLine{03613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_DISABLE\_IT(\_\_EXTI\_LINE\_\_)\ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_ALARM\_EVENT)\ ?\ \_\_HAL\_RTC\_ALARM\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)\ ?\ \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_DISABLE\_IT()\ :\ \(\backslash\)}}
\DoxyCodeLine{03615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_DISABLE\_IT()))}}
\DoxyCodeLine{03616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_GET\_FLAG(\_\_EXTI\_LINE\_\_)\ \ \ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_ALARM\_EVENT)\ ?\ \_\_HAL\_RTC\_ALARM\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{03617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)\ ?\ \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_GET\_FLAG()\ :\ \(\backslash\)}}
\DoxyCodeLine{03618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_GET\_FLAG()))}}
\DoxyCodeLine{03619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RTC\_EXTI\_GENERATE\_SWIT(\_\_EXTI\_LINE\_\_)\ \ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_ALARM\_EVENT)\ ?\ \_\_HAL\_RTC\_ALARM\_EXTI\_GENERATE\_SWIT()\ :\ \(\backslash\)}}
\DoxyCodeLine{03620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_EXTI\_LINE\_\_)\ ==\ RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)\ ?\ \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_GENERATE\_SWIT()\ :\ \ \(\backslash\)}}
\DoxyCodeLine{03621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_GENERATE\_SWIT()))}}
\DoxyCodeLine{03622\ \textcolor{preprocessor}{\#endif\ \ \ }\textcolor{comment}{/*\ STM32F1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03623\ }
\DoxyCodeLine{03624\ \textcolor{preprocessor}{\#define\ IS\_ALARM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_ALARM}}
\DoxyCodeLine{03625\ \textcolor{preprocessor}{\#define\ IS\_ALARM\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_ALARM\_MASK}}
\DoxyCodeLine{03626\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER}}
\DoxyCodeLine{03627\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_ERASE\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_ERASE\_MODE}}
\DoxyCodeLine{03628\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_FILTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_FILTER}}
\DoxyCodeLine{03629\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_INTERRUPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_INTERRUPT}}
\DoxyCodeLine{03630\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_MASKFLAG\_STATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_MASKFLAG\_STATE}}
\DoxyCodeLine{03631\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_PRECHARGE\_DURATION\ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_PRECHARGE\_DURATION}}
\DoxyCodeLine{03632\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_PULLUP\_STATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_PULLUP\_STATE}}
\DoxyCodeLine{03633\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_SAMPLING\_FREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_SAMPLING\_FREQ}}
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_TIMESTAMPONTAMPER\_DETECTION\ \ \ \ \ IS\_RTC\_TAMPER\_TIMESTAMPONTAMPER\_DETECTION}}
\DoxyCodeLine{03635\ \textcolor{preprocessor}{\#define\ IS\_TAMPER\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_TAMPER\_TRIGGER}}
\DoxyCodeLine{03636\ \textcolor{preprocessor}{\#define\ IS\_WAKEUP\_CLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_WAKEUP\_CLOCK}}
\DoxyCodeLine{03637\ \textcolor{preprocessor}{\#define\ IS\_WAKEUP\_COUNTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IS\_RTC\_WAKEUP\_COUNTER}}
\DoxyCodeLine{03638\ }
\DoxyCodeLine{03639\ \textcolor{preprocessor}{\#define\ \_\_RTC\_WRITEPROTECTION\_ENABLE\ \ \_\_HAL\_RTC\_WRITEPROTECTION\_ENABLE}}
\DoxyCodeLine{03640\ \textcolor{preprocessor}{\#define\ \_\_RTC\_WRITEPROTECTION\_DISABLE\ \ \_\_HAL\_RTC\_WRITEPROTECTION\_DISABLE}}
\DoxyCodeLine{03641\ }
\DoxyCodeLine{03650\ \textcolor{preprocessor}{\#define\ SD\_OCR\_CID\_CSD\_OVERWRIETE\ \ \ SD\_OCR\_CID\_CSD\_OVERWRITE}}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\#define\ SD\_CMD\_SD\_APP\_STAUS\ \ \ \ \ \ \ \ \ SD\_CMD\_SD\_APP\_STATUS}}
\DoxyCodeLine{03652\ }
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\#if\ !defined(STM32F1)\ \&\&\ !defined(STM32F2)\ \&\&\ !defined(STM32F4)\ \&\&\ !defined(STM32L1)}}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\#define\ eMMC\_HIGH\_VOLTAGE\_RANGE\ \ \ \ \ EMMC\_HIGH\_VOLTAGE\_RANGE}}
\DoxyCodeLine{03655\ \textcolor{preprocessor}{\#define\ eMMC\_DUAL\_VOLTAGE\_RANGE\ \ \ \ \ EMMC\_DUAL\_VOLTAGE\_RANGE}}
\DoxyCodeLine{03656\ \textcolor{preprocessor}{\#define\ eMMC\_LOW\_VOLTAGE\_RANGE\ \ \ \ \ \ EMMC\_LOW\_VOLTAGE\_RANGE}}
\DoxyCodeLine{03657\ }
\DoxyCodeLine{03658\ \textcolor{preprocessor}{\#define\ SDMMC\_NSpeed\_CLK\_DIV\ \ \ \ \ \ \ \ SDMMC\_NSPEED\_CLK\_DIV}}
\DoxyCodeLine{03659\ \textcolor{preprocessor}{\#define\ SDMMC\_HSpeed\_CLK\_DIV\ \ \ \ \ \ \ \ SDMMC\_HSPEED\_CLK\_DIV}}
\DoxyCodeLine{03660\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03661\ }
\DoxyCodeLine{03662\ \textcolor{preprocessor}{\#if\ defined(STM32F4)\ ||\ defined(STM32F2)}}
\DoxyCodeLine{03663\ \textcolor{preprocessor}{\#define\ \ SD\_SDMMC\_DISABLED\ \ \ \ \ \ \ \ \ \ SD\_SDIO\_DISABLED}}
\DoxyCodeLine{03664\ \textcolor{preprocessor}{\#define\ \ SD\_SDMMC\_FUNCTION\_BUSY\ \ \ \ \ SD\_SDIO\_FUNCTION\_BUSY}}
\DoxyCodeLine{03665\ \textcolor{preprocessor}{\#define\ \ SD\_SDMMC\_FUNCTION\_FAILED\ \ \ SD\_SDIO\_FUNCTION\_FAILED}}
\DoxyCodeLine{03666\ \textcolor{preprocessor}{\#define\ \ SD\_SDMMC\_UNKNOWN\_FUNCTION\ \ SD\_SDIO\_UNKNOWN\_FUNCTION}}
\DoxyCodeLine{03667\ \textcolor{preprocessor}{\#define\ \ SD\_CMD\_SDMMC\_SEN\_OP\_COND\ \ \ SD\_CMD\_SDIO\_SEN\_OP\_COND}}
\DoxyCodeLine{03668\ \textcolor{preprocessor}{\#define\ \ SD\_CMD\_SDMMC\_RW\_DIRECT\ \ \ \ \ SD\_CMD\_SDIO\_RW\_DIRECT}}
\DoxyCodeLine{03669\ \textcolor{preprocessor}{\#define\ \ SD\_CMD\_SDMMC\_RW\_EXTENDED\ \ \ SD\_CMD\_SDIO\_RW\_EXTENDED}}
\DoxyCodeLine{03670\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_ENABLE\ \ \ \ \ \ \_\_HAL\_SD\_SDIO\_ENABLE}}
\DoxyCodeLine{03671\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_DISABLE\ \ \ \ \ \_\_HAL\_SD\_SDIO\_DISABLE}}
\DoxyCodeLine{03672\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_DMA\_ENABLE\ \ \_\_HAL\_SD\_SDIO\_DMA\_ENABLE}}
\DoxyCodeLine{03673\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_DMA\_DISABLE\ \_\_HAL\_SD\_SDIO\_DMA\_DISABL}}
\DoxyCodeLine{03674\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_ENABLE\_IT\ \ \ \_\_HAL\_SD\_SDIO\_ENABLE\_IT}}
\DoxyCodeLine{03675\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_DISABLE\_IT\ \ \_\_HAL\_SD\_SDIO\_DISABLE\_IT}}
\DoxyCodeLine{03676\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_GET\_FLAG\ \ \ \ \_\_HAL\_SD\_SDIO\_GET\_FLAG}}
\DoxyCodeLine{03677\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_CLEAR\_FLAG\ \ \_\_HAL\_SD\_SDIO\_CLEAR\_FLAG}}
\DoxyCodeLine{03678\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_GET\_IT\ \ \ \ \ \ \_\_HAL\_SD\_SDIO\_GET\_IT}}
\DoxyCodeLine{03679\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDMMC\_CLEAR\_IT\ \ \ \ \_\_HAL\_SD\_SDIO\_CLEAR\_IT}}
\DoxyCodeLine{03680\ \textcolor{preprocessor}{\#define\ \ SDMMC\_STATIC\_FLAGS\ \ \ \ \ \ \ \ \ SDIO\_STATIC\_FLAGS}}
\DoxyCodeLine{03681\ \textcolor{preprocessor}{\#define\ \ SDMMC\_CMD0TIMEOUT\ \ \ \ \ \ \ \ \ \ SDIO\_CMD0TIMEOUT}}
\DoxyCodeLine{03682\ \textcolor{preprocessor}{\#define\ \ SD\_SDMMC\_SEND\_IF\_COND\ \ \ \ \ \ SD\_SDIO\_SEND\_IF\_COND}}
\DoxyCodeLine{03683\ \textcolor{comment}{/*\ alias\ CMSIS\ */}}
\DoxyCodeLine{03684\ \textcolor{preprocessor}{\#define\ \ SDMMC1\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_IRQn}}
\DoxyCodeLine{03685\ \textcolor{preprocessor}{\#define\ \ SDMMC1\_IRQHandler\ \ \ \ \ \ \ \ \ \ SDIO\_IRQHandler}}
\DoxyCodeLine{03686\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03687\ }
\DoxyCodeLine{03688\ \textcolor{preprocessor}{\#if\ defined(STM32F7)\ ||\ defined(STM32L4)}}
\DoxyCodeLine{03689\ \textcolor{preprocessor}{\#define\ \ SD\_SDIO\_DISABLED\ \ \ \ \ \ \ \ \ \ \ SD\_SDMMC\_DISABLED}}
\DoxyCodeLine{03690\ \textcolor{preprocessor}{\#define\ \ SD\_SDIO\_FUNCTION\_BUSY\ \ \ \ \ \ SD\_SDMMC\_FUNCTION\_BUSY}}
\DoxyCodeLine{03691\ \textcolor{preprocessor}{\#define\ \ SD\_SDIO\_FUNCTION\_FAILED\ \ \ \ SD\_SDMMC\_FUNCTION\_FAILED}}
\DoxyCodeLine{03692\ \textcolor{preprocessor}{\#define\ \ SD\_SDIO\_UNKNOWN\_FUNCTION\ \ \ SD\_SDMMC\_UNKNOWN\_FUNCTION}}
\DoxyCodeLine{03693\ \textcolor{preprocessor}{\#define\ \ SD\_CMD\_SDIO\_SEN\_OP\_COND\ \ \ \ SD\_CMD\_SDMMC\_SEN\_OP\_COND}}
\DoxyCodeLine{03694\ \textcolor{preprocessor}{\#define\ \ SD\_CMD\_SDIO\_RW\_DIRECT\ \ \ \ \ \ SD\_CMD\_SDMMC\_RW\_DIRECT}}
\DoxyCodeLine{03695\ \textcolor{preprocessor}{\#define\ \ SD\_CMD\_SDIO\_RW\_EXTENDED\ \ \ \ SD\_CMD\_SDMMC\_RW\_EXTENDED}}
\DoxyCodeLine{03696\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_ENABLE\ \ \ \ \ \ \ \_\_HAL\_SD\_SDMMC\_ENABLE}}
\DoxyCodeLine{03697\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_DISABLE\ \ \ \ \ \ \_\_HAL\_SD\_SDMMC\_DISABLE}}
\DoxyCodeLine{03698\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_DMA\_ENABLE\ \ \ \_\_HAL\_SD\_SDMMC\_DMA\_ENABLE}}
\DoxyCodeLine{03699\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_DMA\_DISABL\ \ \ \_\_HAL\_SD\_SDMMC\_DMA\_DISABLE}}
\DoxyCodeLine{03700\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_ENABLE\_IT\ \ \ \ \_\_HAL\_SD\_SDMMC\_ENABLE\_IT}}
\DoxyCodeLine{03701\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_DISABLE\_IT\ \ \ \_\_HAL\_SD\_SDMMC\_DISABLE\_IT}}
\DoxyCodeLine{03702\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_GET\_FLAG\ \ \ \ \ \_\_HAL\_SD\_SDMMC\_GET\_FLAG}}
\DoxyCodeLine{03703\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_CLEAR\_FLAG\ \ \ \_\_HAL\_SD\_SDMMC\_CLEAR\_FLAG}}
\DoxyCodeLine{03704\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_GET\_IT\ \ \ \ \ \ \ \_\_HAL\_SD\_SDMMC\_GET\_IT}}
\DoxyCodeLine{03705\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_SD\_SDIO\_CLEAR\_IT\ \ \ \ \ \_\_HAL\_SD\_SDMMC\_CLEAR\_IT}}
\DoxyCodeLine{03706\ \textcolor{preprocessor}{\#define\ \ SDIO\_STATIC\_FLAGS\ \ \ \ \ \ \ \ \ \ SDMMC\_STATIC\_FLAGS}}
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\#define\ \ SDIO\_CMD0TIMEOUT\ \ \ \ \ \ \ \ \ \ \ SDMMC\_CMD0TIMEOUT}}
\DoxyCodeLine{03708\ \textcolor{preprocessor}{\#define\ \ SD\_SDIO\_SEND\_IF\_COND\ \ \ \ \ \ \ SD\_SDMMC\_SEND\_IF\_COND}}
\DoxyCodeLine{03709\ \textcolor{comment}{/*\ alias\ CMSIS\ for\ compatibilities\ */}}
\DoxyCodeLine{03710\ \textcolor{preprocessor}{\#define\ \ SDIO\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDMMC1\_IRQn}}
\DoxyCodeLine{03711\ \textcolor{preprocessor}{\#define\ \ SDIO\_IRQHandler\ \ \ \ \ \ \ \ \ \ \ \ SDMMC1\_IRQHandler}}
\DoxyCodeLine{03712\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03713\ }
\DoxyCodeLine{03714\ \textcolor{preprocessor}{\#if\ defined(STM32F7)\ ||\ defined(STM32F4)\ ||\ defined(STM32F2)\ ||\ defined(STM32L4)\ ||\ defined(STM32H7)}}
\DoxyCodeLine{03715\ \textcolor{preprocessor}{\#define\ \ HAL\_SD\_CardCIDTypedef\ \ \ \ \ \ \ HAL\_SD\_CardCIDTypeDef}}
\DoxyCodeLine{03716\ \textcolor{preprocessor}{\#define\ \ HAL\_SD\_CardCSDTypedef\ \ \ \ \ \ \ HAL\_SD\_CardCSDTypeDef}}
\DoxyCodeLine{03717\ \textcolor{preprocessor}{\#define\ \ HAL\_SD\_CardStatusTypedef\ \ \ \ HAL\_SD\_CardStatusTypeDef}}
\DoxyCodeLine{03718\ \textcolor{preprocessor}{\#define\ \ HAL\_SD\_CardStateTypedef\ \ \ \ \ HAL\_SD\_CardStateTypeDef}}
\DoxyCodeLine{03719\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03720\ }
\DoxyCodeLine{03721\ \textcolor{preprocessor}{\#if\ defined(STM32H7)\ ||\ defined(STM32L5)}}
\DoxyCodeLine{03722\ \textcolor{preprocessor}{\#define\ HAL\_MMCEx\_Read\_DMADoubleBuffer0CpltCallback\ \ \ HAL\_MMCEx\_Read\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{03723\ \textcolor{preprocessor}{\#define\ HAL\_MMCEx\_Read\_DMADoubleBuffer1CpltCallback\ \ \ HAL\_MMCEx\_Read\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{03724\ \textcolor{preprocessor}{\#define\ HAL\_MMCEx\_Write\_DMADoubleBuffer0CpltCallback\ \ HAL\_MMCEx\_Write\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{03725\ \textcolor{preprocessor}{\#define\ HAL\_MMCEx\_Write\_DMADoubleBuffer1CpltCallback\ \ HAL\_MMCEx\_Write\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{03726\ \textcolor{preprocessor}{\#define\ HAL\_SDEx\_Read\_DMADoubleBuffer0CpltCallback\ \ \ \ HAL\_SDEx\_Read\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{03727\ \textcolor{preprocessor}{\#define\ HAL\_SDEx\_Read\_DMADoubleBuffer1CpltCallback\ \ \ \ HAL\_SDEx\_Read\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{03728\ \textcolor{preprocessor}{\#define\ HAL\_SDEx\_Write\_DMADoubleBuffer0CpltCallback\ \ \ HAL\_SDEx\_Write\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{03729\ \textcolor{preprocessor}{\#define\ HAL\_SDEx\_Write\_DMADoubleBuffer1CpltCallback\ \ \ HAL\_SDEx\_Write\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{03730\ \textcolor{preprocessor}{\#define\ HAL\_SD\_DriveTransciver\_1\_8V\_Callback\ \ \ \ \ \ \ \ \ \ HAL\_SD\_DriveTransceiver\_1\_8V\_Callback}}
\DoxyCodeLine{03731\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03740\ \textcolor{preprocessor}{\#define\ \_\_SMARTCARD\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SMARTCARD\_ENABLE\_IT}}
\DoxyCodeLine{03741\ \textcolor{preprocessor}{\#define\ \_\_SMARTCARD\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \_\_HAL\_SMARTCARD\_DISABLE\_IT}}
\DoxyCodeLine{03742\ \textcolor{preprocessor}{\#define\ \_\_SMARTCARD\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SMARTCARD\_ENABLE}}
\DoxyCodeLine{03743\ \textcolor{preprocessor}{\#define\ \_\_SMARTCARD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_SMARTCARD\_DISABLE}}
\DoxyCodeLine{03744\ \textcolor{preprocessor}{\#define\ \_\_SMARTCARD\_DMA\_REQUEST\_ENABLE\ \ \_\_HAL\_SMARTCARD\_DMA\_REQUEST\_ENABLE}}
\DoxyCodeLine{03745\ \textcolor{preprocessor}{\#define\ \_\_SMARTCARD\_DMA\_REQUEST\_DISABLE\ \_\_HAL\_SMARTCARD\_DMA\_REQUEST\_DISABLE}}
\DoxyCodeLine{03746\ }
\DoxyCodeLine{03747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMARTCARD\_GETCLOCKSOURCE\ \ SMARTCARD\_GETCLOCKSOURCE}}
\DoxyCodeLine{03748\ \textcolor{preprocessor}{\#define\ \_\_SMARTCARD\_GETCLOCKSOURCE\ \ \ \ \ \ SMARTCARD\_GETCLOCKSOURCE}}
\DoxyCodeLine{03749\ }
\DoxyCodeLine{03750\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_ONEBIT\_SAMPLING\ \ \ \ IS\_SMARTCARD\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{03751\ }
\DoxyCodeLine{03759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_RESET\_CR1\ \ \ \ \ \ \ \ \ \ \ SMBUS\_RESET\_CR1}}
\DoxyCodeLine{03760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_RESET\_CR2\ \ \ \ \ \ \ \ \ \ \ SMBUS\_RESET\_CR2}}
\DoxyCodeLine{03761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_GENERATE\_START\ \ \ \ \ \ SMBUS\_GENERATE\_START}}
\DoxyCodeLine{03762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_GET\_ADDR\_MATCH\ \ \ \ \ \ SMBUS\_GET\_ADDR\_MATCH}}
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_GET\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ SMBUS\_GET\_DIR}}
\DoxyCodeLine{03764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_GET\_STOP\_MODE\ \ \ \ \ \ \ SMBUS\_GET\_STOP\_MODE}}
\DoxyCodeLine{03765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_GET\_PEC\_MODE\ \ \ \ \ \ \ \ SMBUS\_GET\_PEC\_MODE}}
\DoxyCodeLine{03766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SMBUS\_GET\_ALERT\_ENABLED\ \ \ SMBUS\_GET\_ALERT\_ENABLED}}
\DoxyCodeLine{03775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_1LINE\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_1LINE\_TX}}
\DoxyCodeLine{03776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_1LINE\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_1LINE\_RX}}
\DoxyCodeLine{03777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_RESET\_CRC\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_RESET\_CRC}}
\DoxyCodeLine{03778\ }
\DoxyCodeLine{03787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UART\_GETCLOCKSOURCE\ \ \ \ \ \ \ UART\_GETCLOCKSOURCE}}
\DoxyCodeLine{03788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_UART\_MASK\_COMPUTATION\ \ \ \ \ UART\_MASK\_COMPUTATION}}
\DoxyCodeLine{03789\ \textcolor{preprocessor}{\#define\ \_\_UART\_GETCLOCKSOURCE\ \ \ \ \ \ \ \ \ \ \ UART\_GETCLOCKSOURCE}}
\DoxyCodeLine{03790\ \textcolor{preprocessor}{\#define\ \_\_UART\_MASK\_COMPUTATION\ \ \ \ \ \ \ \ \ UART\_MASK\_COMPUTATION}}
\DoxyCodeLine{03791\ }
\DoxyCodeLine{03792\ \textcolor{preprocessor}{\#define\ IS\_UART\_WAKEUPMETHODE\ \ \ \ \ \ \ \ \ \ \ IS\_UART\_WAKEUPMETHOD}}
\DoxyCodeLine{03793\ }
\DoxyCodeLine{03794\ \textcolor{preprocessor}{\#define\ IS\_UART\_ONEBIT\_SAMPLE\ \ \ \ \ \ \ \ \ \ \ IS\_UART\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{03795\ \textcolor{preprocessor}{\#define\ IS\_UART\_ONEBIT\_SAMPLING\ \ \ \ \ \ \ \ \ IS\_UART\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{03796\ }
\DoxyCodeLine{03806\ \textcolor{preprocessor}{\#define\ \_\_USART\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USART\_ENABLE\_IT}}
\DoxyCodeLine{03807\ \textcolor{preprocessor}{\#define\ \_\_USART\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USART\_DISABLE\_IT}}
\DoxyCodeLine{03808\ \textcolor{preprocessor}{\#define\ \_\_USART\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USART\_ENABLE}}
\DoxyCodeLine{03809\ \textcolor{preprocessor}{\#define\ \_\_USART\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USART\_DISABLE}}
\DoxyCodeLine{03810\ }
\DoxyCodeLine{03811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USART\_GETCLOCKSOURCE\ \ \ \ \ \ USART\_GETCLOCKSOURCE}}
\DoxyCodeLine{03812\ \textcolor{preprocessor}{\#define\ \_\_USART\_GETCLOCKSOURCE\ \ \ \ \ \ \ \ \ \ USART\_GETCLOCKSOURCE}}
\DoxyCodeLine{03813\ }
\DoxyCodeLine{03814\ \textcolor{preprocessor}{\#if\ defined(STM32F0)\ ||\ defined(STM32F3)\ ||\ defined(STM32F7)}}
\DoxyCodeLine{03815\ \textcolor{preprocessor}{\#define\ USART\_OVERSAMPLING\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{03816\ \textcolor{preprocessor}{\#define\ USART\_OVERSAMPLING\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8}}
\DoxyCodeLine{03817\ }
\DoxyCodeLine{03818\ \textcolor{preprocessor}{\#define\ IS\_USART\_OVERSAMPLING(\_\_SAMPLING\_\_)\ (((\_\_SAMPLING\_\_)\ ==\ USART\_OVERSAMPLING\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SAMPLING\_\_)\ ==\ USART\_OVERSAMPLING\_8))}}
\DoxyCodeLine{03820\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F0\ ||\ STM32F3\ ||\ STM32F7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03828\ \textcolor{preprocessor}{\#define\ USB\_EXTI\_LINE\_WAKEUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_WAKEUP\_EXTI\_LINE}}
\DoxyCodeLine{03829\ }
\DoxyCodeLine{03830\ \textcolor{preprocessor}{\#define\ USB\_FS\_EXTI\_TRIGGER\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_FS\_WAKEUP\_EXTI\_RISING\_EDGE}}
\DoxyCodeLine{03831\ \textcolor{preprocessor}{\#define\ USB\_FS\_EXTI\_TRIGGER\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_FS\_WAKEUP\_EXTI\_FALLING\_EDGE}}
\DoxyCodeLine{03832\ \textcolor{preprocessor}{\#define\ USB\_FS\_EXTI\_TRIGGER\_BOTH\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_FS\_WAKEUP\_EXTI\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{03833\ \textcolor{preprocessor}{\#define\ USB\_FS\_EXTI\_LINE\_WAKEUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_FS\_WAKEUP\_EXTI\_LINE}}
\DoxyCodeLine{03834\ }
\DoxyCodeLine{03835\ \textcolor{preprocessor}{\#define\ USB\_HS\_EXTI\_TRIGGER\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HS\_WAKEUP\_EXTI\_RISING\_EDGE}}
\DoxyCodeLine{03836\ \textcolor{preprocessor}{\#define\ USB\_HS\_EXTI\_TRIGGER\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HS\_WAKEUP\_EXTI\_FALLING\_EDGE}}
\DoxyCodeLine{03837\ \textcolor{preprocessor}{\#define\ USB\_HS\_EXTI\_TRIGGER\_BOTH\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HS\_WAKEUP\_EXTI\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{03838\ \textcolor{preprocessor}{\#define\ USB\_HS\_EXTI\_LINE\_WAKEUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HS\_WAKEUP\_EXTI\_LINE}}
\DoxyCodeLine{03839\ }
\DoxyCodeLine{03840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_EXTI\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{03841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_EXTI\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{03842\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_EXTI\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{03843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_EXTI\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{03844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_EXTI\_SET\_RISING\_EDGE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{03845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_EXTI\_SET\_FALLING\_EDGE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{03846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_EXTI\_SET\_FALLINGRISING\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{03847\ }
\DoxyCodeLine{03848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{03849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{03850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{03851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{03852\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_SET\_RISING\_EGDE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{03853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER\ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{03854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_SET\_FALLINGRISING\_TRIGGER\ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{03855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_FS\_EXTI\_GENERATE\_SWIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_GENERATE\_SWIT}}
\DoxyCodeLine{03856\ }
\DoxyCodeLine{03857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{03858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{03859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{03860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{03861\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_SET\_RISING\_EGDE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{03862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER\ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{03863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_SET\_FALLINGRISING\_TRIGGER\ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{03864\ \textcolor{preprocessor}{\#define\ \_\_HAL\_USB\_HS\_EXTI\_GENERATE\_SWIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_GENERATE\_SWIT}}
\DoxyCodeLine{03865\ }
\DoxyCodeLine{03866\ \textcolor{preprocessor}{\#define\ HAL\_PCD\_ActiveRemoteWakeup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCD\_ActivateRemoteWakeup}}
\DoxyCodeLine{03867\ \textcolor{preprocessor}{\#define\ HAL\_PCD\_DeActiveRemoteWakeup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCD\_DeActivateRemoteWakeup}}
\DoxyCodeLine{03868\ }
\DoxyCodeLine{03869\ \textcolor{preprocessor}{\#define\ HAL\_PCD\_SetTxFiFo\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCDEx\_SetTxFiFo}}
\DoxyCodeLine{03870\ \textcolor{preprocessor}{\#define\ HAL\_PCD\_SetRxFiFo\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PCDEx\_SetRxFiFo}}
\DoxyCodeLine{03878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetICPrescalerValue\ \ \ TIM\_SET\_ICPRESCALERVALUE}}
\DoxyCodeLine{03879\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ResetICPrescalerValue\ TIM\_RESET\_ICPRESCALERVALUE}}
\DoxyCodeLine{03880\ }
\DoxyCodeLine{03881\ \textcolor{preprocessor}{\#define\ TIM\_GET\_ITSTATUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_GET\_IT\_SOURCE}}
\DoxyCodeLine{03882\ \textcolor{preprocessor}{\#define\ TIM\_GET\_CLEAR\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_CLEAR\_IT}}
\DoxyCodeLine{03883\ }
\DoxyCodeLine{03884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_ITSTATUS\ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_GET\_IT\_SOURCE}}
\DoxyCodeLine{03885\ }
\DoxyCodeLine{03886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DIRECTION\_STATUS\ \ \ \ \ \ \_\_HAL\_TIM\_IS\_TIM\_COUNTING\_DOWN}}
\DoxyCodeLine{03887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_PRESCALER\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_SET\_PRESCALER}}
\DoxyCodeLine{03888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetCounter\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_SET\_COUNTER}}
\DoxyCodeLine{03889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetCounter\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_GET\_COUNTER}}
\DoxyCodeLine{03890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetAutoreload\ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_SET\_AUTORELOAD}}
\DoxyCodeLine{03891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetAutoreload\ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_GET\_AUTORELOAD}}
\DoxyCodeLine{03892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetClockDivision\ \ \ \ \ \ \_\_HAL\_TIM\_SET\_CLOCKDIVISION}}
\DoxyCodeLine{03893\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetClockDivision\ \ \ \ \ \ \_\_HAL\_TIM\_GET\_CLOCKDIVISION}}
\DoxyCodeLine{03894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetICPrescaler\ \ \ \ \ \ \ \ \_\_HAL\_TIM\_SET\_ICPRESCALER}}
\DoxyCodeLine{03895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetICPrescaler\ \ \ \ \ \ \ \ \_\_HAL\_TIM\_GET\_ICPRESCALER}}
\DoxyCodeLine{03896\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SetCompare\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_SET\_COMPARE}}
\DoxyCodeLine{03897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GetCompare\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_TIM\_GET\_COMPARE}}
\DoxyCodeLine{03898\ }
\DoxyCodeLine{03899\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUTSOURCE\_DFSDM\ \ TIM\_BREAKINPUTSOURCE\_DFSDM1}}
\DoxyCodeLine{03908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ETH\_EXTI\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{03909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ETH\_EXTI\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_ETH\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{03910\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ETH\_EXTI\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_ETH\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{03911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ETH\_EXTI\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_ETH\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{03912\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ETH\_EXTI\_SET\_RISING\_EGDE\_TRIGGER\ \ \ \ \ \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE\_TRIGGER}}
\DoxyCodeLine{03913\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ETH\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER\ \ \ \ \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE\_TRIGGER}}
\DoxyCodeLine{03914\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ETH\_EXTI\_SET\_FALLINGRISING\_TRIGGER\ \ \ \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_FALLINGRISING\_TRIGGER}}
\DoxyCodeLine{03915\ }
\DoxyCodeLine{03916\ \textcolor{preprocessor}{\#define\ ETH\_PROMISCIOUSMODE\_ENABLE\ \ \ ETH\_PROMISCUOUS\_MODE\_ENABLE}}
\DoxyCodeLine{03917\ \textcolor{preprocessor}{\#define\ ETH\_PROMISCIOUSMODE\_DISABLE\ \ ETH\_PROMISCUOUS\_MODE\_DISABLE}}
\DoxyCodeLine{03918\ \textcolor{preprocessor}{\#define\ IS\_ETH\_PROMISCIOUS\_MODE\ \ \ \ \ \ IS\_ETH\_PROMISCUOUS\_MODE}}
\DoxyCodeLine{03926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LTDC\_LAYER\ LTDC\_LAYER}}
\DoxyCodeLine{03927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LTDC\_RELOAD\_CONFIG\ \ \_\_HAL\_LTDC\_RELOAD\_IMMEDIATE\_CONFIG}}
\DoxyCodeLine{03935\ \textcolor{preprocessor}{\#define\ SAI\_OUTPUTDRIVE\_DISABLED\ \ \ \ \ \ \ \ \ \ SAI\_OUTPUTDRIVE\_DISABLE}}
\DoxyCodeLine{03936\ \textcolor{preprocessor}{\#define\ SAI\_OUTPUTDRIVE\_ENABLED\ \ \ \ \ \ \ \ \ \ \ SAI\_OUTPUTDRIVE\_ENABLE}}
\DoxyCodeLine{03937\ \textcolor{preprocessor}{\#define\ SAI\_MASTERDIVIDER\_ENABLED\ \ \ \ \ \ \ \ \ SAI\_MASTERDIVIDER\_ENABLE}}
\DoxyCodeLine{03938\ \textcolor{preprocessor}{\#define\ SAI\_MASTERDIVIDER\_DISABLED\ \ \ \ \ \ \ \ SAI\_MASTERDIVIDER\_DISABLE}}
\DoxyCodeLine{03939\ \textcolor{preprocessor}{\#define\ SAI\_STREOMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_STEREOMODE}}
\DoxyCodeLine{03940\ \textcolor{preprocessor}{\#define\ SAI\_FIFOStatus\_Empty\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_FIFOSTATUS\_EMPTY}}
\DoxyCodeLine{03941\ \textcolor{preprocessor}{\#define\ SAI\_FIFOStatus\_Less1QuarterFull\ \ \ SAI\_FIFOSTATUS\_LESS1QUARTERFULL}}
\DoxyCodeLine{03942\ \textcolor{preprocessor}{\#define\ SAI\_FIFOStatus\_1QuarterFull\ \ \ \ \ \ \ SAI\_FIFOSTATUS\_1QUARTERFULL}}
\DoxyCodeLine{03943\ \textcolor{preprocessor}{\#define\ SAI\_FIFOStatus\_HalfFull\ \ \ \ \ \ \ \ \ \ \ SAI\_FIFOSTATUS\_HALFFULL}}
\DoxyCodeLine{03944\ \textcolor{preprocessor}{\#define\ SAI\_FIFOStatus\_3QuartersFull\ \ \ \ \ \ SAI\_FIFOSTATUS\_3QUARTERFULL}}
\DoxyCodeLine{03945\ \textcolor{preprocessor}{\#define\ SAI\_FIFOStatus\_Full\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_FIFOSTATUS\_FULL}}
\DoxyCodeLine{03946\ \textcolor{preprocessor}{\#define\ IS\_SAI\_BLOCK\_MONO\_STREO\_MODE\ \ \ \ \ \ IS\_SAI\_BLOCK\_MONO\_STEREO\_MODE}}
\DoxyCodeLine{03947\ \textcolor{preprocessor}{\#define\ SAI\_SYNCHRONOUS\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_SYNCHRONOUS\_EXT\_SAI1}}
\DoxyCodeLine{03948\ \textcolor{preprocessor}{\#define\ SAI\_SYNCEXT\_IN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_SYNCEXT\_OUTBLOCKA\_ENABLE}}
\DoxyCodeLine{03956\ \textcolor{preprocessor}{\#if\ defined(STM32H7)}}
\DoxyCodeLine{03957\ \textcolor{preprocessor}{\#define\ HAL\_SPDIFRX\_ReceiveControlFlow\ \ \ \ \ \ HAL\_SPDIFRX\_ReceiveCtrlFlow}}
\DoxyCodeLine{03958\ \textcolor{preprocessor}{\#define\ HAL\_SPDIFRX\_ReceiveControlFlow\_IT\ \ \ HAL\_SPDIFRX\_ReceiveCtrlFlow\_IT}}
\DoxyCodeLine{03959\ \textcolor{preprocessor}{\#define\ HAL\_SPDIFRX\_ReceiveControlFlow\_DMA\ \ HAL\_SPDIFRX\_ReceiveCtrlFlow\_DMA}}
\DoxyCodeLine{03960\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03968\ \textcolor{preprocessor}{\#if\ defined\ (STM32H7)\ ||\ defined\ (STM32G4)\ ||\ defined\ (STM32F3)}}
\DoxyCodeLine{03969\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_WaveformCounterStart\_IT\ \ \ \ \ \ HAL\_HRTIM\_WaveformCountStart\_IT}}
\DoxyCodeLine{03970\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_WaveformCounterStart\_DMA\ \ \ \ \ HAL\_HRTIM\_WaveformCountStart\_DMA}}
\DoxyCodeLine{03971\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_WaveformCounterStart\ \ \ \ \ \ \ \ \ HAL\_HRTIM\_WaveformCountStart}}
\DoxyCodeLine{03972\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_WaveformCounterStop\_IT\ \ \ \ \ \ \ HAL\_HRTIM\_WaveformCountStop\_IT}}
\DoxyCodeLine{03973\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_WaveformCounterStop\_DMA\ \ \ \ \ \ HAL\_HRTIM\_WaveformCountStop\_DMA}}
\DoxyCodeLine{03974\ \textcolor{preprocessor}{\#define\ HAL\_HRTIM\_WaveformCounterStop\ \ \ \ \ \ \ \ \ \ HAL\_HRTIM\_WaveformCountStop}}
\DoxyCodeLine{03975\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03983\ \textcolor{preprocessor}{\#if\ defined\ (STM32L4)\ ||\ defined\ (STM32F4)\ ||\ defined\ (STM32F7)\ ||\ defined(STM32H7)}}
\DoxyCodeLine{03984\ \textcolor{preprocessor}{\#define\ HAL\_QPSI\_TIMEOUT\_DEFAULT\_VALUE\ HAL\_QSPI\_TIMEOUT\_DEFAULT\_VALUE}}
\DoxyCodeLine{03985\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4\ ||\ STM32F4\ ||\ STM32F7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03993\ \textcolor{preprocessor}{\#if\ defined\ (STM32F7)}}
\DoxyCodeLine{03994\ \textcolor{preprocessor}{\#define\ ART\_ACCLERATOR\_ENABLE\ ART\_ACCELERATOR\_ENABLE}}
\DoxyCodeLine{03995\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04008\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{04009\ \}}
\DoxyCodeLine{04010\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04011\ }
\DoxyCodeLine{04012\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32\_HAL\_LEGACY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04013\ }
\DoxyCodeLine{04014\ }

\end{DoxyCode}
