design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/mnt/sd/caravel2/openlane/user_project_wrapper,user_project_wrapper,23_11_29_23_02,flow completed,0h46m54s0ms,0h8m35s0ms,1.5566625155666252,10.2784,0.7783312577833126,0.0,-1,9810.55,8,0,0,0,0,0,0,1090431,11,11,0,-1,0,1183770,4177,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1156467818.0,0.0,0.81,3.66,4.77,1.12,-1,33,697,29,693,0,0,0,8,0,0,0,0,0,0,0,0,4,4,1,644535,128401,1224,128520,8,902688,10173980.1536,-1,-1,-1,6.46e-10,5.75e-13,3.15e-06,-1,-1,-1,3.3299999999999983,45.0,22.22222222222222,45,1,50,180,180,0.25,1,4,0.35,4,sky130_fd_sc_hd,AREA 0
