0.6
2019.1
May 24 2019
15:06:07
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.sim/ss_driver/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/BCD_Decoder.v,1589482901,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/SS_Driver.v,,BCD_Decoder,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/SS_Driver.v,1589503553,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/ss_driver/new/ss_driver_tb.v,,SS_Driver,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/ss_driver/new/ss_driver_tb.v,1589480480,verilog,,,,ss_driver_tb,,,,,,,,
