{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524131159034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524131159034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 17:45:58 2018 " "Processing started: Thu Apr 19 17:45:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524131159034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524131159034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524131159034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1524131159612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.v 1 1 " "Found 1 design units, including 1 entities, in source file block.v" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chrom.v 1 1 " "Found 1 design units, including 1 entities, in source file chrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 chrom " "Found entity 1: chrom" {  } { { "chrom.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.v 1 1 " "Found 1 design units, including 1 entities, in source file text.v" { { "Info" "ISGN_ENTITY_NAME" "1 text " "Found entity 1: text" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "para_define.v 0 0 " "Found 0 design units, including 0 entities, in source file para_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_800_600 " "Found entity 1: vga_800_600" {  } { { "vga.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr8_11d.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr8_11d.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8_11D " "Found entity 1: LFSR8_11D" {  } { { "LFSR8_11D.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/LFSR8_11D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8.v 1 1 " "Found 1 design units, including 1 entities, in source file led8.v" { { "Info" "ISGN_ENTITY_NAME" "1 led8 " "Found entity 1: led8" {  } { { "led8.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/led8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keypad.v(18) " "Verilog HDL information at keypad.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524131159846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad4x4 " "Found entity 1: keypad4x4" {  } { { "keypad.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led game2048.v(30) " "Verilog HDL Declaration information at game2048.v(30): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524131159846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "row ROW game2048.v(5) " "Verilog HDL Declaration information at game2048.v(5): object \"row\" differs only in case from object \"ROW\" in the same scope" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524131159846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game2048.v 1 1 " "Found 1 design units, including 1 entities, in source file game2048.v" { { "Info" "ISGN_ENTITY_NAME" "1 game2048 " "Found entity 1: game2048" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131159846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131159846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game2048 " "Elaborating entity \"game2048\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524131160471 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq game2048.v(196) " "Verilog HDL Always Construct warning at game2048.v(196): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131160503 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "game2048.v(196) " "Verilog HDL Case Statement warning at game2048.v(196): incomplete case statement has no default case item" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131160503 "|game2048"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game2048.v(196) " "Verilog HDL Case Statement information at game2048.v(196): all case item expressions in this case statement are onehot" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131160503 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt game2048.v(195) " "Verilog HDL Always Construct warning at game2048.v(195): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131160503 "|game2048"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Light game2048.v(16) " "Output port \"Light\" at game2048.v(16) has no driver" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1524131160519 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] game2048.v(195) " "Inferred latch for \"cnt\[0\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131160534 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] game2048.v(195) " "Inferred latch for \"cnt\[1\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131160534 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] game2048.v(195) " "Inferred latch for \"cnt\[2\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131160534 "|game2048"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] game2048.v(195) " "Inferred latch for \"cnt\[3\]\" at game2048.v(195)" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131160534 "|game2048"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad4x4 keypad4x4:key " "Elaborating entity \"keypad4x4\" for hierarchy \"keypad4x4:key\"" {  } { { "game2048.v" "key" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led8 led8:led " "Elaborating entity \"led8\" for hierarchy \"led8:led\"" {  } { { "game2048.v" "led" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR8_11D LFSR8_11D:LFSR8_11D " "Elaborating entity \"LFSR8_11D\" for hierarchy \"LFSR8_11D:LFSR8_11D\"" {  } { { "game2048.v" "LFSR8_11D" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chrom chrom:chrom " "Elaborating entity \"chrom\" for hierarchy \"chrom:chrom\"" {  } { { "game2048.v" "chrom" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram chrom:chrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"chrom:chrom\|altsyncram:altsyncram_component\"" {  } { { "chrom.v" "altsyncram_component" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chrom:chrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"chrom:chrom\|altsyncram:altsyncram_component\"" {  } { { "chrom.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chrom:chrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"chrom:chrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init.mif " "Parameter \"init_file\" = \"rom_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131160987 ""}  } { { "chrom.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/chrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131160987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldb1 " "Found entity 1: altsyncram_ldb1" {  } { { "db/altsyncram_ldb1.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/altsyncram_ldb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131161096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131161096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldb1 chrom:chrom\|altsyncram:altsyncram_component\|altsyncram_ldb1:auto_generated " "Elaborating entity \"altsyncram_ldb1\" for hierarchy \"chrom:chrom\|altsyncram:altsyncram_component\|altsyncram_ldb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161127 "|game2048|block:ROW[0].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text block:ROW\[0\].COL\[0\].block\|text:B\[0\].text " "Elaborating entity \"text\" for hierarchy \"block:ROW\[0\].COL\[0\].block\|text:B\[0\].text\"" {  } { { "block.v" "B\[0\].text" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161159 "|game2048|block:ROW[0].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161175 "|game2048|block:ROW[0].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[0\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[0\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[0\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161190 "|game2048|block:ROW[0].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161205 "|game2048|block:ROW[1].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161221 "|game2048|block:ROW[1].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161253 "|game2048|block:ROW[1].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[1\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[1\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[1\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161268 "|game2048|block:ROW[1].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161284 "|game2048|block:ROW[2].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161299 "|game2048|block:ROW[2].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161346 "|game2048|block:ROW[2].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[2\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[2\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[2\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161362 "|game2048|block:ROW[2].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[0\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[0\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[0\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161377 "|game2048|block:ROW[3].COL[0].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[1\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[1\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[1\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161393 "|game2048|block:ROW[3].COL[1].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[2\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[2\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[2\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161409 "|game2048|block:ROW[3].COL[2].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:ROW\[3\].COL\[3\].block " "Elaborating entity \"block\" for hierarchy \"block:ROW\[3\].COL\[3\].block\"" {  } { { "game2048.v" "ROW\[3\].COL\[3\].block" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 block.v(31) " "Verilog HDL assignment warning at block.v(31): truncated value with size 16 to match size of target (4)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 block.v(32) " "Verilog HDL assignment warning at block.v(32): truncated value with size 32 to match size of target (10)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qq block.v(40) " "Verilog HDL Always Construct warning at block.v(40): variable \"qq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement warning at block.v(40): incomplete case statement has no default case item" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block.v(40) " "Verilog HDL Case Statement information at block.v(40): all case item expressions in this case statement are onehot" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt block.v(39) " "Verilog HDL Always Construct warning at block.v(39): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] block.v(39) " "Inferred latch for \"cnt\[0\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] block.v(39) " "Inferred latch for \"cnt\[1\]\" at block.v(39)" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|block:ROW[3].COL[3].block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_800_600 vga_800_600:video " "Elaborating entity \"vga_800_600\" for hierarchy \"vga_800_600:video\"" {  } { { "game2048.v" "video" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131161440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga.v(46) " "Verilog HDL assignment warning at vga.v(46): truncated value with size 11 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/vga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524131161440 "|game2048|vga_800_600:video"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "116 " "Inferred 116 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "game2048.v" "Mult3" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "game2048.v" "Mult0" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "game2048.v" "Mult2" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "game2048.v" "Mult1" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[2\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[2\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[1\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[1\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[0\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[0\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[1\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[1\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[2\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[2\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[0\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[0\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Div1\"" {  } { { "block.v" "Div1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod2\"" {  } { { "block.v" "Mod2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Div0\"" {  } { { "block.v" "Div0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod1\"" {  } { { "block.v" "Mod1" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod0\"" {  } { { "block.v" "Mod0" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Div2\"" {  } { { "block.v" "Div2" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block:ROW\[3\].COL\[3\].block\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block:ROW\[3\].COL\[3\].block\|Mod3\"" {  } { { "block.v" "Mod3" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165878 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524131165878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131165971 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131165971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aah " "Found entity 1: add_sub_aah" {  } { { "db/add_sub_aah.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_aah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166159 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bah " "Found entity 1: add_sub_bah" {  } { { "db/add_sub_bah.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_bah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|altshift:external_latency_ffs lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166284 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131166284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166393 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131166393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131166471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0 " "Instantiated megafunction \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166471 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131166471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_s9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131166815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131166815 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131166815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_shm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_shm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_shm " "Found entity 1: lpm_divide_shm" {  } { { "db/lpm_divide_shm.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_shm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_56f " "Found entity 1: alt_u_div_56f" {  } { { "db/alt_u_div_56f.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131166955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131166955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131167018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167018 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131167018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131167050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167050 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131167050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_phm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131167112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131167112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131167174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2 " "Instantiated megafunction \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131167174 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524131167174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131167237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131167237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131167253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131167253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524131167284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524131167284 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[3\] " "Synthesized away node \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[2\] " "Synthesized away node \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[3\] " "Synthesized away node \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[5\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[0\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[0\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[3\] " "Synthesized away node \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[2\] " "Synthesized away node \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[3\] " "Synthesized away node \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[3\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169487 "|game2048|lpm_mult:Mult3|multcore:mult_core|decoder_node[1][3]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1524131169487 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1524131169487 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[4\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[5\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[4\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[3\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[2\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[3\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[2\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[1\] " "Synthesized away node \"lpm_mult:Mult2\|mult_a7t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 152 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult2|mult_a7t:auto_generated|le5a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[1\] " "Synthesized away node \"lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Thomas/Documents/2048_fpga/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 151 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131169503 "|game2048|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1524131169503 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1524131169503 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "80 " "80 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1524131171393 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1524131171487 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1524131171487 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1524131171487 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[2\].block\|cnt\[1\] block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[2\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[2\].block\|cnt\[1\] block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[2\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[2\].block\|cnt\[1\] block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[2\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[2\].block\|cnt\[0\] block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[2\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[2\].block\|cnt\[0\] block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[2\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[2\].block\|cnt\[0\] block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[2\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[2\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[1\].block\|cnt\[1\] block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[1\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[1\].block\|cnt\[1\] block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[1\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[1\].block\|cnt\[1\] block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[1\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[1\].block\|cnt\[0\] block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[1\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[1\].block\|cnt\[0\] block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[1\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[1\].block\|cnt\[0\] block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[1\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[1\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[0\].block\|cnt\[1\] block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[0\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[0\].block\|cnt\[1\] block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[0\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[0\].block\|cnt\[1\] block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[0\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[0\].block\|cnt\[0\] block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[0\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[0\].block\|cnt\[0\] block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[0\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[0\].block\|cnt\[0\] block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[0\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[0\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[3\].block\|cnt\[1\] block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[3\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[3\].block\|cnt\[1\] block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[3\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[3\].block\|cnt\[1\] block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[3\].block\|cnt\[1\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[1\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[0\].COL\[3\].block\|cnt\[0\] block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[0\].COL\[3\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[1\].COL\[3\].block\|cnt\[0\] block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[1\].COL\[3\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "block:ROW\[3\].COL\[3\].block\|cnt\[0\] block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Duplicate LATCH primitive \"block:ROW\[3\].COL\[3\].block\|cnt\[0\]\" merged with LATCH primitive \"block:ROW\[2\].COL\[3\].block\|cnt\[0\]\"" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524131171549 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1524131171549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[3\] " "Latch cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[2\] " "Latch cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[2\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[2\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[2\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[2\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[2\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[2\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[2\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[2\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[1\] " "Latch cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[1\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[1\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[1\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[1\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[1\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[1\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[1\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[1\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[0\] " "Latch cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[1\].block\|qqq " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[1\].block\|qqq" {  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 195 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[0\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[0\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[0\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[0\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[0\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[0\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[3\].block\|cnt\[1\] " "Latch block:ROW\[2\].COL\[3\].block\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[3\].block\|text:B\[1\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[3\].block\|text:B\[1\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:ROW\[2\].COL\[3\].block\|cnt\[0\] " "Latch block:ROW\[2\].COL\[3\].block\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA block:ROW\[0\].COL\[3\].block\|text:B\[2\].text\|x_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal block:ROW\[0\].COL\[3\].block\|text:B\[2\].text\|x_cnt\[1\]" {  } { { "text.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/text.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524131171565 ""}  } { { "block.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/block.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524131171565 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/vga.v" 3 -1 0 } } { "LFSR8_11D.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/LFSR8_11D.v" 13 -1 0 } } { "LFSR8_11D.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/LFSR8_11D.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524131171613 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524131171613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDOut\[7\] GND " "Pin \"LEDOut\[7\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|LEDOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[0\] GND " "Pin \"Light\[0\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[1\] GND " "Pin \"Light\[1\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[2\] GND " "Pin \"Light\[2\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[3\] GND " "Pin \"Light\[3\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[4\] GND " "Pin \"Light\[4\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[5\] GND " "Pin \"Light\[5\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[6\] GND " "Pin \"Light\[6\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[7\] GND " "Pin \"Light\[7\]\" is stuck at GND" {  } { { "game2048.v" "" { Text "C:/Users/Thomas/Documents/2048_fpga/game2048.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524131176394 "|game2048|Light[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524131176394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524131177049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524131182378 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[2\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[1\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[0\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[1\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[2\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[0\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Div1\|lpm_divide_shm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_56f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_56f.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_56f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod2\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod1\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Div2\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"block:ROW\[3\].COL\[3\].block\|lpm_divide:Mod3\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Thomas/Documents/2048_fpga/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[0\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[0\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[2\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[2\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[2\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131182487 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1524131182487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thomas/Documents/2048_fpga/output_files/2048.map.smsg " "Generated suppressed messages file C:/Users/Thomas/Documents/2048_fpga/output_files/2048.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524131182957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524131183988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524131183988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15311 " "Implemented 15311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524131185971 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524131185971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15236 " "Implemented 15236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524131185971 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524131185971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524131185971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524131186080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 17:46:26 2018 " "Processing ended: Thu Apr 19 17:46:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524131186080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524131186080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524131186080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524131186080 ""}
