-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity coo_enc_outputMatrix is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    matrix_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    matrix_ce0 : OUT STD_LOGIC;
    matrix_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    N : IN STD_LOGIC_VECTOR (31 downto 0);
    M : IN STD_LOGIC_VECTOR (31 downto 0);
    L : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_78_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_78_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_78_p_ce : OUT STD_LOGIC;
    grp_fu_81_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_81_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_81_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_81_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_81_p_ce : OUT STD_LOGIC );
end;


architecture behav of coo_enc_outputMatrix is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln46_fu_105_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln46_reg_204 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_93_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num0_reg_209 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_97_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num1_reg_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_101_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num2_reg_219 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_115_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_224 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_idle : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_ready : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_ce0 : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TREADY : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out_ap_vld : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out_ap_vld : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out_ap_vld : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out_ap_vld : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_ce : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_ce : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_ce : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_ce : STD_LOGIC;
    signal grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_num0_1_loc_fu_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num1_1_loc_fu_42 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num2_1_loc_fu_38 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num3_loc_fu_34 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_fu_149_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_fu_93_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_101_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_115_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_3_fu_145_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_2_fu_141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_1_fu_137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_fu_133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_93_ce : STD_LOGIC;
    signal grp_fu_101_ce : STD_LOGIC;
    signal grp_fu_229_ce : STD_LOGIC;
    signal grp_fu_232_ce : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal bound_fu_115_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_115_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component coo_enc_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_num0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_num1 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_num2 : IN STD_LOGIC_VECTOR (31 downto 0);
        bound : IN STD_LOGIC_VECTOR (63 downto 0);
        M : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (13 downto 0);
        matrix_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        matrix_ce0 : OUT STD_LOGIC;
        matrix_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_r_TVALID : OUT STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        tmp_num0_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_num0_1_out_ap_vld : OUT STD_LOGIC;
        tmp_num1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_num1_1_out_ap_vld : OUT STD_LOGIC;
        tmp_num2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_num2_1_out_ap_vld : OUT STD_LOGIC;
        tmp_num3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_num3_out_ap_vld : OUT STD_LOGIC;
        grp_fu_101_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_101_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_101_p_ce : OUT STD_LOGIC;
        grp_fu_93_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_93_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_93_p_ce : OUT STD_LOGIC;
        grp_fu_229_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_229_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_229_p_ce : OUT STD_LOGIC;
        grp_fu_232_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_232_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_232_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_232_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_232_p_ce : OUT STD_LOGIC );
    end component;


    component coo_enc_sitofp_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component coo_enc_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component coo_enc_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component coo_enc_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75 : component coo_enc_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start,
        ap_done => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done,
        ap_idle => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_idle,
        ap_ready => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_ready,
        tmp_num0 => tmp_num0_reg_209,
        tmp_num1 => tmp_num1_reg_214,
        tmp_num2 => tmp_num2_reg_219,
        bound => bound_reg_224,
        M => M,
        trunc_ln => trunc_ln46_reg_204,
        matrix_address0 => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_address0,
        matrix_ce0 => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_ce0,
        matrix_q0 => matrix_q0,
        out_r_TDATA => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TDATA,
        out_r_TVALID => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID,
        out_r_TREADY => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TREADY,
        tmp_num0_1_out => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out,
        tmp_num0_1_out_ap_vld => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out_ap_vld,
        tmp_num1_1_out => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out,
        tmp_num1_1_out_ap_vld => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out_ap_vld,
        tmp_num2_1_out => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out,
        tmp_num2_1_out_ap_vld => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out_ap_vld,
        tmp_num3_out => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out,
        tmp_num3_out_ap_vld => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out_ap_vld,
        grp_fu_101_p_din0 => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_din0,
        grp_fu_101_p_dout0 => grp_fu_101_p1,
        grp_fu_101_p_ce => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_ce,
        grp_fu_93_p_din0 => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_din0,
        grp_fu_93_p_dout0 => grp_fu_93_p1,
        grp_fu_93_p_ce => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_ce,
        grp_fu_229_p_din0 => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_din0,
        grp_fu_229_p_dout0 => grp_fu_78_p_dout0,
        grp_fu_229_p_ce => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_ce,
        grp_fu_232_p_din0 => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din0,
        grp_fu_232_p_din1 => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din1,
        grp_fu_232_p_opcode => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_opcode,
        grp_fu_232_p_dout0 => grp_fu_81_p_dout0,
        grp_fu_232_p_ce => grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_ce);

    sitofp_32ns_32_4_no_dsp_1_U34 : component coo_enc_sitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_93_p0,
        ce => grp_fu_93_ce,
        dout => grp_fu_93_p1);

    sitofp_32ns_32_4_no_dsp_1_U35 : component coo_enc_sitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => M,
        ce => ap_const_logic_1,
        dout => grp_fu_97_p1);

    sitofp_32ns_32_4_no_dsp_1_U36 : component coo_enc_sitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_101_p0,
        ce => grp_fu_101_ce,
        dout => grp_fu_101_p1);

    mul_32ns_32ns_64_1_1_U37 : component coo_enc_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => bound_fu_115_p0,
        din1 => bound_fu_115_p1,
        dout => bound_fu_115_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_ready = ap_const_logic_1)) then 
                    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                bound_reg_224 <= bound_fu_115_p2;
                tmp_num0_reg_209 <= grp_fu_93_p1;
                tmp_num1_reg_214 <= grp_fu_97_p1;
                tmp_num2_reg_219 <= grp_fu_101_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_num0_1_loc_fu_46 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_num1_1_loc_fu_42 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_num2_1_loc_fu_38 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_num3_loc_fu_34 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln46_reg_204 <= trunc_ln46_fu_105_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, out_r_TREADY, ap_CS_fsm_state7, grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((out_r_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done)
    begin
        if ((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(out_r_TREADY)
    begin
        if ((out_r_TREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln174_1_fu_137_p1 <= tmp_num1_1_loc_fu_42;
    bitcast_ln174_2_fu_141_p1 <= tmp_num2_1_loc_fu_38;
    bitcast_ln174_3_fu_145_p1 <= tmp_num3_loc_fu_34;
    bitcast_ln174_fu_133_p1 <= tmp_num0_1_loc_fu_46;
    bound_fu_115_p0 <= bound_fu_115_p00(32 - 1 downto 0);
    bound_fu_115_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(N),64));
    bound_fu_115_p1 <= bound_fu_115_p10(32 - 1 downto 0);
    bound_fu_115_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(M),64));

    grp_fu_101_ce_assign_proc : process(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_101_ce <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_ce;
        else 
            grp_fu_101_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_101_p0_assign_proc : process(ap_CS_fsm_state1, L, grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_din0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_101_p0 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_101_p0 <= L;
        else 
            grp_fu_101_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_229_ce_assign_proc : process(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_229_ce <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_ce;
        else 
            grp_fu_229_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_232_ce_assign_proc : process(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_232_ce <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_ce;
        else 
            grp_fu_232_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_78_p_ce <= grp_fu_229_ce;
    grp_fu_78_p_din0 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_din0;
    grp_fu_81_p_ce <= grp_fu_232_ce;
    grp_fu_81_p_din0 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din0;
    grp_fu_81_p_din1 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din1;
    grp_fu_81_p_opcode <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_opcode;

    grp_fu_93_ce_assign_proc : process(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_93_ce <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_ce;
        else 
            grp_fu_93_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_93_p0_assign_proc : process(ap_CS_fsm_state1, N, grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_din0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_93_p0 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_93_p0 <= N;
        else 
            grp_fu_93_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg;
    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TREADY <= (out_r_TREADY and ap_CS_fsm_state6);
    matrix_address0 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_address0;
    matrix_ce0 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_ce0;

    out_r_TDATA_assign_proc : process(out_r_TREADY, ap_CS_fsm_state7, grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TDATA, grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID, ap_CS_fsm_state6, p_0_fu_149_p5)
    begin
        if (((out_r_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            out_r_TDATA <= p_0_fu_149_p5;
        elsif (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_r_TDATA <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TDATA;
        else 
            out_r_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_r_TDATA_blk_n_assign_proc : process(out_r_TREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_r_TVALID_assign_proc : process(out_r_TREADY, ap_CS_fsm_state7, grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID, ap_CS_fsm_state6)
    begin
        if (((out_r_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            out_r_TVALID <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_r_TVALID <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_0_fu_149_p5 <= (((bitcast_ln174_3_fu_145_p1 & bitcast_ln174_2_fu_141_p1) & bitcast_ln174_1_fu_137_p1) & bitcast_ln174_fu_133_p1);
    trunc_ln46_fu_105_p1 <= M(14 - 1 downto 0);
end behav;
