INFO-FLOW: Workspace /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1 opened at Wed Nov 12 16:31:40 CET 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.32 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.535 MB.
Execute       set_directive_top hls_object_green_classification -name=hls_object_green_classification 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'obj_detect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling obj_detect.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang obj_detect.cpp -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.cpp.clang.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/clang.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/.systemc_flag -fix-errors /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/all.directive.json -fix-errors /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.27 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.58 seconds; current allocated memory: 190.613 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/obj_detect.g.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.19 sec.
Execute       run_link_or_opt -opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification -reflow-float-conversion -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.49 sec.
Execute       run_link_or_opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hls_object_green_classification -mllvm -hls-db-dir -mllvm /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,943 Compile/Link /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,943 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,066 Unroll/Inline /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,066 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,081 Performance/Pipeline /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,081 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,214 Optimizations /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,214 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'uf_find(ap_uint<16>*, ap_uint<16>)' into 'uf_union(ap_uint<16>*, ap_uint<16>, ap_uint<16>)' (obj_detect.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'uf_find(ap_uint<16>*, ap_uint<16>)' into 'uf_union(ap_uint<16>*, ap_uint<16>, ap_uint<16>)' (obj_detect.cpp:54:19)
INFO: [HLS 214-131] Inlining function 'is_green_rgb(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)' (obj_detect.cpp:258:31)
INFO: [HLS 214-131] Inlining function 'uf_find(ap_uint<16>*, ap_uint<16>)' into 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)' (obj_detect.cpp:205:29)
INFO: [HLS 214-131] Inlining function 'uf_union(ap_uint<16>*, ap_uint<16>, ap_uint<16>)' into 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)' (obj_detect.cpp:176:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (obj_detect.cpp:24:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (obj_detect.cpp:26:19)
INFO: [HLS 214-291] Loop 'Pass1_5_inner1' is marked as complete unroll implied by the pipeline pragma (obj_detect.cpp:190:25)
INFO: [HLS 214-291] Loop 'Pass1_5_inner2' is marked as complete unroll implied by the pipeline pragma (obj_detect.cpp:191:26)
INFO: [HLS 214-291] Loop 'Shift_window' is marked as complete unroll implied by the pipeline pragma (obj_detect.cpp:144:17)
INFO: [HLS 214-186] Unrolling loop 'Pass1_5_inner1' (obj_detect.cpp:190:25) in function 'hls_object_green_classification' completely with a factor of 3 (obj_detect.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'Pass1_5_inner2' (obj_detect.cpp:191:26) in function 'hls_object_green_classification' completely with a factor of 3 (obj_detect.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_window' (obj_detect.cpp:144:17) in function 'hls_object_green_classification' completely with a factor of 3 (obj_detect.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_PsS7_PS2_ILi1EERS2_ILi16EEE7linebuf': Complete partitioning on dimension 1. (obj_detect.cpp:119:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)::edge_mask' due to pipeline pragma (obj_detect.cpp:188:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)::edge_mask' due to pipeline pragma (obj_detect.cpp:188:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_PsS7_PS2_ILi1EERS2_ILi16EEE9edge_mask': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (obj_detect.cpp:83:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.28 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.95 seconds; current allocated memory: 192.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.816 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_object_green_classification -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.0.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 197.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.1.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 198.465 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.g.1.bc to /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.o.1.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PASS_1' (obj_detect.cpp:129) in function 'hls_object_green_classification' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PASS2' (obj_detect.cpp:202) in function 'hls_object_green_classification' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PASS_3_5_1' (obj_detect.cpp:230:22) in function 'hls_object_green_classification'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PASS_3_5_2_in' (obj_detect.cpp:238:30) in function 'hls_object_green_classification'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PASS_3_5_2_out' (obj_detect.cpp:236:26) in function 'hls_object_green_classification'.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_24_1' (obj_detect.cpp:24) in function 'hls_object_green_classification' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_26_2' (obj_detect.cpp:26) in function 'hls_object_green_classification' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_24_1' (obj_detect.cpp:24) in function 'hls_object_green_classification' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_26_2' (obj_detect.cpp:26) in function 'hls_object_green_classification' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_24_1' (obj_detect.cpp:24) in function 'hls_object_green_classification' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_26_2' (obj_detect.cpp:26) in function 'hls_object_green_classification' completely: variable loop bound.
Command         transform done; 0.26 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (obj_detect.cpp:131:9) to (obj_detect.cpp:156:21) in function 'hls_object_green_classification'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (obj_detect.cpp:171:52) to (obj_detect.cpp:176:20) in function 'hls_object_green_classification'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (obj_detect.cpp:271:9) to (obj_detect.cpp:269:13) in function 'hls_object_green_classification'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls_object_green_classification' (obj_detect.cpp:17:22)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 225.539 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.o.2.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'PASS_1' (obj_detect.cpp:129:10) in function 'hls_object_green_classification' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'PASS2' (obj_detect.cpp:202:9) in function 'hls_object_green_classification' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Pass3_outer' (obj_detect.cpp:209:15) in function 'hls_object_green_classification'.
WARNING: [HLS 200-960] Cannot flatten loop 'PASS_3_5_2_out' (obj_detect.cpp:236:18) in function 'hls_object_green_classification' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'pass5_out' (obj_detect.cpp:268:13) in function 'hls_object_green_classification'.
Execute           auto_get_db
Command         transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 287.043 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.94 sec.
Command     elaborate done; 10.47 sec.
Execute     ap_eval exec zip -j /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_object_green_classification' ...
Execute       ap_set_top_model hls_object_green_classification 
Execute       get_model_list hls_object_green_classification -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_object_green_classification 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_pass_4 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_InitLoop 
Execute       get_model_list hls_object_green_classification -filter all-wo-channel 
INFO-FLOW: Model list for configure: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_InitLoop ...
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_InitLoop 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_Pass1_5_inner0 ...
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner ...
Execute       set_default_model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_PASS_3_5_1 ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_PASS_3_5_2_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_pass_4 ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_pass_4 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_pass5_out_pass5_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO-FLOW: Configuring Module : hls_object_green_classification ...
Execute       set_default_model hls_object_green_classification 
Execute       apply_spec_resource_limit hls_object_green_classification 
INFO-FLOW: Model list for preprocess: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_InitLoop ...
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_InitLoop 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_InitLoop 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_Pass1_5_inner0 ...
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner ...
Execute       set_default_model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_PASS_3_5_1 ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_PASS_3_5_2_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_pass_4 ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_pass_4 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass_4 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_pass5_out_pass5_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO-FLOW: Preprocessing Module: hls_object_green_classification ...
Execute       set_default_model hls_object_green_classification 
Execute       cdfg_preprocess -model hls_object_green_classification 
Execute       rtl_gen_preprocess hls_object_green_classification 
INFO-FLOW: Model list for synthesis: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_InitLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       schedule -model hls_object_green_classification_Pipeline_InitLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'InitLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.656 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_InitLoop.
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       bind -model hls_object_green_classification_Pipeline_InitLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.656 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_InitLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_Pass1_5_inner0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       schedule -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pass1_5_inner0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'Pass1_5_inner0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 292.477 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_Pass1_5_inner0.
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       bind -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 292.477 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_Pass1_5_inner0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       schedule -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pass3_outer_Pass3_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'Pass3_outer_Pass3_inner'
WARNING: [HLS 200-871] Estimated clock period (8.423 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner' consists of the following:
	'load' operation ('min_y_load', obj_detect.cpp:219) on array 'min_y' [71]  (3.254 ns)
	'icmp' operation ('icmp_ln219', obj_detect.cpp:219) [72]  (1.915 ns)
	blocking operation 3.254 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 292.477 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.
Execute       set_default_model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       bind -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 292.477 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_PASS_3_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       schedule -model hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PASS_3_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'PASS_3_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 292.477 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_PASS_3_5_1.
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       bind -model hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.477 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_PASS_3_5_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       schedule -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PASS_3_5_2_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'PASS_3_5_2_in'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 292.707 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_PASS_3_5_2_in.
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       bind -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 292.707 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_PASS_3_5_2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_pass_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       schedule -model hls_object_green_classification_Pipeline_pass_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pass_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 7, loop 'pass_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.562 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_pass_4.
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       bind -model hls_object_green_classification_Pipeline_pass_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 293.562 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_pass_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       schedule -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'pass5_out_pass5_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'pass5_out_pass5_in'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 294.695 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_pass5_out_pass5_in.
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       bind -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 294.695 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_pass5_out_pass5_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification 
Execute       schedule -model hls_object_green_classification 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln141_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln163_1) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'PASS_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'PASS2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (8.585 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'hls_object_green_classification' consists of the following:
	'load' operation ('parent_load_15', obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [459]  (3.254 ns)
	'icmp' operation ('icmp_ln26_5', obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176) [460]  (2.077 ns)
	blocking operation 3.254 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 300.848 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.42 sec.
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification.
Execute       set_default_model hls_object_green_classification 
Execute       bind -model hls_object_green_classification 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 300.848 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification.
Execute       get_model_list hls_object_green_classification -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_InitLoop 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass_4 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       rtl_gen_preprocess hls_object_green_classification 
INFO-FLOW: Model list for RTL generation: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_InitLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_InitLoop -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_InitLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.848 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_InitLoop -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop 
Execute       gen_rtl hls_object_green_classification_Pipeline_InitLoop -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_InitLoop -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_InitLoop_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_InitLoop -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_InitLoop_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_InitLoop -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_InitLoop -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_InitLoop -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_InitLoop -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_Pass1_5_inner0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_Pass1_5_inner0 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Pass1_5_inner0' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_Pass1_5_inner0' pipeline 'Pass1_5_inner0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_Pass1_5_inner0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 301.809 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_Pass1_5_inner0 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       gen_rtl hls_object_green_classification_Pipeline_Pass1_5_inner0 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_Pass1_5_inner0_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_Pass1_5_inner0_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_Pass1_5_inner0 -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Pass3_outer_Pass3_inner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner' pipeline 'Pass3_outer_Pass3_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 307.035 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       gen_rtl hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_PASS_3_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_PASS_3_5_1 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_PASS_3_5_1' pipeline 'PASS_3_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_PASS_3_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.797 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_1 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_1 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_PASS_3_5_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_PASS_3_5_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_PASS_3_5_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_1 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_1 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_PASS_3_5_1 -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_PASS_3_5_2_in -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' pipeline 'PASS_3_5_2_in' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_PASS_3_5_2_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.039 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_2_in -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_2_in -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_2_in_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_2_in_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_PASS_3_5_2_in -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_pass_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_pass_4 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_pass_4' pipeline 'pass_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_pass_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.969 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass_4 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass_4 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_pass_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_pass_4_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_pass_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_pass_4_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_pass_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_pass_4 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_pass_4 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_pass_4 -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_pass5_out_pass5_in -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' pipeline 'pass5_out_pass5_in' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_pass5_out_pass5_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 314.844 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass5_out_pass5_in -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass5_out_pass5_in -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_pass5_out_pass5_in_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_Pipeline_pass5_out_pass5_in_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_pass5_out_pass5_in -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification -top_prefix  -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/obj_x' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/obj_y' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/obj_is_green' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/object_count' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_object_green_classification' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_RAM_AUTO_1R1W' to 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_RAM_AUTO_1R1W' to 'hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_apcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmlbW' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'object_count', 'obj_is_green', 'obj_x' and 'obj_y' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_21s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14s_7ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_41ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_40ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_43ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_3ns_2_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification'.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_parent_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W' using block RAMs.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 323.590 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification -istop -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/vhdl/hls_object_green_classification 
Execute       gen_rtl hls_object_green_classification -istop -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/verilog/hls_object_green_classification 
Execute       syn_report -csynth -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/hls_object_green_classification_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -model hls_object_green_classification -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.adb 
Execute       db_write -model hls_object_green_classification -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification -p /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification 
Execute       export_constraint_db -f -tool general -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.constraint.tcl 
Execute       syn_report -designview -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.design.xml 
Command       syn_report done; 0.18 sec.
Execute       syn_report -csynthDesign -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth.rpt -MHOut /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.protoinst 
Execute       sc_get_clocks hls_object_green_classification 
Execute       sc_get_portdomain hls_object_green_classification 
INFO-FLOW: Model list for RTL component generation: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_InitLoop] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_Pass1_5_inner0] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_urem_9ns_3ns_2_13_1.
INFO-FLOW: Append model hls_object_green_classification_urem_9ns_3ns_2_13_1
INFO-FLOW: Found component hls_object_green_classification_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component hls_object_green_classification_mux_3_2_1_1_1.
INFO-FLOW: Append model hls_object_green_classification_mux_3_2_1_1_1
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_PASS_3_5_1] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_PASS_3_5_2_in] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_pass_4] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_pass5_out_pass5_in] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_urem_8ns_3ns_2_12_1.
INFO-FLOW: Append model hls_object_green_classification_urem_8ns_3ns_2_12_1
INFO-FLOW: Found component hls_object_green_classification_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_mul_32ns_34ns_65_2_1.
INFO-FLOW: Append model hls_object_green_classification_mul_32ns_34ns_65_2_1
INFO-FLOW: Found component hls_object_green_classification_mul_41ns_43ns_56_3_1.
INFO-FLOW: Append model hls_object_green_classification_mul_41ns_43ns_56_3_1
INFO-FLOW: Found component hls_object_green_classification_urem_32ns_3ns_2_36_1.
INFO-FLOW: Append model hls_object_green_classification_urem_32ns_3ns_2_36_1
INFO-FLOW: Found component hls_object_green_classification_mux_2_1_8_1_1.
INFO-FLOW: Append model hls_object_green_classification_mux_2_1_8_1_1
INFO-FLOW: Found component hls_object_green_classification_mul_11s_11s_21_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_11s_11s_21_1_1
INFO-FLOW: Found component hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.
INFO-FLOW: Append model hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
INFO-FLOW: Found component hls_object_green_classification_mul_7ns_8ns_14_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_7ns_8ns_14_1_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
INFO-FLOW: Found component hls_object_green_classification_parent_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb.
INFO-FLOW: Append model hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
INFO-FLOW: Found component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe.
INFO-FLOW: Append model hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
INFO-FLOW: Found component hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_CTRL_s_axi.
INFO-FLOW: Append model hls_object_green_classification_CTRL_s_axi
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Append model hls_object_green_classification_Pipeline_InitLoop
INFO-FLOW: Append model hls_object_green_classification_Pipeline_Pass1_5_inner0
INFO-FLOW: Append model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner
INFO-FLOW: Append model hls_object_green_classification_Pipeline_PASS_3_5_1
INFO-FLOW: Append model hls_object_green_classification_Pipeline_PASS_3_5_2_in
INFO-FLOW: Append model hls_object_green_classification_Pipeline_pass_4
INFO-FLOW: Append model hls_object_green_classification_Pipeline_pass5_out_pass5_in
INFO-FLOW: Append model hls_object_green_classification
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_urem_9ns_3ns_2_13_1 hls_object_green_classification_mul_9ns_11ns_19_1_1 hls_object_green_classification_mux_3_2_1_1_1 hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_urem_8ns_3ns_2_12_1 hls_object_green_classification_mul_8ns_10ns_17_1_1 hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1 hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_mul_32ns_34ns_65_2_1 hls_object_green_classification_mul_41ns_43ns_56_3_1 hls_object_green_classification_urem_32ns_3ns_2_36_1 hls_object_green_classification_mux_2_1_8_1_1 hls_object_green_classification_mul_11s_11s_21_1_1 hls_object_green_classification_urem_8ns_3ns_2_12_seq_1 hls_object_green_classification_mul_7ns_8ns_14_1_1 hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1 hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1 hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1 hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1 hls_object_green_classification_parent_RAM_2P_BRAM_1R1W hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W hls_object_green_classification_CTRL_s_axi hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification
INFO-FLOW: Generating /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_urem_9ns_3ns_2_13_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mux_3_2_1_1_1
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_urem_8ns_3ns_2_12_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_mul_32ns_34ns_65_2_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_41ns_43ns_56_3_1
INFO-FLOW: To file: write model hls_object_green_classification_urem_32ns_3ns_2_36_1
INFO-FLOW: To file: write model hls_object_green_classification_mux_2_1_8_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_11s_11s_21_1_1
INFO-FLOW: To file: write model hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_7ns_8ns_14_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
INFO-FLOW: To file: write model hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
INFO-FLOW: To file: write model hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
INFO-FLOW: To file: write model hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_CTRL_s_axi
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_InitLoop
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_Pass1_5_inner0
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_PASS_3_5_1
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_PASS_3_5_2_in
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_pass_4
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_pass5_out_pass5_in
INFO-FLOW: To file: write model hls_object_green_classification
INFO-FLOW: Generating /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/vhdl' dstVlogDir='/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/vlog' tclDir='/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db' modelList='hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_9ns_3ns_2_13_1
hls_object_green_classification_mul_9ns_11ns_19_1_1
hls_object_green_classification_mux_3_2_1_1_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_8ns_3ns_2_12_1
hls_object_green_classification_mul_8ns_10ns_17_1_1
hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_mul_32ns_34ns_65_2_1
hls_object_green_classification_mul_41ns_43ns_56_3_1
hls_object_green_classification_urem_32ns_3ns_2_36_1
hls_object_green_classification_mux_2_1_8_1_1
hls_object_green_classification_mul_11s_11s_21_1_1
hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
hls_object_green_classification_mul_7ns_8ns_14_1_1
hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
hls_object_green_classification_CTRL_s_axi
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_Pipeline_InitLoop
hls_object_green_classification_Pipeline_Pass1_5_inner0
hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner
hls_object_green_classification_Pipeline_PASS_3_5_1
hls_object_green_classification_Pipeline_PASS_3_5_2_in
hls_object_green_classification_Pipeline_pass_4
hls_object_green_classification_Pipeline_pass5_out_pass5_in
hls_object_green_classification
' expOnly='0'
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 334.992 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='hls_object_green_classification_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_9ns_3ns_2_13_1
hls_object_green_classification_mul_9ns_11ns_19_1_1
hls_object_green_classification_mux_3_2_1_1_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_8ns_3ns_2_12_1
hls_object_green_classification_mul_8ns_10ns_17_1_1
hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_mul_32ns_34ns_65_2_1
hls_object_green_classification_mul_41ns_43ns_56_3_1
hls_object_green_classification_urem_32ns_3ns_2_36_1
hls_object_green_classification_mux_2_1_8_1_1
hls_object_green_classification_mul_11s_11s_21_1_1
hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
hls_object_green_classification_mul_7ns_8ns_14_1_1
hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
hls_object_green_classification_CTRL_s_axi
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_Pipeline_InitLoop
hls_object_green_classification_Pipeline_Pass1_5_inner0
hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner
hls_object_green_classification_Pipeline_PASS_3_5_1
hls_object_green_classification_Pipeline_PASS_3_5_2_in
hls_object_green_classification_Pipeline_pass_4
hls_object_green_classification_Pipeline_pass5_out_pass5_in
hls_object_green_classification
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/hls_object_green_classification.constraint.tcl 
Execute       sc_get_clocks hls_object_green_classification 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_Detect_ver3/Obj_Detect_ver3/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE hls_object_green_classification LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST hls_object_green_classification MODULE2INSTS {hls_object_green_classification hls_object_green_classification hls_object_green_classification_Pipeline_InitLoop grp_hls_object_green_classification_Pipeline_InitLoop_fu_947 hls_object_green_classification_Pipeline_Pass1_5_inner0 grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990 hls_object_green_classification_Pipeline_PASS_3_5_1 grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006 hls_object_green_classification_Pipeline_pass_4 grp_hls_object_green_classification_Pipeline_pass_4_fu_1015 hls_object_green_classification_Pipeline_PASS_3_5_2_in grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047 hls_object_green_classification_Pipeline_pass5_out_pass5_in grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069} INST2MODULE {hls_object_green_classification hls_object_green_classification grp_hls_object_green_classification_Pipeline_InitLoop_fu_947 hls_object_green_classification_Pipeline_InitLoop grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963 hls_object_green_classification_Pipeline_Pass1_5_inner0 grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990 hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006 hls_object_green_classification_Pipeline_PASS_3_5_1 grp_hls_object_green_classification_Pipeline_pass_4_fu_1015 hls_object_green_classification_Pipeline_pass_4 grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047 hls_object_green_classification_Pipeline_PASS_3_5_2_in grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069 hls_object_green_classification_Pipeline_pass5_out_pass5_in} INSTDATA {hls_object_green_classification {DEPTH 1 CHILDREN {grp_hls_object_green_classification_Pipeline_InitLoop_fu_947 grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963 grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990 grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006 grp_hls_object_green_classification_Pipeline_pass_4_fu_1015 grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047 grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069}} grp_hls_object_green_classification_Pipeline_InitLoop_fu_947 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_pass_4_fu_1015 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069 {DEPTH 2 CHILDREN {}}} MODULEDATA {hls_object_green_classification_Pipeline_InitLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_179_p2 SOURCE obj_detect.cpp:109 VARIABLE i_5 LOOP InitLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_Pass1_5_inner0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U9 SOURCE obj_detect.cpp:189 VARIABLE mul_ln189 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_2_fu_883_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_2 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_3_fu_901_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_3 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_4_fu_919_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_4 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_852_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U10 SOURCE obj_detect.cpp:193 VARIABLE mul_ln193_2 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_5_fu_940_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_5 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_6_fu_958_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_6 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_803_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_1 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U8 SOURCE obj_detect.cpp:193 VARIABLE mul_ln193_3 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_7_fu_979_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_7 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_8_fu_997_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_8 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_9_fu_1015_p2 SOURCE obj_detect.cpp:193 VARIABLE add_ln193_9 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_201_p2 SOURCE obj_detect.cpp:209 VARIABLE add_ln209 LOOP Pass3_outer_Pass3_inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_213_p2 SOURCE obj_detect.cpp:209 VARIABLE y_2 LOOP Pass3_outer_Pass3_inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_1_fu_241_p2 SOURCE obj_detect.cpp:210 VARIABLE x_1 LOOP Pass3_outer_Pass3_inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_PASS_3_5_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_103_p2 SOURCE obj_detect.cpp:230 VARIABLE add_ln230 LOOP PASS_3_5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_PASS_3_5_2_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_212_p2 SOURCE obj_detect.cpp:238 VARIABLE add_ln238 LOOP PASS_3_5_2_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_pass_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_378_p2 SOURCE obj_detect.cpp:256 VARIABLE add_ln256 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_402_p2 SOURCE obj_detect.cpp:257 VARIABLE add_ln257 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_468_p2 SOURCE obj_detect.cpp:259 VARIABLE add_ln259 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln260_fu_484_p2 SOURCE obj_detect.cpp:260 VARIABLE sub_ln260 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_2_fu_360_p2 SOURCE obj_detect.cpp:262 VARIABLE count_2 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_350_p2 SOURCE obj_detect.cpp:253 VARIABLE i_2 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_pass5_out_pass5_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_1_fu_396_p2 SOURCE obj_detect.cpp:268 VARIABLE add_ln268_1 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_408_p2 SOURCE obj_detect.cpp:268 VARIABLE add_ln268 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U98 SOURCE obj_detect.cpp:268 VARIABLE mul_ln268 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_7ns_8ns_14_4_1_U104 SOURCE obj_detect.cpp:277 VARIABLE mul_ln277 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U99 SOURCE obj_detect.cpp:269 VARIABLE mul_ln269 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_7ns_8ns_14_4_1_U104 SOURCE obj_detect.cpp:277 VARIABLE add_ln277 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_474_p2 SOURCE obj_detect.cpp:269 VARIABLE add_ln269 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} hls_object_green_classification {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_1214_p2 SOURCE obj_detect.cpp:129 VARIABLE i_8 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_1240_p2 SOURCE obj_detect.cpp:139 VARIABLE add_ln139 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U129 SOURCE obj_detect.cpp:137 VARIABLE mul_ln137 LOOP PASS_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_7ns_14ns_14_4_1_U146 SOURCE obj_detect.cpp:166 VARIABLE mul_ln166 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_fu_1442_p2 SOURCE obj_detect.cpp:137 VARIABLE sub_ln137 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_1350_p2 SOURCE obj_detect.cpp:139 VARIABLE add_ln139_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U129 SOURCE obj_detect.cpp:137 VARIABLE mul_ln137_1 LOOP PASS_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_7ns_14ns_14_4_1_U146 SOURCE obj_detect.cpp:166 VARIABLE add_ln166 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln137_1_fu_1472_p2 SOURCE obj_detect.cpp:137 VARIABLE sub_ln137_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln141_fu_1384_p2 SOURCE obj_detect.cpp:141 VARIABLE sub_ln141 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_40ns_41_4_1_U144 SOURCE obj_detect.cpp:141 VARIABLE mul_ln141 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_40ns_41_4_1_U144 SOURCE obj_detect.cpp:141 VARIABLE add_ln141 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_41ns_41_4_1_U145 SOURCE obj_detect.cpp:141 VARIABLE mul_ln141_1 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_41ns_41_4_1_U145 SOURCE obj_detect.cpp:141 VARIABLE add_ln141_1 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_41ns_43ns_56_3_1_U130 SOURCE obj_detect.cpp:141 VARIABLE mul_ln141_2 LOOP PASS_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_fu_1618_p2 SOURCE obj_detect.cpp:161 VARIABLE sub_ln161 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_1585_p2 SOURCE obj_detect.cpp:161 VARIABLE add_ln161 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_1_fu_1648_p2 SOURCE obj_detect.cpp:161 VARIABLE sub_ln161_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_1602_p2 SOURCE obj_detect.cpp:162 VARIABLE add_ln162 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln162_fu_1683_p2 SOURCE obj_detect.cpp:162 VARIABLE sub_ln162 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln162_1_fu_1689_p2 SOURCE obj_detect.cpp:162 VARIABLE sub_ln162_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_21_1_1_U135 SOURCE obj_detect.cpp:163 VARIABLE mul_ln163 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_11s_21s_21_4_1_U147 SOURCE obj_detect.cpp:163 VARIABLE mul_ln163_1 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_11s_21s_21_4_1_U147 SOURCE obj_detect.cpp:163 VARIABLE mag_sq LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_1739_p2 SOURCE obj_detect.cpp:172 VARIABLE add_ln172 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_label_1_fu_1807_p2 SOURCE obj_detect.cpp:175 VARIABLE next_label_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_1_fu_1988_p2 SOURCE obj_detect.cpp:180 VARIABLE col_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_2027_p2 SOURCE obj_detect.cpp:181 VARIABLE add_ln181 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U137 SOURCE obj_detect.cpp:186 VARIABLE mul_ln186 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_14_1_1_U138 SOURCE obj_detect.cpp:186 VARIABLE empty_48 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_2126_p2 SOURCE {} VARIABLE empty_49 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U139 SOURCE {} VARIABLE mul21 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_14_1_1_U141 SOURCE obj_detect.cpp:193 VARIABLE mul_ln193 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next129_fu_2151_p2 SOURCE {} VARIABLE indvars_iv_next129 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U140 SOURCE {} VARIABLE mul19 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_14_1_1_U142 SOURCE obj_detect.cpp:193 VARIABLE mul_ln193_1 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_2270_p2 SOURCE obj_detect.cpp:202 VARIABLE add_ln202 LOOP PASS2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_2308_p2 SOURCE obj_detect.cpp:236 VARIABLE add_ln236 LOOP PASS_3_5_2_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME parent_U SOURCE obj_detect.cpp:93 VARIABLE parent LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME min_x_U SOURCE obj_detect.cpp:102 VARIABLE min_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME max_x_U SOURCE obj_detect.cpp:103 VARIABLE max_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME min_y_U SOURCE obj_detect.cpp:104 VARIABLE min_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME max_y_U SOURCE obj_detect.cpp:105 VARIABLE max_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME center_is_green_U SOURCE obj_detect.cpp:106 VARIABLE center_is_green LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME imgR_U SOURCE obj_detect.cpp:79 VARIABLE imgR LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME imgG_U SOURCE obj_detect.cpp:80 VARIABLE imgG LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME imgB_U SOURCE obj_detect.cpp:81 VARIABLE imgB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_U SOURCE {} VARIABLE hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_U SOURCE {} VARIABLE hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_U SOURCE obj_detect.cpp:85 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME label_map_U SOURCE obj_detect.cpp:89 VARIABLE label_map LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME is_external_U SOURCE obj_detect.cpp:227 VARIABLE is_external LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 20 BRAM 338 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 348.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_object_green_classification.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_object_green_classification.
Execute       syn_report -model hls_object_green_classification -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.48 MHz
Command     autosyn done; 4.96 sec.
Command   csynth_design done; 15.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.3 seconds. CPU system time: 0.72 seconds. Elapsed time: 15.5 seconds; current allocated memory: 159.848 MB.
Command ap_source done; 15.9 sec.
Execute cleanup_all 
