# UART-verilog-project
Implemented a complete UART transmitterâ€“receiver system in Verilog HDL with baud rate generation, loopback integration, and simulation-based verification.
