-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv10_2D2 : STD_LOGIC_VECTOR (9 downto 0) := "1011010010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_2D0 : STD_LOGIC_VECTOR (10 downto 0) := "01011010000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv11_7FD : STD_LOGIC_VECTOR (10 downto 0) := "11111111101";
    constant ap_const_lv11_502 : STD_LOGIC_VECTOR (10 downto 0) := "10100000010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_500 : STD_LOGIC_VECTOR (11 downto 0) := "010100000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_9FE : STD_LOGIC_VECTOR (11 downto 0) := "100111111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2503 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2447 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2438 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal or_cond_i_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2543_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_2_reg_516 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_527_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond390_i_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_549_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_2433 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_0_0_not_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_0_0_not_reg_2442 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2452 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_0_1_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_0_1_reg_2456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_2460 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_9_0_0_t_fu_749_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_0_t_reg_2473 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_fu_787_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_reg_2480 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_fu_825_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_reg_2487 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op210_read_state5 : BOOLEAN;
    signal ap_predicate_op222_read_state5 : BOOLEAN;
    signal ap_predicate_op274_read_state5 : BOOLEAN;
    signal ap_predicate_op286_read_state5 : BOOLEAN;
    signal ap_predicate_op335_read_state5 : BOOLEAN;
    signal ap_predicate_op344_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_841_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_949_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_2507 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2512 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2525 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2531 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2537 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_1_val_3_addr_reg_2547 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2553 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2559 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2565 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2571 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2577 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_7_fu_1133_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2583 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_1237_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp2_reg_2589 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp4_fu_1243_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp4_reg_2594 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp5_fu_1249_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp5_reg_2599 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_fu_1255_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_reg_2604 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1404_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2609 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_1508_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp10_reg_2615 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_fu_1514_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_reg_2620 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp13_fu_1520_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp13_reg_2625 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_fu_1526_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_reg_2630 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2635 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp18_fu_1761_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp18_reg_2641 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp20_fu_1767_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp20_reg_2646 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp21_fu_1773_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp21_reg_2651 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp23_fu_1779_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp23_reg_2656 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state5 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_494 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_505 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_25_fu_958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_1115_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1151_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1386_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1422_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1639_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1675_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1020_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1039_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1591_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1058_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1329_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1553_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_567_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_V_cast_fu_539_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_601_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_605_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_fu_617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_651_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_p2_i426_i_fu_657_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_665_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_0_1_fu_681_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_assign_6_0_2_fu_707_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_675_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i425_i_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_cast_fu_611_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_p2_i426_i_0_p_assig_fu_733_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_1_fu_741_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_703_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_761_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_767_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_687_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_771_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_755_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_779_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_729_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_799_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_805_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_809_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_793_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_817_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_847_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_2_cast_fu_831_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_863_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_41_fu_869_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_895_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_903_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_909_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_p_assign_2_fu_929_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_fu_937_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_cast_fu_945_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_2_0_t_fu_1003_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_1008_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1027_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1046_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1104_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_1122_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_1140_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_0_0_2_cast_fu_1171_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_0_cast_fu_1167_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_0_0_2_fu_1175_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1185_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1193_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_0_1_fu_1197_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_0_2_cast_fu_1215_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_0_2_fu_1219_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_160_0_2_cast_fu_1225_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_160_0_1_cast_fu_1203_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_160_0_2_2_cast_c_fu_1233_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_0_0_2_ca_fu_1181_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_1211_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_1229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1279_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_1298_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_1317_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_1375_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_1393_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_1411_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_1_0_2_cast_fu_1442_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_0_cast_fu_1438_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_1_0_2_fu_1446_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_1456_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_1464_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_1_1_fu_1468_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_1_2_cast_fu_1486_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_1_2_fu_1490_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_160_1_2_cast_fu_1496_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_160_1_1_cast_fu_1474_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_160_1_2_2_cast_c_fu_1504_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_1_0_2_ca_fu_1452_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_70_fu_1482_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_1478_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1500_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1541_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1560_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1579_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1628_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1646_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1664_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_2_0_2_cast_fu_1695_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_0_cast_fu_1691_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_2_0_2_fu_1699_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_1709_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_1717_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_2_1_fu_1721_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_2_2_cast_fu_1739_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_2_2_fu_1743_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_160_2_2_cast_fu_1749_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_160_2_1_cast_fu_1727_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_160_2_2_2_cast_c_fu_1757_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_2_0_2_ca_fu_1705_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_78_fu_1735_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1731_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_1753_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_0_1_2_fu_1902_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_160_0_1_cast_64_fu_1909_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp4_cast_fu_1918_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp3_fu_1921_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_fu_1927_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_62_fu_1913_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_1940_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_fu_1932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1950_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_65_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1978_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_1945_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_1_1_2_fu_2001_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_160_1_1_cast_66_fu_2008_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_cast_fu_2017_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp11_fu_2020_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_fu_2026_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_71_fu_2012_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp14_fu_2039_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_1_fu_2031_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2049_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i1_fu_2065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_67_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i30_cast_fu_2077_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_fu_2044_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_2_1_2_fu_2100_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_160_2_1_cast_68_fu_2107_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp20_cast_fu_2116_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp19_fu_2119_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_2125_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_79_fu_2111_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp22_fu_2138_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_2_fu_2130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_2148_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i2_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_69_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i39_cast_fu_2176_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_fu_2143_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_553 : BOOLEAN;
    signal ap_condition_62 : BOOLEAN;
    signal ap_condition_547 : BOOLEAN;

    component edge_detect_mux_3ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_2525,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_2531,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_2537,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_2547,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_2553,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_2559,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_2565,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_2571,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_2577,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    edge_detect_mux_3ncg_U31 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_242,
        din1 => right_border_buf_0_1_fu_246,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_26_fu_1008_p5);

    edge_detect_mux_3ncg_U32 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_254,
        din1 => right_border_buf_0_3_fu_258,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_27_fu_1027_p5);

    edge_detect_mux_3ncg_U33 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_266,
        din1 => right_border_buf_0_5_fu_270,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_28_fu_1046_p5);

    edge_detect_mux_3ncg_U34 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1020_p3,
        din1 => col_buf_0_val_1_0_fu_1039_p3,
        din2 => col_buf_0_val_2_0_fu_1058_p3,
        din3 => row_assign_9_0_0_t_reg_2473,
        dout => tmp_29_fu_1104_p5);

    edge_detect_mux_3ncg_U35 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1020_p3,
        din1 => col_buf_0_val_1_0_fu_1039_p3,
        din2 => col_buf_0_val_2_0_fu_1058_p3,
        din3 => row_assign_9_0_1_t_reg_2480,
        dout => tmp_33_fu_1122_p5);

    edge_detect_mux_3ncg_U36 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1020_p3,
        din1 => col_buf_0_val_1_0_fu_1039_p3,
        din2 => col_buf_0_val_2_0_fu_1058_p3,
        din3 => row_assign_9_0_2_t_reg_2487,
        dout => tmp_37_fu_1140_p5);

    edge_detect_mux_3ncg_U37 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_278,
        din1 => right_border_buf_1_1_fu_282,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_44_fu_1279_p5);

    edge_detect_mux_3ncg_U38 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_290,
        din1 => right_border_buf_1_3_fu_294,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_45_fu_1298_p5);

    edge_detect_mux_3ncg_U39 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_302,
        din1 => right_border_buf_1_5_fu_306,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_46_fu_1317_p5);

    edge_detect_mux_3ncg_U40 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1291_p3,
        din1 => col_buf_1_val_1_0_fu_1310_p3,
        din2 => col_buf_1_val_2_0_fu_1329_p3,
        din3 => row_assign_9_0_0_t_reg_2473,
        dout => tmp_47_fu_1375_p5);

    edge_detect_mux_3ncg_U41 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1291_p3,
        din1 => col_buf_1_val_1_0_fu_1310_p3,
        din2 => col_buf_1_val_2_0_fu_1329_p3,
        din3 => row_assign_9_0_1_t_reg_2480,
        dout => tmp_48_fu_1393_p5);

    edge_detect_mux_3ncg_U42 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1291_p3,
        din1 => col_buf_1_val_1_0_fu_1310_p3,
        din2 => col_buf_1_val_2_0_fu_1329_p3,
        din3 => row_assign_9_0_2_t_reg_2487,
        dout => tmp_49_fu_1411_p5);

    edge_detect_mux_3ncg_U43 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_310,
        din1 => right_border_buf_2_4_fu_298,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_56_fu_1541_p5);

    edge_detect_mux_3ncg_U44 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_286,
        din1 => right_border_buf_2_2_fu_274,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_57_fu_1560_p5);

    edge_detect_mux_3ncg_U45 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_262,
        din1 => right_border_buf_2_s_fu_250,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1003_p2,
        dout => tmp_58_fu_1579_p5);

    edge_detect_mux_3ncg_U46 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1553_p3,
        din1 => col_buf_2_val_1_0_fu_1572_p3,
        din2 => col_buf_2_val_2_0_fu_1591_p3,
        din3 => row_assign_9_0_0_t_reg_2473,
        dout => tmp_59_fu_1628_p5);

    edge_detect_mux_3ncg_U47 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1553_p3,
        din1 => col_buf_2_val_1_0_fu_1572_p3,
        din2 => col_buf_2_val_2_0_fu_1591_p3,
        din3 => row_assign_9_0_1_t_reg_2480,
        dout => tmp_60_fu_1646_p5);

    edge_detect_mux_3ncg_U48 : component edge_detect_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1553_p3,
        din1 => col_buf_2_val_1_0_fu_1572_p3,
        din2 => col_buf_2_val_2_0_fu_1591_p3,
        din3 => row_assign_9_0_2_t_reg_2487,
        dout => tmp_61_fu_1664_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_835_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond390_i_fu_543_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5)) or ((exitcond390_i_fu_543_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((exitcond390_i_fu_543_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_835_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_516 <= j_V_fu_841_p2;
            elsif (((exitcond390_i_fu_543_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_2_reg_516 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_533_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_505 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                t_V_reg_505 <= i_V_reg_2433;
            end if; 
        end if;
    end process;

    tmp_5_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_5_reg_494 <= ap_const_lv2_0;
            elsif (((tmp_7_fu_533_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_5_reg_494 <= tmp_6_fu_527_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_835_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2512 <= brmerge_fu_953_p2;
                k_buf_0_val_3_addr_reg_2525 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2531 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2537 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2547 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2553 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2559 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2565 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2571 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2577 <= tmp_25_fu_958_p1(11 - 1 downto 0);
                or_cond_i_i_reg_2503 <= or_cond_i_i_fu_889_p2;
                or_cond_i_reg_2543 <= or_cond_i_fu_971_p2;
                tmp_50_reg_2507 <= tmp_50_fu_949_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond389_i_reg_2494 <= exitcond389_i_fu_835_p2;
                or_cond_i_reg_2543_pp0_iter1_reg <= or_cond_i_reg_2543;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2433 <= i_V_fu_549_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_543_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2447 <= icmp_fu_577_p2;
                row_assign_9_0_0_t_reg_2473 <= row_assign_9_0_0_t_fu_749_p2;
                row_assign_9_0_1_t_reg_2480 <= row_assign_9_0_1_t_fu_787_p2;
                row_assign_9_0_2_t_reg_2487 <= row_assign_9_0_2_t_fu_825_p2;
                tmp_116_0_1_reg_2456 <= tmp_116_0_1_fu_589_p2;
                tmp_1_reg_2438 <= tmp_1_fu_555_p2;
                tmp_2_reg_2460 <= tmp_2_fu_595_p2;
                tmp_72_0_0_not_reg_2442 <= tmp_72_0_0_not_fu_561_p2;
                tmp_9_reg_2452 <= tmp_9_fu_583_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_246 <= right_border_buf_0_s_fu_242;
                right_border_buf_0_2_fu_254 <= col_buf_0_val_1_0_fu_1039_p3;
                right_border_buf_0_3_fu_258 <= right_border_buf_0_2_fu_254;
                right_border_buf_0_4_fu_266 <= col_buf_0_val_2_0_fu_1058_p3;
                right_border_buf_0_5_fu_270 <= right_border_buf_0_4_fu_266;
                right_border_buf_0_s_fu_242 <= col_buf_0_val_0_0_fu_1020_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1))) then
                right_border_buf_1_1_fu_282 <= right_border_buf_1_s_fu_278;
                right_border_buf_1_2_fu_290 <= col_buf_1_val_1_0_fu_1310_p3;
                right_border_buf_1_3_fu_294 <= right_border_buf_1_2_fu_290;
                right_border_buf_1_4_fu_302 <= col_buf_1_val_2_0_fu_1329_p3;
                right_border_buf_1_5_fu_306 <= right_border_buf_1_4_fu_302;
                right_border_buf_1_s_fu_278 <= col_buf_1_val_0_0_fu_1291_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1))) then
                right_border_buf_2_1_fu_262 <= col_buf_2_val_2_0_fu_1591_p3;
                right_border_buf_2_2_fu_274 <= right_border_buf_2_3_fu_286;
                right_border_buf_2_3_fu_286 <= col_buf_2_val_1_0_fu_1572_p3;
                right_border_buf_2_4_fu_298 <= right_border_buf_2_5_fu_310;
                right_border_buf_2_5_fu_310 <= col_buf_2_val_0_0_fu_1553_p3;
                right_border_buf_2_s_fu_250 <= right_border_buf_2_1_fu_262;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_174 <= src_kernel_win_0_va_fu_170;
                src_kernel_win_0_va_2_fu_178 <= src_kernel_win_0_va_7_fu_1133_p3;
                src_kernel_win_0_va_3_fu_182 <= src_kernel_win_0_va_2_fu_178;
                src_kernel_win_0_va_4_fu_186 <= src_kernel_win_0_va_8_fu_1151_p3;
                src_kernel_win_0_va_5_fu_190 <= src_kernel_win_0_va_4_fu_186;
                src_kernel_win_0_va_fu_170 <= src_kernel_win_0_va_6_fu_1115_p3;
                src_kernel_win_1_va_1_fu_198 <= src_kernel_win_1_va_fu_194;
                src_kernel_win_1_va_2_fu_202 <= src_kernel_win_1_va_7_fu_1404_p3;
                src_kernel_win_1_va_3_fu_206 <= src_kernel_win_1_va_2_fu_202;
                src_kernel_win_1_va_4_fu_210 <= src_kernel_win_1_va_8_fu_1422_p3;
                src_kernel_win_1_va_5_fu_214 <= src_kernel_win_1_va_4_fu_210;
                src_kernel_win_1_va_fu_194 <= src_kernel_win_1_va_6_fu_1386_p3;
                src_kernel_win_2_va_1_fu_222 <= src_kernel_win_2_va_fu_218;
                src_kernel_win_2_va_2_fu_226 <= src_kernel_win_2_va_10_fu_1657_p3;
                src_kernel_win_2_va_3_fu_230 <= src_kernel_win_2_va_2_fu_226;
                src_kernel_win_2_va_4_fu_234 <= src_kernel_win_2_va_11_fu_1675_p3;
                src_kernel_win_2_va_5_fu_238 <= src_kernel_win_2_va_4_fu_234;
                src_kernel_win_2_va_fu_218 <= src_kernel_win_2_va_9_fu_1639_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_7_reg_2583 <= src_kernel_win_0_va_7_fu_1133_p3;
                src_kernel_win_1_va_7_reg_2609 <= src_kernel_win_1_va_7_fu_1404_p3;
                src_kernel_win_2_va_10_reg_2635 <= src_kernel_win_2_va_10_fu_1657_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2543 = ap_const_lv1_1) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp10_reg_2615 <= tmp10_fu_1508_p2;
                tmp12_reg_2620 <= tmp12_fu_1514_p2;
                tmp13_reg_2625 <= tmp13_fu_1520_p2;
                tmp15_reg_2630 <= tmp15_fu_1526_p2;
                tmp18_reg_2641 <= tmp18_fu_1761_p2;
                tmp20_reg_2646 <= tmp20_fu_1767_p2;
                tmp21_reg_2651 <= tmp21_fu_1773_p2;
                tmp23_reg_2656 <= tmp23_fu_1779_p2;
                tmp2_reg_2589 <= tmp2_fu_1237_p2;
                tmp4_reg_2594 <= tmp4_fu_1243_p2;
                tmp5_reg_2599 <= tmp5_fu_1249_p2;
                tmp7_reg_2604 <= tmp7_fu_1255_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state2, exitcond390_i_fu_543_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_7_fu_533_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_7_fu_533_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_543_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_863_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_2_cast_fu_831_p1));
    OP1_V_0_0_cast_fu_1167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_190),9));
    OP1_V_0_2_cast_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_174),9));
    OP1_V_1_0_cast_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_214),9));
    OP1_V_1_2_cast_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_198),9));
    OP1_V_2_0_cast_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_238),9));
    OP1_V_2_2_cast_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_222),9));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2543_pp0_iter1_reg)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_547_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452)
    begin
                ap_condition_547 <= ((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_condition_553_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_116_0_1_reg_2456)
    begin
                ap_condition_553 <= ((tmp_116_0_1_reg_2456 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_condition_62_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_62 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter1_state5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond390_i_fu_543_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond390_i_fu_543_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op210_read_state5_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447)
    begin
                ap_predicate_op210_read_state5 <= ((or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_predicate_op222_read_state5_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_1_reg_2438)
    begin
                ap_predicate_op222_read_state5 <= ((tmp_1_reg_2438 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_predicate_op274_read_state5_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447)
    begin
                ap_predicate_op274_read_state5 <= ((or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_predicate_op286_read_state5_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_1_reg_2438)
    begin
                ap_predicate_op286_read_state5 <= ((tmp_1_reg_2438 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_predicate_op335_read_state5_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447)
    begin
                ap_predicate_op335_read_state5 <= ((or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_predicate_op344_read_state5_assign_proc : process(exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_1_reg_2438)
    begin
                ap_predicate_op344_read_state5 <= ((tmp_1_reg_2438 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (exitcond389_i_reg_2494 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond390_i_fu_543_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond390_i_fu_543_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_953_p2 <= (tmp_72_0_0_not_reg_2442 or tmp_21_fu_883_p2);
    col_assign_2_0_t_fu_1003_p2 <= (tmp_50_reg_2507 xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1020_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_26_fu_1008_p5;
    col_buf_0_val_1_0_fu_1039_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_27_fu_1027_p5;
    col_buf_0_val_2_0_fu_1058_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_28_fu_1046_p5;
    col_buf_1_val_0_0_fu_1291_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_44_fu_1279_p5;
    col_buf_1_val_1_0_fu_1310_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_45_fu_1298_p5;
    col_buf_1_val_2_0_fu_1329_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_46_fu_1317_p5;
    col_buf_2_val_0_0_fu_1553_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_56_fu_1541_p5;
    col_buf_2_val_1_0_fu_1572_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_57_fu_1560_p5;
    col_buf_2_val_2_0_fu_1591_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2512(0) = '1') else 
        tmp_58_fu_1579_p5;
    exitcond389_i_fu_835_p2 <= "1" when (t_V_2_reg_516 = ap_const_lv11_502) else "0";
    exitcond390_i_fu_543_p2 <= "1" when (t_V_reg_505 = ap_const_lv10_2D2) else "0";
    i_V_fu_549_p2 <= std_logic_vector(unsigned(t_V_reg_505) + unsigned(ap_const_lv10_1));
    icmp1_fu_857_p2 <= "0" when (tmp_40_fu_847_p4 = ap_const_lv10_0) else "1";
    icmp_fu_577_p2 <= "0" when (tmp_fu_567_p4 = ap_const_lv9_0) else "1";
    isneg_1_fu_2031_p3 <= p_Val2_5_fu_2026_p2(10 downto 10);
    isneg_2_fu_2130_p3 <= p_Val2_s_fu_2125_p2(10 downto 10);
    isneg_fu_1932_p3 <= p_Val2_2_fu_1927_p2(10 downto 10);
    j_V_fu_841_p2 <= std_logic_vector(unsigned(t_V_2_reg_516) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_116_0_1_reg_2456, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_116_0_1_reg_2456 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_predicate_op222_read_state5, k_buf_0_val_3_q0, ap_condition_553, ap_condition_62)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op222_read_state5 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_553)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_116_0_1_reg_2456, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_116_0_1_reg_2456 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_predicate_op222_read_state5, k_buf_0_val_4_q0, ap_condition_62, ap_condition_547)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op222_read_state5 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_547)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_116_0_1_reg_2456, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_116_0_1_reg_2456 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_predicate_op286_read_state5, k_buf_1_val_3_q0, ap_condition_553, ap_condition_62)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op286_read_state5 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_553)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_116_0_1_reg_2456, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_116_0_1_reg_2456 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_predicate_op286_read_state5, k_buf_1_val_4_q0, ap_condition_62, ap_condition_547)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op286_read_state5 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_547)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_116_0_1_reg_2456, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_116_0_1_reg_2456 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_predicate_op344_read_state5, k_buf_2_val_3_q0, ap_condition_553, ap_condition_62)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op344_read_state5 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_553)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_116_0_1_reg_2456, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_116_0_1_reg_2456 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_25_fu_958_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_predicate_op344_read_state5, k_buf_2_val_4_q0, ap_condition_62, ap_condition_547)
    begin
        if ((ap_const_boolean_1 = ap_condition_62)) then
            if ((ap_predicate_op344_read_state5 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_547)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_9_reg_2452, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2452 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i1_fu_2065_p2 <= "0" when (tmp_54_fu_2049_p4 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_2164_p2 <= "0" when (tmp_64_fu_2148_p4 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_1966_p2 <= "0" when (tmp_42_fu_1950_p4 = ap_const_lv3_0) else "1";
    or_cond_i425_i_fu_637_p2 <= (tmp_4_fu_631_p2 and rev_fu_625_p2);
    or_cond_i_fu_971_p2 <= (icmp_reg_2447 and icmp1_fu_857_p2);
    or_cond_i_i_fu_889_p2 <= (tmp_21_fu_883_p2 and rev1_fu_877_p2);
    overflow_1_fu_2071_p2 <= (tmp_i_i1_fu_2059_p2 and not_i_i_i1_fu_2065_p2);
    overflow_2_fu_2170_p2 <= (tmp_i_i2_fu_2158_p2 and not_i_i_i2_fu_2164_p2);
    overflow_fu_1972_p2 <= (tmp_i_i_fu_1960_p2 and not_i_i_i_fu_1966_p2);
        p_Val2_10_0_0_2_ca_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_0_0_2_fu_1175_p2),10));

    p_Val2_10_0_0_2_fu_1175_p2 <= std_logic_vector(unsigned(tmp_160_0_0_2_cast_fu_1171_p1) - unsigned(OP1_V_0_0_cast_fu_1167_p1));
        p_Val2_10_1_0_2_ca_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_1_0_2_fu_1446_p2),10));

    p_Val2_10_1_0_2_fu_1446_p2 <= std_logic_vector(unsigned(tmp_160_1_0_2_cast_fu_1442_p1) - unsigned(OP1_V_1_0_cast_fu_1438_p1));
        p_Val2_10_2_0_2_ca_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_2_0_2_fu_1699_p2),10));

    p_Val2_10_2_0_2_fu_1699_p2 <= std_logic_vector(unsigned(tmp_160_2_0_2_cast_fu_1695_p1) - unsigned(OP1_V_2_0_cast_fu_1691_p1));
    p_Val2_1_fu_1945_p2 <= std_logic_vector(unsigned(tmp5_reg_2599) + unsigned(tmp6_fu_1940_p2));
    p_Val2_2_fu_1927_p2 <= std_logic_vector(unsigned(tmp2_reg_2589) + unsigned(tmp3_fu_1921_p2));
    p_Val2_3_fu_2044_p2 <= std_logic_vector(unsigned(tmp13_reg_2625) + unsigned(tmp14_fu_2039_p2));
    p_Val2_5_fu_2026_p2 <= std_logic_vector(unsigned(tmp10_reg_2615) + unsigned(tmp11_fu_2020_p2));
    p_Val2_6_fu_2143_p2 <= std_logic_vector(unsigned(tmp21_reg_2651) + unsigned(tmp22_fu_2138_p2));
    p_Val2_s_fu_2125_p2 <= std_logic_vector(unsigned(tmp18_reg_2641) + unsigned(tmp19_fu_2119_p2));
    p_assign_1_fu_903_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_2_cast_fu_831_p1));
    p_assign_2_fu_923_p2 <= std_logic_vector(signed(ap_const_lv12_9FE) - signed(p_p2_i_i_fu_909_p3));
    p_assign_6_0_1_fu_681_p2 <= std_logic_vector(signed(ap_const_lv11_7FE) + signed(t_V_cast_fu_539_p1));
    p_assign_6_0_2_fu_707_p2 <= std_logic_vector(signed(ap_const_lv11_7FD) + signed(t_V_cast_fu_539_p1));
    p_assign_7_fu_651_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) - unsigned(t_V_cast_fu_539_p1));
    p_assign_8_fu_675_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_12_fu_665_p1));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_cast_fu_1978_p3 when (tmp_i_i_65_fu_1986_p2(0) = '1') else 
        p_Val2_1_fu_1945_p2;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i30_cast_fu_2077_p3 when (tmp_i_i1_67_fu_2085_p2(0) = '1') else 
        p_Val2_3_fu_2044_p2;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i39_cast_fu_2176_p3 when (tmp_i_i2_69_fu_2184_p2(0) = '1') else 
        p_Val2_6_fu_2143_p2;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2543_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2543_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i30_cast_fu_2077_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_2059_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i39_cast_fu_2176_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_fu_2158_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_1978_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_1960_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i426_i_0_p_assig_fu_733_p3 <= 
        tmp_12_fu_665_p1 when (tmp_13_fu_669_p2(0) = '1') else 
        p_assign_8_fu_675_p2;
    p_p2_i426_i_fu_657_p3 <= 
        p_assign_7_fu_651_p2 when (tmp_11_fu_643_p3(0) = '1') else 
        tmp_3_fu_605_p2;
    p_p2_i_i_fu_909_p3 <= 
        p_assign_1_fu_903_p2 when (tmp_43_fu_895_p3(0) = '1') else 
        ImagLoc_x_fu_863_p2;
    p_p2_i_i_p_assign_2_fu_929_p3 <= 
        p_p2_i_i_fu_909_p3 when (tmp_23_fu_917_p2(0) = '1') else 
        p_assign_2_fu_923_p2;
    p_shl1_cast_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1456_p3),10));
    p_shl1_fu_1456_p3 <= (src_kernel_win_1_va_3_fu_206 & ap_const_lv1_0);
    p_shl2_cast_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1709_p3),10));
    p_shl2_fu_1709_p3 <= (src_kernel_win_2_va_3_fu_230 & ap_const_lv1_0);
    p_shl_cast_fu_1193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1185_p3),10));
    p_shl_fu_1185_p3 <= (src_kernel_win_0_va_3_fu_182 & ap_const_lv1_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_1_reg_2438)
    begin
        if ((((or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2438 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_1_reg_2438)
    begin
        if ((((or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2438 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond389_i_reg_2494, or_cond_i_i_reg_2503, icmp_reg_2447, tmp_1_reg_2438)
    begin
        if ((((or_cond_i_i_reg_2503 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_0) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2438 = ap_const_lv1_1) and (icmp_reg_2447 = ap_const_lv1_1) and (or_cond_i_i_reg_2503 = ap_const_lv1_1) and (exitcond389_i_reg_2494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_7_0_1_2_fu_1902_p3 <= (src_kernel_win_0_va_7_reg_2583 & ap_const_lv1_0);
    r_V_7_0_1_fu_1197_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_1193_p1));
    r_V_7_0_2_fu_1219_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_2_cast_fu_1215_p1));
    r_V_7_1_1_2_fu_2001_p3 <= (src_kernel_win_1_va_7_reg_2609 & ap_const_lv1_0);
    r_V_7_1_1_fu_1468_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_1464_p1));
    r_V_7_1_2_fu_1490_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_1_2_cast_fu_1486_p1));
    r_V_7_2_1_2_fu_2100_p3 <= (src_kernel_win_2_va_10_reg_2635 & ap_const_lv1_0);
    r_V_7_2_1_fu_1721_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_1717_p1));
    r_V_7_2_2_fu_1743_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_2_2_cast_fu_1739_p1));
    rev1_fu_877_p2 <= (tmp_41_fu_869_p3 xor ap_const_lv1_1);
    rev_fu_625_p2 <= (tmp_10_fu_617_p3 xor ap_const_lv1_1);
    row_assign_9_0_0_t_fu_749_p2 <= (y_1_fu_741_p3 xor ap_const_lv2_3);
    row_assign_9_0_1_t_fu_787_p2 <= (tmp_32_fu_779_p3 xor ap_const_lv2_3);
    row_assign_9_0_2_t_fu_825_p2 <= (tmp_36_fu_817_p3 xor ap_const_lv2_3);
    src_kernel_win_0_va_6_fu_1115_p3 <= 
        tmp_29_fu_1104_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_0_val_0_0_fu_1020_p3;
    src_kernel_win_0_va_7_fu_1133_p3 <= 
        tmp_33_fu_1122_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_0_val_1_0_fu_1039_p3;
    src_kernel_win_0_va_8_fu_1151_p3 <= 
        tmp_37_fu_1140_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_0_val_2_0_fu_1058_p3;
    src_kernel_win_1_va_6_fu_1386_p3 <= 
        tmp_47_fu_1375_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_1_val_0_0_fu_1291_p3;
    src_kernel_win_1_va_7_fu_1404_p3 <= 
        tmp_48_fu_1393_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_1_val_1_0_fu_1310_p3;
    src_kernel_win_1_va_8_fu_1422_p3 <= 
        tmp_49_fu_1411_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_1_val_2_0_fu_1329_p3;
    src_kernel_win_2_va_10_fu_1657_p3 <= 
        tmp_60_fu_1646_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_2_val_1_0_fu_1572_p3;
    src_kernel_win_2_va_11_fu_1675_p3 <= 
        tmp_61_fu_1664_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_2_val_2_0_fu_1591_p3;
    src_kernel_win_2_va_9_fu_1639_p3 <= 
        tmp_59_fu_1628_p5 when (tmp_2_reg_2460(0) = '1') else 
        col_buf_2_val_0_0_fu_1553_p3;
    t_V_2_cast_fu_831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_516),12));
    t_V_cast_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_505),11));
    tmp10_fu_1508_p2 <= std_logic_vector(signed(tmp_160_1_2_cast_fu_1496_p1) + signed(tmp_160_1_1_cast_fu_1474_p1));
    tmp11_fu_2020_p2 <= std_logic_vector(unsigned(tmp_160_1_1_cast_66_fu_2008_p1) + unsigned(tmp12_cast_fu_2017_p1));
        tmp12_cast_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp12_reg_2620),11));

    tmp12_fu_1514_p2 <= std_logic_vector(unsigned(tmp_160_1_2_2_cast_c_fu_1504_p1) + unsigned(p_Val2_10_1_0_2_ca_fu_1452_p1));
    tmp13_fu_1520_p2 <= std_logic_vector(unsigned(tmp_70_fu_1482_p1) + unsigned(tmp_69_fu_1478_p1));
    tmp14_fu_2039_p2 <= std_logic_vector(unsigned(tmp_71_fu_2012_p2) + unsigned(tmp15_reg_2630));
    tmp15_fu_1526_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_fu_1386_p3) + unsigned(tmp_72_fu_1500_p1));
    tmp18_fu_1761_p2 <= std_logic_vector(signed(tmp_160_2_2_cast_fu_1749_p1) + signed(tmp_160_2_1_cast_fu_1727_p1));
    tmp19_fu_2119_p2 <= std_logic_vector(unsigned(tmp_160_2_1_cast_68_fu_2107_p1) + unsigned(tmp20_cast_fu_2116_p1));
        tmp20_cast_fu_2116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp20_reg_2646),11));

    tmp20_fu_1767_p2 <= std_logic_vector(unsigned(tmp_160_2_2_2_cast_c_fu_1757_p1) + unsigned(p_Val2_10_2_0_2_ca_fu_1705_p1));
    tmp21_fu_1773_p2 <= std_logic_vector(unsigned(tmp_78_fu_1735_p1) + unsigned(tmp_77_fu_1731_p1));
    tmp22_fu_2138_p2 <= std_logic_vector(unsigned(tmp_79_fu_2111_p2) + unsigned(tmp23_reg_2656));
    tmp23_fu_1779_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_fu_1639_p3) + unsigned(tmp_80_fu_1753_p1));
    tmp2_fu_1237_p2 <= std_logic_vector(signed(tmp_160_0_2_cast_fu_1225_p1) + signed(tmp_160_0_1_cast_fu_1203_p1));
    tmp3_fu_1921_p2 <= std_logic_vector(unsigned(tmp_160_0_1_cast_64_fu_1909_p1) + unsigned(tmp4_cast_fu_1918_p1));
        tmp4_cast_fu_1918_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_reg_2594),11));

    tmp4_fu_1243_p2 <= std_logic_vector(unsigned(tmp_160_0_2_2_cast_c_fu_1233_p1) + unsigned(p_Val2_10_0_0_2_ca_fu_1181_p1));
    tmp5_fu_1249_p2 <= std_logic_vector(unsigned(tmp_55_fu_1211_p1) + unsigned(tmp_53_fu_1207_p1));
    tmp6_fu_1940_p2 <= std_logic_vector(unsigned(tmp_62_fu_1913_p2) + unsigned(tmp7_reg_2604));
    tmp7_fu_1255_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_fu_1115_p3) + unsigned(tmp_63_fu_1229_p1));
    tmp_10_fu_617_p3 <= tmp_3_fu_605_p2(10 downto 10);
    tmp_116_0_1_fu_589_p2 <= "1" when (t_V_reg_505 = ap_const_lv10_0) else "0";
    tmp_11_fu_643_p3 <= tmp_3_fu_605_p2(10 downto 10);
    tmp_12_fu_665_p1 <= p_p2_i426_i_fu_657_p3(2 - 1 downto 0);
    tmp_13_fu_669_p2 <= "1" when (signed(p_p2_i426_i_fu_657_p3) < signed(ap_const_lv11_2D0)) else "0";
    tmp_140_cast_fu_611_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_8_fu_601_p1));
    tmp_14_fu_687_p3 <= p_assign_6_0_1_fu_681_p2(10 downto 10);
    tmp_15_fu_695_p3 <= p_assign_6_0_1_fu_681_p2(10 downto 10);
    tmp_160_0_0_2_cast_fu_1171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_fu_1151_p3),9));
    tmp_160_0_1_cast_64_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_1_2_fu_1902_p3),11));
        tmp_160_0_1_cast_fu_1203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_1_fu_1197_p2),11));

    tmp_160_0_2_2_cast_c_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_fu_1115_p3),10));
        tmp_160_0_2_cast_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_2_fu_1219_p2),11));

    tmp_160_1_0_2_cast_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_fu_1422_p3),9));
    tmp_160_1_1_cast_66_fu_2008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_1_2_fu_2001_p3),11));
        tmp_160_1_1_cast_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_1_fu_1468_p2),11));

    tmp_160_1_2_2_cast_c_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_fu_1386_p3),10));
        tmp_160_1_2_cast_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_2_fu_1490_p2),11));

    tmp_160_2_0_2_cast_fu_1695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_fu_1675_p3),9));
    tmp_160_2_1_cast_68_fu_2107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_1_2_fu_2100_p3),11));
        tmp_160_2_1_cast_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_1_fu_1721_p2),11));

    tmp_160_2_2_2_cast_c_fu_1757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_fu_1639_p3),10));
        tmp_160_2_2_cast_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_2_fu_1743_p2),11));

    tmp_16_fu_755_p2 <= (tmp_8_fu_601_p1 xor ap_const_lv2_2);
    tmp_17_fu_703_p1 <= t_V_reg_505(2 - 1 downto 0);
    tmp_19_fu_713_p3 <= p_assign_6_0_2_fu_707_p2(10 downto 10);
    tmp_1_fu_555_p2 <= "1" when (unsigned(t_V_reg_505) < unsigned(ap_const_lv10_2D0)) else "0";
    tmp_20_fu_721_p3 <= p_assign_6_0_2_fu_707_p2(10 downto 10);
    tmp_21_fu_883_p2 <= "1" when (signed(ImagLoc_x_fu_863_p2) < signed(ap_const_lv12_500)) else "0";
    tmp_22_fu_729_p1 <= t_V_reg_505(2 - 1 downto 0);
    tmp_23_fu_917_p2 <= "1" when (signed(p_p2_i_i_fu_909_p3) < signed(ap_const_lv12_500)) else "0";
    tmp_24_fu_761_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_17_fu_703_p1));
    tmp_25_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_945_p1),64));
    tmp_2_fu_595_p2 <= "1" when (unsigned(t_V_reg_505) > unsigned(ap_const_lv10_2D0)) else "0";
    tmp_30_fu_767_p1 <= p_assign_6_0_1_fu_681_p2(2 - 1 downto 0);
    tmp_31_fu_771_p3 <= 
        tmp_24_fu_761_p2 when (tmp_15_fu_695_p3(0) = '1') else 
        tmp_30_fu_767_p1;
    tmp_32_fu_779_p3 <= 
        tmp_31_fu_771_p3 when (tmp_14_fu_687_p3(0) = '1') else 
        tmp_16_fu_755_p2;
    tmp_34_fu_793_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_8_fu_601_p1));
    tmp_35_fu_799_p2 <= (tmp_22_fu_729_p1 xor ap_const_lv2_3);
    tmp_36_fu_817_p3 <= 
        tmp_39_fu_809_p3 when (tmp_19_fu_713_p3(0) = '1') else 
        tmp_34_fu_793_p2;
    tmp_38_fu_805_p1 <= p_assign_6_0_2_fu_707_p2(2 - 1 downto 0);
    tmp_39_fu_809_p3 <= 
        tmp_35_fu_799_p2 when (tmp_20_fu_721_p3(0) = '1') else 
        tmp_38_fu_805_p1;
    tmp_3_fu_605_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(t_V_cast_fu_539_p1));
    tmp_40_fu_847_p4 <= t_V_2_reg_516(10 downto 1);
    tmp_41_fu_869_p3 <= ImagLoc_x_fu_863_p2(11 downto 11);
    tmp_42_fu_1950_p4 <= p_Val2_2_fu_1927_p2(10 downto 8);
    tmp_43_fu_895_p3 <= ImagLoc_x_fu_863_p2(11 downto 11);
    tmp_4_fu_631_p2 <= "1" when (signed(tmp_3_fu_605_p2) < signed(ap_const_lv11_2D0)) else "0";
    tmp_50_fu_949_p1 <= x_fu_937_p3(2 - 1 downto 0);
    tmp_53_fu_1207_p1 <= p_Val2_10_0_0_2_fu_1175_p2(8 - 1 downto 0);
    tmp_54_fu_2049_p4 <= p_Val2_5_fu_2026_p2(10 downto 8);
    tmp_55_fu_1211_p1 <= r_V_7_0_1_fu_1197_p2(8 - 1 downto 0);
    tmp_62_fu_1913_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_2583),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_63_fu_1229_p1 <= r_V_7_0_2_fu_1219_p2(8 - 1 downto 0);
    tmp_64_fu_2148_p4 <= p_Val2_s_fu_2125_p2(10 downto 8);
    tmp_69_fu_1478_p1 <= p_Val2_10_1_0_2_fu_1446_p2(8 - 1 downto 0);
    tmp_6_fu_527_p2 <= std_logic_vector(unsigned(tmp_5_reg_494) + unsigned(ap_const_lv2_1));
    tmp_70_fu_1482_p1 <= r_V_7_1_1_fu_1468_p2(8 - 1 downto 0);
    tmp_71_fu_2012_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_reg_2609),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_72_0_0_not_fu_561_p2 <= (tmp_1_fu_555_p2 xor ap_const_lv1_1);
    tmp_72_fu_1500_p1 <= r_V_7_1_2_fu_1490_p2(8 - 1 downto 0);
    tmp_77_fu_1731_p1 <= p_Val2_10_2_0_2_fu_1699_p2(8 - 1 downto 0);
    tmp_78_fu_1735_p1 <= r_V_7_2_1_fu_1721_p2(8 - 1 downto 0);
    tmp_79_fu_2111_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_reg_2635),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_7_fu_533_p2 <= "1" when (tmp_5_reg_494 = ap_const_lv2_2) else "0";
    tmp_80_fu_1753_p1 <= r_V_7_2_2_fu_1743_p2(8 - 1 downto 0);
    tmp_8_fu_601_p1 <= t_V_reg_505(2 - 1 downto 0);
    tmp_9_fu_583_p2 <= "1" when (t_V_reg_505 = ap_const_lv10_1) else "0";
    tmp_fu_567_p4 <= t_V_reg_505(9 downto 1);
    tmp_i_i1_67_fu_2085_p2 <= (overflow_1_fu_2071_p2 or isneg_1_fu_2031_p3);
    tmp_i_i1_fu_2059_p2 <= (isneg_1_fu_2031_p3 xor ap_const_lv1_1);
    tmp_i_i2_69_fu_2184_p2 <= (overflow_2_fu_2170_p2 or isneg_2_fu_2130_p3);
    tmp_i_i2_fu_2158_p2 <= (isneg_2_fu_2130_p3 xor ap_const_lv1_1);
    tmp_i_i_65_fu_1986_p2 <= (overflow_fu_1972_p2 or isneg_fu_1932_p3);
    tmp_i_i_fu_1960_p2 <= (isneg_fu_1932_p3 xor ap_const_lv1_1);
        x_cast_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_fu_937_p3),32));

    x_fu_937_p3 <= 
        ImagLoc_x_fu_863_p2 when (or_cond_i_i_fu_889_p2(0) = '1') else 
        p_p2_i_i_p_assign_2_fu_929_p3;
    y_1_fu_741_p3 <= 
        tmp_140_cast_fu_611_p2 when (or_cond_i425_i_fu_637_p2(0) = '1') else 
        p_p2_i426_i_0_p_assig_fu_733_p3;
end behav;
