Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: VGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : VGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\PS2KB_to_VGA\VGA\VGA_ROM_Font.vhd" into library work
Parsing entity <VGA_ROM_Font>.
Parsing architecture <VGA_ROM_Font_a> of entity <vga_rom_font>.
Parsing VHDL file "D:\PS2KB_to_VGA\VGA\VGA_RAM_Text.vhd" into library work
Parsing entity <VGA_RAM_Text>.
Parsing architecture <VGA_RAM_Text_a> of entity <vga_ram_text>.
Parsing VHDL file "D:\PS2KB_to_VGA\VGA\VGA_Render.vhd" into library work
Parsing entity <VGA_Render>.
Parsing architecture <Behavioral> of entity <vga_render>.
Parsing VHDL file "D:\PS2KB_to_VGA\VGA\VGA_Divider.vhd" into library work
Parsing entity <VGA_Divider>.
Parsing architecture <Behavioral> of entity <vga_divider>.
Parsing VHDL file "D:\PS2KB_to_VGA\VGA\VGA_Decoder.vhd" into library work
Parsing entity <VGA_Decoder>.
Parsing architecture <Behavioral> of entity <vga_decoder>.
WARNING:HDLCompiler:946 - "D:\PS2KB_to_VGA\VGA\VGA_Decoder.vhd" Line 55: Actual for formal port addra is neither a static name nor a globally static expression
Parsing VHDL file "D:\PS2KB_to_VGA\VGA\VGA_Controller.vhd" into library work
Parsing entity <VGA_Controller>.
Parsing architecture <Behavioral> of entity <vga_controller>.
Parsing VHDL file "D:\PS2KB_to_VGA\VGA\VGA.vhd" into library work
Parsing entity <VGA>.
Parsing architecture <Behavioral> of entity <vga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VGA> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_Divider> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_Controller> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <VGA_RAM_Text> (architecture <VGA_RAM_Text_a>) from library <work>.

Elaborating entity <VGA_Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_ROM_Font> (architecture <VGA_ROM_Font_a>) from library <work>.

Elaborating entity <VGA_Render> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA>.
    Related source file is "D:\PS2KB_to_VGA\VGA\VGA.vhd".
    Summary:
	no macro.
Unit <VGA> synthesized.

Synthesizing Unit <VGA_Divider>.
    Related source file is "D:\PS2KB_to_VGA\VGA\VGA_Divider.vhd".
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <clk2>.
    Found 1-bit register for signal <clk1>.
    Found 32-bit adder for signal <count[31]_GND_4_o_add_2_OUT> created at line 49.
    Found 32-bit comparator lessequal for signal <n0003> created at line 48
    Found 32-bit comparator greater for signal <GND_4_o_count[31]_LessThan_2_o> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <VGA_Divider> synthesized.

Synthesizing Unit <VGA_Controller>.
    Related source file is "D:\PS2KB_to_VGA\VGA\VGA_Controller.vhd".
        LINE_NUM = 30
        LINE_CHR = 80
WARNING:Xst:647 - Input <addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<13:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <new_line>.
    Found 32-bit register for signal <start>.
    Found 32-bit register for signal <line>.
    Found 32-bit register for signal <column>.
    Found 1-bit register for signal <wea>.
    Found 1-bit register for signal <eol<29><6>>.
    Found 1-bit register for signal <eol<29><5>>.
    Found 1-bit register for signal <eol<29><4>>.
    Found 1-bit register for signal <eol<29><3>>.
    Found 1-bit register for signal <eol<29><2>>.
    Found 1-bit register for signal <eol<29><1>>.
    Found 1-bit register for signal <eol<29><0>>.
    Found 1-bit register for signal <eol<28><6>>.
    Found 1-bit register for signal <eol<28><5>>.
    Found 1-bit register for signal <eol<28><4>>.
    Found 1-bit register for signal <eol<28><3>>.
    Found 1-bit register for signal <eol<28><2>>.
    Found 1-bit register for signal <eol<28><1>>.
    Found 1-bit register for signal <eol<28><0>>.
    Found 1-bit register for signal <eol<27><6>>.
    Found 1-bit register for signal <eol<27><5>>.
    Found 1-bit register for signal <eol<27><4>>.
    Found 1-bit register for signal <eol<27><3>>.
    Found 1-bit register for signal <eol<27><2>>.
    Found 1-bit register for signal <eol<27><1>>.
    Found 1-bit register for signal <eol<27><0>>.
    Found 1-bit register for signal <eol<26><6>>.
    Found 1-bit register for signal <eol<26><5>>.
    Found 1-bit register for signal <eol<26><4>>.
    Found 1-bit register for signal <eol<26><3>>.
    Found 1-bit register for signal <eol<26><2>>.
    Found 1-bit register for signal <eol<26><1>>.
    Found 1-bit register for signal <eol<26><0>>.
    Found 1-bit register for signal <eol<25><6>>.
    Found 1-bit register for signal <eol<25><5>>.
    Found 1-bit register for signal <eol<25><4>>.
    Found 1-bit register for signal <eol<25><3>>.
    Found 1-bit register for signal <eol<25><2>>.
    Found 1-bit register for signal <eol<25><1>>.
    Found 1-bit register for signal <eol<25><0>>.
    Found 1-bit register for signal <eol<24><6>>.
    Found 1-bit register for signal <eol<24><5>>.
    Found 1-bit register for signal <eol<24><4>>.
    Found 1-bit register for signal <eol<24><3>>.
    Found 1-bit register for signal <eol<24><2>>.
    Found 1-bit register for signal <eol<24><1>>.
    Found 1-bit register for signal <eol<24><0>>.
    Found 1-bit register for signal <eol<23><6>>.
    Found 1-bit register for signal <eol<23><5>>.
    Found 1-bit register for signal <eol<23><4>>.
    Found 1-bit register for signal <eol<23><3>>.
    Found 1-bit register for signal <eol<23><2>>.
    Found 1-bit register for signal <eol<23><1>>.
    Found 1-bit register for signal <eol<23><0>>.
    Found 1-bit register for signal <eol<22><6>>.
    Found 1-bit register for signal <eol<22><5>>.
    Found 1-bit register for signal <eol<22><4>>.
    Found 1-bit register for signal <eol<22><3>>.
    Found 1-bit register for signal <eol<22><2>>.
    Found 1-bit register for signal <eol<22><1>>.
    Found 1-bit register for signal <eol<22><0>>.
    Found 1-bit register for signal <eol<21><6>>.
    Found 1-bit register for signal <eol<21><5>>.
    Found 1-bit register for signal <eol<21><4>>.
    Found 1-bit register for signal <eol<21><3>>.
    Found 1-bit register for signal <eol<21><2>>.
    Found 1-bit register for signal <eol<21><1>>.
    Found 1-bit register for signal <eol<21><0>>.
    Found 1-bit register for signal <eol<20><6>>.
    Found 1-bit register for signal <eol<20><5>>.
    Found 1-bit register for signal <eol<20><4>>.
    Found 1-bit register for signal <eol<20><3>>.
    Found 1-bit register for signal <eol<20><2>>.
    Found 1-bit register for signal <eol<20><1>>.
    Found 1-bit register for signal <eol<20><0>>.
    Found 1-bit register for signal <eol<19><6>>.
    Found 1-bit register for signal <eol<19><5>>.
    Found 1-bit register for signal <eol<19><4>>.
    Found 1-bit register for signal <eol<19><3>>.
    Found 1-bit register for signal <eol<19><2>>.
    Found 1-bit register for signal <eol<19><1>>.
    Found 1-bit register for signal <eol<19><0>>.
    Found 1-bit register for signal <eol<18><6>>.
    Found 1-bit register for signal <eol<18><5>>.
    Found 1-bit register for signal <eol<18><4>>.
    Found 1-bit register for signal <eol<18><3>>.
    Found 1-bit register for signal <eol<18><2>>.
    Found 1-bit register for signal <eol<18><1>>.
    Found 1-bit register for signal <eol<18><0>>.
    Found 1-bit register for signal <eol<17><6>>.
    Found 1-bit register for signal <eol<17><5>>.
    Found 1-bit register for signal <eol<17><4>>.
    Found 1-bit register for signal <eol<17><3>>.
    Found 1-bit register for signal <eol<17><2>>.
    Found 1-bit register for signal <eol<17><1>>.
    Found 1-bit register for signal <eol<17><0>>.
    Found 1-bit register for signal <eol<16><6>>.
    Found 1-bit register for signal <eol<16><5>>.
    Found 1-bit register for signal <eol<16><4>>.
    Found 1-bit register for signal <eol<16><3>>.
    Found 1-bit register for signal <eol<16><2>>.
    Found 1-bit register for signal <eol<16><1>>.
    Found 1-bit register for signal <eol<16><0>>.
    Found 1-bit register for signal <eol<15><6>>.
    Found 1-bit register for signal <eol<15><5>>.
    Found 1-bit register for signal <eol<15><4>>.
    Found 1-bit register for signal <eol<15><3>>.
    Found 1-bit register for signal <eol<15><2>>.
    Found 1-bit register for signal <eol<15><1>>.
    Found 1-bit register for signal <eol<15><0>>.
    Found 1-bit register for signal <eol<14><6>>.
    Found 1-bit register for signal <eol<14><5>>.
    Found 1-bit register for signal <eol<14><4>>.
    Found 1-bit register for signal <eol<14><3>>.
    Found 1-bit register for signal <eol<14><2>>.
    Found 1-bit register for signal <eol<14><1>>.
    Found 1-bit register for signal <eol<14><0>>.
    Found 1-bit register for signal <eol<13><6>>.
    Found 1-bit register for signal <eol<13><5>>.
    Found 1-bit register for signal <eol<13><4>>.
    Found 1-bit register for signal <eol<13><3>>.
    Found 1-bit register for signal <eol<13><2>>.
    Found 1-bit register for signal <eol<13><1>>.
    Found 1-bit register for signal <eol<13><0>>.
    Found 1-bit register for signal <eol<12><6>>.
    Found 1-bit register for signal <eol<12><5>>.
    Found 1-bit register for signal <eol<12><4>>.
    Found 1-bit register for signal <eol<12><3>>.
    Found 1-bit register for signal <eol<12><2>>.
    Found 1-bit register for signal <eol<12><1>>.
    Found 1-bit register for signal <eol<12><0>>.
    Found 1-bit register for signal <eol<11><6>>.
    Found 1-bit register for signal <eol<11><5>>.
    Found 1-bit register for signal <eol<11><4>>.
    Found 1-bit register for signal <eol<11><3>>.
    Found 1-bit register for signal <eol<11><2>>.
    Found 1-bit register for signal <eol<11><1>>.
    Found 1-bit register for signal <eol<11><0>>.
    Found 1-bit register for signal <eol<10><6>>.
    Found 1-bit register for signal <eol<10><5>>.
    Found 1-bit register for signal <eol<10><4>>.
    Found 1-bit register for signal <eol<10><3>>.
    Found 1-bit register for signal <eol<10><2>>.
    Found 1-bit register for signal <eol<10><1>>.
    Found 1-bit register for signal <eol<10><0>>.
    Found 1-bit register for signal <eol<9><6>>.
    Found 1-bit register for signal <eol<9><5>>.
    Found 1-bit register for signal <eol<9><4>>.
    Found 1-bit register for signal <eol<9><3>>.
    Found 1-bit register for signal <eol<9><2>>.
    Found 1-bit register for signal <eol<9><1>>.
    Found 1-bit register for signal <eol<9><0>>.
    Found 1-bit register for signal <eol<8><6>>.
    Found 1-bit register for signal <eol<8><5>>.
    Found 1-bit register for signal <eol<8><4>>.
    Found 1-bit register for signal <eol<8><3>>.
    Found 1-bit register for signal <eol<8><2>>.
    Found 1-bit register for signal <eol<8><1>>.
    Found 1-bit register for signal <eol<8><0>>.
    Found 1-bit register for signal <eol<7><6>>.
    Found 1-bit register for signal <eol<7><5>>.
    Found 1-bit register for signal <eol<7><4>>.
    Found 1-bit register for signal <eol<7><3>>.
    Found 1-bit register for signal <eol<7><2>>.
    Found 1-bit register for signal <eol<7><1>>.
    Found 1-bit register for signal <eol<7><0>>.
    Found 1-bit register for signal <eol<6><6>>.
    Found 1-bit register for signal <eol<6><5>>.
    Found 1-bit register for signal <eol<6><4>>.
    Found 1-bit register for signal <eol<6><3>>.
    Found 1-bit register for signal <eol<6><2>>.
    Found 1-bit register for signal <eol<6><1>>.
    Found 1-bit register for signal <eol<6><0>>.
    Found 1-bit register for signal <eol<5><6>>.
    Found 1-bit register for signal <eol<5><5>>.
    Found 1-bit register for signal <eol<5><4>>.
    Found 1-bit register for signal <eol<5><3>>.
    Found 1-bit register for signal <eol<5><2>>.
    Found 1-bit register for signal <eol<5><1>>.
    Found 1-bit register for signal <eol<5><0>>.
    Found 1-bit register for signal <eol<4><6>>.
    Found 1-bit register for signal <eol<4><5>>.
    Found 1-bit register for signal <eol<4><4>>.
    Found 1-bit register for signal <eol<4><3>>.
    Found 1-bit register for signal <eol<4><2>>.
    Found 1-bit register for signal <eol<4><1>>.
    Found 1-bit register for signal <eol<4><0>>.
    Found 1-bit register for signal <eol<3><6>>.
    Found 1-bit register for signal <eol<3><5>>.
    Found 1-bit register for signal <eol<3><4>>.
    Found 1-bit register for signal <eol<3><3>>.
    Found 1-bit register for signal <eol<3><2>>.
    Found 1-bit register for signal <eol<3><1>>.
    Found 1-bit register for signal <eol<3><0>>.
    Found 1-bit register for signal <eol<2><6>>.
    Found 1-bit register for signal <eol<2><5>>.
    Found 1-bit register for signal <eol<2><4>>.
    Found 1-bit register for signal <eol<2><3>>.
    Found 1-bit register for signal <eol<2><2>>.
    Found 1-bit register for signal <eol<2><1>>.
    Found 1-bit register for signal <eol<2><0>>.
    Found 1-bit register for signal <eol<1><6>>.
    Found 1-bit register for signal <eol<1><5>>.
    Found 1-bit register for signal <eol<1><4>>.
    Found 1-bit register for signal <eol<1><3>>.
    Found 1-bit register for signal <eol<1><2>>.
    Found 1-bit register for signal <eol<1><1>>.
    Found 1-bit register for signal <eol<1><0>>.
    Found 1-bit register for signal <eol<0><6>>.
    Found 1-bit register for signal <eol<0><5>>.
    Found 1-bit register for signal <eol<0><4>>.
    Found 1-bit register for signal <eol<0><3>>.
    Found 1-bit register for signal <eol<0><2>>.
    Found 1-bit register for signal <eol<0><1>>.
    Found 1-bit register for signal <eol<0><0>>.
    Found 12-bit register for signal <addra>.
    Found 16-bit register for signal <dina>.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_18_OUT> created at line 100.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_57_OUT> created at line 108.
    Found 32-bit adder for signal <start[31]_GND_6_o_add_3_OUT> created at line 80.
    Found 32-bit adder for signal <line[31]_GND_6_o_add_11_OUT> created at line 84.
    Found 32-bit adder for signal <column[31]_GND_6_o_add_321_OUT> created at line 137.
    Found 32-bit adder for signal <virt_line[31]_start[31]_add_498_OUT> created at line 145.
    Found 32-bit subtractor for signal <line[31]_GND_6_o_sub_8_OUT<31:0>> created at line 82.
    Found 32-bit subtractor for signal <virt_line[31]_GND_6_o_sub_500_OUT<31:0>> created at line 145.
    Found 7-bit 30-to-1 multiplexer for signal <line[4]_X_6_o_wide_mux_16_OUT> created at line 100.
    Found 1-bit 30-to-1 multiplexer for signal <prev_line[4]_X_6_o_Mux_52_o> created at line 104.
    Found 7-bit 30-to-1 multiplexer for signal <prev_line[4]_X_6_o_wide_mux_55_OUT> created at line 108.
    Found 7-bit 30-to-1 multiplexer for signal <phys_line[4]_X_6_o_wide_mux_506_OUT> created at line 149.
    Found 32-bit comparator lessequal for signal <n0001> created at line 80
    Found 32-bit comparator greater for signal <GND_6_o_start[31]_LessThan_3_o> created at line 80
    Found 32-bit comparator greater for signal <line[31]_GND_6_o_LessThan_6_o> created at line 82
    Found 32-bit comparator lessequal for signal <n0008> created at line 82
    Found 32-bit comparator lessequal for signal <n0013> created at line 84
    Found 32-bit comparator greater for signal <GND_6_o_line[31]_LessThan_11_o> created at line 84
    Found 32-bit comparator equal for signal <n0055> created at line 102
    Found 32-bit comparator not equal for signal <next_line[31]_start[31]_equal_320_o> created at line 130
    Found 32-bit comparator greater for signal <GND_6_o_virt_line[31]_LessThan_498_o> created at line 144
    Found 32-bit comparator equal for signal <line[31]_phys_line[31]_equal_505_o> created at line 148
    Found 32-bit comparator equal for signal <column[31]_phys_column[31]_equal_506_o> created at line 148
    Found 32-bit comparator greater for signal <GND_6_o_phys_column[31]_LessThan_508_o> created at line 149
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 365 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 1489 Multiplexer(s).
Unit <VGA_Controller> synthesized.

Synthesizing Unit <VGA_Decoder>.
    Related source file is "D:\PS2KB_to_VGA\VGA\VGA_Decoder.vhd".
WARNING:Xst:647 - Input <data<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<9:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<18:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 8-to-1 multiplexer for signal <fg> created at line 65.
    Summary:
	inferred   3 Multiplexer(s).
Unit <VGA_Decoder> synthesized.

Synthesizing Unit <VGA_Render>.
    Related source file is "D:\PS2KB_to_VGA\VGA\VGA_Render.vhd".
    Found 1-bit register for signal <vSync>.
    Found 1-bit register for signal <hSync>.
    Found 32-bit register for signal <vCounter>.
    Found 32-bit register for signal <hCounter>.
    Found 1-bit register for signal <enable>.
    Found 32-bit adder for signal <hCounter[31]_GND_62_o_add_1_OUT> created at line 76.
    Found 32-bit adder for signal <vCounter[31]_GND_62_o_add_7_OUT> created at line 103.
    Found 32-bit comparator greater for signal <GND_62_o_hCounter[31]_LessThan_1_o> created at line 75
    Found 32-bit comparator lessequal for signal <n0003> created at line 86
    Found 32-bit comparator greater for signal <GND_62_o_hCounter[31]_LessThan_6_o> created at line 86
    Found 32-bit comparator greater for signal <GND_62_o_vCounter[31]_LessThan_7_o> created at line 102
    Found 32-bit comparator lessequal for signal <n0014> created at line 113
    Found 32-bit comparator greater for signal <GND_62_o_vCounter[31]_LessThan_12_o> created at line 113
    Found 32-bit comparator lessequal for signal <n0020> created at line 124
    Found 32-bit comparator lessequal for signal <n0022> created at line 124
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <VGA_Render> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 7
 32-bit subtractor                                     : 2
 8-bit subtractor                                      : 2
# Registers                                            : 225
 1-bit register                                        : 216
 12-bit register                                       : 1
 16-bit register                                       : 1
 30-bit register                                       : 1
 32-bit register                                       : 6
# Comparators                                          : 22
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 8
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 1495
 1-bit 2-to-1 multiplexer                              : 1380
 1-bit 30-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 41
 7-bit 30-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 61
 9-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <VGA_RAM_Text.ngc>.
Reading core <VGA_ROM_Font.ngc>.
Loading core <VGA_RAM_Text> for timing and area information for instance <ram>.
Loading core <VGA_ROM_Font> for timing and area information for instance <rom>.

Synthesizing (advanced) Unit <VGA_Divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <VGA_Divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 6
 32-bit subtractor                                     : 2
 8-bit subtractor                                      : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 434
 Flip-Flops                                            : 434
# Comparators                                          : 22
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 8
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 1495
 1-bit 2-to-1 multiplexer                              : 1380
 1-bit 30-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 41
 7-bit 30-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 61
 9-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    hCounter_31 in unit <VGA_Render>
    vCounter_31 in unit <VGA_Render>
    column_31 in unit <VGA_Controller>
    eol_0_4 in unit <VGA_Controller>
    eol_0_6 in unit <VGA_Controller>
    eol_1_4 in unit <VGA_Controller>
    eol_1_6 in unit <VGA_Controller>
    eol_2_4 in unit <VGA_Controller>
    eol_2_6 in unit <VGA_Controller>
    eol_3_4 in unit <VGA_Controller>
    eol_3_6 in unit <VGA_Controller>
    eol_4_4 in unit <VGA_Controller>
    eol_4_6 in unit <VGA_Controller>
    eol_5_4 in unit <VGA_Controller>
    eol_5_6 in unit <VGA_Controller>
    eol_6_4 in unit <VGA_Controller>
    eol_6_6 in unit <VGA_Controller>
    eol_7_4 in unit <VGA_Controller>
    eol_7_6 in unit <VGA_Controller>
    eol_8_6 in unit <VGA_Controller>
    eol_8_4 in unit <VGA_Controller>
    eol_9_6 in unit <VGA_Controller>
    eol_9_4 in unit <VGA_Controller>
    eol_10_6 in unit <VGA_Controller>
    eol_10_4 in unit <VGA_Controller>
    eol_11_6 in unit <VGA_Controller>
    eol_11_4 in unit <VGA_Controller>
    eol_12_4 in unit <VGA_Controller>
    eol_12_6 in unit <VGA_Controller>
    eol_13_4 in unit <VGA_Controller>
    eol_13_6 in unit <VGA_Controller>
    eol_14_4 in unit <VGA_Controller>
    eol_14_6 in unit <VGA_Controller>
    eol_15_4 in unit <VGA_Controller>
    eol_15_6 in unit <VGA_Controller>
    eol_16_4 in unit <VGA_Controller>
    eol_16_6 in unit <VGA_Controller>
    eol_17_4 in unit <VGA_Controller>
    eol_17_6 in unit <VGA_Controller>
    eol_18_4 in unit <VGA_Controller>
    eol_18_6 in unit <VGA_Controller>
    eol_19_4 in unit <VGA_Controller>
    eol_19_6 in unit <VGA_Controller>
    eol_20_4 in unit <VGA_Controller>
    eol_20_6 in unit <VGA_Controller>
    eol_21_4 in unit <VGA_Controller>
    eol_21_6 in unit <VGA_Controller>
    eol_22_4 in unit <VGA_Controller>
    eol_22_6 in unit <VGA_Controller>
    eol_23_6 in unit <VGA_Controller>
    eol_23_4 in unit <VGA_Controller>
    eol_24_4 in unit <VGA_Controller>
    eol_24_6 in unit <VGA_Controller>
    eol_25_4 in unit <VGA_Controller>
    eol_25_6 in unit <VGA_Controller>
    eol_26_4 in unit <VGA_Controller>
    eol_26_6 in unit <VGA_Controller>
    eol_27_4 in unit <VGA_Controller>
    eol_27_6 in unit <VGA_Controller>
    eol_28_4 in unit <VGA_Controller>
    eol_28_6 in unit <VGA_Controller>
    eol_29_4 in unit <VGA_Controller>
    eol_29_6 in unit <VGA_Controller>
    line_31 in unit <VGA_Controller>
    start_31 in unit <VGA_Controller>


Optimizing unit <VGA> ...

Optimizing unit <VGA_Controller> ...

Optimizing unit <VGA_Render> ...

Optimizing unit <VGA_Divider> ...

Optimizing unit <VGA_Decoder> ...
WARNING:Xst:1293 - FF/Latch <con/start_30> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_29> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_28> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_27> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_26> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_25> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_24> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_23> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_22> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_21> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_20> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_19> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_18> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_17> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_16> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_15> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_14> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_13> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_12> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_11> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_10> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_9> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_8> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_7> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_6> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/start_5> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_30> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_29> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_28> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_27> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_26> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_25> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_24> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_23> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_22> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_21> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_20> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_19> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_18> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_17> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_16> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_15> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_14> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_13> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_12> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_11> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_10> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_9> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_8> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_7> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_6> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <con/line_5> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA, actual ratio is 3.
WARNING:Xst:1426 - The value init of the FF/Latch con/column_31_LD hinder the constant cleaning in the block VGA.
   You should achieve better results by setting this init to 0.
FlipFlop con/line_0 has been replicated 4 time(s)
FlipFlop con/line_1 has been replicated 4 time(s)
FlipFlop con/line_2 has been replicated 1 time(s)
FlipFlop con/line_3 has been replicated 1 time(s)
FlipFlop con/line_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 491
 Flip-Flops                                            : 491

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2639
#      GND                         : 3
#      INV                         : 16
#      LUT1                        : 140
#      LUT2                        : 63
#      LUT3                        : 239
#      LUT4                        : 96
#      LUT5                        : 429
#      LUT6                        : 1065
#      MUXCY                       : 323
#      MUXF7                       : 77
#      VCC                         : 3
#      XORCY                       : 185
# FlipFlops/Latches                : 492
#      FD                          : 20
#      FDC                         : 121
#      FDCE                        : 240
#      FDE                         : 75
#      FDP                         : 2
#      FDR                         : 33
#      LD                          : 1
# RAMS                             : 6
#      RAMB16BWER                  : 6
# Clock Buffers                    : 5
#      BUFG                        : 3
#      BUFGP                       : 2
# IO Buffers                       : 28
#      IBUF                        : 17
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:             484  out of  126576     0%  
 Number of Slice LUTs:                 2048  out of  63288     3%  
    Number used as Logic:              2048  out of  63288     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2110
   Number with an unused Flip Flop:    1626  out of   2110    77%  
   Number with an unused LUT:            62  out of   2110     2%  
   Number of fully used LUT-FF pairs:   422  out of   2110    20%  
   Number of unique control sets:       120

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    480     6%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of    268     2%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                            | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
clk_chr                            | BUFGP                                                                                                                            | 388   |
div/clk1                           | BUFG                                                                                                                             | 35    |
ren/hSync                          | BUFG                                                                                                                             | 34    |
clk_50M                            | BUFGP                                                                                                                            | 40    |
dec/rom/N1                         | NONE(dec/rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
rst                                | IBUF+BUFG                                                                                                                        | 1     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.001ns (Maximum Frequency: 99.990MHz)
   Minimum input arrival time before clock: 10.999ns
   Maximum output required time after clock: 18.686ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_chr'
  Clock period: 10.001ns (frequency: 99.990MHz)
  Total number of paths / destination ports: 1121958 / 672
-------------------------------------------------------------------------
Delay:               10.001ns (Levels of Logic = 7)
  Source:            con/line_31_C_31 (FF)
  Destination:       con/eol_0_5 (FF)
  Source Clock:      clk_chr rising
  Destination Clock: clk_chr rising

  Data Path: con/line_31_C_31 to con/eol_0_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.447   1.062  con/line_31_C_31 (con/line_31_C_31)
     LUT3:I1->O            6   0.203   0.744  con/line_311 (con/line_31)
     MUXCY:DI->O          56   0.339   1.692  con/Mcompar_GND_6_o_line[31]_LessThan_7_o_cy<6> (con/GND_6_o_line[31]_LessThan_7_o)
     LUT3:I1->O           16   0.203   1.004  con/Mmux_prev_line31 (con/prev_line<2>)
     MUXF7:S->O           72   0.148   1.693  con/Mmux_prev_line[4]_X_6_o_wide_mux_55_OUT_2_f7 (con/Msub_GND_6_o_GND_6_o_sub_57_OUT_cy<0>)
     LUT4:I3->O            6   0.205   0.745  con/Msub_GND_6_o_GND_6_o_sub_57_OUT_cy<3>11_1 (con/Msub_GND_6_o_GND_6_o_sub_57_OUT_cy<3>11)
     LUT6:I5->O           16   0.205   1.005  con/Mmux_GND_6_o_GND_6_o_mux_414_OUT<0>2621 (con/Mmux_GND_6_o_GND_6_o_mux_414_OUT<0>262)
     LUT3:I2->O            2   0.205   0.000  con/Mmux_GND_6_o_GND_6_o_mux_443_OUT<0>263 (con/GND_6_o_GND_6_o_mux_443_OUT<6>)
     FDCE:D                    0.102          con/eol_0_6_C_6
    ----------------------------------------
    Total                     10.001ns (2.057ns logic, 7.944ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div/clk1'
  Clock period: 5.072ns (frequency: 197.147MHz)
  Total number of paths / destination ports: 2618 / 35
-------------------------------------------------------------------------
Delay:               5.072ns (Levels of Logic = 3)
  Source:            ren/hCounter_31_C_31 (FF)
  Destination:       ren/enable (FF)
  Source Clock:      div/clk1 rising
  Destination Clock: div/clk1 rising

  Data Path: ren/hCounter_31_C_31 to ren/enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             33   0.447   1.410  ren/hCounter_31_C_31 (ren/hCounter_31_C_31)
     LUT3:I1->O            3   0.203   1.015  ren/hCounter_311 (ren/hCounter_31)
     LUT6:I0->O            1   0.203   0.580  ren/Mcompar_hCounter[31]_GND_62_o_LessThan_13_o_cy<4> (ren/hCounter[31]_GND_62_o_LessThan_13_o)
     LUT6:I5->O            1   0.205   0.579  ren/hCounter[31]_vCounter[31]_OR_76_o1 (ren/hCounter[31]_vCounter[31]_OR_76_o)
     FDR:R                     0.430          ren/enable
    ----------------------------------------
    Total                      5.072ns (1.488ns logic, 3.584ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ren/hSync'
  Clock period: 4.725ns (frequency: 211.659MHz)
  Total number of paths / destination ports: 2454 / 34
-------------------------------------------------------------------------
Delay:               4.725ns (Levels of Logic = 8)
  Source:            ren/vCounter_4 (FF)
  Destination:       ren/vCounter_30 (FF)
  Source Clock:      ren/hSync rising
  Destination Clock: ren/hSync rising

  Data Path: ren/vCounter_4 to ren/vCounter_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  ren/vCounter_4 (ren/vCounter_4)
     LUT5:I0->O            1   0.203   0.000  ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_lut<0> (ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<0> (ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<1> (ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<2> (ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<3> (ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<4> (ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<4>)
     LUT6:I5->O           32   0.205   1.396  ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<5> (ren/Mcompar_GND_62_o_vCounter[31]_LessThan_7_o_cy<5>)
     LUT2:I0->O            1   0.203   0.000  ren/Mmux_GND_62_o_vCounter[31]_mux_8_OUT110 (ren/GND_62_o_vCounter[31]_mux_8_OUT<0>)
     FDC:D                     0.102          ren/vCounter_0
    ----------------------------------------
    Total                      4.725ns (1.602ns logic, 3.123ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M'
  Clock period: 4.668ns (frequency: 214.235MHz)
  Total number of paths / destination ports: 2370 / 82
-------------------------------------------------------------------------
Delay:               4.668ns (Levels of Logic = 8)
  Source:            div/count_6 (FF)
  Destination:       div/count_30 (FF)
  Source Clock:      clk_50M rising
  Destination Clock: clk_50M rising

  Data Path: div/count_6 to div/count_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  div/count_6 (div/count_6)
     LUT5:I0->O            1   0.203   0.000  div/Mcompar_GND_4_o_count[31]_LessThan_2_o_lut<1> (div/Mcompar_GND_4_o_count[31]_LessThan_2_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<1> (div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<2> (div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<3> (div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<4> (div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<5> (div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<5>)
     MUXCY:CI->O           2   0.213   0.617  div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<6> (div/Mcompar_GND_4_o_count[31]_LessThan_2_o_cy<6>)
     LUT2:I1->O           31   0.205   1.277  div/count[31]_GND_4_o_AND_3_o_inv1 (div/count[31]_GND_4_o_AND_3_o_inv)
     FDR:R                     0.430          div/count_0
    ----------------------------------------
    Total                      4.668ns (1.746ns logic, 2.922ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_chr'
  Total number of paths / destination ports: 21792 / 987
-------------------------------------------------------------------------
Offset:              10.999ns (Levels of Logic = 7)
  Source:            char<2> (PAD)
  Destination:       con/eol_21_4_C_4 (FF)
  Destination Clock: clk_chr rising

  Data Path: char<2> to con/eol_21_4_C_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  char_2_IBUF (char_2_IBUF)
     LUT2:I0->O            1   0.203   0.580  con/GND_6_o_char[7]_equal_14_o<7>1_SW0 (N23)
     LUT6:I5->O          410   0.205   2.081  con/GND_6_o_char[7]_equal_14_o<7>1 (con/GND_6_o_char[7]_equal_14_o<7>1)
     LUT2:I1->O          183   0.205   2.402  con/GND_6_o_char[7]_equal_14_o<7>2 (con/GND_6_o_char[7]_equal_14_o)
     LUT6:I0->O           64   0.203   1.744  con/Mmux_column[31]_column[31]_mux_446_OUT28_SW0 (N10)
     LUT5:I3->O            1   0.203   0.924  con/Mmux_GND_6_o_GND_6_o_mux_421_OUT<0>241_SW0 (N1389)
     LUT6:I1->O            2   0.203   0.000  con/Mmux_GND_6_o_GND_6_o_mux_421_OUT<0>243 (con/GND_6_o_GND_6_o_mux_421_OUT<4>)
     FDCE:D                    0.102          con/eol_22_4_C_4
    ----------------------------------------
    Total                     10.999ns (2.546ns logic, 8.453ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div/clk1'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.550ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ren/hCounter_30 (FF)
  Destination Clock: div/clk1 rising

  Data Path: rst to ren/hCounter_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_IBUF (rst_IBUF)
     INV:I->O            363   0.206   2.076  rst_IBUF_BUFG_LUT1_INV_0 (rst_IBUF_BUFG_LUT1)
     FDP:PRE                   0.430          ren/hSync
    ----------------------------------------
    Total                      4.550ns (1.858ns logic, 2.692ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ren/hSync'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.550ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ren/vCounter_30 (FF)
  Destination Clock: ren/hSync rising

  Data Path: rst to ren/vCounter_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_IBUF (rst_IBUF)
     INV:I->O            363   0.206   2.076  rst_IBUF_BUFG_LUT1_INV_0 (rst_IBUF_BUFG_LUT1)
     FDC:CLR                   0.430          ren/vCounter_0
    ----------------------------------------
    Total                      4.550ns (1.858ns logic, 2.692ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ren/hSync'
  Total number of paths / destination ports: 94249 / 10
-------------------------------------------------------------------------
Offset:              16.959ns (Levels of Logic = 22)
  Source:            ren/vCounter_4 (FF)
  Destination:       video<8> (PAD)
  Source Clock:      ren/hSync rising

  Data Path: ren/vCounter_4 to video<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  ren/vCounter_4 (ren/vCounter_4)
     LUT2:I0->O            1   0.203   0.000  con/Madd_virt_line[31]_start[31]_add_498_OUT_lut<0> (con/Madd_virt_line[31]_start[31]_add_498_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  con/Madd_virt_line[31]_start[31]_add_498_OUT_cy<0> (con/Madd_virt_line[31]_start[31]_add_498_OUT_cy<0>)
     XORCY:CI->O           3   0.180   0.995  con/Madd_virt_line[31]_start[31]_add_498_OUT_xor<1> (con/virt_line[31]_start[31]_add_498_OUT<1>)
     LUT5:I0->O            1   0.203   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_lut<0> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<0> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<1> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<2> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<3> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<4> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<5> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<5>)
     MUXCY:CI->O          14   0.213   1.186  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<6> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<6>)
     LUT3:I0->O           54   0.205   1.938  con/Mmux_phys_line121 (con/phys_line<1>)
     LUT6:I0->O            1   0.203   0.827  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_87 (con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_87)
     LUT6:I2->O            1   0.203   0.000  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_32 (con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_32)
     MUXF7:I1->O           1   0.140   0.924  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_2_f7_1 (con/phys_line[4]_X_6_o_wide_mux_506_OUT<2>)
     LUT6:I1->O            2   0.203   0.961  con/GND_6_o_phys_column[31]_LessThan_508_o3 (con/GND_6_o_phys_column[31]_LessThan_508_o1)
     LUT6:I1->O            1   0.203   0.000  con/GND_6_o_phys_column[31]_LessThan_508_o1_G (N1771)
     MUXF7:I1->O           9   0.140   0.830  con/GND_6_o_phys_column[31]_LessThan_508_o1 (con/GND_6_o_phys_column[31]_LessThan_508_o2)
     LUT3:I2->O            3   0.205   0.995  con/GND_6_o_phys_column[31]_LessThan_508_o21 (con/GND_6_o_phys_column[31]_LessThan_508_o)
     LUT6:I1->O            1   0.203   0.580  dec/color<1> (color<0>)
     LUT2:I1->O            3   0.205   0.650  ren/Mmux_video<8:0>11 (video_0_OBUF)
     OBUF:I->O                 2.571          video_0_OBUF (video<0>)
    ----------------------------------------
    Total                     16.959ns (6.166ns logic, 10.793ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div/clk1'
  Total number of paths / destination ports: 271 / 10
-------------------------------------------------------------------------
Offset:              9.466ns (Levels of Logic = 7)
  Source:            ren/hCounter_5 (FF)
  Destination:       video<8> (PAD)
  Source Clock:      div/clk1 rising

  Data Path: ren/hCounter_5 to video<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.273  ren/hCounter_5 (ren/hCounter_5)
     LUT6:I0->O            2   0.203   0.961  con/GND_6_o_phys_column[31]_LessThan_508_o3 (con/GND_6_o_phys_column[31]_LessThan_508_o1)
     LUT6:I1->O            1   0.203   0.000  con/GND_6_o_phys_column[31]_LessThan_508_o1_G (N1771)
     MUXF7:I1->O           9   0.140   0.830  con/GND_6_o_phys_column[31]_LessThan_508_o1 (con/GND_6_o_phys_column[31]_LessThan_508_o2)
     LUT3:I2->O            3   0.205   0.995  con/GND_6_o_phys_column[31]_LessThan_508_o21 (con/GND_6_o_phys_column[31]_LessThan_508_o)
     LUT6:I1->O            1   0.203   0.580  dec/color<1> (color<0>)
     LUT2:I1->O            3   0.205   0.650  ren/Mmux_video<8:0>11 (video_0_OBUF)
     OBUF:I->O                 2.571          video_0_OBUF (video<0>)
    ----------------------------------------
    Total                      9.466ns (4.177ns logic, 5.289ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_chr'
  Total number of paths / destination ports: 60912 / 9
-------------------------------------------------------------------------
Offset:              17.176ns (Levels of Logic = 16)
  Source:            con/start_31_C_31 (FF)
  Destination:       video<8> (PAD)
  Source Clock:      clk_chr rising

  Data Path: con/start_31_C_31 to video<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  con/start_31_C_31 (con/start_31_C_31)
     LUT3:I1->O            8   0.203   0.803  con/start_311 (con/start_31)
     LUT1:I0->O            0   0.205   0.000  con/Madd_virt_line[31]_start[31]_add_498_OUT_xor<31>_rt (con/Madd_virt_line[31]_start[31]_add_498_OUT_xor<31>_rt)
     XORCY:LI->O           3   0.136   0.650  con/Madd_virt_line[31]_start[31]_add_498_OUT_xor<31> (con/virt_line[31]_start[31]_add_498_OUT<31>)
     INV:I->O              1   0.206   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_lut<6>_INV_0 (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_lut<6>)
     MUXCY:S->O           14   0.366   1.186  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<6> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<6>)
     LUT3:I0->O           54   0.205   1.938  con/Mmux_phys_line121 (con/phys_line<1>)
     LUT6:I0->O            1   0.203   0.827  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_87 (con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_87)
     LUT6:I2->O            1   0.203   0.000  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_32 (con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_32)
     MUXF7:I1->O           1   0.140   0.924  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_2_f7_1 (con/phys_line[4]_X_6_o_wide_mux_506_OUT<2>)
     LUT6:I1->O            2   0.203   0.961  con/GND_6_o_phys_column[31]_LessThan_508_o3 (con/GND_6_o_phys_column[31]_LessThan_508_o1)
     LUT6:I1->O            1   0.203   0.000  con/GND_6_o_phys_column[31]_LessThan_508_o1_G (N1771)
     MUXF7:I1->O           9   0.140   0.830  con/GND_6_o_phys_column[31]_LessThan_508_o1 (con/GND_6_o_phys_column[31]_LessThan_508_o2)
     LUT3:I2->O            3   0.205   0.995  con/GND_6_o_phys_column[31]_LessThan_508_o21 (con/GND_6_o_phys_column[31]_LessThan_508_o)
     LUT6:I1->O            1   0.203   0.580  dec/color<1> (color<0>)
     LUT2:I1->O            3   0.205   0.650  ren/Mmux_video<8:0>11 (video_0_OBUF)
     OBUF:I->O                 2.571          video_0_OBUF (video<0>)
    ----------------------------------------
    Total                     17.176ns (6.044ns logic, 11.132ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 2376 / 9
-------------------------------------------------------------------------
Offset:              18.686ns (Levels of Logic = 16)
  Source:            con/column_31_LD (LATCH)
  Destination:       video<8> (PAD)
  Source Clock:      rst rising

  Data Path: con/column_31_LD to video<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             159   0.498   2.245  con/column_31_LD (con/column_31_LD)
     LUT3:I0->O            8   0.205   0.803  con/start_311 (con/start_31)
     LUT1:I0->O            0   0.205   0.000  con/Madd_virt_line[31]_start[31]_add_498_OUT_xor<31>_rt (con/Madd_virt_line[31]_start[31]_add_498_OUT_xor<31>_rt)
     XORCY:LI->O           3   0.136   0.650  con/Madd_virt_line[31]_start[31]_add_498_OUT_xor<31> (con/virt_line[31]_start[31]_add_498_OUT<31>)
     INV:I->O              1   0.206   0.000  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_lut<6>_INV_0 (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_lut<6>)
     MUXCY:S->O           14   0.366   1.186  con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<6> (con/Mcompar_GND_6_o_virt_line[31]_LessThan_498_o_cy<6>)
     LUT3:I0->O           54   0.205   1.938  con/Mmux_phys_line121 (con/phys_line<1>)
     LUT6:I0->O            1   0.203   0.827  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_87 (con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_87)
     LUT6:I2->O            1   0.203   0.000  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_32 (con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_32)
     MUXF7:I1->O           1   0.140   0.924  con/Mmux_phys_line[4]_X_6_o_wide_mux_506_OUT_2_f7_1 (con/phys_line[4]_X_6_o_wide_mux_506_OUT<2>)
     LUT6:I1->O            2   0.203   0.961  con/GND_6_o_phys_column[31]_LessThan_508_o3 (con/GND_6_o_phys_column[31]_LessThan_508_o1)
     LUT6:I1->O            1   0.203   0.000  con/GND_6_o_phys_column[31]_LessThan_508_o1_G (N1771)
     MUXF7:I1->O           9   0.140   0.830  con/GND_6_o_phys_column[31]_LessThan_508_o1 (con/GND_6_o_phys_column[31]_LessThan_508_o2)
     LUT3:I2->O            3   0.205   0.995  con/GND_6_o_phys_column[31]_LessThan_508_o21 (con/GND_6_o_phys_column[31]_LessThan_508_o)
     LUT6:I1->O            1   0.203   0.580  dec/color<1> (color<0>)
     LUT2:I1->O            3   0.205   0.650  ren/Mmux_video<8:0>11 (video_0_OBUF)
     OBUF:I->O                 2.571          video_0_OBUF (video<0>)
    ----------------------------------------
    Total                     18.686ns (6.097ns logic, 12.589ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50M'
  Total number of paths / destination ports: 180 / 9
-------------------------------------------------------------------------
Offset:              9.234ns (Levels of Logic = 7)
  Source:            dec/rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       video<8> (PAD)
  Source Clock:      clk_50M rising

  Data Path: dec/rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to video<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA1    1   1.850   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (douta<1>)
     end scope: 'dec/rom:douta<1>'
     LUT6:I2->O            1   0.203   0.000  dec/Mmux_fg_3 (dec/Mmux_fg_3)
     MUXF7:I1->O           6   0.140   0.973  dec/Mmux_fg_2_f7 (dec/fg)
     LUT3:I0->O            1   0.205   0.827  dec/color<1>_SW0 (N25)
     LUT6:I2->O            1   0.203   0.580  dec/color<1> (color<0>)
     LUT2:I1->O            3   0.205   0.650  ren/Mmux_video<8:0>11 (video_0_OBUF)
     OBUF:I->O                 2.571          video_0_OBUF (video<0>)
    ----------------------------------------
    Total                      9.234ns (5.377ns logic, 3.857ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    4.668|         |         |         |
clk_chr        |   13.280|         |         |         |
div/clk1       |    5.570|         |         |         |
ren/hSync      |   13.063|         |         |         |
rst            |   14.790|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_chr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_chr        |   10.001|         |         |         |
rst            |   11.237|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div/clk1       |    5.072|         |         |         |
ren/hSync      |    4.161|         |         |         |
rst            |    5.960|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ren/hSync
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ren/hSync      |    4.725|         |         |         |
rst            |    5.867|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.43 secs
 
--> 

Total memory usage is 307408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    1 (   0 filtered)

