
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35184 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 415.898 ; gain = 96.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AndModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OrModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OrModule' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AdditionModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdditionModule' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.625 ; gain = 151.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.625 ; gain = 151.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.625 ; gain = 151.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:36]
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.625 ; gain = 151.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
Module AdditionModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[31]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[30]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[29]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[28]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[27]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[26]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[25]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[24]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[23]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[22]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[21]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[20]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[19]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[18]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[17]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[16]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (add/op2_reg[0]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT2   |    94|
|4     |LUT3   |     2|
|5     |LUT4   |     2|
|6     |LUT5   |    33|
|7     |LUT6   |     6|
|8     |LD     |    34|
|9     |IBUF   |    69|
|10    |OBUF   |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   293|
|2     |  add    |AdditionModule |   112|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 781.801 ; gain = 462.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 893.188 ; gain = 587.281
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/ALU/ALU.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 893.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 22:56:36 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15700 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 415.426 ; gain = 96.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
ERROR: [Synth 8-354] integer overflow when computing array size [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:27]
ERROR: [Synth 8-6156] failed synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.496 ; gain = 152.062
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 01:10:32 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10600 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 415.355 ; gain = 97.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMem' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
ERROR: [Synth 8-354] integer overflow when computing array size [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
ERROR: [Synth 8-6156] failed synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.629 ; gain = 152.438
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 01:12:30 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17200 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 415.629 ; gain = 96.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMem' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (5#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTERFILE' [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'REGISTERFILE' (6#1) [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SignExtender' [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtender' (7#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AndModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (8#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OrModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OrModule' (9#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AdditionModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdditionModule' (10#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_Processor' (12#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 482.316 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.316 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.316 ; gain = 163.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:36]
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal register_memory_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 615.547 ; gain = 296.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   6 Input     32 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 4     
Module REGISTERFILE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SignExtender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module AdditionModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
INFO: [Synth 8-3971] The signal Registers/register_memory_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Result_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Result_reg[30]) is unused and will be removed from module MIPS_Processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 865.953 ; gain = 547.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 291 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 889.305 ; gain = 583.535
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/ALU/ALU.runs/synth_1/MIPS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_Processor_utilization_synth.rpt -pb MIPS_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 889.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 01:21:43 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2380 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 416.270 ; gain = 97.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMem' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (5#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTERFILE' [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTERFILE' (6#1) [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6157] synthesizing module 'SignExtender' [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtender' (7#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AndModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (8#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OrModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OrModule' (9#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AdditionModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdditionModule' (10#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_Processor' (12#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
WARNING: [Synth 8-3917] design MIPS_Processor has port BranchConditionMet driven by constant 0
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.750 ; gain = 164.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 482.750 ; gain = 164.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 482.750 ; gain = 164.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:36]
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 619.102 ; gain = 300.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   6 Input     32 Bit        Muxes := 3     
	  49 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  49 Input      8 Bit        Muxes := 4     
Module SignExtender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module AdditionModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MIPS_Processor has port JumpAddress[1] driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port JumpAddress[0] driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port BranchConditionMet driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port ALUOPCODE[3] driven by constant 0
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch/sub_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/sub_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch/add/op2_reg[1] )
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[19]' (LD) to 'branch/add/op2_reg[20]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[20]' (LD) to 'branch/add/op2_reg[21]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[21]' (LD) to 'branch/add/op2_reg[22]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[22]' (LD) to 'branch/add/op2_reg[23]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[23]' (LD) to 'branch/add/op2_reg[24]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[24]' (LD) to 'branch/add/op2_reg[25]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[25]' (LD) to 'branch/add/op2_reg[26]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[26]' (LD) to 'branch/add/op2_reg[27]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[27]' (LD) to 'branch/add/op2_reg[28]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[28]' (LD) to 'branch/add/op2_reg[29]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[29]' (LD) to 'branch/add/op2_reg[30]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[30]' (LD) to 'branch/add/op2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pc_plus_4/add/op2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[31] )
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/Overflow_reg) is unused and will be removed from module MIPS_Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|MIPS_Processor | Registers/register_memory_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|MIPS_Processor | Registers/register_memory_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUF      |    16|
|2     |BUFG     |     2|
|3     |CARRY4   |    37|
|4     |LUT1     |    39|
|5     |LUT2     |   198|
|6     |LUT3     |    86|
|7     |LUT4     |    25|
|8     |LUT5     |    61|
|9     |LUT6     |    32|
|10    |RAM32X1S |    32|
|11    |FDRE     |    32|
|12    |LD       |    97|
|13    |IBUF     |     1|
|14    |OBUF     |   436|
+------+---------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |  1094|
|2     |  MainALU   |ALU              |    79|
|3     |    add     |AdditionModule_2 |    46|
|4     |  PC        |ProgramCounter   |   333|
|5     |  Registers |REGISTERFILE     |    64|
|6     |  branch    |ALU_0            |    60|
|7     |    add     |AdditionModule   |    28|
|8     |  pc_plus_4 |ALU_1            |    65|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.371 ; gain = 547.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  BUF => LUT1: 16 instances
  LD => LDCE: 97 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 903.723 ; gain = 597.984
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/ALU/ALU.runs/synth_1/MIPS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_Processor_utilization_synth.rpt -pb MIPS_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 903.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 03:18:33 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22752 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 415.855 ; gain = 96.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMem' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (5#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTERFILE' [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTERFILE' (6#1) [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6157] synthesizing module 'SignExtender' [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtender' (7#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AndModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (8#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OrModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OrModule' (9#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AdditionModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdditionModule' (10#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_Processor' (12#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
WARNING: [Synth 8-3917] design MIPS_Processor has port BranchConditionMet driven by constant 0
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.594 ; gain = 163.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.594 ; gain = 163.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.594 ; gain = 163.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:36]
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 616.957 ; gain = 297.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   6 Input     32 Bit        Muxes := 3     
	  49 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  49 Input      8 Bit        Muxes := 4     
Module SignExtender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module AdditionModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MIPS_Processor has port JumpAddress[1] driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port JumpAddress[0] driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port BranchConditionMet driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port ALUOPCODE[3] driven by constant 0
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch/sub_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/sub_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch/add/op2_reg[1] )
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[19]' (LD) to 'branch/add/op2_reg[20]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[20]' (LD) to 'branch/add/op2_reg[21]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[21]' (LD) to 'branch/add/op2_reg[22]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[22]' (LD) to 'branch/add/op2_reg[23]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[23]' (LD) to 'branch/add/op2_reg[24]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[24]' (LD) to 'branch/add/op2_reg[25]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[25]' (LD) to 'branch/add/op2_reg[26]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[26]' (LD) to 'branch/add/op2_reg[27]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[27]' (LD) to 'branch/add/op2_reg[28]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[28]' (LD) to 'branch/add/op2_reg[29]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[29]' (LD) to 'branch/add/op2_reg[30]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[30]' (LD) to 'branch/add/op2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pc_plus_4/add/op2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[31] )
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/Overflow_reg) is unused and will be removed from module MIPS_Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|MIPS_Processor | Registers/register_memory_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|MIPS_Processor | Registers/register_memory_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUF      |    16|
|2     |BUFG     |     2|
|3     |CARRY4   |    37|
|4     |LUT1     |    39|
|5     |LUT2     |   198|
|6     |LUT3     |    86|
|7     |LUT4     |    25|
|8     |LUT5     |    61|
|9     |LUT6     |    32|
|10    |RAM32X1S |    32|
|11    |FDRE     |    32|
|12    |LD       |    97|
|13    |IBUF     |     1|
|14    |OBUF     |   436|
+------+---------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |  1094|
|2     |  MainALU   |ALU              |    79|
|3     |    add     |AdditionModule_2 |    46|
|4     |  PC        |ProgramCounter   |   333|
|5     |  Registers |REGISTERFILE     |    64|
|6     |  branch    |ALU_0            |    60|
|7     |    add     |AdditionModule   |    28|
|8     |  pc_plus_4 |ALU_1            |    65|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.949 ; gain = 545.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  BUF => LUT1: 16 instances
  LD => LDCE: 97 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 904.688 ; gain = 598.410
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/ALU/ALU.runs/synth_1/MIPS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_Processor_utilization_synth.rpt -pb MIPS_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 904.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 03:19:44 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21888 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 416.227 ; gain = 96.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMem' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (5#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTERFILE' [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTERFILE' (6#1) [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6157] synthesizing module 'SignExtender' [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtender' (7#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AndModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (8#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OrModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OrModule' (9#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AdditionModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdditionModule' (10#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_Processor' (12#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
WARNING: [Synth 8-3917] design MIPS_Processor has port BranchConditionMet driven by constant 0
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 483.363 ; gain = 163.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.363 ; gain = 163.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.363 ; gain = 163.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:36]
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 616.270 ; gain = 296.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   6 Input     32 Bit        Muxes := 3     
	  49 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  49 Input      8 Bit        Muxes := 4     
Module SignExtender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module AdditionModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MIPS_Processor has port JumpAddress[1] driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port JumpAddress[0] driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port BranchConditionMet driven by constant 0
WARNING: [Synth 8-3917] design MIPS_Processor has port ALUOPCODE[3] driven by constant 0
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch/sub_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/sub_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch/add/op2_reg[1] )
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[19]' (LD) to 'branch/add/op2_reg[20]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[20]' (LD) to 'branch/add/op2_reg[21]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[21]' (LD) to 'branch/add/op2_reg[22]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[22]' (LD) to 'branch/add/op2_reg[23]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[23]' (LD) to 'branch/add/op2_reg[24]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[24]' (LD) to 'branch/add/op2_reg[25]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[25]' (LD) to 'branch/add/op2_reg[26]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[26]' (LD) to 'branch/add/op2_reg[27]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[27]' (LD) to 'branch/add/op2_reg[28]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[28]' (LD) to 'branch/add/op2_reg[29]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[29]' (LD) to 'branch/add/op2_reg[30]'
INFO: [Synth 8-3886] merging instance 'branch/add/op2_reg[30]' (LD) to 'branch/add/op2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pc_plus_4/add/op2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_plus_4/add/op2_reg[31] )
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (MainALU/Overflow_reg) is unused and will be removed from module MIPS_Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|MIPS_Processor | Registers/register_memory_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|MIPS_Processor | Registers/register_memory_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUF      |    16|
|2     |BUFG     |     2|
|3     |CARRY4   |    37|
|4     |LUT1     |    39|
|5     |LUT2     |   198|
|6     |LUT3     |    86|
|7     |LUT4     |    25|
|8     |LUT5     |    61|
|9     |LUT6     |    32|
|10    |RAM32X1S |    32|
|11    |FDRE     |    32|
|12    |LD       |    97|
|13    |IBUF     |     1|
|14    |OBUF     |   436|
+------+---------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |  1094|
|2     |  MainALU   |ALU              |    79|
|3     |    add     |AdditionModule_2 |    46|
|4     |  PC        |ProgramCounter   |   333|
|5     |  Registers |REGISTERFILE     |    64|
|6     |  branch    |ALU_0            |    60|
|7     |    add     |AdditionModule   |    28|
|8     |  pc_plus_4 |ALU_1            |    65|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 883.828 ; gain = 564.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  BUF => LUT1: 16 instances
  LD => LDCE: 97 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 907.320 ; gain = 600.785
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/ALU/ALU.runs/synth_1/MIPS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_Processor_utilization_synth.rpt -pb MIPS_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 907.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 03:21:26 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4180 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 416.273 ; gain = 97.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMem' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (5#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTERFILE' [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTERFILE' (6#1) [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6157] synthesizing module 'SignExtender' [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtender' (7#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AndModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (8#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OrModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OrModule' (9#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AdditionModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdditionModule' (10#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_Processor' (12#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 482.988 ; gain = 164.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.988 ; gain = 164.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.988 ; gain = 164.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:36]
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 619.859 ; gain = 301.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   6 Input     32 Bit        Muxes := 3     
	  49 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  49 Input      8 Bit        Muxes := 4     
Module SignExtender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module AdditionModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Result_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Result_reg[30]) is unused and will be removed from module MIPS_Processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 867.656 ; gain = 549.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 291 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 892.152 ; gain = 586.629
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/ALU/ALU.runs/synth_1/MIPS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_Processor_utilization_synth.rpt -pb MIPS_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 892.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 03:28:18 2022...

*** Running vivado
    with args -log MIPS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20796 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 415.578 ; gain = 97.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_Processor' [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (1#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMem' (4#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/InstructionMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity DataMem does not have driver. [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (5#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTERFILE' [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTERFILE' (6#1) [D:/Verilog/ALU/ALU.srcs/sources_1/imports/Verilog/design.sv:1]
INFO: [Synth 8-6157] synthesizing module 'SignExtender' [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtender' (7#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/SignExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AndModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (8#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OrModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OrModule' (9#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/OrModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AdditionModule' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdditionModule' (10#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_Processor' (12#1) [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port Funct[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 482.441 ; gain = 164.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 482.441 ; gain = 164.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 482.441 ; gain = 164.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:36]
INFO: [Synth 8-5545] ROM "ZFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/AdditionModule.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [D:/Verilog/ALU/ALU.srcs/sources_1/new/DesicionModule.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 616.375 ; gain = 298.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   6 Input     32 Bit        Muxes := 3     
	  49 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  49 Input      8 Bit        Muxes := 4     
Module SignExtender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module AdditionModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port WriteData[0]
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Result_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/Overflow_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (pc_plus_4/sub_reg) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[30]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[29]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[28]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[27]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[26]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[25]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[24]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[23]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[22]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[21]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[20]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[19]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[18]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[17]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[16]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[15]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[14]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[13]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[12]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[11]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[10]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[9]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[8]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[7]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[6]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[5]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[4]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[3]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[2]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[1]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/add/op2_reg[0]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Result_reg[31]) is unused and will be removed from module MIPS_Processor.
WARNING: [Synth 8-3332] Sequential element (branch/Result_reg[30]) is unused and will be removed from module MIPS_Processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.965 ; gain = 550.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 291 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 893.176 ; gain = 587.812
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/ALU/ALU.runs/synth_1/MIPS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_Processor_utilization_synth.rpt -pb MIPS_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 893.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 03:29:48 2022...
