// Seed: 2293846556
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri1 id_12,
    output wire id_13,
    output tri0 id_14,
    input tri id_15,
    input uwire id_16,
    output wor id_17,
    input wor id_18
);
  assign id_7 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input supply0 id_2
);
  assign id_1 = 1;
  always @(negedge 1'h0) id_1 <= 1 & id_2 < 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign id_1 = 1;
endmodule
