

================================================================
== Vivado HLS Report for 'scheduler'
================================================================
* Date:           Sun Dec 16 10:50:39 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        scheduler
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  194|  393538|  195|  393539|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+--------+-----------+-----------+-----------+------+----------+
        |             |     Latency    | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |   max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-------+--------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |     96|  393376| 3 ~ 12293 |          -|          -|    32|    no    |
        | + Loop 1.1  |  12288|   12288|          3|          -|          -|  4096|    no    |
        |- Loop 2     |     96|     160|   3 ~ 5   |          -|          -|    32|    no    |
        +-------------+-------+--------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	9  / (exitcond1)
3 --> 
	4  / (or_cond)
	6  / (!or_cond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (or_cond & !exitcond2)
	2  / (!or_cond) | (exitcond2)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / (!exitcond)
10 --> 
	11  / (demorgan)
	13  / (!demorgan)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	9  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: queue_head_ptr (12)  [1/1] 0.00ns
:0  %queue_head_ptr = alloca i32

ST_1: history_head_ptr (13)  [1/1] 0.00ns
:1  %history_head_ptr = alloca i32

ST_1: StgValue_16 (14)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %sched_interfaces_context_current_node), !map !53

ST_1: StgValue_17 (15)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %sched_interfaces_context_next_node), !map !59

ST_1: StgValue_18 (16)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %sched_interfaces_context_state), !map !63

ST_1: StgValue_19 (17)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %sched_interfaces_schedule_V), !map !67

ST_1: StgValue_20 (18)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %sched_interfaces_ack_V), !map !71

ST_1: StgValue_21 (19)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %setup_interfaces_context_current_node), !map !75

ST_1: StgValue_22 (20)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %setup_interfaces_context_next_node), !map !79

ST_1: StgValue_23 (21)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %setup_interfaces_context_state), !map !83

ST_1: StgValue_24 (22)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %setup_interfaces_restart_V), !map !87

ST_1: StgValue_25 (23)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %setup_interfaces_core_halted_V), !map !91

ST_1: StgValue_26 (24)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %finished), !map !95

ST_1: StgValue_27 (25)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @scheduler_str) nounwind

ST_1: history_current_node (26)  [1/1] 3.25ns  loc: scheduler.cpp:5
:14  %history_current_node = alloca [4096 x i32], align 4

ST_1: history_next_node (27)  [1/1] 3.25ns  loc: scheduler.cpp:5
:15  %history_next_node = alloca [4096 x i32], align 4

ST_1: history_state (28)  [1/1] 3.25ns  loc: scheduler.cpp:5
:16  %history_state = alloca [4096 x i32], align 4

ST_1: queue_current_node (29)  [1/1] 3.25ns  loc: scheduler.cpp:6
:17  %queue_current_node = alloca [320 x i32], align 4

ST_1: queue_next_node (30)  [1/1] 3.25ns  loc: scheduler.cpp:6
:18  %queue_next_node = alloca [320 x i32], align 4

ST_1: queue_state (31)  [1/1] 3.25ns  loc: scheduler.cpp:6
:19  %queue_state = alloca [320 x i32], align 4

ST_1: StgValue_34 (32)  [1/1] 1.59ns
:20  store i32 0, i32* %history_head_ptr

ST_1: StgValue_35 (33)  [1/1] 1.59ns
:21  store i32 0, i32* %queue_head_ptr

ST_1: StgValue_36 (34)  [1/1] 1.59ns  loc: scheduler.cpp:14
:22  br label %._crit_edge


 <State 2>: 3.88ns
ST_2: i (36)  [1/1] 0.00ns
._crit_edge:0  %i = phi i6 [ 0, %0 ], [ %i_2, %._crit_edge.backedge ]

ST_2: queue_head_ptr_load (37)  [1/1] 0.00ns  loc: scheduler.cpp:51
._crit_edge:1  %queue_head_ptr_load = load i32* %queue_head_ptr

ST_2: exitcond1 (38)  [1/1] 3.88ns  loc: scheduler.cpp:14
._crit_edge:2  %exitcond1 = icmp eq i6 %i, -32

ST_2: empty (39)  [1/1] 0.00ns
._crit_edge:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i_2 (40)  [1/1] 2.31ns  loc: scheduler.cpp:14
._crit_edge:4  %i_2 = add i6 %i, 1

ST_2: StgValue_42 (41)  [1/1] 0.00ns  loc: scheduler.cpp:14
._crit_edge:5  br i1 %exitcond1, label %.preheader.preheader, label %1

ST_2: tmp (43)  [1/1] 0.00ns  loc: scheduler.cpp:18
:0  %tmp = zext i6 %i to i64

ST_2: sched_interfaces_sch (44)  [1/1] 0.00ns  loc: scheduler.cpp:18
:1  %sched_interfaces_sch = getelementptr [32 x i1]* %sched_interfaces_schedule_V, i64 0, i64 %tmp

ST_2: sched_interfaces_sch_1 (45)  [2/2] 2.32ns  loc: scheduler.cpp:18
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_2: queue_head_ptr_2 (121)  [1/1] 0.00ns
.preheader.preheader:0  %queue_head_ptr_2 = alloca i32

ST_2: StgValue_47 (122)  [1/1] 1.59ns  loc: scheduler.cpp:51
.preheader.preheader:1  store i32 %queue_head_ptr_load, i32* %queue_head_ptr_2

ST_2: StgValue_48 (123)  [1/1] 1.59ns  loc: scheduler.cpp:63
.preheader.preheader:2  br label %.preheader


 <State 3>: 5.33ns
ST_3: sched_interfaces_sch_1 (45)  [1/2] 2.32ns  loc: scheduler.cpp:18
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_3: tmp_1 (46)  [1/1] 3.26ns  loc: scheduler.cpp:18
:3  %tmp_1 = icmp ult i32 %queue_head_ptr_load, 320

ST_3: or_cond (47)  [1/1] 2.07ns  loc: scheduler.cpp:18
:4  %or_cond = and i1 %sched_interfaces_sch_1, %tmp_1

ST_3: StgValue_52 (48)  [1/1] 0.00ns  loc: scheduler.cpp:18
:5  br i1 %or_cond, label %2, label %._crit_edge.backedge

ST_3: sched_interfaces_con (50)  [1/1] 0.00ns  loc: scheduler.cpp:21
:0  %sched_interfaces_con = getelementptr [32 x i32]* %sched_interfaces_context_current_node, i64 0, i64 %tmp

ST_3: new_context_current_s (51)  [2/2] 3.25ns  loc: scheduler.cpp:21
:1  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_3: sched_interfaces_con_1 (52)  [1/1] 0.00ns  loc: scheduler.cpp:21
:2  %sched_interfaces_con_1 = getelementptr [32 x i32]* %sched_interfaces_context_next_node, i64 0, i64 %tmp

ST_3: new_context_next_nod (53)  [2/2] 3.25ns  loc: scheduler.cpp:21
:3  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_3: sched_interfaces_con_2 (54)  [1/1] 0.00ns  loc: scheduler.cpp:21
:4  %sched_interfaces_con_2 = getelementptr [32 x i32]* %sched_interfaces_context_state, i64 0, i64 %tmp

ST_3: new_context_state (55)  [2/2] 3.25ns  loc: scheduler.cpp:21
:5  %new_context_state = load i32* %sched_interfaces_con_2, align 4


 <State 4>: 3.25ns
ST_4: new_context_current_s (51)  [1/2] 3.25ns  loc: scheduler.cpp:21
:1  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_4: new_context_next_nod (53)  [1/2] 3.25ns  loc: scheduler.cpp:21
:3  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_4: new_context_state (55)  [1/2] 3.25ns  loc: scheduler.cpp:21
:5  %new_context_state = load i32* %sched_interfaces_con_2, align 4


 <State 5>: 2.32ns
ST_5: tmp_13 (56)  [1/1] 0.00ns  loc: scheduler.cpp:27
:6  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_5: StgValue_63 (57)  [1/1] 0.00ns  loc: scheduler.cpp:28
:7  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str8) nounwind

ST_5: sched_interfaces_ack (58)  [1/1] 0.00ns  loc: scheduler.cpp:29
:8  %sched_interfaces_ack = getelementptr [32 x i1]* %sched_interfaces_ack_V, i64 0, i64 %tmp

ST_5: StgValue_65 (59)  [1/1] 2.32ns  loc: scheduler.cpp:31
:9  store i1 false, i1* %sched_interfaces_ack, align 1

ST_5: empty_3 (60)  [1/1] 0.00ns  loc: scheduler.cpp:32
:10  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_13)

ST_5: StgValue_67 (61)  [1/1] 1.59ns  loc: scheduler.cpp:36
:11  br label %3


 <State 6>: 4.49ns
ST_6: match_found (63)  [1/1] 0.00ns  loc: scheduler.cpp:38
:0  %match_found = phi i1 [ false, %2 ], [ %match_found_1, %_ifconv ]

ST_6: j (64)  [1/1] 0.00ns
:1  %j = phi i13 [ 0, %2 ], [ %j_1, %_ifconv ]

ST_6: j_cast (65)  [1/1] 0.00ns  loc: scheduler.cpp:36
:2  %j_cast = zext i13 %j to i32

ST_6: exitcond2 (66)  [1/1] 2.97ns  loc: scheduler.cpp:36
:3  %exitcond2 = icmp eq i13 %j, -4096

ST_6: empty_4 (67)  [1/1] 0.00ns
:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_6: j_1 (68)  [1/1] 2.34ns  loc: scheduler.cpp:36
:5  %j_1 = add i13 %j, 1

ST_6: StgValue_74 (69)  [1/1] 0.00ns  loc: scheduler.cpp:36
:6  br i1 %exitcond2, label %4, label %_ifconv

ST_6: history_head_ptr_loa (71)  [1/1] 0.00ns  loc: scheduler.cpp:38
_ifconv:0  %history_head_ptr_loa = load i32* %history_head_ptr

ST_6: ult (72)  [1/1] 3.26ns  loc: scheduler.cpp:38
_ifconv:1  %ult = icmp ult i32 %j_cast, %history_head_ptr_loa

ST_6: tmp_8 (77)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:6  %tmp_8 = zext i13 %j to i64

ST_6: history_current_node_1 (78)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:7  %history_current_node_1 = getelementptr [4096 x i32]* %history_current_node, i64 0, i64 %tmp_8

ST_6: history_current_node_2 (79)  [2/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:8  %history_current_node_2 = load i32* %history_current_node_1, align 4

ST_6: history_next_node_ad (81)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:10  %history_next_node_ad = getelementptr [4096 x i32]* %history_next_node, i64 0, i64 %tmp_8

ST_6: history_next_node_lo (82)  [2/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:11  %history_next_node_lo = load i32* %history_next_node_ad, align 4

ST_6: history_state_addr_1 (84)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:13  %history_state_addr_1 = getelementptr [4096 x i32]* %history_state, i64 0, i64 %tmp_8

ST_6: history_state_load (85)  [2/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:14  %history_state_load = load i32* %history_state_addr_1, align 4

ST_6: StgValue_84 (96)  [1/1] 0.00ns  loc: scheduler.cpp:47
:0  br i1 %match_found, label %._crit_edge.backedge, label %5

ST_6: history_head_ptr_loa_1 (98)  [1/1] 0.00ns  loc: scheduler.cpp:52
:0  %history_head_ptr_loa_1 = load i32* %history_head_ptr

ST_6: tmp_s (99)  [1/1] 0.00ns  loc: scheduler.cpp:49
:1  %tmp_s = zext i32 %queue_head_ptr_load to i64

ST_6: queue_current_node_a (100)  [1/1] 0.00ns  loc: scheduler.cpp:49
:2  %queue_current_node_a = getelementptr [320 x i32]* %queue_current_node, i64 0, i64 %tmp_s

ST_6: StgValue_88 (101)  [1/1] 3.25ns  loc: scheduler.cpp:49
:3  store i32 %new_context_current_s, i32* %queue_current_node_a, align 4

ST_6: queue_next_node_addr_1 (102)  [1/1] 0.00ns  loc: scheduler.cpp:49
:4  %queue_next_node_addr_1 = getelementptr [320 x i32]* %queue_next_node, i64 0, i64 %tmp_s

ST_6: StgValue_90 (103)  [1/1] 3.25ns  loc: scheduler.cpp:49
:5  store i32 %new_context_next_nod, i32* %queue_next_node_addr_1, align 4

ST_6: queue_state_addr_1 (104)  [1/1] 0.00ns  loc: scheduler.cpp:49
:6  %queue_state_addr_1 = getelementptr [320 x i32]* %queue_state, i64 0, i64 %tmp_s

ST_6: StgValue_92 (105)  [1/1] 3.25ns  loc: scheduler.cpp:49
:7  store i32 %new_context_state, i32* %queue_state_addr_1, align 4

ST_6: tmp_6 (106)  [1/1] 0.00ns  loc: scheduler.cpp:50
:8  %tmp_6 = zext i32 %history_head_ptr_loa_1 to i64

ST_6: history_current_node_3 (107)  [1/1] 0.00ns  loc: scheduler.cpp:50
:9  %history_current_node_3 = getelementptr [4096 x i32]* %history_current_node, i64 0, i64 %tmp_6

ST_6: StgValue_95 (108)  [1/1] 3.25ns  loc: scheduler.cpp:50
:10  store i32 %new_context_current_s, i32* %history_current_node_3, align 4

ST_6: history_next_node_ad_1 (109)  [1/1] 0.00ns  loc: scheduler.cpp:50
:11  %history_next_node_ad_1 = getelementptr [4096 x i32]* %history_next_node, i64 0, i64 %tmp_6

ST_6: StgValue_97 (110)  [1/1] 3.25ns  loc: scheduler.cpp:50
:12  store i32 %new_context_next_nod, i32* %history_next_node_ad_1, align 4

ST_6: history_state_addr (111)  [1/1] 0.00ns  loc: scheduler.cpp:50
:13  %history_state_addr = getelementptr [4096 x i32]* %history_state, i64 0, i64 %tmp_6

ST_6: StgValue_99 (112)  [1/1] 3.25ns  loc: scheduler.cpp:50
:14  store i32 %new_context_state, i32* %history_state_addr, align 4

ST_6: queue_head_ptr_3 (113)  [1/1] 2.90ns  loc: scheduler.cpp:51
:15  %queue_head_ptr_3 = add i32 %queue_head_ptr_load, 1

ST_6: history_head_ptr_1 (114)  [1/1] 2.90ns  loc: scheduler.cpp:52
:16  %history_head_ptr_1 = add i32 %history_head_ptr_loa_1, 1

ST_6: StgValue_102 (115)  [1/1] 1.59ns  loc: scheduler.cpp:52
:17  store i32 %history_head_ptr_1, i32* %history_head_ptr

ST_6: StgValue_103 (116)  [1/1] 1.59ns  loc: scheduler.cpp:51
:18  store i32 %queue_head_ptr_3, i32* %queue_head_ptr

ST_6: StgValue_104 (117)  [1/1] 0.00ns  loc: scheduler.cpp:54
:19  br label %._crit_edge.backedge

ST_6: StgValue_105 (119)  [1/1] 0.00ns
._crit_edge.backedge:0  br label %._crit_edge


 <State 7>: 6.52ns
ST_7: history_current_node_2 (79)  [1/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:8  %history_current_node_2 = load i32* %history_current_node_1, align 4

ST_7: tmp_10 (80)  [1/1] 3.26ns  loc: scheduler.cpp:40
_ifconv:9  %tmp_10 = icmp eq i32 %history_current_node_2, %new_context_current_s

ST_7: history_next_node_lo (82)  [1/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:11  %history_next_node_lo = load i32* %history_next_node_ad, align 4

ST_7: tmp_11 (83)  [1/1] 3.26ns  loc: scheduler.cpp:40
_ifconv:12  %tmp_11 = icmp eq i32 %history_next_node_lo, %new_context_next_nod

ST_7: history_state_load (85)  [1/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:14  %history_state_load = load i32* %history_state_addr_1, align 4

ST_7: tmp_12 (86)  [1/1] 3.26ns  loc: scheduler.cpp:40
_ifconv:15  %tmp_12 = icmp eq i32 %history_state_load, %new_context_state


 <State 8>: 8.28ns
ST_8: rev4 (73)  [1/1] 2.07ns  loc: scheduler.cpp:38
_ifconv:2  %rev4 = xor i1 %ult, true

ST_8: brmerge (74)  [1/1] 2.07ns  loc: scheduler.cpp:38
_ifconv:3  %brmerge = or i1 %rev4, %match_found

ST_8: not_not (75)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:4  %not_not = xor i1 %rev4, true

ST_8: match_found_0_mux (76)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:5  %match_found_0_mux = or i1 %match_found, %not_not

ST_8: sel_tmp (87)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node sel_tmp3)
_ifconv:16  %sel_tmp = xor i1 %brmerge, true

ST_8: tmp9 (88)  [1/1] 0.00ns  loc: scheduler.cpp:40 (grouped into LUT with out node sel_tmp3)
_ifconv:17  %tmp9 = and i1 %tmp_10, %sel_tmp

ST_8: tmp1 (89)  [1/1] 0.00ns  loc: scheduler.cpp:40 (grouped into LUT with out node sel_tmp3)
_ifconv:18  %tmp1 = and i1 %tmp_11, %tmp_12

ST_8: sel_tmp3 (90)  [1/1] 2.07ns  loc: scheduler.cpp:40 (out node of the LUT)
_ifconv:19  %sel_tmp3 = and i1 %tmp1, %tmp9

ST_8: sel_tmp4 (91)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:20  %sel_tmp4 = select i1 %brmerge, i1 %match_found_0_mux, i1 %sel_tmp3

ST_8: sel_tmp7_demorgan (92)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:21  %sel_tmp7_demorgan = or i1 %brmerge, %tmp_10

ST_8: match_found_1 (93)  [1/1] 2.07ns  loc: scheduler.cpp:38 (out node of the LUT)
_ifconv:22  %match_found_1 = and i1 %sel_tmp4, %sel_tmp7_demorgan

ST_8: StgValue_123 (94)  [1/1] 0.00ns  loc: scheduler.cpp:36
_ifconv:23  br label %3


 <State 9>: 5.33ns
ST_9: halted_flag (125)  [1/1] 0.00ns
.preheader:0  %halted_flag = phi i1 [ true, %.preheader.preheader ], [ %halted_flag_1, %.preheader.backedge ]

ST_9: i1 (126)  [1/1] 0.00ns
.preheader:1  %i1 = phi i6 [ 0, %.preheader.preheader ], [ %i_1, %.preheader.backedge ]

ST_9: exitcond (127)  [1/1] 3.88ns  loc: scheduler.cpp:63
.preheader:2  %exitcond = icmp eq i6 %i1, -32

ST_9: empty_5 (128)  [1/1] 0.00ns
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_9: i_1 (129)  [1/1] 2.31ns  loc: scheduler.cpp:63
.preheader:4  %i_1 = add i6 %i1, 1

ST_9: StgValue_129 (130)  [1/1] 0.00ns  loc: scheduler.cpp:63
.preheader:5  br i1 %exitcond, label %8, label %6

ST_9: tmp_5 (133)  [1/1] 0.00ns  loc: scheduler.cpp:66
:1  %tmp_5 = zext i6 %i1 to i64

ST_9: setup_interfaces_cor (134)  [1/1] 0.00ns  loc: scheduler.cpp:66
:2  %setup_interfaces_cor = getelementptr [32 x i1]* %setup_interfaces_core_halted_V, i64 0, i64 %tmp_5

ST_9: setup_interfaces_cor_1 (135)  [2/2] 2.32ns  loc: scheduler.cpp:66
:3  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_9: queue_head_ptr_2_loa_1 (165)  [1/1] 0.00ns  loc: scheduler.cpp:86
:0  %queue_head_ptr_2_loa_1 = load i32* %queue_head_ptr_2

ST_9: tmp_2 (166)  [1/1] 3.26ns  loc: scheduler.cpp:86
:1  %tmp_2 = icmp eq i32 %queue_head_ptr_2_loa_1, 0

ST_9: tmp_3 (167)  [1/1] 2.07ns  loc: scheduler.cpp:86
:2  %tmp_3 = and i1 %halted_flag, %tmp_2

ST_9: tmp_4 (168)  [1/1] 0.00ns  loc: scheduler.cpp:86
:3  %tmp_4 = zext i1 %tmp_3 to i32

ST_9: StgValue_137 (169)  [1/1] 0.00ns  loc: scheduler.cpp:86
:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %finished, i32 %tmp_4)

ST_9: StgValue_138 (170)  [1/1] 0.00ns  loc: scheduler.cpp:88
:5  ret void


 <State 10>: 6.15ns
ST_10: queue_head_ptr_2_loa (132)  [1/1] 0.00ns  loc: scheduler.cpp:67
:0  %queue_head_ptr_2_loa = load i32* %queue_head_ptr_2

ST_10: setup_interfaces_cor_1 (135)  [1/2] 2.32ns  loc: scheduler.cpp:66
:3  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_10: halted_flag_1 (136)  [1/1] 2.07ns  loc: scheduler.cpp:66
:4  %halted_flag_1 = and i1 %setup_interfaces_cor_1, %halted_flag

ST_10: tmp_7 (137)  [1/1] 3.26ns  loc: scheduler.cpp:67
:5  %tmp_7 = icmp ne i32 %queue_head_ptr_2_loa, 0

ST_10: demorgan (138)  [1/1] 2.07ns  loc: scheduler.cpp:67
:6  %demorgan = and i1 %setup_interfaces_cor_1, %tmp_7

ST_10: StgValue_144 (139)  [1/1] 0.00ns  loc: scheduler.cpp:67
:7  br i1 %demorgan, label %7, label %.preheader.backedge

ST_10: queue_head_ptr_1 (141)  [1/1] 2.90ns  loc: scheduler.cpp:71
:0  %queue_head_ptr_1 = add i32 %queue_head_ptr_2_loa, -1

ST_10: tmp_9 (142)  [1/1] 0.00ns  loc: scheduler.cpp:71
:1  %tmp_9 = zext i32 %queue_head_ptr_1 to i64

ST_10: queue_current_node_a_1 (143)  [1/1] 0.00ns  loc: scheduler.cpp:71
:2  %queue_current_node_a_1 = getelementptr [320 x i32]* %queue_current_node, i64 0, i64 %tmp_9

ST_10: new_context_current_1 (144)  [2/2] 3.25ns  loc: scheduler.cpp:71
:3  %new_context_current_1 = load i32* %queue_current_node_a_1, align 4

ST_10: queue_next_node_addr (145)  [1/1] 0.00ns  loc: scheduler.cpp:71
:4  %queue_next_node_addr = getelementptr [320 x i32]* %queue_next_node, i64 0, i64 %tmp_9

ST_10: new_context_next_nod_1 (146)  [2/2] 3.25ns  loc: scheduler.cpp:71
:5  %new_context_next_nod_1 = load i32* %queue_next_node_addr, align 4

ST_10: queue_state_addr (147)  [1/1] 0.00ns  loc: scheduler.cpp:71
:6  %queue_state_addr = getelementptr [320 x i32]* %queue_state, i64 0, i64 %tmp_9

ST_10: new_context_state_1 (148)  [2/2] 3.25ns  loc: scheduler.cpp:71
:7  %new_context_state_1 = load i32* %queue_state_addr, align 4


 <State 11>: 3.25ns
ST_11: new_context_current_1 (144)  [1/2] 3.25ns  loc: scheduler.cpp:71
:3  %new_context_current_1 = load i32* %queue_current_node_a_1, align 4

ST_11: new_context_next_nod_1 (146)  [1/2] 3.25ns  loc: scheduler.cpp:71
:5  %new_context_next_nod_1 = load i32* %queue_next_node_addr, align 4

ST_11: new_context_state_1 (148)  [1/2] 3.25ns  loc: scheduler.cpp:71
:7  %new_context_state_1 = load i32* %queue_state_addr, align 4


 <State 12>: 3.25ns
ST_12: tmp_14 (149)  [1/1] 0.00ns  loc: scheduler.cpp:77
:8  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)

ST_12: StgValue_157 (150)  [1/1] 0.00ns  loc: scheduler.cpp:78
:9  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str8) nounwind

ST_12: setup_interfaces_con (151)  [1/1] 0.00ns  loc: scheduler.cpp:79
:10  %setup_interfaces_con = getelementptr [32 x i32]* %setup_interfaces_context_current_node, i64 0, i64 %tmp_5

ST_12: StgValue_159 (152)  [1/1] 3.25ns  loc: scheduler.cpp:79
:11  store i32 %new_context_current_1, i32* %setup_interfaces_con, align 4

ST_12: setup_interfaces_con_1 (153)  [1/1] 0.00ns  loc: scheduler.cpp:79
:12  %setup_interfaces_con_1 = getelementptr [32 x i32]* %setup_interfaces_context_next_node, i64 0, i64 %tmp_5

ST_12: StgValue_161 (154)  [1/1] 3.25ns  loc: scheduler.cpp:79
:13  store i32 %new_context_next_nod_1, i32* %setup_interfaces_con_1, align 4

ST_12: setup_interfaces_con_2 (155)  [1/1] 0.00ns  loc: scheduler.cpp:79
:14  %setup_interfaces_con_2 = getelementptr [32 x i32]* %setup_interfaces_context_state, i64 0, i64 %tmp_5

ST_12: StgValue_163 (156)  [1/1] 3.25ns  loc: scheduler.cpp:79
:15  store i32 %new_context_state_1, i32* %setup_interfaces_con_2, align 4

ST_12: setup_interfaces_res (157)  [1/1] 0.00ns  loc: scheduler.cpp:80
:16  %setup_interfaces_res = getelementptr [32 x i1]* %setup_interfaces_restart_V, i64 0, i64 %tmp_5

ST_12: StgValue_165 (158)  [1/1] 2.32ns  loc: scheduler.cpp:82
:17  store i1 false, i1* %setup_interfaces_res, align 1

ST_12: empty_6 (159)  [1/1] 0.00ns  loc: scheduler.cpp:83
:18  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_14)


 <State 13>: 1.59ns
ST_13: StgValue_167 (160)  [1/1] 1.59ns  loc: scheduler.cpp:72
:19  store i32 %queue_head_ptr_1, i32* %queue_head_ptr_2

ST_13: StgValue_168 (161)  [1/1] 0.00ns  loc: scheduler.cpp:84
:20  br label %.preheader.backedge

ST_13: StgValue_169 (163)  [1/1] 0.00ns
.preheader.backedge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sched_interfaces_context_current_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_context_next_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_context_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_schedule_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_ack_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_current_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_next_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_restart_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_core_halted_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
queue_head_ptr         (alloca           ) [ 01111111100000]
history_head_ptr       (alloca           ) [ 01111111100000]
StgValue_16            (specbitsmap      ) [ 00000000000000]
StgValue_17            (specbitsmap      ) [ 00000000000000]
StgValue_18            (specbitsmap      ) [ 00000000000000]
StgValue_19            (specbitsmap      ) [ 00000000000000]
StgValue_20            (specbitsmap      ) [ 00000000000000]
StgValue_21            (specbitsmap      ) [ 00000000000000]
StgValue_22            (specbitsmap      ) [ 00000000000000]
StgValue_23            (specbitsmap      ) [ 00000000000000]
StgValue_24            (specbitsmap      ) [ 00000000000000]
StgValue_25            (specbitsmap      ) [ 00000000000000]
StgValue_26            (specbitsmap      ) [ 00000000000000]
StgValue_27            (spectopmodule    ) [ 00000000000000]
history_current_node   (alloca           ) [ 00111111100000]
history_next_node      (alloca           ) [ 00111111100000]
history_state          (alloca           ) [ 00111111100000]
queue_current_node     (alloca           ) [ 00111111111111]
queue_next_node        (alloca           ) [ 00111111111111]
queue_state            (alloca           ) [ 00111111111111]
StgValue_34            (store            ) [ 00000000000000]
StgValue_35            (store            ) [ 00000000000000]
StgValue_36            (br               ) [ 01111111100000]
i                      (phi              ) [ 00100000000000]
queue_head_ptr_load    (load             ) [ 00011111100000]
exitcond1              (icmp             ) [ 00111111100000]
empty                  (speclooptripcount) [ 00000000000000]
i_2                    (add              ) [ 01111111100000]
StgValue_42            (br               ) [ 00000000000000]
tmp                    (zext             ) [ 00011100000000]
sched_interfaces_sch   (getelementptr    ) [ 00010000000000]
queue_head_ptr_2       (alloca           ) [ 00111111111111]
StgValue_47            (store            ) [ 00000000000000]
StgValue_48            (br               ) [ 00111111111111]
sched_interfaces_sch_1 (load             ) [ 00000000000000]
tmp_1                  (icmp             ) [ 00000000000000]
or_cond                (and              ) [ 00111111100000]
StgValue_52            (br               ) [ 00000000000000]
sched_interfaces_con   (getelementptr    ) [ 00001000000000]
sched_interfaces_con_1 (getelementptr    ) [ 00001000000000]
sched_interfaces_con_2 (getelementptr    ) [ 00001000000000]
new_context_current_s  (load             ) [ 00110111100000]
new_context_next_nod   (load             ) [ 00110111100000]
new_context_state      (load             ) [ 00110111100000]
tmp_13                 (specregionbegin  ) [ 00000000000000]
StgValue_63            (specprotocol     ) [ 00000000000000]
sched_interfaces_ack   (getelementptr    ) [ 00000000000000]
StgValue_65            (store            ) [ 00000000000000]
empty_3                (specregionend    ) [ 00000000000000]
StgValue_67            (br               ) [ 00111111100000]
match_found            (phi              ) [ 00110011100000]
j                      (phi              ) [ 00000010000000]
j_cast                 (zext             ) [ 00000000000000]
exitcond2              (icmp             ) [ 00111111100000]
empty_4                (speclooptripcount) [ 00000000000000]
j_1                    (add              ) [ 00111111100000]
StgValue_74            (br               ) [ 00000000000000]
history_head_ptr_loa   (load             ) [ 00000000000000]
ult                    (icmp             ) [ 00000001100000]
tmp_8                  (zext             ) [ 00000000000000]
history_current_node_1 (getelementptr    ) [ 00000001000000]
history_next_node_ad   (getelementptr    ) [ 00000001000000]
history_state_addr_1   (getelementptr    ) [ 00000001000000]
StgValue_84            (br               ) [ 00000000000000]
history_head_ptr_loa_1 (load             ) [ 00000000000000]
tmp_s                  (zext             ) [ 00000000000000]
queue_current_node_a   (getelementptr    ) [ 00000000000000]
StgValue_88            (store            ) [ 00000000000000]
queue_next_node_addr_1 (getelementptr    ) [ 00000000000000]
StgValue_90            (store            ) [ 00000000000000]
queue_state_addr_1     (getelementptr    ) [ 00000000000000]
StgValue_92            (store            ) [ 00000000000000]
tmp_6                  (zext             ) [ 00000000000000]
history_current_node_3 (getelementptr    ) [ 00000000000000]
StgValue_95            (store            ) [ 00000000000000]
history_next_node_ad_1 (getelementptr    ) [ 00000000000000]
StgValue_97            (store            ) [ 00000000000000]
history_state_addr     (getelementptr    ) [ 00000000000000]
StgValue_99            (store            ) [ 00000000000000]
queue_head_ptr_3       (add              ) [ 00000000000000]
history_head_ptr_1     (add              ) [ 00000000000000]
StgValue_102           (store            ) [ 00000000000000]
StgValue_103           (store            ) [ 00000000000000]
StgValue_104           (br               ) [ 00000000000000]
StgValue_105           (br               ) [ 01111111100000]
history_current_node_2 (load             ) [ 00000000000000]
tmp_10                 (icmp             ) [ 00000000100000]
history_next_node_lo   (load             ) [ 00000000000000]
tmp_11                 (icmp             ) [ 00000000100000]
history_state_load     (load             ) [ 00000000000000]
tmp_12                 (icmp             ) [ 00000000100000]
rev4                   (xor              ) [ 00000000000000]
brmerge                (or               ) [ 00000000000000]
not_not                (xor              ) [ 00000000000000]
match_found_0_mux      (or               ) [ 00000000000000]
sel_tmp                (xor              ) [ 00000000000000]
tmp9                   (and              ) [ 00000000000000]
tmp1                   (and              ) [ 00000000000000]
sel_tmp3               (and              ) [ 00000000000000]
sel_tmp4               (select           ) [ 00000000000000]
sel_tmp7_demorgan      (or               ) [ 00000000000000]
match_found_1          (and              ) [ 00111111100000]
StgValue_123           (br               ) [ 00111111100000]
halted_flag            (phi              ) [ 00000000011000]
i1                     (phi              ) [ 00000000010000]
exitcond               (icmp             ) [ 00000000011111]
empty_5                (speclooptripcount) [ 00000000000000]
i_1                    (add              ) [ 00100000011111]
StgValue_129           (br               ) [ 00000000000000]
tmp_5                  (zext             ) [ 00000000001110]
setup_interfaces_cor   (getelementptr    ) [ 00000000001000]
queue_head_ptr_2_loa_1 (load             ) [ 00000000000000]
tmp_2                  (icmp             ) [ 00000000000000]
tmp_3                  (and              ) [ 00000000000000]
tmp_4                  (zext             ) [ 00000000000000]
StgValue_137           (write            ) [ 00000000000000]
StgValue_138           (ret              ) [ 00000000000000]
queue_head_ptr_2_loa   (load             ) [ 00000000000000]
setup_interfaces_cor_1 (load             ) [ 00000000000000]
halted_flag_1          (and              ) [ 00100000010111]
tmp_7                  (icmp             ) [ 00000000000000]
demorgan               (and              ) [ 00000000011111]
StgValue_144           (br               ) [ 00000000000000]
queue_head_ptr_1       (add              ) [ 00000000000111]
tmp_9                  (zext             ) [ 00000000000000]
queue_current_node_a_1 (getelementptr    ) [ 00000000000100]
queue_next_node_addr   (getelementptr    ) [ 00000000000100]
queue_state_addr       (getelementptr    ) [ 00000000000100]
new_context_current_1  (load             ) [ 00000000000010]
new_context_next_nod_1 (load             ) [ 00000000000010]
new_context_state_1    (load             ) [ 00000000000010]
tmp_14                 (specregionbegin  ) [ 00000000000000]
StgValue_157           (specprotocol     ) [ 00000000000000]
setup_interfaces_con   (getelementptr    ) [ 00000000000000]
StgValue_159           (store            ) [ 00000000000000]
setup_interfaces_con_1 (getelementptr    ) [ 00000000000000]
StgValue_161           (store            ) [ 00000000000000]
setup_interfaces_con_2 (getelementptr    ) [ 00000000000000]
StgValue_163           (store            ) [ 00000000000000]
setup_interfaces_res   (getelementptr    ) [ 00000000000000]
StgValue_165           (store            ) [ 00000000000000]
empty_6                (specregionend    ) [ 00000000000000]
StgValue_167           (store            ) [ 00000000000000]
StgValue_168           (br               ) [ 00000000000000]
StgValue_169           (br               ) [ 00100000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sched_interfaces_context_current_node">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_current_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sched_interfaces_context_next_node">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_next_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sched_interfaces_context_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sched_interfaces_schedule_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_schedule_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sched_interfaces_ack_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_ack_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="setup_interfaces_context_current_node">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_current_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="setup_interfaces_context_next_node">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_next_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="setup_interfaces_context_state">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_state"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="setup_interfaces_restart_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_restart_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="setup_interfaces_core_halted_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_core_halted_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="finished">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scheduler_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="queue_head_ptr_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_head_ptr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="history_head_ptr_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_head_ptr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="history_current_node_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_current_node/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="history_next_node_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_next_node/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="history_state_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_state/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="queue_current_node_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_current_node/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="queue_next_node_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_next_node/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="queue_state_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_state/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="queue_head_ptr_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_head_ptr_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_137_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_137/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sched_interfaces_sch_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_sch/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sched_interfaces_sch_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sched_interfaces_con_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="1"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_current_s/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sched_interfaces_con_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="1"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_next_nod/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sched_interfaces_con_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="1"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con_2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_state/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sched_interfaces_ack_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="3"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_ack/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_65_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="history_current_node_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="13" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_current_node_1/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="history_current_node_2/6 StgValue_95/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="history_next_node_ad_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="13" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_next_node_ad/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="history_next_node_lo/6 StgValue_97/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="history_state_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="13" slack="0"/>
<pin id="206" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_state_addr_1/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="history_state_load/6 StgValue_99/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="queue_current_node_a_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_current_node_a/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_88/6 new_context_current_1/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="queue_next_node_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_next_node_addr_1/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_90/6 new_context_next_nod_1/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="queue_state_addr_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_state_addr_1/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_92/6 new_context_state_1/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="history_current_node_3_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_current_node_3/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="history_next_node_ad_1_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_next_node_ad_1/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="history_state_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_state_addr/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="setup_interfaces_cor_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_cor/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="setup_interfaces_cor_1/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="queue_current_node_a_1_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_current_node_a_1/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="queue_next_node_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_next_node_addr/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="queue_state_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_state_addr/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="setup_interfaces_con_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="3"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="StgValue_159_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="setup_interfaces_con_1_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="3"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con_1/12 "/>
</bind>
</comp>

<comp id="319" class="1004" name="StgValue_161_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="setup_interfaces_con_2_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="3"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con_2/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="StgValue_163_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="setup_interfaces_res_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="3"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_res/12 "/>
</bind>
</comp>

<comp id="343" class="1004" name="StgValue_165_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/12 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="1"/>
<pin id="351" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="match_found_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="match_found (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="match_found_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="match_found/6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="j_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="1"/>
<pin id="374" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="j_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="13" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="383" class="1005" name="halted_flag_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="halted_flag (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="halted_flag_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="1" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="halted_flag/9 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="i1_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="5"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="history_head_ptr_loa/6 history_head_ptr_loa_1/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_head_ptr_2_loa_1/9 queue_head_ptr_2_loa/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="StgValue_34_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="StgValue_35_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="queue_head_ptr_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_head_ptr_load/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="exitcond1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="i_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_47_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_cond_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="j_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="13" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="exitcond2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="13" slack="0"/>
<pin id="464" dir="0" index="1" bw="13" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="j_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="ult_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="13" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_s_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="4"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="queue_head_ptr_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="4"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_head_ptr_3/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="history_head_ptr_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="history_head_ptr_1/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="StgValue_102_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="5"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="StgValue_103_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="5"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_10_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="3"/>
<pin id="524" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_11_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="3"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_12_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="3"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="rev4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="2"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="brmerge_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="2"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="not_not_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_not/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="match_found_0_mux_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="2"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="match_found_0_mux/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sel_tmp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp9_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="1" slack="1"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sel_tmp3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sel_tmp4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sel_tmp7_demorgan_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="1"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7_demorgan/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="match_found_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="match_found_1/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="exitcond_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="0"/>
<pin id="601" dir="0" index="1" bw="6" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="i_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="halted_flag_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="1"/>
<pin id="636" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="halted_flag_1/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_7_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="demorgan_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="demorgan/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="queue_head_ptr_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_head_ptr_1/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="StgValue_167_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="3"/>
<pin id="666" dir="0" index="1" bw="32" slack="5"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/13 "/>
</bind>
</comp>

<comp id="668" class="1005" name="queue_head_ptr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="queue_head_ptr "/>
</bind>
</comp>

<comp id="675" class="1005" name="history_head_ptr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="history_head_ptr "/>
</bind>
</comp>

<comp id="682" class="1005" name="queue_head_ptr_load_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_head_ptr_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="705" class="1005" name="sched_interfaces_sch_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_sch "/>
</bind>
</comp>

<comp id="710" class="1005" name="queue_head_ptr_2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="queue_head_ptr_2 "/>
</bind>
</comp>

<comp id="717" class="1005" name="or_cond_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="3"/>
<pin id="719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="721" class="1005" name="sched_interfaces_con_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con "/>
</bind>
</comp>

<comp id="726" class="1005" name="sched_interfaces_con_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="sched_interfaces_con_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="1"/>
<pin id="733" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="new_context_current_s_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2"/>
<pin id="738" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_current_s "/>
</bind>
</comp>

<comp id="743" class="1005" name="new_context_next_nod_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2"/>
<pin id="745" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_next_nod "/>
</bind>
</comp>

<comp id="750" class="1005" name="new_context_state_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_state "/>
</bind>
</comp>

<comp id="760" class="1005" name="j_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="13" slack="0"/>
<pin id="762" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="ult_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="2"/>
<pin id="767" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="770" class="1005" name="history_current_node_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="12" slack="1"/>
<pin id="772" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="history_current_node_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="history_next_node_ad_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="1"/>
<pin id="777" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="history_next_node_ad "/>
</bind>
</comp>

<comp id="780" class="1005" name="history_state_addr_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="12" slack="1"/>
<pin id="782" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="history_state_addr_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_10_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_11_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_12_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="801" class="1005" name="match_found_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="match_found_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="i_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="0"/>
<pin id="811" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_5_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="3"/>
<pin id="816" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="822" class="1005" name="setup_interfaces_cor_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="setup_interfaces_cor "/>
</bind>
</comp>

<comp id="827" class="1005" name="halted_flag_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="halted_flag_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="demorgan_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="3"/>
<pin id="834" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="demorgan "/>
</bind>
</comp>

<comp id="836" class="1005" name="queue_head_ptr_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="3"/>
<pin id="838" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_head_ptr_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="queue_current_node_a_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="9" slack="1"/>
<pin id="843" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="queue_current_node_a_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="queue_next_node_addr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="9" slack="1"/>
<pin id="848" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="queue_next_node_addr "/>
</bind>
</comp>

<comp id="851" class="1005" name="queue_state_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="9" slack="1"/>
<pin id="853" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="queue_state_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="new_context_current_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_current_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="new_context_next_nod_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_next_nod_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="new_context_state_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_state_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="293" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="364" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="68" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="416"><net_src comp="32" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="353" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="353" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="353" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="446"><net_src comp="422" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="126" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="376" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="376" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="376" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="458" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="406" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="376" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="490"><net_src comp="487" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="496"><net_src comp="406" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="406" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="22" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="500" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="186" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="197" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="208" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="360" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="536" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="360" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="541" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="68" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="565" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="541" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="553" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="574" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="541" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="580" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="399" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="36" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="399" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="42" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="399" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="620"><net_src comp="409" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="387" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="637"><net_src comp="274" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="383" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="409" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="32" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="274" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="409" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="72" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="671"><net_src comp="76" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="678"><net_src comp="80" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="685"><net_src comp="422" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="695"><net_src comp="431" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="700"><net_src comp="437" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="708"><net_src comp="119" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="713"><net_src comp="108" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="720"><net_src comp="452" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="131" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="729"><net_src comp="143" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="734"><net_src comp="155" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="739"><net_src comp="138" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="746"><net_src comp="150" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="753"><net_src comp="162" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="763"><net_src comp="468" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="768"><net_src comp="474" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="773"><net_src comp="180" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="778"><net_src comp="191" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="783"><net_src comp="202" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="788"><net_src comp="521" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="794"><net_src comp="526" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="799"><net_src comp="531" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="804"><net_src comp="593" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="812"><net_src comp="605" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="817"><net_src comp="611" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="825"><net_src comp="267" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="830"><net_src comp="633" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="835"><net_src comp="645" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="651" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="844"><net_src comp="279" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="849"><net_src comp="286" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="854"><net_src comp="293" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="859"><net_src comp="219" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="864"><net_src comp="230" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="869"><net_src comp="241" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="331" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sched_interfaces_ack_V | {5 }
	Port: setup_interfaces_context_current_node | {12 }
	Port: setup_interfaces_context_next_node | {12 }
	Port: setup_interfaces_context_state | {12 }
	Port: setup_interfaces_restart_V | {12 }
	Port: finished | {9 }
 - Input state : 
	Port: scheduler : sched_interfaces_context_current_node | {3 4 }
	Port: scheduler : sched_interfaces_context_next_node | {3 4 }
	Port: scheduler : sched_interfaces_context_state | {3 4 }
	Port: scheduler : sched_interfaces_schedule_V | {2 3 }
	Port: scheduler : setup_interfaces_core_halted_V | {9 10 }
  - Chain level:
	State 1
		StgValue_34 : 1
		StgValue_35 : 1
	State 2
		exitcond1 : 1
		i_2 : 1
		StgValue_42 : 2
		tmp : 1
		sched_interfaces_sch : 2
		sched_interfaces_sch_1 : 3
		StgValue_47 : 1
	State 3
		or_cond : 1
		StgValue_52 : 1
		new_context_current_s : 1
		new_context_next_nod : 1
		new_context_state : 1
	State 4
	State 5
		StgValue_65 : 1
		empty_3 : 1
	State 6
		j_cast : 1
		exitcond2 : 1
		j_1 : 1
		StgValue_74 : 2
		ult : 2
		tmp_8 : 1
		history_current_node_1 : 2
		history_current_node_2 : 3
		history_next_node_ad : 2
		history_next_node_lo : 3
		history_state_addr_1 : 2
		history_state_load : 3
		StgValue_84 : 1
		queue_current_node_a : 1
		StgValue_88 : 2
		queue_next_node_addr_1 : 1
		StgValue_90 : 2
		queue_state_addr_1 : 1
		StgValue_92 : 2
		tmp_6 : 1
		history_current_node_3 : 2
		StgValue_95 : 3
		history_next_node_ad_1 : 2
		StgValue_97 : 3
		history_state_addr : 2
		StgValue_99 : 3
		history_head_ptr_1 : 1
		StgValue_102 : 2
		StgValue_103 : 1
	State 7
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 1
	State 8
		match_found_1 : 1
	State 9
		exitcond : 1
		i_1 : 1
		StgValue_129 : 2
		tmp_5 : 1
		setup_interfaces_cor : 2
		setup_interfaces_cor_1 : 3
		tmp_2 : 1
		tmp_3 : 2
		tmp_4 : 2
		StgValue_137 : 3
	State 10
		halted_flag_1 : 1
		tmp_7 : 1
		demorgan : 2
		StgValue_144 : 2
		queue_head_ptr_1 : 1
		tmp_9 : 2
		queue_current_node_a_1 : 3
		new_context_current_1 : 4
		queue_next_node_addr : 3
		new_context_next_nod_1 : 4
		queue_state_addr : 3
		new_context_state_1 : 4
	State 11
	State 12
		StgValue_159 : 1
		StgValue_161 : 1
		StgValue_163 : 1
		StgValue_165 : 1
		empty_6 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         i_2_fu_431        |    23   |    11   |
|          |         j_1_fu_468        |    44   |    18   |
|    add   |  queue_head_ptr_3_fu_500  |   101   |    37   |
|          | history_head_ptr_1_fu_505 |   101   |    37   |
|          |         i_1_fu_605        |    23   |    11   |
|          |  queue_head_ptr_1_fu_651  |   101   |    37   |
|----------|---------------------------|---------|---------|
|          |      exitcond1_fu_425     |    0    |    3    |
|          |        tmp_1_fu_447       |    0    |    16   |
|          |      exitcond2_fu_462     |    0    |    7    |
|          |         ult_fu_474        |    0    |    16   |
|   icmp   |       tmp_10_fu_521       |    0    |    16   |
|          |       tmp_11_fu_526       |    0    |    16   |
|          |       tmp_12_fu_531       |    0    |    16   |
|          |      exitcond_fu_599      |    0    |    3    |
|          |        tmp_2_fu_616       |    0    |    16   |
|          |        tmp_7_fu_639       |    0    |    16   |
|----------|---------------------------|---------|---------|
|          |       or_cond_fu_452      |    0    |    2    |
|          |        tmp9_fu_565        |    0    |    2    |
|          |        tmp1_fu_570        |    0    |    2    |
|    and   |      sel_tmp3_fu_574      |    0    |    2    |
|          |    match_found_1_fu_593   |    0    |    2    |
|          |        tmp_3_fu_622       |    0    |    2    |
|          |    halted_flag_1_fu_633   |    0    |    2    |
|          |      demorgan_fu_645      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |        rev4_fu_536        |    0    |    2    |
|    xor   |       not_not_fu_547      |    0    |    2    |
|          |       sel_tmp_fu_559      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |       brmerge_fu_541      |    0    |    2    |
|    or    |  match_found_0_mux_fu_553 |    0    |    2    |
|          |  sel_tmp7_demorgan_fu_588 |    0    |    2    |
|----------|---------------------------|---------|---------|
|  select  |      sel_tmp4_fu_580      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   write  | StgValue_137_write_fu_112 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_437        |    0    |    0    |
|          |       j_cast_fu_458       |    0    |    0    |
|          |        tmp_8_fu_480       |    0    |    0    |
|   zext   |        tmp_s_fu_487       |    0    |    0    |
|          |        tmp_6_fu_493       |    0    |    0    |
|          |        tmp_5_fu_611       |    0    |    0    |
|          |        tmp_4_fu_628       |    0    |    0    |
|          |        tmp_9_fu_657       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |   393   |   306   |
|----------|---------------------------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|history_current_node|    8   |    0   |    0   |
|  history_next_node |    8   |    0   |    0   |
|    history_state   |    8   |    0   |    0   |
| queue_current_node |    1   |    0   |    0   |
|   queue_next_node  |    1   |    0   |    0   |
|     queue_state    |    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   27   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       demorgan_reg_832       |    1   |
|     halted_flag_1_reg_827    |    1   |
|      halted_flag_reg_383     |    1   |
|history_current_node_1_reg_770|   12   |
|   history_head_ptr_reg_675   |   32   |
| history_next_node_ad_reg_775 |   12   |
| history_state_addr_1_reg_780 |   12   |
|          i1_reg_395          |    6   |
|          i_1_reg_809         |    6   |
|          i_2_reg_692         |    6   |
|           i_reg_349          |    6   |
|          j_1_reg_760         |   13   |
|           j_reg_372          |   13   |
|     match_found_1_reg_801    |    1   |
|      match_found_reg_360     |    1   |
| new_context_current_1_reg_856|   32   |
| new_context_current_s_reg_736|   32   |
|new_context_next_nod_1_reg_861|   32   |
| new_context_next_nod_reg_743 |   32   |
|  new_context_state_1_reg_866 |   32   |
|   new_context_state_reg_750  |   32   |
|        or_cond_reg_717       |    1   |
|queue_current_node_a_1_reg_841|    9   |
|   queue_head_ptr_1_reg_836   |   32   |
|   queue_head_ptr_2_reg_710   |   32   |
|  queue_head_ptr_load_reg_682 |   32   |
|    queue_head_ptr_reg_668    |   32   |
| queue_next_node_addr_reg_846 |    9   |
|   queue_state_addr_reg_851   |    9   |
|sched_interfaces_con_1_reg_726|    5   |
|sched_interfaces_con_2_reg_731|    5   |
| sched_interfaces_con_reg_721 |    5   |
| sched_interfaces_sch_reg_705 |    5   |
| setup_interfaces_cor_reg_822 |    5   |
|        tmp_10_reg_785        |    1   |
|        tmp_11_reg_791        |    1   |
|        tmp_12_reg_796        |    1   |
|         tmp_5_reg_814        |   64   |
|          tmp_reg_697         |   64   |
|          ult_reg_765         |    1   |
+------------------------------+--------+
|             Total            |   628  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_126  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_138  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_150  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_162  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_186  |  p0  |   3  |  12  |   36   ||    15   |
|  grp_access_fu_197  |  p0  |   3  |  12  |   36   ||    15   |
|  grp_access_fu_208  |  p0  |   3  |  12  |   36   ||    15   |
|  grp_access_fu_219  |  p0  |   3  |   9  |   27   ||    15   |
|  grp_access_fu_230  |  p0  |   3  |   9  |   27   ||    15   |
|  grp_access_fu_241  |  p0  |   3  |   9  |   27   ||    15   |
|  grp_access_fu_274  |  p0  |   2  |   5  |   10   ||    9    |
| match_found_reg_360 |  p0  |   2  |   1  |    2   ||    9    |
| halted_flag_reg_383 |  p0  |   2  |   1  |    2   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   243  ||  21.754 ||   153   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   393  |   306  |
|   Memory  |   27   |    -   |    0   |    0   |
|Multiplexer|    -   |   21   |    -   |   153  |
|  Register |    -   |    -   |   628  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |   21   |  1021  |   459  |
+-----------+--------+--------+--------+--------+
