From: Chris Myers <atacs-bugs@vlsigroup.ece.utah.edu>
To: zhen.zhang@utah.edu
Subject: Re: FEATURE: In VHDL compiler, replace "maybe" by "true" in the enabling condition (PR#6323)
Date: Sun Sep 13 05:17:21 2015

I think this is fixed now.  Namely, when you import an LPN with maybe's in it,
the SBML generated will 
convert to true.

Please test.

Chris
