

================================================================
== Vitis HLS Report for 'castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.579 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       32|  0.620 us|  0.640 us|   31|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONVERT_ARRAY_TO_STREAM_LOOP  |       31|       31|         1|          1|          1|    32|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|     106|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |t_fu_157_p2               |         +|   0|  0|  12|           5|           1|
    |io_acc_block_signal_op17  |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op20  |       and|   0|  0|   2|           1|           1|
    |icmp_ln73_fu_163_p2       |      icmp|   0|  0|   9|           5|           2|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  29|          14|           7|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |casted_output_blk_n        |   9|          2|    1|          2|
    |p_inData_0_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_02_blk_n  |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_blk_n   |   9|          2|    1|          2|
    |t1_reg_102                 |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  77|         17|   12|         25|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |t1_reg_102   |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                             Source Object                                            |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|p_inData_0_0_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read      |  out|    1|     ap_fifo|                                                                                    p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout     |   in|   22|     ap_fifo|                                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n  |   in|    1|     ap_fifo|                                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read     |  out|    1|     ap_fifo|                                                                                   p_inData_0_0_0_0_01|       pointer|
|p_inData_0_1_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read      |  out|    1|     ap_fifo|                                                                                    p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_02_dout     |   in|   22|     ap_fifo|                                                                                   p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_empty_n  |   in|    1|     ap_fifo|                                                                                   p_inData_0_1_0_0_02|       pointer|
|p_inData_0_1_0_0_02_read     |  out|    1|     ap_fifo|                                                                                   p_inData_0_1_0_0_02|       pointer|
|casted_output_din            |  out|  128|     ap_fifo|                                                                                         casted_output|       pointer|
|casted_output_full_n         |   in|    1|     ap_fifo|                                                                                         casted_output|       pointer|
|casted_output_write          |  out|    1|     ap_fifo|                                                                                         casted_output|       pointer|
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------------------------------+--------------+

