
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.002906    0.014294    0.007499    2.007499 ^ rst_n (in)
                                                         rst_n (net)
                      0.014294    0.000000    2.007499 ^ input10/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003730    0.039759    0.053366    2.060866 ^ input10/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net10 (net)
                      0.039759    0.000049    2.060915 ^ fanout31/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.025242    0.108679    0.123653    2.184568 ^ fanout31/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net31 (net)
                      0.108679    0.000147    2.184715 ^ fanout30/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.031512    0.134106    0.157062    2.341777 ^ fanout30/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net30 (net)
                      0.134109    0.000558    2.342335 ^ _314_/B (sky130_fd_sc_hd__and2b_2)
    10    0.042000    0.159370    0.201548    2.543883 ^ _314_/X (sky130_fd_sc_hd__and2b_2)
                                                         _157_ (net)
                      0.159444    0.001636    2.545520 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002418    0.036505    0.189410    2.734930 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                                         _072_ (net)
                      0.036505    0.000026    2.734955 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003292    0.040306    0.364965    3.099921 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net52 (net)
                      0.040306    0.000048    3.099969 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                              3.099969   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.017218    0.062484    0.042502   10.042502 ^ clk (in)
                                                         clk (net)
                      0.062490    0.000000   10.042502 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.079390    0.073556    0.127367   10.169868 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073565    0.000871   10.170740 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.032178    0.040054    0.104532   10.275272 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_3_6__leaf_clk (net)
                      0.040055    0.000345   10.275617 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   10.025617   clock uncertainty
                                  0.000000   10.025617   clock reconvergence pessimism
                                 -0.072194    9.953424   library setup time
                                              9.953424   data required time
---------------------------------------------------------------------------------------------
                                              9.953424   data required time
                                             -3.099969   data arrival time
---------------------------------------------------------------------------------------------
                                              6.853455   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_3_2__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_3__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_1__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_5__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_6__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 clkload3/Y
 clkload4/X
 clkload5/X
 clkload6/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 8 unclocked register/latch pins.
  _461_/GATE_N
  _462_/GATE_N
  _463_/GATE_N
  _464_/GATE_N
  _465_/GATE_N
  _466_/GATE_N
  _467_/GATE_N
  _468_/GATE_N
Warning: There are 8 unconstrained endpoints.
  _461_/D
  _462_/D
  _463_/D
  _464_/D
  _465_/D
  _466_/D
  _467_/D
  _468_/D
