$date
	Sat Aug 28 11:08:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_regCTRL $end
$var reg 1 ! clk $end
$var reg 1 " en $end
$var reg 5 # p [4:0] $end
$var reg 1 $ resetn $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 5 % inp [4:0] $end
$var wire 1 $ resetn $end
$var reg 5 & flags [4:0] $end
$upscope $end
$scope task enableEnable $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
bx #
x"
1!
$end
#10000
0!
#20000
1!
#22000
b0 &
0$
#30000
0!
#32000
bx &
1"
1$
#40000
b1100 &
b1100 #
b1100 %
1!
#50000
0!
#60000
b1000 &
b1000 #
b1000 %
1!
#70000
0!
#80000
b10001 &
b10001 #
b10001 %
1!
#82000
