

================================================================
== Vitis HLS Report for 'merge_sort_1'
================================================================
* Date:           Sat Apr 22 15:43:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   312502|   312502|  3.125 ms|  3.125 ms|  312502|  312502|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1  |   312500|   312500|         2|          1|          1|  312500|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      294|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      112|    -|
|Register             |        -|     -|      171|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      171|      406|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_121_p2          |         +|   0|  0|  26|          19|           1|
    |j_191_fu_167_p2            |         +|   0|  0|  39|          32|           1|
    |j_fu_219_p2                |         +|   0|  0|  39|          32|           1|
    |k_191_fu_178_p2            |         +|   0|  0|  39|          32|           1|
    |k_fu_209_p2                |         +|   0|  0|  39|          32|           1|
    |and_ln12_fu_149_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_161_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_114           |       and|   0|  0|   2|           1|           1|
    |ap_condition_257           |       and|   0|  0|   2|           1|           1|
    |ap_condition_261           |       and|   0|  0|   2|           1|           1|
    |ap_condition_267           |       and|   0|  0|   2|           1|           1|
    |ap_condition_271           |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_63_fu_143_p2     |      icmp|   0|  0|  20|          32|          18|
    |icmp_ln12_fu_137_p2        |      icmp|   0|  0|  20|          32|          18|
    |icmp_ln13_fu_203_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln25_fu_155_p2        |      icmp|   0|  0|  20|          32|          18|
    |icmp_ln9_fu_115_p2         |      icmp|   0|  0|  14|          19|          19|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 294|         303|         120|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_138   |   9|          2|   19|         38|
    |ap_sig_allocacmp_j_190   |  14|          3|   32|         96|
    |ap_sig_allocacmp_k_190   |  14|          3|   32|         96|
    |i_fu_38                  |   9|          2|   19|         38|
    |j_01_fu_46               |  20|          4|   32|        128|
    |k_02_fu_42               |  14|          3|   32|         96|
    |output_r_d0              |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 112|         24|  200|        592|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln12_reg_281         |   1|   0|    1|          0|
    |and_ln25_reg_285         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_138_reg_253            |  19|   0|   19|          0|
    |i_fu_38                  |  19|   0|   19|          0|
    |j_01_fu_46               |  32|   0|   32|          0|
    |j_190_reg_263            |  32|   0|   32|          0|
    |k_02_fu_42               |  32|   0|   32|          0|
    |k_190_reg_258            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 171|   0|  171|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|input1_address0    |  out|   23|   ap_memory|        input1|         array|
|input1_ce0         |  out|    1|   ap_memory|        input1|         array|
|input1_q0          |   in|   32|   ap_memory|        input1|         array|
|input2_address0    |  out|   23|   ap_memory|        input2|         array|
|input2_ce0         |  out|    1|   ap_memory|        input2|         array|
|input2_q0          |   in|   32|   ap_memory|        input2|         array|
|output_r_address0  |  out|   24|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 6 'alloca' 'k_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_01 = alloca i32 1"   --->   Operation 7 'alloca' 'j_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_53, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.45ns)   --->   "%store_ln9 = store i32 0, i32 %j_01" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 9 'store' 'store_ln9' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln9 = store i32 0, i32 %k_02" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 10 'store' 'store_ln9' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln9 = store i19 0, i19 %i" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 11 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 12 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_138 = load i19 %i" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 13 'load' 'i_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_190 = load i32 %k_02" [sort_seperate_bucket/merge_sort.c:27]   --->   Operation 14 'load' 'k_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_190 = load i32 %j_01" [sort_seperate_bucket/merge_sort.c:31]   --->   Operation 15 'load' 'j_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%icmp_ln9 = icmp_eq  i19 %i_138, i19 312500" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 16 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 312500, i64 312500, i64 312500"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln9 = add i19 %i_138, i19 1" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 18 'add' 'add_ln9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.body.split, void %for.end" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 19 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i32 %j_190" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 20 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input1_addr = getelementptr i32 %input1, i64 0, i64 %zext_ln10" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 21 'getelementptr' 'input1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln10_63 = zext i32 %k_190" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 22 'zext' 'zext_ln10_63' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input2_addr = getelementptr i32 %input2, i64 0, i64 %zext_ln10_63" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 23 'getelementptr' 'input2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln12 = icmp_slt  i32 %j_190, i32 156250" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln12_63 = icmp_slt  i32 %k_190, i32 156250" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 25 'icmp' 'icmp_ln12_63' <Predicate = (!icmp_ln9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%and_ln12 = and i1 %icmp_ln12, i1 %icmp_ln12_63" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 26 'and' 'and_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %and_ln12, void %if.else26, void %if.then" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 27 'br' 'br_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_eq  i32 %j_190, i32 156250" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 28 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln9 & !and_ln12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln12_63" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 29 'and' 'and_ln25' <Predicate = (!icmp_ln9 & !and_ln12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %and_ln25, void %if.else36, void %if.then30" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 30 'br' 'br_ln25' <Predicate = (!icmp_ln9 & !and_ln12)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.24ns)   --->   "%input1_load_63 = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 31 'load' 'input1_load_63' <Predicate = (!icmp_ln9 & !and_ln12 & !and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%j_191 = add i32 %j_190, i32 1" [sort_seperate_bucket/merge_sort.c:31]   --->   Operation 32 'add' 'j_191' <Predicate = (!icmp_ln9 & !and_ln12 & !and_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%store_ln31 = store i32 %j_191, i32 %j_01" [sort_seperate_bucket/merge_sort.c:31]   --->   Operation 33 'store' 'store_ln31' <Predicate = (!icmp_ln9 & !and_ln12 & !and_ln25)> <Delay = 0.45>
ST_1 : Operation 34 [2/2] (1.24ns)   --->   "%input2_load_63 = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 34 'load' 'input2_load_63' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%k_191 = add i32 %k_190, i32 1" [sort_seperate_bucket/merge_sort.c:27]   --->   Operation 35 'add' 'k_191' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.45ns)   --->   "%store_ln28 = store i32 156250, i32 %j_01" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 36 'store' 'store_ln28' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 0.45>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%store_ln28 = store i32 %k_191, i32 %k_02" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 37 'store' 'store_ln28' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 0.41>
ST_1 : Operation 38 [2/2] (1.24ns)   --->   "%input1_load = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 38 'load' 'input1_load' <Predicate = (!icmp_ln9 & and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%input2_load = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 39 'load' 'input2_load' <Predicate = (!icmp_ln9 & and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln9 = store i19 %add_ln9, i19 %i" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 40 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 41 'br' 'br_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [sort_seperate_bucket/merge_sort.c:34]   --->   Operation 64 'ret' 'ret_ln34' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i19 %i_138" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 42 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [sort_seperate_bucket/merge_sort.c:11]   --->   Operation 43 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 44 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln9" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 45 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.24ns)   --->   "%input1_load_63 = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 46 'load' 'input1_load_63' <Predicate = (!and_ln12 & !and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%store_ln30 = store i32 %input1_load_63, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 47 'store' 'store_ln30' <Predicate = (!and_ln12 & !and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!and_ln12 & !and_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%input2_load_63 = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 49 'load' 'input2_load_63' <Predicate = (!and_ln12 & and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln26 = store i32 %input2_load_63, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 50 'store' 'store_ln26' <Predicate = (!and_ln12 & and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 51 'br' 'br_ln28' <Predicate = (!and_ln12 & and_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%input1_load = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 52 'load' 'input1_load' <Predicate = (and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%input2_load = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 53 'load' 'input2_load' <Predicate = (and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_slt  i32 %input1_load, i32 %input2_load" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 54 'icmp' 'icmp_ln13' <Predicate = (and_ln12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.else, void %if.then10" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 55 'br' 'br_ln13' <Predicate = (and_ln12)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln19 = store i32 %input2_load, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:19]   --->   Operation 56 'store' 'store_ln19' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%k = add i32 %k_190, i32 1" [sort_seperate_bucket/merge_sort.c:20]   --->   Operation 57 'add' 'k' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.41ns)   --->   "%store_ln20 = store i32 %k, i32 %k_02" [sort_seperate_bucket/merge_sort.c:20]   --->   Operation 58 'store' 'store_ln20' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 0.41>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 59 'br' 'br_ln0' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.24ns)   --->   "%store_ln14 = store i32 %input1_load, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%j = add i32 %j_190, i32 1" [sort_seperate_bucket/merge_sort.c:15]   --->   Operation 61 'add' 'j' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.45ns)   --->   "%store_ln17 = store i32 %j, i32 %j_01" [sort_seperate_bucket/merge_sort.c:17]   --->   Operation 62 'store' 'store_ln17' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 0.45>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:17]   --->   Operation 63 'br' 'br_ln17' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
k_02              (alloca           ) [ 011]
j_01              (alloca           ) [ 011]
specinterface_ln0 (specinterface    ) [ 000]
store_ln9         (store            ) [ 000]
store_ln9         (store            ) [ 000]
store_ln9         (store            ) [ 000]
br_ln9            (br               ) [ 000]
i_138             (load             ) [ 011]
k_190             (load             ) [ 011]
j_190             (load             ) [ 011]
icmp_ln9          (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln9           (add              ) [ 000]
br_ln9            (br               ) [ 000]
zext_ln10         (zext             ) [ 000]
input1_addr       (getelementptr    ) [ 011]
zext_ln10_63      (zext             ) [ 000]
input2_addr       (getelementptr    ) [ 011]
icmp_ln12         (icmp             ) [ 000]
icmp_ln12_63      (icmp             ) [ 000]
and_ln12          (and              ) [ 011]
br_ln12           (br               ) [ 000]
icmp_ln25         (icmp             ) [ 000]
and_ln25          (and              ) [ 011]
br_ln25           (br               ) [ 000]
j_191             (add              ) [ 000]
store_ln31        (store            ) [ 000]
k_191             (add              ) [ 000]
store_ln28        (store            ) [ 000]
store_ln28        (store            ) [ 000]
store_ln9         (store            ) [ 000]
br_ln9            (br               ) [ 000]
zext_ln9          (zext             ) [ 000]
specpipeline_ln11 (specpipeline     ) [ 000]
specloopname_ln7  (specloopname     ) [ 000]
output_r_addr     (getelementptr    ) [ 000]
input1_load_63    (load             ) [ 000]
store_ln30        (store            ) [ 000]
br_ln0            (br               ) [ 000]
input2_load_63    (load             ) [ 000]
store_ln26        (store            ) [ 000]
br_ln28           (br               ) [ 000]
input1_load       (load             ) [ 000]
input2_load       (load             ) [ 000]
icmp_ln13         (icmp             ) [ 011]
br_ln13           (br               ) [ 000]
store_ln19        (store            ) [ 000]
k                 (add              ) [ 000]
store_ln20        (store            ) [ 000]
br_ln0            (br               ) [ 000]
store_ln14        (store            ) [ 000]
j                 (add              ) [ 000]
store_ln17        (store            ) [ 000]
br_ln17           (br               ) [ 000]
ret_ln34          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="k_02_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_02/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j_01_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_01/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="input1_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input1_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="input2_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input2_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="23" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input1_load_63/1 input1_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="23" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input2_load_63/1 input2_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_r_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="19" slack="0"/>
<pin id="80" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="24" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 store_ln26/2 store_ln19/2 store_ln14/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln9_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln9_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln9_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="19" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_138_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="19" slack="0"/>
<pin id="108" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_138/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="k_190_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_190/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_190_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_190/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln9_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="19" slack="0"/>
<pin id="117" dir="0" index="1" bw="19" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln9_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="19" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln10_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln10_63_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_63/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln12_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln12_63_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_63/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="and_ln12_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln25_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="and_ln25_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_191_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_191/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln31_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_191_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_191/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln28_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="19" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln28_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln9_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="19" slack="0"/>
<pin id="196" dir="0" index="1" bw="19" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln9_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="19" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln13_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln20_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln17_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="19" slack="0"/>
<pin id="231" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="236" class="1005" name="k_02_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_02 "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_01_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_01 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_138_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="19" slack="1"/>
<pin id="255" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i_138 "/>
</bind>
</comp>

<comp id="258" class="1005" name="k_190_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_190 "/>
</bind>
</comp>

<comp id="263" class="1005" name="j_190_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_190 "/>
</bind>
</comp>

<comp id="271" class="1005" name="input1_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="23" slack="1"/>
<pin id="273" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input1_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="input2_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="23" slack="1"/>
<pin id="278" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input2_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="and_ln12_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln12 "/>
</bind>
</comp>

<comp id="285" class="1005" name="and_ln25_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="50" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="57" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="64" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="70" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="135"><net_src comp="109" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="141"><net_src comp="112" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="109" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="112" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="143" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="112" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="109" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="178" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="121" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="207"><net_src comp="64" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="70" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="38" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="239"><net_src comp="42" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="247"><net_src comp="46" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="256"><net_src comp="106" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="261"><net_src comp="109" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="266"><net_src comp="112" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="274"><net_src comp="50" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="279"><net_src comp="57" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="284"><net_src comp="149" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="161" pin="2"/><net_sink comp="285" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: merge_sort.1 : input1 | {1 2 }
	Port: merge_sort.1 : input2 | {1 2 }
	Port: merge_sort.1 : output_r | {}
  - Chain level:
	State 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		i_138 : 1
		k_190 : 1
		j_190 : 1
		icmp_ln9 : 2
		add_ln9 : 2
		br_ln9 : 3
		zext_ln10 : 2
		input1_addr : 3
		zext_ln10_63 : 2
		input2_addr : 3
		icmp_ln12 : 2
		icmp_ln12_63 : 2
		and_ln12 : 3
		br_ln12 : 3
		icmp_ln25 : 2
		and_ln25 : 3
		br_ln25 : 3
		input1_load_63 : 4
		j_191 : 2
		store_ln31 : 3
		input2_load_63 : 4
		k_191 : 2
		store_ln28 : 1
		store_ln28 : 3
		input1_load : 4
		input2_load : 4
		store_ln9 : 3
	State 2
		output_r_addr : 1
		store_ln30 : 2
		store_ln26 : 2
		icmp_ln13 : 1
		br_ln13 : 2
		store_ln19 : 2
		store_ln20 : 1
		store_ln14 : 2
		store_ln17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    add_ln9_fu_121   |    0    |    26   |
|          |     j_191_fu_167    |    0    |    39   |
|    add   |     k_191_fu_178    |    0    |    39   |
|          |       k_fu_209      |    0    |    39   |
|          |       j_fu_219      |    0    |    39   |
|----------|---------------------|---------|---------|
|          |   icmp_ln9_fu_115   |    0    |    14   |
|          |   icmp_ln12_fu_137  |    0    |    20   |
|   icmp   | icmp_ln12_63_fu_143 |    0    |    20   |
|          |   icmp_ln25_fu_155  |    0    |    20   |
|          |   icmp_ln13_fu_203  |    0    |    20   |
|----------|---------------------|---------|---------|
|    and   |   and_ln12_fu_149   |    0    |    2    |
|          |   and_ln25_fu_161   |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   zext_ln10_fu_127  |    0    |    0    |
|   zext   | zext_ln10_63_fu_132 |    0    |    0    |
|          |   zext_ln9_fu_199   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   280   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  and_ln12_reg_281 |    1   |
|  and_ln25_reg_285 |    1   |
|   i_138_reg_253   |   19   |
|     i_reg_229     |   19   |
|input1_addr_reg_271|   23   |
|input2_addr_reg_276|   23   |
|    j_01_reg_244   |   32   |
|   j_190_reg_263   |   32   |
|    k_02_reg_236   |   32   |
|   k_190_reg_258   |   32   |
+-------------------+--------+
|       Total       |   214  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |  23  |   46   ||    9    |
| grp_access_fu_70 |  p0  |   2  |  23  |   46   ||    9    |
| grp_access_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   156  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   280  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   214  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   214  |   307  |
+-----------+--------+--------+--------+
