Glenn Altemose , Cindy Norris, Register pressure responsive software pipelining, Proceedings of the 2001 ACM symposium on Applied computing, p.626-631, March 2001, Las Vegas, Nevada, USA[doi>10.1145/372202.372787]
Erik R. Altman , R. Govindarajan , Guang R. Gao, Scheduling and mapping: software pipelining in the presence of structural hazards, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.139-150, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207128]
Andrzej Bednarski , Christoph Kessler, Optimal integrated VLIW code generation with integer linear programming, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany[doi>10.1007/11823285_48]
F. Blachot , Benoît Dupont de Dinechin , Guillaume Huard, SCAN: a heuristic for near-optimal software pipelining, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany[doi>10.1007/11823285_30]
Chang, C., Chen, C., and King, C.1997. Using integer linear programming for instruction scheduling and register allocation in multi-issue processors.Comput. Math. Appl. 34,9, 1--14.
A. E. Charlesworth, An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family, Computer, v.14 n.9, p.18-27, September 1981[doi>10.1109/C-M.1981.220595]
Josep M. Codina , Jesús Sánchez , Antonio González, A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.175-184, September 08-12, 2001
Alexandre E. Eichenberger , Edward S. Davidson , Santosh G. Abraham, Minimizing register requirements of a modulo schedule via optimum stage scheduling, International Journal of Parallel Programming, v.24 n.2, p.103-132, April 1996
Eisenbeis, C. and Sawaya, A.1996. Optimal loop parallelization under register constraints. InProceedings of the 6th Workshop on Compilers for Parallel Computers (CPC’96). 245--259.
Eriksson, M.2009. Integrated software pipelining. Licentiate degree thesis, Linköping Studies in Science and Technology Thesis No. 1393, Linköping University, Sweden.
Mattias V. Eriksson , Christoph W. Kessler, Integrated Modulo Scheduling for Clustered VLIW Architectures, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_7]
Mattias V. Eriksson , Oskar Skoog , Christoph W. Kessler, Optimal vs. heuristic integrated code generation for clustered VLIW architectures, Proceedings of the 11th international workshop on Software & compilers for embedded systems, March 13-14, 2008, Munich, Germany
Kevin Fan , Manjunath Kudlur , Hyunchul Park , Scott Mahlke, Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.219-232, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.17]
Fernandes, M. M.1998. A clustered VLIW architecture based on queue register files. Ph.D. thesis, University of Edinburgh.
Marcio Merino Fernandes , Josep Llosa , Nigel Topham, Distributed Modulo Scheduling, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.130, January 09-12, 1999
Dirk Fimmel , Jan Müller, Optimal Software Pipelining with Rational Initiation Interval, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, p.638-643, June 24-27, 2002
Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801649]
C. H. Gebotys , M. I. Elmasry, Global optimization approach for architectural synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.9, p.1266-1278, November 2006[doi>10.1109/43.240074]
Silvina Hanono , Srinivas Devadas, Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator, Proceedings of the 35th annual Design Automation Conference, p.510-515, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277184]
Richard A. Huff, Lifetime-sensitive modulo scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.258-267, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155115]
Krishnan Kailas , Ashok Agrawala , Kemal Ebcioglu, CARS: A New Code Generation Framework for Clustered ILP Processors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.133, January 20-24, 2001
Daniel Kästner, PROPAN: A Retargetable System for Postpass Optimisations and Analyses, Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, p.63-80, June 18, 2000
Christoph Kessler , Andrzej Bednarski, Optimal integrated code generation for VLIW architectures: Research Articles, Concurrency and Computation: Practice & Experience, v.18 n.11, p.1353-1390, September 2006[doi>10.1002/cpe.v18:11]
Christoph Kessler , Andrzej Bednarski , Mattias Eriksson, Classification and generation of schedules for VLIW processors: Research Articles, Concurrency and Computation: Practice & Experience, v.19 n.18, p.2369-2389, December 2007[doi>10.1002/cpe.v19:18]
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, ACM SIGPLAN Notices, v.23 n.7, p.318-328, July 1988[doi>10.1145/960116.54022]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Rainer Leupers, Instruction Scheduling for Clustered VLIW DSPs, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.291, October 15-19, 2000
Josep Llosa , Mateo Valero , Eduard Ayguadé , Antonio González, Hypernode reduction modulo scheduling, Proceedings of the 28th annual international symposium on Microarchitecture, p.350-360, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Josep Llosa, Swing Modulo Scheduling: A Lifetime-Sensitive Approach, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.80, October 20-23, 1996
Markus Lorenz , Peter Marwedel, Phase Coupled Code Generation for DSPs Using a Genetic Algorithm, Proceedings of the conference on Design, automation and test in Europe, p.21270, February 16-20, 2004
Abid M. Malik , Michael Chase , Tyrel Russell , Peter Beek, An Application of Constraint Programming to Superblock Instruction Scheduling, Proceedings of the 14th international conference on Principles and Practice of Constraint Programming, September 14-18, 2008, Sydney, Australia[doi>10.1007/978-3-540-85958-1_7]
Santosh G. Nagarakatte , R. Govindarajan, Register allocation and optimal spill code scheduling in software pipelined loops using 0-1 integer linear programming formulation, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Rahul Nagpal , Y. N. Srikant, Integrated temporal and spatial scheduling for extended operand clustered VLIW processors, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977155]
Qi Ning , Guang R. Gao, A novel framework of register allocation for software pipelining, Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.29-42, March 1993, Charleston, South Carolina, USA[doi>10.1145/158511.158519]
Erik Nystrom , Alexandre E. Eichenberger, Effective cluster assignment for modulo scheduling, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.103-114, November 1998, Dallas, Texas, USA
Emre Özer , Sanjeev Banerjia , Thomas M. Conte, Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.308-315, November 1998, Dallas, Texas, USA
Markus Pister , Daniel Kästner, Generic software pipelining at the assembly level, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.50-61, September 29-October 01, 2005, Dallas, Texas[doi>10.1145/1140389.1140395]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, ACM SIGMICRO Newsletter, v.12 n.4, p.183-198, Dec. 1981
John Ruttenberg , G. R. Gao , A. Stoutchinin , W. Lichtenstein, Software pipelining showdown: optimal vs. heuristic methods in a production compiler, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, p.1-11, May 21-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/231379.231385]
Eric Stotzer , Ernst Leiss, Modulo scheduling for the TMS320C6x VLIW DSP architecture, ACM SIGPLAN Notices, v.34 n.7, p.28-34, July 1999[doi>10.1145/315253.314427]
Tarjan, R. E.1973. Enumeration of the elementary circuits of a directed graph.SIAM J. Comput. 2,3, 211--216.
Texas Instruments Incorporated. 2000.TMS320C6000 CPU and Instruction Set Reference Guide.
Sid-Ahmed-Ali Touati, On Periodic Register Need in Software Pipelining, IEEE Transactions on Computers, v.56 n.11, p.1493-1504, November 2007[doi>10.1109/TC.2007.70752]
Touati, S.-A.-A.2009. Data dependence graphs from Spec, Mediabench, and Ffmpeg benchmark suites. Personal communication.
Stephen R. Vegdahl, A dynamic-programming technique for compacting loops, Proceedings of the 25th annual international symposium on Microarchitecture, p.180-188, December 01-04, 1992, Portland, Oregon, USA
Kent Wilken , Jack Liu , Mark Heffernan, Optimal instruction scheduling using integer programming, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.121-133, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349318]
Thomas Charles Wilson , Gary William Grewal , Dilip K. Banerji, An ILP Solution for Simultaneous Scheduling, Allocation, and Binding in Multiple Block Synthesis, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.581-586, October 10-12, 1994
Winkel, S.2004. Optimal global instruction scheduling for the Itanium processor architecture. Ph.D. thesis, Universität des Saarlandes.
Sebastian Winkel, Optimal versus Heuristic Global Code Scheduling, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.43-55, December 01-05, 2007[doi>10.1109/MICRO.2007.10]
Power-Performance Trade-Offs for Energy-Efficient Architectures: A Quantitative Study, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.174, September 16-18, 2002
