

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu May  2 10:40:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W16_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114973|  123085|  114973|  123085|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  114972|  123084| 4422 ~ 4734 |          -|          -|    26|    no    |
        | + Col_Loop          |    4420|    4732|  170 ~ 182  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     168|     180|   28 ~ 30   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      24|      24|            8|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       6|       6|            2|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 11 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/conv_1.cpp:8]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn_ap_type/conv_1.cpp:8]   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [cnn_ap_type/conv_1.cpp:8]   --->   Operation 15 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [cnn_ap_type/conv_1.cpp:8]   --->   Operation 16 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_type/conv_1.cpp:8]   --->   Operation 18 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %6, label %Row_Loop_begin" [cnn_ap_type/conv_1.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1046) nounwind" [cnn_ap_type/conv_1.cpp:9]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1046)" [cnn_ap_type/conv_1.cpp:9]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/conv_1.cpp:11]   --->   Operation 22 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/conv_1.cpp:37]   --->   Operation 23 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 24 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn_ap_type/conv_1.cpp:11]   --->   Operation 25 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 26 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn_ap_type/conv_1.cpp:11]   --->   Operation 27 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_type/conv_1.cpp:11]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str21047) nounwind" [cnn_ap_type/conv_1.cpp:12]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str21047)" [cnn_ap_type/conv_1.cpp:12]   --->   Operation 30 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %c_0 to i10" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 31 'zext' 'zext_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %zext_ln203, %phi_mul" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 33 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 34 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i11 %tmp_14 to i13" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 35 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.67ns)   --->   "%sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 36 'sub' 'sub_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/conv_1.cpp:14]   --->   Operation 37 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1046, i32 %tmp)" [cnn_ap_type/conv_1.cpp:36]   --->   Operation 38 'specregionend' 'empty_74' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/conv_1.cpp:8]   --->   Operation 39 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 40 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn_ap_type/conv_1.cpp:14]   --->   Operation 41 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 42 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_type/conv_1.cpp:14]   --->   Operation 43 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn_ap_type/conv_1.cpp:14]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31048) nounwind" [cnn_ap_type/conv_1.cpp:15]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31048)" [cnn_ap_type/conv_1.cpp:15]   --->   Operation 46 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %f_0 to i64" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 47 'zext' 'zext_ln23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i3 %f_0 to i7" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 48 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i3 %f_0 to i13" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 49 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln203_7 = add i13 %sub_ln203, %zext_ln203_15" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 50 'add' 'add_ln203_7' <Predicate = (!icmp_ln14)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i13 %add_ln203_7 to i64" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 51 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i16]* %conv_out_V, i64 0, i64 %zext_ln203_16" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 52 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_type/conv_1.cpp:18]   --->   Operation 53 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str21047, i32 %tmp_s)" [cnn_ap_type/conv_1.cpp:35]   --->   Operation 54 'specregionend' 'empty_73' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/conv_1.cpp:11]   --->   Operation 55 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ 0, %Filter1_Loop_begin ], [ %p_Val2_26, %W_Row_Loop_end ]"   --->   Operation 56 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 57 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [cnn_ap_type/conv_1.cpp:18]   --->   Operation 58 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_type/conv_1.cpp:18]   --->   Operation 59 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 60 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_type/conv_1.cpp:18]   --->   Operation 61 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_type/conv_1.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str41049) nounwind" [cnn_ap_type/conv_1.cpp:19]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41049)" [cnn_ap_type/conv_1.cpp:19]   --->   Operation 64 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 65 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %tmp_7 to i5" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 66 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116, %zext_ln18" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 67 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 68 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %zext_ln18, %r_0" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln23, i5 0)" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 70 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i10 %tmp_9 to i11" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 71 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln23, i2 0)" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 72 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i7 %tmp_10 to i11" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 73 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.73ns)   --->   "%sub_ln1117 = sub i11 %zext_ln1117, %zext_ln1117_4" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 74 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_type/conv_1.cpp:21]   --->   Operation 75 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_bias_V_addr = getelementptr [6 x i9]* @conv_1_bias_V, i64 0, i64 %zext_ln23" [cnn_ap_type/conv_1.cpp:26]   --->   Operation 76 'getelementptr' 'conv_1_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%p_Val2_22 = load i9* %conv_1_bias_V_addr, align 2" [cnn_ap_type/conv_1.cpp:26]   --->   Operation 77 'load' 'p_Val2_22' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 8.61>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_26 = phi i16 [ %p_Val2_s, %W_Row_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 78 'phi' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 79 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [cnn_ap_type/conv_1.cpp:21]   --->   Operation 80 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_type/conv_1.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 82 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_type/conv_1.cpp:21]   --->   Operation 83 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_type/conv_1.cpp:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i2 %wc_0 to i6" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 85 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %sext_ln1116, %zext_ln1116_6" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 86 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 87 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 88 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 89 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_2 = sub i7 %p_shl5_cast, %p_shl6_cast" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 90 'sub' 'sub_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_3 = add i7 %sub_ln1116_2, %zext_ln203_14" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 91 'add' 'add_ln1116_3' <Predicate = (!icmp_ln21)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i7 %add_ln1116_3 to i64" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 92 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%conv_1_weights_V_add = getelementptr [54 x i11]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_7" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 93 'getelementptr' 'conv_1_weights_V_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %zext_ln21, %c_0" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 94 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i5 %add_ln23_1 to i11" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 95 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln1117 = add i11 %sub_ln1117, %zext_ln1117_5" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 96 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i11 %add_ln1117 to i64" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 97 'sext' 'sext_ln1117' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [784 x i16]* %input_V, i64 0, i64 %sext_ln1117" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 98 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i11* %conv_1_weights_V_add, align 2" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 99 'load' 'conv_1_weights_V_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_6 : Operation 100 [2/2] (3.25ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 100 'load' 'input_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4056> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41049, i32 %tmp_6)" [cnn_ap_type/conv_1.cpp:25]   --->   Operation 101 'specregionend' 'empty_71' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_type/conv_1.cpp:18]   --->   Operation 102 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51050) nounwind" [cnn_ap_type/conv_1.cpp:22]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i11* %conv_1_weights_V_add, align 2" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 104 'load' 'conv_1_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i11 %conv_1_weights_V_loa to i28" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 105 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/2] (3.25ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 106 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4056> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %input_V_load to i28" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 107 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i28 %sext_ln1118, %sext_ln1116_2" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 108 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i28 %r_V to i32" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 109 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_26, i10 0)" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 110 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i26 %lhs_V to i33" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 111 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i32 %sext_ln1118_2 to i33" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 112 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (2.55ns)   --->   "%ret_V = add nsw i33 %zext_ln703, %zext_ln728" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 113 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%w_sum_V = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %ret_V, i32 10, i32 25)" [cnn_ap_type/conv_1.cpp:23]   --->   Operation 114 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/conv_1.cpp:21]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.76>
ST_8 : Operation 116 [1/2] (3.25ns)   --->   "%p_Val2_22 = load i9* %conv_1_bias_V_addr, align 2" [cnn_ap_type/conv_1.cpp:26]   --->   Operation 116 'load' 'p_Val2_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_22 to i16" [cnn_ap_type/conv_1.cpp:26]   --->   Operation 117 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.07ns)   --->   "%tmp_V_8 = add i16 %sext_ln1265, %p_Val2_s" [cnn_ap_type/conv_1.cpp:26]   --->   Operation 118 'add' 'tmp_V_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (2.42ns)   --->   "%icmp_ln885 = icmp eq i16 %tmp_V_8, 0" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 119 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 14.8>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_8, i32 15)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 121 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, %tmp_V_8" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 122 'sub' 'tmp_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.80ns)   --->   "%tmp_V_9 = select i1 %p_Result_32, i16 %tmp_V, i16 %tmp_V_8" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 123 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_9, i32 15, i32 0) nounwind" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 124 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 125 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 126 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 16, %l" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 127 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i16" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 128 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 129 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_16 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 130 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_16, 0" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 131 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 132 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.78ns)   --->   "%sub_ln897 = sub i5 6, %trunc_ln897" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 133 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i16" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 134 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i16 -1, %zext_ln897" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 135 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_29 = and i16 %tmp_V_9, %lshr_ln897" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 136 'and' 'p_Result_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i16 %p_Result_29, 0" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 137 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 138 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 139 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_17, true" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 140 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (2.07ns)   --->   "%add_ln899 = add i16 -53, %trunc_ln894" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 141 'add' 'add_ln899' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_9, i16 %add_ln899)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 142 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_30, %xor_ln899" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 143 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 144 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 145 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_9 : Operation 146 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 146 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 147 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 16.8>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = zext i16 %tmp_V_9 to i64" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 148 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln907_2 = zext i16 %tmp_V_9 to i32" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 149 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 150 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 151 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 152 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 153 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 154 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 155 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 156 'select' 'm_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 157 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln911, %m_7" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 158 'add' 'm_8' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 159 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 160 'zext' 'm_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 161 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_18, i11 1023, i11 1022" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 162 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 163 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 164 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 164 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 165 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_8, i32 52, i32 63)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 166 'partset' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_34 to double" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 167 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 168 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 169 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 170 'icmp' 'icmp_ln924_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 171 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 11.4>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 172 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 173 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 174 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge" [cnn_ap_type/conv_1.cpp:29]   --->   Operation 175 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_11 : Operation 176 [1/1] (1.76ns)   --->   "br label %Filter1_Loop_end"   --->   Operation 176 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ 0, %.critedge ], [ %tmp_V_8, %_ifconv ]"   --->   Operation 177 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (3.25ns)   --->   "store i16 %storemerge, i16* %conv_out_V_addr, align 2" [cnn_ap_type/conv_1.cpp:30]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4056> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31048, i32 %tmp_5)" [cnn_ap_type/conv_1.cpp:34]   --->   Operation 179 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/conv_1.cpp:14]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 011111111111]
r_0                  (phi              ) [ 001011111111]
phi_mul              (phi              ) [ 001111111111]
add_ln8              (add              ) [ 011111111111]
icmp_ln8             (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
r                    (add              ) [ 011111111111]
br_ln8               (br               ) [ 000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000111111111]
br_ln11              (br               ) [ 001111111111]
ret_ln37             (ret              ) [ 000000000000]
c_0                  (phi              ) [ 000101110000]
icmp_ln11            (icmp             ) [ 001111111111]
empty_67             (speclooptripcount) [ 000000000000]
c                    (add              ) [ 001111111111]
br_ln11              (br               ) [ 000000000000]
specloopname_ln12    (specloopname     ) [ 000000000000]
tmp_s                (specregionbegin  ) [ 000011111111]
zext_ln203           (zext             ) [ 000000000000]
add_ln203            (add              ) [ 000000000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000]
tmp_14               (bitconcatenate   ) [ 000000000000]
zext_ln203_13        (zext             ) [ 000000000000]
sub_ln203            (sub              ) [ 000011111111]
br_ln14              (br               ) [ 001111111111]
empty_74             (specregionend    ) [ 000000000000]
br_ln8               (br               ) [ 011111111111]
f_0                  (phi              ) [ 000010000000]
icmp_ln14            (icmp             ) [ 001111111111]
empty_68             (speclooptripcount) [ 000000000000]
f                    (add              ) [ 001111111111]
br_ln14              (br               ) [ 000000000000]
specloopname_ln15    (specloopname     ) [ 000000000000]
tmp_5                (specregionbegin  ) [ 000001111111]
zext_ln23            (zext             ) [ 000001110000]
zext_ln203_14        (zext             ) [ 000001110000]
zext_ln203_15        (zext             ) [ 000000000000]
add_ln203_7          (add              ) [ 000000000000]
zext_ln203_16        (zext             ) [ 000000000000]
conv_out_V_addr      (getelementptr    ) [ 000001111111]
br_ln18              (br               ) [ 001111111111]
empty_73             (specregionend    ) [ 000000000000]
br_ln11              (br               ) [ 001111111111]
p_Val2_s             (phi              ) [ 000001111000]
wr_0                 (phi              ) [ 000001000000]
zext_ln18            (zext             ) [ 000000000000]
icmp_ln18            (icmp             ) [ 001111111111]
empty_69             (speclooptripcount) [ 000000000000]
wr                   (add              ) [ 001111111111]
br_ln18              (br               ) [ 000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000]
tmp_6                (specregionbegin  ) [ 000000110000]
tmp_7                (bitconcatenate   ) [ 000000000000]
zext_ln1116          (zext             ) [ 000000000000]
sub_ln1116           (sub              ) [ 000000000000]
sext_ln1116          (sext             ) [ 000000110000]
add_ln23             (add              ) [ 000000000000]
tmp_9                (bitconcatenate   ) [ 000000000000]
zext_ln1117          (zext             ) [ 000000000000]
tmp_10               (bitconcatenate   ) [ 000000000000]
zext_ln1117_4        (zext             ) [ 000000000000]
sub_ln1117           (sub              ) [ 000000110000]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_V_addr   (getelementptr    ) [ 000000001000]
p_Val2_26            (phi              ) [ 001111111111]
wc_0                 (phi              ) [ 000000100000]
zext_ln21            (zext             ) [ 000000000000]
icmp_ln21            (icmp             ) [ 001111111111]
empty_70             (speclooptripcount) [ 000000000000]
wc                   (add              ) [ 001111111111]
br_ln21              (br               ) [ 000000000000]
zext_ln1116_6        (zext             ) [ 000000000000]
add_ln1116           (add              ) [ 000000000000]
trunc_ln1116         (trunc            ) [ 000000000000]
p_shl5_cast          (bitconcatenate   ) [ 000000000000]
p_shl6_cast          (bitconcatenate   ) [ 000000000000]
sub_ln1116_2         (sub              ) [ 000000000000]
add_ln1116_3         (add              ) [ 000000000000]
zext_ln1116_7        (zext             ) [ 000000000000]
conv_1_weights_V_add (getelementptr    ) [ 000000010000]
add_ln23_1           (add              ) [ 000000000000]
zext_ln1117_5        (zext             ) [ 000000000000]
add_ln1117           (add              ) [ 000000000000]
sext_ln1117          (sext             ) [ 000000000000]
input_V_addr         (getelementptr    ) [ 000000010000]
empty_71             (specregionend    ) [ 000000000000]
br_ln18              (br               ) [ 001111111111]
specloopname_ln22    (specloopname     ) [ 000000000000]
conv_1_weights_V_loa (load             ) [ 000000000000]
sext_ln1116_2        (sext             ) [ 000000000000]
input_V_load         (load             ) [ 000000000000]
sext_ln1118          (sext             ) [ 000000000000]
r_V                  (mul              ) [ 000000000000]
sext_ln1118_2        (sext             ) [ 000000000000]
lhs_V                (bitconcatenate   ) [ 000000000000]
zext_ln728           (zext             ) [ 000000000000]
zext_ln703           (zext             ) [ 000000000000]
ret_V                (add              ) [ 000000000000]
w_sum_V              (partselect       ) [ 001111111111]
br_ln21              (br               ) [ 001111111111]
p_Val2_22            (load             ) [ 000000000000]
sext_ln1265          (sext             ) [ 000000000000]
tmp_V_8              (add              ) [ 000000000111]
icmp_ln885           (icmp             ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
p_Result_32          (bitselect        ) [ 000000000010]
tmp_V                (sub              ) [ 000000000000]
tmp_V_9              (select           ) [ 000000000010]
p_Result_s           (partselect       ) [ 000000000000]
p_Result_33          (bitconcatenate   ) [ 000000000000]
l                    (cttz             ) [ 000000000000]
sub_ln894            (sub              ) [ 000000000010]
trunc_ln894          (trunc            ) [ 000000000000]
lsb_index            (add              ) [ 000000000000]
tmp_16               (partselect       ) [ 000000000000]
icmp_ln897           (icmp             ) [ 000000000000]
trunc_ln897          (trunc            ) [ 000000000000]
sub_ln897            (sub              ) [ 000000000000]
zext_ln897           (zext             ) [ 000000000000]
lshr_ln897           (lshr             ) [ 000000000000]
p_Result_29          (and              ) [ 000000000000]
icmp_ln897_2         (icmp             ) [ 000000000000]
a                    (and              ) [ 000000000000]
tmp_17               (bitselect        ) [ 000000000000]
xor_ln899            (xor              ) [ 000000000000]
add_ln899            (add              ) [ 000000000000]
p_Result_30          (bitselect        ) [ 000000000000]
and_ln899            (and              ) [ 000000000000]
or_ln899             (or               ) [ 000000000000]
or_ln                (bitconcatenate   ) [ 000000000010]
icmp_ln908           (icmp             ) [ 000000000010]
trunc_ln893          (trunc            ) [ 000000000010]
m                    (zext             ) [ 000000000000]
zext_ln907_2         (zext             ) [ 000000000000]
add_ln908            (add              ) [ 000000000000]
lshr_ln908           (lshr             ) [ 000000000000]
zext_ln908           (zext             ) [ 000000000000]
sub_ln908            (sub              ) [ 000000000000]
zext_ln908_2         (zext             ) [ 000000000000]
shl_ln908            (shl              ) [ 000000000000]
m_7                  (select           ) [ 000000000000]
zext_ln911           (zext             ) [ 000000000000]
m_8                  (add              ) [ 000000000000]
m_s                  (partselect       ) [ 000000000000]
m_11                 (zext             ) [ 000000000000]
tmp_18               (bitselect        ) [ 000000000000]
select_ln915         (select           ) [ 000000000000]
sub_ln915            (sub              ) [ 000000000000]
add_ln915            (add              ) [ 000000000000]
tmp_8                (bitconcatenate   ) [ 000000000000]
p_Result_34          (partset          ) [ 000000000000]
bitcast_ln729        (bitcast          ) [ 001111111001]
trunc_ln7            (partselect       ) [ 000000000000]
icmp_ln924           (icmp             ) [ 001111111001]
icmp_ln924_2         (icmp             ) [ 001111111001]
or_ln924             (or               ) [ 000000000000]
tmp_4                (dcmp             ) [ 000000000000]
and_ln924            (and              ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
br_ln0               (br               ) [ 000000000000]
storemerge           (phi              ) [ 000000000001]
store_ln30           (store            ) [ 000000000000]
empty_72             (specregionend    ) [ 000000000000]
br_ln14              (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1046"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21047"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31048"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41049"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51050"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="conv_out_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="13" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_1_bias_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="1"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_22/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_1_weights_V_add_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_V_add/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_V_loa/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln30_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="5"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 "/>
</bind>
</comp>

<comp id="201" class="1005" name="r_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="phi_mul_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="1"/>
<pin id="215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="phi_mul_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="c_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="c_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="f_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="f_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_Val2_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Val2_s_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="16" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="wr_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="wr_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="2" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="p_Val2_26_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Val2_26_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="16" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_26/6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="wc_0_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="1"/>
<pin id="285" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="wc_0_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="2" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="storemerge_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="296" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="storemerge_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="16" slack="3"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/11 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln11_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="c_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln203_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln203_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="1"/>
<pin id="347" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_shl_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_14_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln203_13_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln203_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln14_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="2" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="f_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln23_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln203_14_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln203_15_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln203_7_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="1"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_7/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln203_16_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln18_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="wr_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_7_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln1116_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sub_ln1116_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln1116_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln23_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="3"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_9_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln1117_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_10_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln1117_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_4/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln1117_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="0"/>
<pin id="481" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln21_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln21_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="wc_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln1116_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln1116_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln1116_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_shl5_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_shl6_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="6" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sub_ln1116_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="0" index="1" bw="7" slack="0"/>
<pin id="532" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_2/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln1116_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="2"/>
<pin id="538" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_3/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln1116_7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_7/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln23_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="0" index="1" bw="5" slack="3"/>
<pin id="548" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln1117_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln1117_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="1"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln1117_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln1116_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="0"/>
<pin id="567" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1118_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln1118_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="27" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="lhs_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="26" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="1"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln728_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="26" slack="0"/>
<pin id="586" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln703_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="27" slack="0"/>
<pin id="590" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ret_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="26" slack="0"/>
<pin id="595" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="w_sum_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="33" slack="0"/>
<pin id="601" dir="0" index="2" bw="5" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln1265_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_V_8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="0"/>
<pin id="614" dir="0" index="1" bw="16" slack="1"/>
<pin id="615" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_8/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln885_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Result_32_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="1"/>
<pin id="627" dir="0" index="2" bw="5" slack="0"/>
<pin id="628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="1"/>
<pin id="634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_V_9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="16" slack="1"/>
<pin id="640" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="p_Result_s_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="5" slack="0"/>
<pin id="647" dir="0" index="3" bw="1" slack="0"/>
<pin id="648" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_Result_33_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="16" slack="0"/>
<pin id="657" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="l_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sub_ln894_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln894_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="lsb_index_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_16_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="31" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="0" index="3" bw="6" slack="0"/>
<pin id="690" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln897_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln897_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sub_ln897_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="0" index="1" bw="5" slack="0"/>
<pin id="708" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln897_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="lshr_ln897_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="5" slack="0"/>
<pin id="718" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_29_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_29/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln897_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_2/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="a_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_17_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="747" class="1004" name="xor_ln899_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln899_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="0" index="1" bw="16" slack="0"/>
<pin id="756" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_Result_30_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="0" index="2" bw="16" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="and_ln899_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln899_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln908_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/9 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln893_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="m_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="1"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln907_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_2/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln908_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="7" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="1"/>
<pin id="806" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/10 "/>
</bind>
</comp>

<comp id="808" class="1004" name="lshr_ln908_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln908_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sub_ln908_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="7" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="1"/>
<pin id="821" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln908_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln908_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/10 "/>
</bind>
</comp>

<comp id="833" class="1004" name="m_7_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="64" slack="0"/>
<pin id="837" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_7/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln911_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/10 "/>
</bind>
</comp>

<comp id="843" class="1004" name="m_8_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="64" slack="0"/>
<pin id="846" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_8/10 "/>
</bind>
</comp>

<comp id="849" class="1004" name="m_s_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="63" slack="0"/>
<pin id="851" dir="0" index="1" bw="64" slack="0"/>
<pin id="852" dir="0" index="2" bw="1" slack="0"/>
<pin id="853" dir="0" index="3" bw="7" slack="0"/>
<pin id="854" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/10 "/>
</bind>
</comp>

<comp id="859" class="1004" name="m_11_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="63" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_11/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_18_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="64" slack="0"/>
<pin id="866" dir="0" index="2" bw="7" slack="0"/>
<pin id="867" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="select_ln915_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="11" slack="0"/>
<pin id="874" dir="0" index="2" bw="11" slack="0"/>
<pin id="875" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sub_ln915_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="0" index="1" bw="11" slack="1"/>
<pin id="882" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln915_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="0"/>
<pin id="886" dir="0" index="1" bw="11" slack="0"/>
<pin id="887" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_8_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="1"/>
<pin id="893" dir="0" index="2" bw="11" slack="0"/>
<pin id="894" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="p_Result_34_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="0"/>
<pin id="899" dir="0" index="1" bw="63" slack="0"/>
<pin id="900" dir="0" index="2" bw="12" slack="0"/>
<pin id="901" dir="0" index="3" bw="7" slack="0"/>
<pin id="902" dir="0" index="4" bw="7" slack="0"/>
<pin id="903" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_34/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="bitcast_ln729_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="trunc_ln7_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="52" slack="0"/>
<pin id="916" dir="0" index="1" bw="64" slack="0"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="0" index="3" bw="7" slack="0"/>
<pin id="919" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="icmp_ln924_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="11" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln924_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="52" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_2/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="or_ln924_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="0" index="1" bw="1" slack="1"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/11 "/>
</bind>
</comp>

<comp id="940" class="1004" name="and_ln924_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/11 "/>
</bind>
</comp>

<comp id="946" class="1007" name="r_V_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="0" index="1" bw="11" slack="0"/>
<pin id="949" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="953" class="1005" name="add_ln8_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="961" class="1005" name="r_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="0"/>
<pin id="963" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="969" class="1005" name="c_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="0"/>
<pin id="971" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="974" class="1005" name="sub_ln203_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="13" slack="1"/>
<pin id="976" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="982" class="1005" name="f_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="987" class="1005" name="zext_ln23_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="1"/>
<pin id="989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="992" class="1005" name="zext_ln203_14_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="7" slack="2"/>
<pin id="994" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_14 "/>
</bind>
</comp>

<comp id="997" class="1005" name="conv_out_V_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="12" slack="5"/>
<pin id="999" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="wr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="2" slack="0"/>
<pin id="1007" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="sext_ln1116_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="6" slack="1"/>
<pin id="1012" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="sub_ln1117_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="1"/>
<pin id="1017" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="conv_1_bias_V_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="3" slack="1"/>
<pin id="1022" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_V_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="wc_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="2" slack="0"/>
<pin id="1030" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1033" class="1005" name="conv_1_weights_V_add_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="1"/>
<pin id="1035" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_V_add "/>
</bind>
</comp>

<comp id="1038" class="1005" name="input_V_addr_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="10" slack="1"/>
<pin id="1040" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1043" class="1005" name="w_sum_V_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="1"/>
<pin id="1045" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_V_8_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="1"/>
<pin id="1050" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="icmp_ln885_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="3"/>
<pin id="1058" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="p_Result_32_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_V_9_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="16" slack="1"/>
<pin id="1067" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="sub_ln894_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="or_ln_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1082" class="1005" name="icmp_ln908_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="trunc_ln893_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="11" slack="1"/>
<pin id="1089" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="bitcast_ln729_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="1"/>
<pin id="1094" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="icmp_ln924_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="icmp_ln924_2_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="170" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="177" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="281"><net_src comp="248" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="309"><net_src comp="148" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="217" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="205" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="205" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="229" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="229" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="229" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="213" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="344" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="350" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="241" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="241" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="241" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="241" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="241" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="413"><net_src comp="264" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="264" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="264" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="62" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="264" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="410" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="410" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="201" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="8" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="448" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="287" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="287" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="54" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="287" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="58" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="287" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="32" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="70" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="504" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="513" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="521" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="549"><net_src comp="484" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="225" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="568"><net_src comp="184" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="190" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="271" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="10" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="573" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="584" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="78" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="164" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="248" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="50" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="82" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="84" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="50" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="624" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="649"><net_src comp="86" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="636" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="84" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="88" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="658"><net_src comp="90" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="92" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="643" pin="4"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="94" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="653" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="96" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="98" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="661" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="669" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="691"><net_src comp="102" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="679" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="104" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="106" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="699"><net_src comp="685" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="108" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="669" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="110" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="92" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="636" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="50" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="695" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="112" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="679" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="106" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="739" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="96" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="114" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="675" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="116" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="636" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="753" pin="2"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="759" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="747" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="733" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="118" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="108" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="773" pin="2"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="679" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="88" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="661" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="807"><net_src comp="120" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="800" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="122" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="797" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="814" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="827" pin="2"/><net_sink comp="833" pin=2"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="833" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="855"><net_src comp="124" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="857"><net_src comp="104" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="858"><net_src comp="126" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="862"><net_src comp="849" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="128" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="843" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="122" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="876"><net_src comp="863" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="130" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="132" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="883"><net_src comp="134" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="871" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="136" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=2"/></net>

<net id="904"><net_src comp="138" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="859" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="890" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="907"><net_src comp="140" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="908"><net_src comp="126" pin="0"/><net_sink comp="897" pin=4"/></net>

<net id="912"><net_src comp="897" pin="5"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="920"><net_src comp="142" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="843" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="104" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="140" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="928"><net_src comp="884" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="144" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="914" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="146" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="944"><net_src comp="936" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="305" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="569" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="565" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="952"><net_src comp="946" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="956"><net_src comp="310" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="964"><net_src comp="322" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="972"><net_src comp="334" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="977"><net_src comp="370" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="985"><net_src comp="382" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="990"><net_src comp="388" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="995"><net_src comp="392" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1000"><net_src comp="150" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1008"><net_src comp="420" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1013"><net_src comp="444" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1018"><net_src comp="478" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1023"><net_src comp="157" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1031"><net_src comp="494" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1036"><net_src comp="170" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1041"><net_src comp="177" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1046"><net_src comp="598" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1051"><net_src comp="612" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1054"><net_src comp="1048" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1055"><net_src comp="1048" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1059"><net_src comp="618" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="624" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1068"><net_src comp="636" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1074"><net_src comp="669" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1080"><net_src comp="779" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1085"><net_src comp="787" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1090"><net_src comp="793" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1095"><net_src comp="909" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1100"><net_src comp="924" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1105"><net_src comp="930" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="936" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {11 }
 - Input state : 
	Port: conv_1 : input_V | {6 7 }
	Port: conv_1 : conv_1_weights_V | {6 7 }
	Port: conv_1 : conv_1_bias_V | {5 8 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203 : 1
		add_ln203 : 2
		p_shl_cast : 3
		tmp_14 : 3
		zext_ln203_13 : 4
		sub_ln203 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln23 : 1
		zext_ln203_14 : 1
		zext_ln203_15 : 1
		add_ln203_7 : 2
		zext_ln203_16 : 3
		conv_out_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_7 : 1
		zext_ln1116 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln23 : 2
		tmp_9 : 3
		zext_ln1117 : 4
		tmp_10 : 3
		zext_ln1117_4 : 4
		sub_ln1117 : 5
		p_Val2_22 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_6 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		sub_ln1116_2 : 5
		add_ln1116_3 : 6
		zext_ln1116_7 : 7
		conv_1_weights_V_add : 8
		add_ln23_1 : 2
		zext_ln1117_5 : 3
		add_ln1117 : 4
		sext_ln1117 : 5
		input_V_addr : 6
		conv_1_weights_V_loa : 9
		input_V_load : 7
	State 7
		sext_ln1116_2 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_2 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 8
		sext_ln1265 : 1
		tmp_V_8 : 2
		icmp_ln885 : 3
		br_ln29 : 4
	State 9
		tmp_V_9 : 1
		p_Result_s : 2
		p_Result_33 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_16 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_29 : 10
		icmp_ln897_2 : 10
		a : 11
		tmp_17 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_30 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 10
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_2 : 1
		shl_ln908 : 2
		m_7 : 3
		m_8 : 4
		m_s : 5
		m_11 : 6
		tmp_18 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_8 : 8
		p_Result_34 : 9
		bitcast_ln729 : 10
		trunc_ln7 : 5
		icmp_ln924 : 8
		icmp_ln924_2 : 6
		tmp_4 : 11
	State 11
		and_ln924 : 1
		br_ln29 : 1
		storemerge : 2
		store_ln30 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_305      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_310    |    0    |    0    |    14   |
|          |       r_fu_322       |    0    |    0    |    15   |
|          |       c_fu_334       |    0    |    0    |    15   |
|          |   add_ln203_fu_344   |    0    |    0    |    14   |
|          |       f_fu_382       |    0    |    0    |    12   |
|          |  add_ln203_7_fu_400  |    0    |    0    |    17   |
|          |       wr_fu_420      |    0    |    0    |    10   |
|          |    add_ln23_fu_448   |    0    |    0    |    15   |
|          |       wc_fu_494      |    0    |    0    |    10   |
|    add   |   add_ln1116_fu_504  |    0    |    0    |    15   |
|          |  add_ln1116_3_fu_535 |    0    |    0    |    11   |
|          |   add_ln23_1_fu_545  |    0    |    0    |    15   |
|          |   add_ln1117_fu_555  |    0    |    0    |    13   |
|          |     ret_V_fu_592     |    0    |    0    |    39   |
|          |    tmp_V_8_fu_612    |    0    |    0    |    23   |
|          |   lsb_index_fu_679   |    0    |    0    |    39   |
|          |   add_ln899_fu_753   |    0    |    0    |    23   |
|          |   add_ln908_fu_803   |    0    |    0    |    39   |
|          |      m_8_fu_843      |    0    |    0    |    71   |
|          |   add_ln915_fu_884   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln203_fu_370   |    0    |    0    |    17   |
|          |   sub_ln1116_fu_438  |    0    |    0    |    13   |
|          |   sub_ln1117_fu_478  |    0    |    0    |    14   |
|          |  sub_ln1116_2_fu_529 |    0    |    0    |    11   |
|    sub   |     tmp_V_fu_631     |    0    |    0    |    23   |
|          |   sub_ln894_fu_669   |    0    |    0    |    39   |
|          |   sub_ln897_fu_705   |    0    |    0    |    15   |
|          |   sub_ln908_fu_818   |    0    |    0    |    39   |
|          |   sub_ln915_fu_879   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_316   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_328   |    0    |    0    |    11   |
|          |   icmp_ln14_fu_376   |    0    |    0    |    9    |
|          |   icmp_ln18_fu_414   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_488   |    0    |    0    |    8    |
|   icmp   |   icmp_ln885_fu_618  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_695  |    0    |    0    |    18   |
|          |  icmp_ln897_2_fu_727 |    0    |    0    |    13   |
|          |   icmp_ln908_fu_787  |    0    |    0    |    18   |
|          |   icmp_ln924_fu_924  |    0    |    0    |    13   |
|          |  icmp_ln924_2_fu_930 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_715  |    0    |    0    |    12   |
|          |   lshr_ln908_fu_808  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_827   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_9_fu_636    |    0    |    0    |    16   |
|  select  |      m_7_fu_833      |    0    |    0    |    64   |
|          |  select_ln915_fu_871 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_661       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_29_fu_721  |    0    |    0    |    16   |
|    and   |       a_fu_733       |    0    |    0    |    2    |
|          |   and_ln899_fu_767   |    0    |    0    |    2    |
|          |   and_ln924_fu_940   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln899_fu_773   |    0    |    0    |    2    |
|          |    or_ln924_fu_936   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_747   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |      r_V_fu_946      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_340  |    0    |    0    |    0    |
|          | zext_ln203_13_fu_366 |    0    |    0    |    0    |
|          |   zext_ln23_fu_388   |    0    |    0    |    0    |
|          | zext_ln203_14_fu_392 |    0    |    0    |    0    |
|          | zext_ln203_15_fu_396 |    0    |    0    |    0    |
|          | zext_ln203_16_fu_405 |    0    |    0    |    0    |
|          |   zext_ln18_fu_410   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_434  |    0    |    0    |    0    |
|          |  zext_ln1117_fu_462  |    0    |    0    |    0    |
|          | zext_ln1117_4_fu_474 |    0    |    0    |    0    |
|          |   zext_ln21_fu_484   |    0    |    0    |    0    |
|   zext   | zext_ln1116_6_fu_500 |    0    |    0    |    0    |
|          | zext_ln1116_7_fu_540 |    0    |    0    |    0    |
|          | zext_ln1117_5_fu_551 |    0    |    0    |    0    |
|          |   zext_ln728_fu_584  |    0    |    0    |    0    |
|          |   zext_ln703_fu_588  |    0    |    0    |    0    |
|          |   zext_ln897_fu_711  |    0    |    0    |    0    |
|          |       m_fu_797       |    0    |    0    |    0    |
|          |  zext_ln907_2_fu_800 |    0    |    0    |    0    |
|          |   zext_ln908_fu_814  |    0    |    0    |    0    |
|          |  zext_ln908_2_fu_823 |    0    |    0    |    0    |
|          |   zext_ln911_fu_840  |    0    |    0    |    0    |
|          |      m_11_fu_859     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_350  |    0    |    0    |    0    |
|          |     tmp_14_fu_358    |    0    |    0    |    0    |
|          |     tmp_7_fu_426     |    0    |    0    |    0    |
|          |     tmp_9_fu_454     |    0    |    0    |    0    |
|          |     tmp_10_fu_466    |    0    |    0    |    0    |
|bitconcatenate|  p_shl5_cast_fu_513  |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_521  |    0    |    0    |    0    |
|          |     lhs_V_fu_576     |    0    |    0    |    0    |
|          |  p_Result_33_fu_653  |    0    |    0    |    0    |
|          |     or_ln_fu_779     |    0    |    0    |    0    |
|          |     tmp_8_fu_890     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_444  |    0    |    0    |    0    |
|          |  sext_ln1117_fu_560  |    0    |    0    |    0    |
|   sext   | sext_ln1116_2_fu_565 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_569  |    0    |    0    |    0    |
|          | sext_ln1118_2_fu_573 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_608  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_509 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_675  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_701  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_793  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    w_sum_V_fu_598    |    0    |    0    |    0    |
|          |   p_Result_s_fu_643  |    0    |    0    |    0    |
|partselect|     tmp_16_fu_685    |    0    |    0    |    0    |
|          |      m_s_fu_849      |    0    |    0    |    0    |
|          |   trunc_ln7_fu_914   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_32_fu_624  |    0    |    0    |    0    |
| bitselect|     tmp_17_fu_739    |    0    |    0    |    0    |
|          |  p_Result_30_fu_759  |    0    |    0    |    0    |
|          |     tmp_18_fu_863    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_34_fu_897  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   170   |   1592  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln8_reg_953       |   10   |
|    bitcast_ln729_reg_1092   |   64   |
|         c_0_reg_225         |    5   |
|          c_reg_969          |    5   |
| conv_1_bias_V_addr_reg_1020 |    3   |
|conv_1_weights_V_add_reg_1033|    6   |
|   conv_out_V_addr_reg_997   |   12   |
|         f_0_reg_237         |    3   |
|          f_reg_982          |    3   |
|     icmp_ln885_reg_1056     |    1   |
|     icmp_ln908_reg_1082     |    1   |
|    icmp_ln924_2_reg_1102    |    1   |
|     icmp_ln924_reg_1097     |    1   |
|    input_V_addr_reg_1038    |   10   |
|        or_ln_reg_1077       |   32   |
|     p_Result_32_reg_1060    |    1   |
|      p_Val2_26_reg_271      |   16   |
|       p_Val2_s_reg_248      |   16   |
|       phi_mul_reg_213       |   10   |
|         r_0_reg_201         |    5   |
|          r_reg_961          |    5   |
|     sext_ln1116_reg_1010    |    6   |
|      storemerge_reg_294     |   16   |
|     sub_ln1117_reg_1015     |   11   |
|      sub_ln203_reg_974      |   13   |
|      sub_ln894_reg_1071     |   32   |
|       tmp_V_8_reg_1048      |   16   |
|       tmp_V_9_reg_1065      |   16   |
|     trunc_ln893_reg_1087    |   11   |
|       w_sum_V_reg_1043      |   16   |
|         wc_0_reg_283        |    2   |
|         wc_reg_1028         |    2   |
|         wr_0_reg_260        |    2   |
|         wr_reg_1005         |    2   |
|    zext_ln203_14_reg_992    |    7   |
|      zext_ln23_reg_987      |   64   |
+-----------------------------+--------+
|            Total            |   426  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_164 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_201    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_213  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_225    |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_248 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_305    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   238  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   170  |  1592  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   426  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   596  |  1664  |
+-----------+--------+--------+--------+--------+
