;redcode
;assert 1
	SPL -9, -42
	CMP -207, <-123
	ADD 210, 60
	ADD 210, 60
	SPL 0, <-2
	SLT 300, 90
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SPL 0, <-2
	DJN -1, @-20
	JMP @12, #200
	SUB @121, 103
	JMP @12, #200
	SPL 0, <-742
	SUB 12, @15
	SPL 101, @-201
	SUB -207, <-126
	SUB #72, @200
	SLT 729, 7
	JMZ 0, #2
	SUB 12, @15
	SUB 12, @15
	ADD -130, 9
	MOV @-127, 100
	ADD 3, @20
	SUB @12, @10
	ADD 3, @20
	SUB @12, @10
	JMP 0, <-742
	JMZ 0, <-2
	MOV @-127, 100
	SUB @121, 103
	SUB @121, 103
	CMP @121, <103
	DJN -1, @-20
	SUB @121, 103
	SUB @12, @10
	SUB @13, 0
	SUB 12, @10
	SUB @13, 0
	SLT 300, 90
	JMN 117, @-20
	ADD -130, 9
	SPL 0, #400
	SPL 0, #400
	SPL -9, -42
	CMP -207, <-123
	ADD 210, 60
	ADD 210, 60
	MOV -7, <-20
	SLT 300, 90
	MOV -7, <-20
	SPL 0, #400
