<module name="MCAN1_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_CREL" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_CREL" offset="0x0" width="32" description="Release dependent constant (version + date)">
		<bitfield id="REL" width="4" begin="31" end="28" resetval="0x3" description="Core Release" range="31 - 28" rwaccess="R"/> 
		<bitfield id="STEP" width="4" begin="27" end="24" resetval="0x2" description="Step of Core Release" range="27 - 24" rwaccess="R"/> 
		<bitfield id="SUBSTEP" width="4" begin="23" end="20" resetval="0x3" description="Sub-Step of Core Release" range="23 - 20" rwaccess="R"/> 
		<bitfield id="YEAR" width="4" begin="19" end="16" resetval="0x8" description="Time Stamp Year" range="19 - 16" rwaccess="R"/> 
		<bitfield id="MON" width="8" begin="15" end="8" resetval="0x6" description="Time Stamp Month" range="15 - 8" rwaccess="R"/> 
		<bitfield id="DAY" width="8" begin="7" end="0" resetval="0x8" description="Time Stamp Day" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ENDN" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ENDN" offset="0x4" width="32" description="Constant 0x8765 4321">
		<bitfield id="ETV" width="32" begin="31" end="0" resetval="0x2271560481" description="Endianess test value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_CUST" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_CUST" offset="0x8" width="32" description="Optional customer-specific register">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_DBTP" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_DBTP" offset="0xC" width="32" description="Configuration of data phase bit timing, transmitter delay compensation enable">
		<bitfield id="TDC" width="1" begin="23" end="23" resetval="0x0" description="Transmitter Delay Compensation" range="23" rwaccess="R/W"/> 
		<bitfield id="DBRP" width="5" begin="20" end="16" resetval="0x0" description="Data Baud Rate Prescaler" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="DTSEG1" width="5" begin="12" end="8" resetval="0x10" description="Data time segment before sample point" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="DTSEG2" width="4" begin="7" end="4" resetval="0x3" description="Data time segment after sample point" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DSJW" width="4" begin="3" end="0" resetval="0x3" description="Data resynchronization Jump Width" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TEST" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TEST" offset="0x10" width="32" description="Test mode selection">
		<bitfield id="RX" width="1" begin="7" end="7" resetval="0x0" description="Receive Pin" range="7" rwaccess="R"/> 
		<bitfield id="TX" width="2" begin="6" end="5" resetval="0x0" description="Control of Transmit Pin" range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="LBCK" width="1" begin="4" end="4" resetval="0x0" description="Loop Back Mode" range="4" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RWD" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RWD" offset="0x14" width="32" description="Monitors the READY output of the Message RAM">
		<bitfield id="WDV" width="8" begin="15" end="8" resetval="0x0" description="Watchdog Value" range="15 - 8" rwaccess="R"/> 
		<bitfield id="WDC" width="8" begin="7" end="0" resetval="0x0" description="Watchdog Counter Value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_CCCR" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_CCCR" offset="0x18" width="32" description="Operation mode configuration">
		<bitfield id="NISO" width="1" begin="15" end="15" resetval="0x0" description="Non ISO Operation. 0= CAN FD frame format according to ISO 11898-1:2015. 1= CAN FD frame format according to Bosch CAN FD Specification 1.0" range="15" rwaccess="R/W"/> 
		<bitfield id="TXP" width="1" begin="14" end="14" resetval="0x0" description="Transmit Pause" range="14" rwaccess="R/W"/> 
		<bitfield id="EFBI" width="1" begin="13" end="13" resetval="0x0" description="Edge Filtering during Bus Integration" range="13" rwaccess="R/W"/> 
		<bitfield id="PXHD" width="1" begin="12" end="12" resetval="0x0" description="Protocol Exception Handling Disable" range="12" rwaccess="R/W"/> 
		<bitfield id="BRSE" width="1" begin="9" end="9" resetval="0x0" description="Bit Rate Switch Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="FDOE" width="1" begin="8" end="8" resetval="0x0" description="FD Operation Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TEST" width="1" begin="7" end="7" resetval="0x0" description="Test Mode enable" range="7" rwaccess="R/W"/> 
		<bitfield id="DAR" width="1" begin="6" end="6" resetval="0x0" description="Disable Automatic Retransmission" range="6" rwaccess="R/W"/> 
		<bitfield id="MON" width="1" begin="5" end="5" resetval="0x0" description="Bus Monitoring Mode" range="5" rwaccess="R/W"/> 
		<bitfield id="CSR" width="1" begin="4" end="4" resetval="0x0" description="Clock Stop Request" range="4" rwaccess="R/W"/> 
		<bitfield id="CSA" width="1" begin="3" end="3" resetval="0x0" description="Clock Stop Acknowledge" range="3" rwaccess="R"/> 
		<bitfield id="ASM" width="1" begin="2" end="2" resetval="0x0" description="Restricted Operation Mode" range="2" rwaccess="R/W"/> 
		<bitfield id="CCE" width="1" begin="1" end="1" resetval="0x0" description="Configuration Change Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="INIT" width="1" begin="0" end="0" resetval="0x1" description="Initialization" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NBTP" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NBTP" offset="0x1C" width="32" description="Configuration of arbitration phase bit timing">
		<bitfield id="NSJW" width="7" begin="31" end="25" resetval="0x3" description="Nominal Resynchronization Jump Width" range="31 - 25" rwaccess="R/W"/> 
		<bitfield id="NBRP" width="9" begin="24" end="16" resetval="0x0" description="Nominal Baud Rate Prescaler" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="NTSEG1" width="8" begin="15" end="8" resetval="0x10" description="Nominal Time segment before sample point" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="NTSEG2" width="7" begin="6" end="0" resetval="0x3" description="Nominal Time segment after sample point" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TSCC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TSCC" offset="0x20" width="32" description="Timestamp counter prescaler setting, selection of internal/external timestamp vector">
		<bitfield id="TCP" width="4" begin="19" end="16" resetval="0x0" description="Timestamp Counter Prescaler" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TSS" width="2" begin="1" end="0" resetval="0x0" description="Timestamp Select" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TSCV" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TSCV" offset="0x24" width="32" description="Read/reset timestamp counter">
		<bitfield id="TSC" width="16" begin="15" end="0" resetval="0x0" description="Timestamp Counter" range="15 - 0" rwaccess="R/WTC"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TOCC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TOCC" offset="0x28" width="32" description="Configuration of timeout period, selection of timeout counter operation mode">
		<bitfield id="TOP" width="16" begin="31" end="16" resetval="0x65535" description="Timeout Period" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TOS" width="2" begin="2" end="1" resetval="0x0" description="Timeout Select" range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="ETOC" width="1" begin="0" end="0" resetval="0x0" description="Enable Timeout Counter" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TOCV" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TOCV" offset="0x2C" width="32" description="Read/reset timeout counter">
		<bitfield id="TOC" width="16" begin="15" end="0" resetval="0x65535" description="Timeout Counter" range="15 - 0" rwaccess="R/WTC"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved00" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved00" offset="0x30" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved11" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved11" offset="0x34" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved22" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved22" offset="0x38" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved33" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved33" offset="0x3C" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ECR" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ECR" offset="0x40" width="32" description="State of Rx/Tx Error Counter, CAN Error Logging">
		<bitfield id="CEL" width="8" begin="23" end="16" resetval="0x0" description="CAN Error Logging" range="23 - 16" rwaccess="R"/> 
		<bitfield id="RP" width="1" begin="15" end="15" resetval="0x0" description="Receive Error Passive" range="15" rwaccess="R"/> 
		<bitfield id="REC" width="7" begin="14" end="8" resetval="0x0" description="Receive Error Counter" range="14 - 8" rwaccess="R"/> 
		<bitfield id="TEC" width="8" begin="7" end="0" resetval="0x0" description="Transmit Error Counter" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_PSR" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_PSR" offset="0x44" width="32" description="CAN protocol controller status, transmitter delay compensation value">
		<bitfield id="TDCV" width="7" begin="22" end="16" resetval="0x0" description="Transmitter Delay Compensation Value" range="22 - 16" rwaccess="R"/> 
		<bitfield id="PXE" width="1" begin="14" end="14" resetval="0x0" description="Protocol Exception Event" range="14" rwaccess="R"/> 
		<bitfield id="RFDF" width="1" begin="13" end="13" resetval="0x0" description="Received a CAN FD Message" range="13" rwaccess="R"/> 
		<bitfield id="RBRS" width="1" begin="12" end="12" resetval="0x0" description="BRS flag of last received CAN FD Message" range="12" rwaccess="R"/> 
		<bitfield id="RESI" width="1" begin="11" end="11" resetval="0x0" description="ESI flag of last received CAN FD Message" range="11" rwaccess="R"/> 
		<bitfield id="DLEC" width="3" begin="10" end="8" resetval="0x7" description="Data Phase Last Error Code" range="10 - 8" rwaccess="R"/> 
		<bitfield id="BO" width="1" begin="7" end="7" resetval="0x0" description="Bus_Off status" range="7" rwaccess="R"/> 
		<bitfield id="EW" width="1" begin="6" end="6" resetval="0x0" description="Warning Status" range="6" rwaccess="R"/> 
		<bitfield id="EP" width="1" begin="5" end="5" resetval="0x0" description="Error Passive" range="5" rwaccess="R"/> 
		<bitfield id="ACT" width="2" begin="4" end="3" resetval="0x0" description="Activity" range="4 - 3" rwaccess="R"/> 
		<bitfield id="LEC" width="3" begin="2" end="0" resetval="0x7" description="Last Error Code" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TDCR" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TDCR" offset="0x48" width="32" description="configuration of transmitter delay compensation offset and filter window length">
		<bitfield id="TDCO" width="7" begin="14" end="8" resetval="0x0" description="Transmitter Delay Compensation Offset" range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="TDCF" width="7" begin="6" end="0" resetval="0x0" description="Transmitter Delay Compensation Filter Window Length" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved44" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved44" offset="0x4C" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_IR" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_IR" offset="0x50" width="32" description="Interrupt flags">
		<bitfield id="ARA" width="1" begin="29" end="29" resetval="0x0" description="Access to Reserved Address" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="PED" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in data Phase" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="PEA" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="WDI" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="BO" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="EW" width="1" begin="24" end="24" resetval="0x0" description="Warning Status" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="EP" width="1" begin="23" end="23" resetval="0x0" description="Error Passive" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ELO" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="BEU" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="DRX" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="TOO" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="MRAF" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="TSW" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="TEFL" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Element Lost" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="TEFF" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="TEFW" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="TEFN" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="TFE" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="TCF" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finished" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="TC" width="1" begin="9" end="9" resetval="0x0" description="Transmission Complete" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="HPM" width="1" begin="8" end="8" resetval="0x0" description="High Priority Message" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RF1L" width="1" begin="7" end="7" resetval="0x0" description="Rx FIFO 1 Message Lost" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="RF1F" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="RF1W" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="RF1N" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="RF0L" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="RF0F" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="RF0W" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="RF0N" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_IE" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_IE" offset="0x54" width="32" description="Interrupt enable/disable">
		<bitfield id="ARAE" width="1" begin="29" end="29" resetval="0x0" description="Access to Reserve Address Interrupt Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="PEDE" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in Data Phase Interrupt Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="PEAE" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase Interrupt Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="WDIE" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="BOE" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status Interrupt Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EWE" width="1" begin="24" end="24" resetval="0x0" description="Warning Status Interrupt Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EPE" width="1" begin="23" end="23" resetval="0x0" description="Error Passive Interrupt Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="ELOE" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow Interrupt Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="BEUE" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected Interrupt Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="BECE" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected Interrupt Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="DRX" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer Interrupt Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TOOE" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred Interrupt Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="MRAFE" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure Interrupt Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TSWE" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound Interrupt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TEFLE" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Event Lost Interrupt Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="TEFFE" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full Interrupt Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="TEFWE" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached Interrupt enable" range="13" rwaccess="R/W"/> 
		<bitfield id="TEFNE" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry Interrupt Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="TFEE" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty Interrupt Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="TCFE" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finished Interrupt Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="TCE" width="1" begin="9" end="9" resetval="0x0" description="Transmission Completed Interrupt Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="HPME" width="1" begin="8" end="8" resetval="0x0" description="High Priority message Interrupt Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RF1LE" width="1" begin="7" end="7" resetval="0x0" description="rx FIFO 1 Message Lost Interrupt Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="RF1FE" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full Interrupt Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="RF1WE" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached Interrupt Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="RF1NE" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message Interrupt Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="RF0LE" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost Interrupt Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="RF0FE" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full Interrupt Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="RF0WE" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached Interrupt Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="RF0NE" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message Interrupt Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ILS" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ILS" offset="0x58" width="32" description="Interrupt line select (m_can_int0 or m_can_int1)">
		<bitfield id="ARAL" width="1" begin="29" end="29" resetval="0x0" description="Access to Reserve Address Interrupt Line" range="29" rwaccess="R/W"/> 
		<bitfield id="PEDL" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in Data Phase Interrupt Line" range="28" rwaccess="R/W"/> 
		<bitfield id="PEAL" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase Interrupt Line" range="27" rwaccess="R/W"/> 
		<bitfield id="WDIL" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt Line" range="26" rwaccess="R/W"/> 
		<bitfield id="BOL" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status Interrupt Line" range="25" rwaccess="R/W"/> 
		<bitfield id="EWL" width="1" begin="24" end="24" resetval="0x0" description="Warning Status Interrupt Line" range="24" rwaccess="R/W"/> 
		<bitfield id="EPL" width="1" begin="23" end="23" resetval="0x0" description="Error Passive Interrupt Line" range="23" rwaccess="R/W"/> 
		<bitfield id="ELOL" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow Interrupt Line" range="22" rwaccess="R/W"/> 
		<bitfield id="BEUL" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected Interrupt Line" range="21" rwaccess="R/W"/> 
		<bitfield id="BECL" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected Interrupt Line" range="20" rwaccess="R/W"/> 
		<bitfield id="DRXL" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer Interrupt Line" range="19" rwaccess="R/W"/> 
		<bitfield id="TOOL" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred Interrupt Line" range="18" rwaccess="R/W"/> 
		<bitfield id="MRAFL" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure Interrupt Line" range="17" rwaccess="R/W"/> 
		<bitfield id="TSWL" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound Interrupt Line" range="16" rwaccess="R/W"/> 
		<bitfield id="TEFLL" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Event Lost Interrupt Line" range="15" rwaccess="R/W"/> 
		<bitfield id="TEFFL" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full Interrupt Line" range="14" rwaccess="R/W"/> 
		<bitfield id="TEFWL" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached Interrupt Line" range="13" rwaccess="R/W"/> 
		<bitfield id="TEFNL" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry Interrupt Line" range="12" rwaccess="R/W"/> 
		<bitfield id="TFEL" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty Interrupt Line" range="11" rwaccess="R/W"/> 
		<bitfield id="TCFL" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finishied Interrupt Line" range="10" rwaccess="R/W"/> 
		<bitfield id="TCL" width="1" begin="9" end="9" resetval="0x0" description="Transmission Completed Interrupt Line" range="9" rwaccess="R/W"/> 
		<bitfield id="HPML" width="1" begin="8" end="8" resetval="0x0" description="High Priority message Interrupt Line" range="8" rwaccess="R/W"/> 
		<bitfield id="RF1LL" width="1" begin="7" end="7" resetval="0x0" description="rx FIFO 1 Message Lost Interrupt Line" range="7" rwaccess="R/W"/> 
		<bitfield id="RF1FL" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full Interrupt Line" range="6" rwaccess="R/W"/> 
		<bitfield id="RF1WL" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached Interrupt Line" range="5" rwaccess="R/W"/> 
		<bitfield id="RF1NL" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message Interrupt Line" range="4" rwaccess="R/W"/> 
		<bitfield id="RF0LL" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost Interrupt Line" range="3" rwaccess="R/W"/> 
		<bitfield id="RF0FL" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full Interrupt Line" range="2" rwaccess="R/W"/> 
		<bitfield id="RF0WL" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached Interrupt Line" range="1" rwaccess="R/W"/> 
		<bitfield id="RF0NL" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message Interrupt Line" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ILE" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ILE" offset="0x5C" width="32" description="Enable/disable interrupt lines m_can_int0 / m_can_int1">
		<bitfield id="EINT1" width="1" begin="1" end="1" resetval="0x0" description="Enable Interrupt Line 1" range="1" rwaccess="R/W"/> 
		<bitfield id="EINT0" width="1" begin="0" end="0" resetval="0x0" description="Enable Interrupt Line 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved55" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved55" offset="0x60" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved66" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved66" offset="0x64" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved77" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved77" offset="0x68" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved88" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved88" offset="0x6C" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved99" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved99" offset="0x70" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1010" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1010" offset="0x74" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1111" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1111" offset="0x78" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1212" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1212" offset="0x7C" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_GFC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_GFC" offset="0x80" width="32" description="Handling of non-matching frames and remote frames">
		<bitfield id="ANFS" width="2" begin="5" end="4" resetval="0x0" description="Accept Non-matching Frames Standard" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="ANFE" width="2" begin="3" end="2" resetval="0x0" description="Accept Non-matching Frames Extended" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="RRFS" width="1" begin="1" end="1" resetval="0x0" description="reject Remote Frames Standard" range="1" rwaccess="R/W"/> 
		<bitfield id="RRFE" width="1" begin="0" end="0" resetval="0x0" description="reject Remote Frames Extended" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_SIDFC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_SIDFC" offset="0x84" width="32" description="Number of filter elements, pointer to start of filter list">
		<bitfield id="LSS" width="8" begin="23" end="16" resetval="0x0" description="List Size Standard" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="FLSSA" width="14" begin="15" end="2" resetval="0x0" description="Filter List Standard Start Address" range="15 - 2" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_XIDFC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_XIDFC" offset="0x88" width="32" description="Number of filter elements, pointer to start of filter list">
		<bitfield id="LSE" width="7" begin="22" end="16" resetval="0x0" description="List Size Extended" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="FLESA" width="14" begin="15" end="2" resetval="0x0" description="Filter List Extended Start Address" range="15 - 2" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1313" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1313" offset="0x8C" width="32" description="Reserved field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_XIDAM" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_XIDAM" offset="0x90" width="32" description="29-bit logical AND mask for J1939">
		<bitfield id="EIDM" width="29" begin="28" end="0" resetval="0x536870911" description="Extended ID Mask" range="28 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_HPMS" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_HPMS" offset="0x94" width="32" description="Status monitoring of incoming high priority messages">
		<bitfield id="FLST" width="1" begin="15" end="15" resetval="0x0" description="Filter List" range="15" rwaccess="R"/> 
		<bitfield id="FIDX" width="7" begin="14" end="8" resetval="0x0" description="Filter Index" range="14 - 8" rwaccess="R"/> 
		<bitfield id="MSI" width="2" begin="7" end="6" resetval="0x0" description="Message Storage Indicator" range="7 - 6" rwaccess="R"/> 
		<bitfield id="BIDX" width="6" begin="5" end="0" resetval="0x0" description="Buffer Index" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NDAT1" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NDAT1" offset="0x98" width="32" description="NewDat flags of dedicated Rx buffers 0-31">
		<bitfield id="ND31" width="1" begin="31" end="31" resetval="0x0" description="New Data" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ND30" width="1" begin="30" end="30" resetval="0x0" description="New Data" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ND29" width="1" begin="29" end="29" resetval="0x0" description="New Data" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ND28" width="1" begin="28" end="28" resetval="0x0" description="New Data" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ND27" width="1" begin="27" end="27" resetval="0x0" description="New Data" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ND26" width="1" begin="26" end="26" resetval="0x0" description="New Data" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ND25" width="1" begin="25" end="25" resetval="0x0" description="New Data" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ND24" width="1" begin="24" end="24" resetval="0x0" description="New Data" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ND23" width="1" begin="23" end="23" resetval="0x0" description="New Data" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ND22" width="1" begin="22" end="22" resetval="0x0" description="New Data" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ND21" width="1" begin="21" end="21" resetval="0x0" description="New Data" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ND20" width="1" begin="20" end="20" resetval="0x0" description="New Data" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ND19" width="1" begin="19" end="19" resetval="0x0" description="New Data" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ND18" width="1" begin="18" end="18" resetval="0x0" description="New Data" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ND17" width="1" begin="17" end="17" resetval="0x0" description="New Data" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ND16" width="1" begin="16" end="16" resetval="0x0" description="New Data" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ND15" width="1" begin="15" end="15" resetval="0x0" description="New Data" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ND14" width="1" begin="14" end="14" resetval="0x0" description="New Data" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ND13" width="1" begin="13" end="13" resetval="0x0" description="New Data" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ND12" width="1" begin="12" end="12" resetval="0x0" description="New Data" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ND11" width="1" begin="11" end="11" resetval="0x0" description="New Data" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ND10" width="1" begin="10" end="10" resetval="0x0" description="New Data" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ND9" width="1" begin="9" end="9" resetval="0x0" description="New Data" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ND8" width="1" begin="8" end="8" resetval="0x0" description="New Data" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ND7" width="1" begin="7" end="7" resetval="0x0" description="New Data" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ND6" width="1" begin="6" end="6" resetval="0x0" description="New Data" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ND5" width="1" begin="5" end="5" resetval="0x0" description="New Data" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ND4" width="1" begin="4" end="4" resetval="0x0" description="New Data" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ND3" width="1" begin="3" end="3" resetval="0x0" description="New Data" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ND2" width="1" begin="2" end="2" resetval="0x0" description="New Data" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ND1" width="1" begin="1" end="1" resetval="0x0" description="New Data" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ND0" width="1" begin="0" end="0" resetval="0x0" description="New Data" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NDAT2" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NDAT2" offset="0x9C" width="32" description="NewDat flags of dedicated Rx buffers 32-63">
		<bitfield id="ND63" width="1" begin="31" end="31" resetval="0x0" description="New Data" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ND62" width="1" begin="30" end="30" resetval="0x0" description="New Data" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ND61" width="1" begin="29" end="29" resetval="0x0" description="New Data" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ND60" width="1" begin="28" end="28" resetval="0x0" description="New Data" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ND59" width="1" begin="27" end="27" resetval="0x0" description="New Data" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ND58" width="1" begin="26" end="26" resetval="0x0" description="New Data" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ND57" width="1" begin="25" end="25" resetval="0x0" description="New Data" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ND56" width="1" begin="24" end="24" resetval="0x0" description="New Data" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ND55" width="1" begin="23" end="23" resetval="0x0" description="New Data" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ND54" width="1" begin="22" end="22" resetval="0x0" description="New Data" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ND53" width="1" begin="21" end="21" resetval="0x0" description="New Data" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ND52" width="1" begin="20" end="20" resetval="0x0" description="New Data" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ND51" width="1" begin="19" end="19" resetval="0x0" description="New Data" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ND50" width="1" begin="18" end="18" resetval="0x0" description="New Data" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ND49" width="1" begin="17" end="17" resetval="0x0" description="New Data" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ND48" width="1" begin="16" end="16" resetval="0x0" description="New Data" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ND47" width="1" begin="15" end="15" resetval="0x0" description="New Data" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ND46" width="1" begin="14" end="14" resetval="0x0" description="New Data" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ND45" width="1" begin="13" end="13" resetval="0x0" description="New Data" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ND44" width="1" begin="12" end="12" resetval="0x0" description="New Data" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ND43" width="1" begin="11" end="11" resetval="0x0" description="New Data" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ND42" width="1" begin="10" end="10" resetval="0x0" description="New Data" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ND41" width="1" begin="9" end="9" resetval="0x0" description="New Data" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ND40" width="1" begin="8" end="8" resetval="0x0" description="New Data" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ND39" width="1" begin="7" end="7" resetval="0x0" description="New Data" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ND38" width="1" begin="6" end="6" resetval="0x0" description="New Data" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ND37" width="1" begin="5" end="5" resetval="0x0" description="New Data" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ND36" width="1" begin="4" end="4" resetval="0x0" description="New Data" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ND35" width="1" begin="3" end="3" resetval="0x0" description="New Data" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ND34" width="1" begin="2" end="2" resetval="0x0" description="New Data" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ND33" width="1" begin="1" end="1" resetval="0x0" description="New Data" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ND32" width="1" begin="0" end="0" resetval="0x0" description="New Data" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF0C" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF0C" offset="0xA0" width="32" description="FIFO 0 operation mode, watermark, size and start address">
		<bitfield id="F0OM" width="1" begin="31" end="31" resetval="0x0" description="Rx FIFO 0 Operation Mode" range="31" rwaccess="R/W"/> 
		<bitfield id="F0WM" width="7" begin="30" end="24" resetval="0x0" description="Rx FIFO 0 Watermark" range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="F0S" width="7" begin="22" end="16" resetval="0x0" description="Rx FIFO 0 Size" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="F0SA" width="14" begin="15" end="2" resetval="0x0" description="Rx FIFO 0 Start Address" range="15 - 2" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF0S" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF0S" offset="0xA4" width="32" description="FIFO 0 message lost/full indication, put index, get index and fill level">
		<bitfield id="RF0L" width="1" begin="25" end="25" resetval="0x0" description="Rx FIFO 0 Message Lost" range="25" rwaccess="R"/> 
		<bitfield id="F0F" width="1" begin="24" end="24" resetval="0x0" description="Rx FIFO 0 Full" range="24" rwaccess="R"/> 
		<bitfield id="F0PI" width="6" begin="21" end="16" resetval="0x0" description="Rx FIFO 0 Put Index" range="21 - 16" rwaccess="R"/> 
		<bitfield id="F0GI" width="6" begin="13" end="8" resetval="0x0" description="Rx FIFO 0 Get Index" range="13 - 8" rwaccess="R"/> 
		<bitfield id="F0FL" width="7" begin="6" end="0" resetval="0x0" description="Rx FIFO 0 Fill Level" range="6 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF0A" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF0A" offset="0xA8" width="32" description="FIFO 0 acknowledge last index of read buffers, updates get index and fill level">
		<bitfield id="F0AI" width="6" begin="5" end="0" resetval="0x0" description="Rx FIFO 0 Acknowledge Index" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXBC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXBC" offset="0xAC" width="32" description="Start address of Rx buffer section">
		<bitfield id="RBSA" width="14" begin="15" end="2" resetval="0x0" description="Rx Buffer Start Address" range="15 - 2" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF1C" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF1C" offset="0xB0" width="32" description="FIFO 1 operation mode, watermark, size and start address">
		<bitfield id="F1OM" width="1" begin="31" end="31" resetval="0x0" description="Rx FIFO 1 Operation Mode" range="31" rwaccess="R/W"/> 
		<bitfield id="F1WM" width="7" begin="30" end="24" resetval="0x0" description="Rx FIFO 1 Watermark" range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="F1S" width="7" begin="22" end="16" resetval="0x0" description="Rx FIFO 1 Size" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="F1SA" width="14" begin="15" end="2" resetval="0x0" description="Rx FIFO 1 Start Address" range="15 - 2" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF1S" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF1S" offset="0xB4" width="32" description="FIFO 1 message lost/full indication, put index, get index and fill level">
		<bitfield id="DMS" width="2" begin="31" end="30" resetval="0x0" description="Debug Message Status" range="31 - 30" rwaccess="R"/> 
		<bitfield id="RF1L" width="1" begin="25" end="25" resetval="0x0" description="Rx FIFO 1 Message Lost" range="25" rwaccess="R"/> 
		<bitfield id="F1F" width="1" begin="24" end="24" resetval="0x0" description="Rx FIFO 1 Full" range="24" rwaccess="R"/> 
		<bitfield id="F1PI" width="6" begin="21" end="16" resetval="0x0" description="Rx FIFO 1 Put Index" range="21 - 16" rwaccess="R"/> 
		<bitfield id="F1GI" width="6" begin="13" end="8" resetval="0x0" description="Rx FIFO 1 Get Index" range="13 - 8" rwaccess="R"/> 
		<bitfield id="F1FL" width="7" begin="6" end="0" resetval="0x0" description="Rx FIFO 1 Fill Level" range="6 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF1A" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXF1A" offset="0xB8" width="32" description="FIFO 1 acknowledge last index of read buffers, updates get index and fill level">
		<bitfield id="F1AI" width="6" begin="5" end="0" resetval="0x0" description="Rx FIFO 1 Acknowledge Index" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXESC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_RXESC" offset="0xBC" width="32" description="Configure data field size for storage of accepted frames">
		<bitfield id="RBDS" width="3" begin="10" end="8" resetval="0x0" description="Rx Buffer data Field Size" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="F1DS" width="3" begin="6" end="4" resetval="0x0" description="Rx FIFO 1 Data Field Size" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="F0DS" width="3" begin="2" end="0" resetval="0x0" description="Rx FIFO 0 Data Field Size" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBC" offset="0xC0" width="32" description="Configure Tx FIFO/Queue mode, Tx FIFO/Queue size, number of dedicated Tx buffers, Tx buffer start address">
		<bitfield id="TFQM" width="1" begin="30" end="30" resetval="0x0" description="Tx FIFO/Queue Mode" range="30" rwaccess="R/W"/> 
		<bitfield id="TFQS" width="6" begin="29" end="24" resetval="0x0" description="Transmit FIFO/Queue Size" range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="NDTB" width="6" begin="21" end="16" resetval="0x0" description="Number of Dedicated Transmit Buffers" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TBSA" width="14" begin="15" end="2" resetval="0x0" description="Tx Buffers Start Address" range="15 - 2" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXFQS" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXFQS" offset="0xC4" width="32" description="Tx FIFO/Queue full indication and put index, Tx FIFO get index and fill level">
		<bitfield id="TFQF" width="1" begin="21" end="21" resetval="0x0" description="Tx FIFO/Queue Full" range="21" rwaccess="R"/> 
		<bitfield id="TFQPI" width="5" begin="20" end="16" resetval="0x0" description="Tx FIFO/Queue Put Index" range="20 - 16" rwaccess="R"/> 
		<bitfield id="TFGI" width="5" begin="12" end="8" resetval="0x0" description="Tx Queue Get Index" range="12 - 8" rwaccess="R"/> 
		<bitfield id="TFFL" width="6" begin="5" end="0" resetval="0x0" description="Tx FIFO Free Level" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXESC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXESC" offset="0xC8" width="32" description="Configure data field size for frame transmission">
		<bitfield id="TBDS" width="3" begin="2" end="0" resetval="0x0" description="Tx Buffer Data Field Size" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBRP" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBRP" offset="0xCC" width="32" description="Tx buffers with pending transmission request">
		<bitfield id="TRP31" width="1" begin="31" end="31" resetval="0x0" description="Transmission Request Pending" range="31" rwaccess="R"/> 
		<bitfield id="TRP30" width="1" begin="30" end="30" resetval="0x0" description="Transmission Request Pending" range="30" rwaccess="R"/> 
		<bitfield id="TRP29" width="1" begin="29" end="29" resetval="0x0" description="Transmission Request Pending" range="29" rwaccess="R"/> 
		<bitfield id="TRP28" width="1" begin="28" end="28" resetval="0x0" description="Transmission Request Pending" range="28" rwaccess="R"/> 
		<bitfield id="TRP27" width="1" begin="27" end="27" resetval="0x0" description="Transmission Request Pending" range="27" rwaccess="R"/> 
		<bitfield id="TRP26" width="1" begin="26" end="26" resetval="0x0" description="Transmission Request Pending" range="26" rwaccess="R"/> 
		<bitfield id="TRP25" width="1" begin="25" end="25" resetval="0x0" description="Transmission Request Pending" range="25" rwaccess="R"/> 
		<bitfield id="TRP24" width="1" begin="24" end="24" resetval="0x0" description="Transmission Request Pending" range="24" rwaccess="R"/> 
		<bitfield id="TRP23" width="1" begin="23" end="23" resetval="0x0" description="Transmission Request Pending" range="23" rwaccess="R"/> 
		<bitfield id="TRP22" width="1" begin="22" end="22" resetval="0x0" description="Transmission Request Pending" range="22" rwaccess="R"/> 
		<bitfield id="TRP21" width="1" begin="21" end="21" resetval="0x0" description="Transmission Request Pending" range="21" rwaccess="R"/> 
		<bitfield id="TRP20" width="1" begin="20" end="20" resetval="0x0" description="Transmission Request Pending" range="20" rwaccess="R"/> 
		<bitfield id="TRP19" width="1" begin="19" end="19" resetval="0x0" description="Transmission Request Pending" range="19" rwaccess="R"/> 
		<bitfield id="TRP18" width="1" begin="18" end="18" resetval="0x0" description="Transmission Request Pending" range="18" rwaccess="R"/> 
		<bitfield id="TRP17" width="1" begin="17" end="17" resetval="0x0" description="Transmission Request Pending" range="17" rwaccess="R"/> 
		<bitfield id="TRP16" width="1" begin="16" end="16" resetval="0x0" description="Transmission Request Pending" range="16" rwaccess="R"/> 
		<bitfield id="TRP15" width="1" begin="15" end="15" resetval="0x0" description="Transmission Request Pending" range="15" rwaccess="R"/> 
		<bitfield id="TRP14" width="1" begin="14" end="14" resetval="0x0" description="Transmission Request Pending" range="14" rwaccess="R"/> 
		<bitfield id="TRP13" width="1" begin="13" end="13" resetval="0x0" description="Transmission Request Pending" range="13" rwaccess="R"/> 
		<bitfield id="TRP12" width="1" begin="12" end="12" resetval="0x0" description="Transmission Request Pending" range="12" rwaccess="R"/> 
		<bitfield id="TRP11" width="1" begin="11" end="11" resetval="0x0" description="Transmission Request Pending" range="11" rwaccess="R"/> 
		<bitfield id="TRP10" width="1" begin="10" end="10" resetval="0x0" description="Transmission Request Pending" range="10" rwaccess="R"/> 
		<bitfield id="TRP9" width="1" begin="9" end="9" resetval="0x0" description="Transmission Request Pending" range="9" rwaccess="R"/> 
		<bitfield id="TRP8" width="1" begin="8" end="8" resetval="0x0" description="Transmission Request Pending" range="8" rwaccess="R"/> 
		<bitfield id="TRP7" width="1" begin="7" end="7" resetval="0x0" description="Transmission Request Pending" range="7" rwaccess="R"/> 
		<bitfield id="TRP6" width="1" begin="6" end="6" resetval="0x0" description="Transmission Request Pending" range="6" rwaccess="R"/> 
		<bitfield id="TRP5" width="1" begin="5" end="5" resetval="0x0" description="Transmission Request Pending" range="5" rwaccess="R"/> 
		<bitfield id="TRP4" width="1" begin="4" end="4" resetval="0x0" description="Transmission Request Pending" range="4" rwaccess="R"/> 
		<bitfield id="TRP3" width="1" begin="3" end="3" resetval="0x0" description="Transmission Request Pending" range="3" rwaccess="R"/> 
		<bitfield id="TRP2" width="1" begin="2" end="2" resetval="0x0" description="Transmission Request Pending" range="2" rwaccess="R"/> 
		<bitfield id="TRP1" width="1" begin="1" end="1" resetval="0x0" description="Transmission Request Pending" range="1" rwaccess="R"/> 
		<bitfield id="TRP0" width="1" begin="0" end="0" resetval="0x0" description="Transmission Request Pending" range="0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBAR" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBAR" offset="0xD0" width="32" description="Add transmission requests">
		<bitfield id="AR31" width="1" begin="31" end="31" resetval="0x0" description="Add request" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="AR30" width="1" begin="30" end="30" resetval="0x0" description="Add request" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="AR29" width="1" begin="29" end="29" resetval="0x0" description="Add request" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="AR28" width="1" begin="28" end="28" resetval="0x0" description="Add request" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="AR27" width="1" begin="27" end="27" resetval="0x0" description="Add request" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="AR26" width="1" begin="26" end="26" resetval="0x0" description="Add request" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="AR25" width="1" begin="25" end="25" resetval="0x0" description="Add request" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="AR24" width="1" begin="24" end="24" resetval="0x0" description="Add request" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="AR23" width="1" begin="23" end="23" resetval="0x0" description="Add request" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="AR22" width="1" begin="22" end="22" resetval="0x0" description="Add request" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="AR21" width="1" begin="21" end="21" resetval="0x0" description="Add request" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="AR20" width="1" begin="20" end="20" resetval="0x0" description="Add request" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="AR19" width="1" begin="19" end="19" resetval="0x0" description="Add request" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="AR18" width="1" begin="18" end="18" resetval="0x0" description="Add request" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="AR17" width="1" begin="17" end="17" resetval="0x0" description="Add request" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="AR16" width="1" begin="16" end="16" resetval="0x0" description="Add request" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="AR15" width="1" begin="15" end="15" resetval="0x0" description="Add request" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="AR14" width="1" begin="14" end="14" resetval="0x0" description="Add request" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="AR13" width="1" begin="13" end="13" resetval="0x0" description="Add request" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="AR12" width="1" begin="12" end="12" resetval="0x0" description="Add request" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="AR11" width="1" begin="11" end="11" resetval="0x0" description="Add request" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="AR10" width="1" begin="10" end="10" resetval="0x0" description="Add request" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="AR9" width="1" begin="9" end="9" resetval="0x0" description="Add request" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="AR8" width="1" begin="8" end="8" resetval="0x0" description="Add request" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="AR7" width="1" begin="7" end="7" resetval="0x0" description="Add request" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="AR6" width="1" begin="6" end="6" resetval="0x0" description="Add request" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="AR5" width="1" begin="5" end="5" resetval="0x0" description="Add request" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="AR4" width="1" begin="4" end="4" resetval="0x0" description="Add request" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="AR3" width="1" begin="3" end="3" resetval="0x0" description="Add request" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="AR2" width="1" begin="2" end="2" resetval="0x0" description="Add request" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="AR1" width="1" begin="1" end="1" resetval="0x0" description="Add request" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="AR0" width="1" begin="0" end="0" resetval="0x0" description="Add request" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBCR" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBCR" offset="0xD4" width="32" description="Request cancellation of pending transmissions">
		<bitfield id="CR31" width="1" begin="31" end="31" resetval="0x0" description="Cancellation Request" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="CR30" width="1" begin="30" end="30" resetval="0x0" description="Cancellation Request" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="CR29" width="1" begin="29" end="29" resetval="0x0" description="Cancellation Request" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="CR28" width="1" begin="28" end="28" resetval="0x0" description="Cancellation Request" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="CR27" width="1" begin="27" end="27" resetval="0x0" description="Cancellation Request" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="CR26" width="1" begin="26" end="26" resetval="0x0" description="Cancellation Request" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="CR25" width="1" begin="25" end="25" resetval="0x0" description="Cancellation Request" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="CR24" width="1" begin="24" end="24" resetval="0x0" description="Cancellation Request" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="CR23" width="1" begin="23" end="23" resetval="0x0" description="Cancellation Request" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="CR22" width="1" begin="22" end="22" resetval="0x0" description="Cancellation Request" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="CR21" width="1" begin="21" end="21" resetval="0x0" description="Cancellation Request" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="CR20" width="1" begin="20" end="20" resetval="0x0" description="Cancellation Request" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="CR19" width="1" begin="19" end="19" resetval="0x0" description="Cancellation Request" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="CR18" width="1" begin="18" end="18" resetval="0x0" description="Cancellation Request" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="CR17" width="1" begin="17" end="17" resetval="0x0" description="Cancellation Request" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="CR16" width="1" begin="16" end="16" resetval="0x0" description="Cancellation Request" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="CR15" width="1" begin="15" end="15" resetval="0x0" description="Cancellation Request" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="CR14" width="1" begin="14" end="14" resetval="0x0" description="Cancellation Request" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="CR13" width="1" begin="13" end="13" resetval="0x0" description="Cancellation Request" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="CR12" width="1" begin="12" end="12" resetval="0x0" description="Cancellation Request" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="CR11" width="1" begin="11" end="11" resetval="0x0" description="Cancellation Request" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="CR10" width="1" begin="10" end="10" resetval="0x0" description="Cancellation Request" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="CR9" width="1" begin="9" end="9" resetval="0x0" description="Cancellation Request" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="CR8" width="1" begin="8" end="8" resetval="0x0" description="Cancellation Request" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="CR7" width="1" begin="7" end="7" resetval="0x0" description="Cancellation Request" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="CR6" width="1" begin="6" end="6" resetval="0x0" description="Cancellation Request" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="CR5" width="1" begin="5" end="5" resetval="0x0" description="Cancellation Request" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="CR4" width="1" begin="4" end="4" resetval="0x0" description="Cancellation Request" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="CR3" width="1" begin="3" end="3" resetval="0x0" description="Cancellation Request" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="CR2" width="1" begin="2" end="2" resetval="0x0" description="Cancellation Request" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="CR1" width="1" begin="1" end="1" resetval="0x0" description="Cancellation Request" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="CR0" width="1" begin="0" end="0" resetval="0x0" description="Cancellation Request" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBTO" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBTO" offset="0xD8" width="32" description="Signals successful transmissions, set when corresponding TXBRP flag is cleared">
		<bitfield id="TO31" width="1" begin="31" end="31" resetval="0x0" description="Transmission Occurred" range="31" rwaccess="R"/> 
		<bitfield id="TO30" width="1" begin="30" end="30" resetval="0x0" description="Transmission Occurred" range="30" rwaccess="R"/> 
		<bitfield id="TO29" width="1" begin="29" end="29" resetval="0x0" description="Transmission Occurred" range="29" rwaccess="R"/> 
		<bitfield id="TO28" width="1" begin="28" end="28" resetval="0x0" description="Transmission Occurred" range="28" rwaccess="R"/> 
		<bitfield id="TO27" width="1" begin="27" end="27" resetval="0x0" description="Transmission Occurred" range="27" rwaccess="R"/> 
		<bitfield id="TO26" width="1" begin="26" end="26" resetval="0x0" description="Transmission Occurred" range="26" rwaccess="R"/> 
		<bitfield id="TO25" width="1" begin="25" end="25" resetval="0x0" description="Transmission Occurred" range="25" rwaccess="R"/> 
		<bitfield id="TO24" width="1" begin="24" end="24" resetval="0x0" description="Transmission Occurred" range="24" rwaccess="R"/> 
		<bitfield id="TO23" width="1" begin="23" end="23" resetval="0x0" description="Transmission Occurred" range="23" rwaccess="R"/> 
		<bitfield id="TO22" width="1" begin="22" end="22" resetval="0x0" description="Transmission Occurred" range="22" rwaccess="R"/> 
		<bitfield id="TO21" width="1" begin="21" end="21" resetval="0x0" description="Transmission Occurred" range="21" rwaccess="R"/> 
		<bitfield id="TO20" width="1" begin="20" end="20" resetval="0x0" description="Transmission Occurred" range="20" rwaccess="R"/> 
		<bitfield id="TO19" width="1" begin="19" end="19" resetval="0x0" description="Transmission Occurred" range="19" rwaccess="R"/> 
		<bitfield id="TO18" width="1" begin="18" end="18" resetval="0x0" description="Transmission Occurred" range="18" rwaccess="R"/> 
		<bitfield id="TO17" width="1" begin="17" end="17" resetval="0x0" description="Transmission Occurred" range="17" rwaccess="R"/> 
		<bitfield id="TO16" width="1" begin="16" end="16" resetval="0x0" description="Transmission Occurred" range="16" rwaccess="R"/> 
		<bitfield id="TO15" width="1" begin="15" end="15" resetval="0x0" description="Transmission Occurred" range="15" rwaccess="R"/> 
		<bitfield id="TO14" width="1" begin="14" end="14" resetval="0x0" description="Transmission Occurred" range="14" rwaccess="R"/> 
		<bitfield id="TO13" width="1" begin="13" end="13" resetval="0x0" description="Transmission Occurred" range="13" rwaccess="R"/> 
		<bitfield id="TO12" width="1" begin="12" end="12" resetval="0x0" description="Transmission Occurred" range="12" rwaccess="R"/> 
		<bitfield id="TO11" width="1" begin="11" end="11" resetval="0x0" description="Transmission Occurred" range="11" rwaccess="R"/> 
		<bitfield id="TO10" width="1" begin="10" end="10" resetval="0x0" description="Transmission Occurred" range="10" rwaccess="R"/> 
		<bitfield id="TO9" width="1" begin="9" end="9" resetval="0x0" description="Transmission Occurred" range="9" rwaccess="R"/> 
		<bitfield id="TO8" width="1" begin="8" end="8" resetval="0x0" description="Transmission Occurred" range="8" rwaccess="R"/> 
		<bitfield id="TO7" width="1" begin="7" end="7" resetval="0x0" description="Transmission Occurred" range="7" rwaccess="R"/> 
		<bitfield id="TO6" width="1" begin="6" end="6" resetval="0x0" description="Transmission Occurred" range="6" rwaccess="R"/> 
		<bitfield id="TO5" width="1" begin="5" end="5" resetval="0x0" description="Transmission Occurred" range="5" rwaccess="R"/> 
		<bitfield id="TO4" width="1" begin="4" end="4" resetval="0x0" description="Transmission Occurred" range="4" rwaccess="R"/> 
		<bitfield id="TO3" width="1" begin="3" end="3" resetval="0x0" description="Transmission Occurred" range="3" rwaccess="R"/> 
		<bitfield id="TO2" width="1" begin="2" end="2" resetval="0x0" description="Transmission Occurred" range="2" rwaccess="R"/> 
		<bitfield id="TO1" width="1" begin="1" end="1" resetval="0x0" description="Transmission Occurred" range="1" rwaccess="R"/> 
		<bitfield id="TO0" width="1" begin="0" end="0" resetval="0x0" description="Transmission Occurred" range="0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBCF" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBCF" offset="0xDC" width="32" description="Signals successful transmit cancellation, set when corresponding TXBRP flag is cleared after cancellation request">
		<bitfield id="CF31" width="1" begin="31" end="31" resetval="0x0" description="Cancellation Finished" range="31" rwaccess="R"/> 
		<bitfield id="CF30" width="1" begin="30" end="30" resetval="0x0" description="Cancellation Finished" range="30" rwaccess="R"/> 
		<bitfield id="CF29" width="1" begin="29" end="29" resetval="0x0" description="Cancellation Finished" range="29" rwaccess="R"/> 
		<bitfield id="CF28" width="1" begin="28" end="28" resetval="0x0" description="Cancellation Finished" range="28" rwaccess="R"/> 
		<bitfield id="CF27" width="1" begin="27" end="27" resetval="0x0" description="Cancellation Finished" range="27" rwaccess="R"/> 
		<bitfield id="CF26" width="1" begin="26" end="26" resetval="0x0" description="Cancellation Finished" range="26" rwaccess="R"/> 
		<bitfield id="CF25" width="1" begin="25" end="25" resetval="0x0" description="Cancellation Finished" range="25" rwaccess="R"/> 
		<bitfield id="CF24" width="1" begin="24" end="24" resetval="0x0" description="Cancellation Finished" range="24" rwaccess="R"/> 
		<bitfield id="CF23" width="1" begin="23" end="23" resetval="0x0" description="Cancellation Finished" range="23" rwaccess="R"/> 
		<bitfield id="CF22" width="1" begin="22" end="22" resetval="0x0" description="Cancellation Finished" range="22" rwaccess="R"/> 
		<bitfield id="CF21" width="1" begin="21" end="21" resetval="0x0" description="Cancellation Finished" range="21" rwaccess="R"/> 
		<bitfield id="CF20" width="1" begin="20" end="20" resetval="0x0" description="Cancellation Finished" range="20" rwaccess="R"/> 
		<bitfield id="CF19" width="1" begin="19" end="19" resetval="0x0" description="Cancellation Finished" range="19" rwaccess="R"/> 
		<bitfield id="CF18" width="1" begin="18" end="18" resetval="0x0" description="Cancellation Finished" range="18" rwaccess="R"/> 
		<bitfield id="CF17" width="1" begin="17" end="17" resetval="0x0" description="Cancellation Finished" range="17" rwaccess="R"/> 
		<bitfield id="CF16" width="1" begin="16" end="16" resetval="0x0" description="Cancellation Finished" range="16" rwaccess="R"/> 
		<bitfield id="CF15" width="1" begin="15" end="15" resetval="0x0" description="Cancellation Finished" range="15" rwaccess="R"/> 
		<bitfield id="CF14" width="1" begin="14" end="14" resetval="0x0" description="Cancellation Finished" range="14" rwaccess="R"/> 
		<bitfield id="CF13" width="1" begin="13" end="13" resetval="0x0" description="Cancellation Finished" range="13" rwaccess="R"/> 
		<bitfield id="CF12" width="1" begin="12" end="12" resetval="0x0" description="Cancellation Finished" range="12" rwaccess="R"/> 
		<bitfield id="CF11" width="1" begin="11" end="11" resetval="0x0" description="Cancellation Finished" range="11" rwaccess="R"/> 
		<bitfield id="CF10" width="1" begin="10" end="10" resetval="0x0" description="Cancellation Finished" range="10" rwaccess="R"/> 
		<bitfield id="CF9" width="1" begin="9" end="9" resetval="0x0" description="Cancellation Finished" range="9" rwaccess="R"/> 
		<bitfield id="CF8" width="1" begin="8" end="8" resetval="0x0" description="Cancellation Finished" range="8" rwaccess="R"/> 
		<bitfield id="CF7" width="1" begin="7" end="7" resetval="0x0" description="Cancellation Finished" range="7" rwaccess="R"/> 
		<bitfield id="CF6" width="1" begin="6" end="6" resetval="0x0" description="Cancellation Finished" range="6" rwaccess="R"/> 
		<bitfield id="CF5" width="1" begin="5" end="5" resetval="0x0" description="Cancellation Finished" range="5" rwaccess="R"/> 
		<bitfield id="CF4" width="1" begin="4" end="4" resetval="0x0" description="Cancellation Finished" range="4" rwaccess="R"/> 
		<bitfield id="CF3" width="1" begin="3" end="3" resetval="0x0" description="Cancellation Finished" range="3" rwaccess="R"/> 
		<bitfield id="CF2" width="1" begin="2" end="2" resetval="0x0" description="Cancellation Finished" range="2" rwaccess="R"/> 
		<bitfield id="CF1" width="1" begin="1" end="1" resetval="0x0" description="Cancellation Finished" range="1" rwaccess="R"/> 
		<bitfield id="CF0" width="1" begin="0" end="0" resetval="0x0" description="Cancellation Finished" range="0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBTIE" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBTIE" offset="0xE0" width="32" description="Enable transmit interrupts for selected Tx buffers">
		<bitfield id="TIE31" width="1" begin="31" end="31" resetval="0x0" description="Transmission Interrupt Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TIE30" width="1" begin="30" end="30" resetval="0x0" description="Transmission Interrupt Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TIE29" width="1" begin="29" end="29" resetval="0x0" description="Transmission Interrupt Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="TIE28" width="1" begin="28" end="28" resetval="0x0" description="Transmission Interrupt Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="TIE27" width="1" begin="27" end="27" resetval="0x0" description="Transmission Interrupt Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="TIE26" width="1" begin="26" end="26" resetval="0x0" description="Transmission Interrupt Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="TIE25" width="1" begin="25" end="25" resetval="0x0" description="Transmission Interrupt Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TIE24" width="1" begin="24" end="24" resetval="0x0" description="Transmission Interrupt Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="TIE23" width="1" begin="23" end="23" resetval="0x0" description="Transmission Interrupt Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="TIE22" width="1" begin="22" end="22" resetval="0x0" description="Transmission Interrupt Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TIE21" width="1" begin="21" end="21" resetval="0x0" description="Transmission Interrupt Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TIE20" width="1" begin="20" end="20" resetval="0x0" description="Transmission Interrupt Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TIE19" width="1" begin="19" end="19" resetval="0x0" description="Transmission Interrupt Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TIE18" width="1" begin="18" end="18" resetval="0x0" description="Transmission Interrupt Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="TIE17" width="1" begin="17" end="17" resetval="0x0" description="Transmission Interrupt Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TIE16" width="1" begin="16" end="16" resetval="0x0" description="Transmission Interrupt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TIE15" width="1" begin="15" end="15" resetval="0x0" description="Transmission Interrupt Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="TIE14" width="1" begin="14" end="14" resetval="0x0" description="Transmission Interrupt Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="TIE13" width="1" begin="13" end="13" resetval="0x0" description="Transmission Interrupt Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="TIE12" width="1" begin="12" end="12" resetval="0x0" description="Transmission Interrupt Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="TIE11" width="1" begin="11" end="11" resetval="0x0" description="Transmission Interrupt Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="TIE10" width="1" begin="10" end="10" resetval="0x0" description="Transmission Interrupt Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="TIE9" width="1" begin="9" end="9" resetval="0x0" description="Transmission Interrupt Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="TIE8" width="1" begin="8" end="8" resetval="0x0" description="Transmission Interrupt Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TIE7" width="1" begin="7" end="7" resetval="0x0" description="Transmission Interrupt Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="TIE6" width="1" begin="6" end="6" resetval="0x0" description="Transmission Interrupt Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TIE5" width="1" begin="5" end="5" resetval="0x0" description="Transmission Interrupt Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="TIE4" width="1" begin="4" end="4" resetval="0x0" description="Transmission Interrupt Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TIE3" width="1" begin="3" end="3" resetval="0x0" description="Transmission Interrupt Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="TIE2" width="1" begin="2" end="2" resetval="0x0" description="Transmission Interrupt Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="TIE1" width="1" begin="1" end="1" resetval="0x0" description="Transmission Interrupt Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="TIE0" width="1" begin="0" end="0" resetval="0x0" description="Transmission Interrupt Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBCIE" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBCIE" offset="0xE4" width="32" description="Enable cancellation finished interrupts for selected Tx buffers">
		<bitfield id="CFIE31" width="1" begin="31" end="31" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="CFIE30" width="1" begin="30" end="30" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="CFIE29" width="1" begin="29" end="29" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="CFIE28" width="1" begin="28" end="28" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="CFIE27" width="1" begin="27" end="27" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="CFIE26" width="1" begin="26" end="26" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="CFIE25" width="1" begin="25" end="25" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="CFIE24" width="1" begin="24" end="24" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="CFIE23" width="1" begin="23" end="23" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="CFIE22" width="1" begin="22" end="22" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="CFIE21" width="1" begin="21" end="21" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="CFIE20" width="1" begin="20" end="20" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="CFIE19" width="1" begin="19" end="19" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="CFIE18" width="1" begin="18" end="18" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="CFIE17" width="1" begin="17" end="17" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="CFIE16" width="1" begin="16" end="16" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="CFIE15" width="1" begin="15" end="15" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="CFIE14" width="1" begin="14" end="14" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="CFIE13" width="1" begin="13" end="13" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="CFIE12" width="1" begin="12" end="12" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="CFIE11" width="1" begin="11" end="11" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="CFIE10" width="1" begin="10" end="10" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="CFIE9" width="1" begin="9" end="9" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="CFIE8" width="1" begin="8" end="8" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="CFIE7" width="1" begin="7" end="7" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="CFIE6" width="1" begin="6" end="6" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="CFIE5" width="1" begin="5" end="5" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="CFIE4" width="1" begin="4" end="4" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="CFIE3" width="1" begin="3" end="3" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="CFIE2" width="1" begin="2" end="2" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="CFIE1" width="1" begin="1" end="1" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="CFIE0" width="1" begin="0" end="0" resetval="0x0" description="Cancellation Finished Interrupt Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1414" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1414" offset="0xE8" width="32" description="Reserved Field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1515" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1515" offset="0xEC" width="32" description="Reserved Field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXEFC" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXEFC" offset="0xF0" width="32" description="Tx event FIFO watermark, size and start address">
		<bitfield id="EFWM" width="6" begin="29" end="24" resetval="0x0" description="Event FIFO Watermark" range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="EFS" width="6" begin="21" end="16" resetval="0x0" description="Event FIFO Size" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="EFSA" width="14" begin="15" end="2" resetval="0x0" description="Event FIFO Start Address" range="15 - 2" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXEFS" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXEFS" offset="0xF4" width="32" description="Tx event FIFO element lost/full indication, put index, get index, and fill level">
		<bitfield id="TEFL" width="1" begin="25" end="25" resetval="0x0" description="Tx Event FIFO Element Lost" range="25" rwaccess="R"/> 
		<bitfield id="EFF" width="1" begin="24" end="24" resetval="0x0" description="Event FIFO Full" range="24" rwaccess="R"/> 
		<bitfield id="EFPI" width="5" begin="20" end="16" resetval="0x0" description="Event FIFO Put Index" range="20 - 16" rwaccess="R"/> 
		<bitfield id="EFGI" width="5" begin="12" end="8" resetval="0x0" description="Event FIFO Get Index" range="12 - 8" rwaccess="R"/> 
		<bitfield id="EFFL" width="6" begin="5" end="0" resetval="0x0" description="Event FIFO Fill Level" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXEFA" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXEFA" offset="0xF8" width="32" description="Tx event FIFO acknowledge last index of read elements, updates get index and fill level">
		<bitfield id="EFAI" width="5" begin="4" end="0" resetval="0x0" description="Event FIFO Acknowledge Index" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1616" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_reserved1616" offset="0xFC" width="32" description="Reserved Field">
		
	</register>
	<register id="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ReservUpper256" acronym="MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_ReservUpper256" offset="0x100" width="32" description="Reserved Field">
		
	</register>
</module>