---
{"dg-publish":true,"permalink":"/leeds-university/computer-science/compulsory-modules/computer-architecture/section-10-cache-memory/definitions/wishful-memory/","tags":["Definition"]}
---

- Until now we have assumed an ideal memory system
	- All memory accesses ( LOADs/READs and STOREs/WRITEs )
	  take one CPU clock cycle
	- A program own ***unlimited*** memory
- The problems:
	- Fast memory is very expensive
	- Larger memory can be slower
