SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,fpga_top_design_0.flag_out[0:2],prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,TBEC_RSC_decoder|un1_quad118_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit3,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
2,fpga_top_design_0.flag_out[0:2],prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,TBEC_RSC_decoder|un1_quad118_2_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit2,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
3,fpga_top_design_0.flag_out[0:2],prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,TBEC_RSC_decoder|un1_quad118_3_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit1,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
4,prj_2_memory_sb_sb_0.CORERESETP_0.ddr_settled_q1,prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock,prj_2_memory_sb_sb_0.CORERESETP_0.ddr_settled,Different Clock Domains,YES,2,YES,Safe CDC path detected.
5,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif0_core_q1,prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif0_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.
6,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif1_core_q1,prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif1_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.
7,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif2_core_q1,prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif2_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.
8,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif3_core_q1,prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock,prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock,prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif3_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.