
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 346.742 ; gain = 136.609
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [c:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 545.949 ; gain = 335.816
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 545.949 ; gain = 335.816
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 614.949 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 614.949 ; gain = 404.816
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 614.949 ; gain = 404.816
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 614.949 ; gain = 404.816
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 614.949 ; gain = 404.816
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 614.949 ; gain = 404.816
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:41 . Memory (MB): peak = 635.891 ; gain = 425.758
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:41 . Memory (MB): peak = 635.891 ; gain = 425.758
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 645.496 ; gain = 435.363
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 676.383 ; gain = 406.453
