
../repos/prog2/7.1:     file format elf32-littlearm


Disassembly of section .init:

00010e58 <.init>:
   10e58:	push	{r3, lr}
   10e5c:	bl	10f74 <_start@@Base+0x3c>
   10e60:	pop	{r3, pc}

Disassembly of section .plt:

00010e64 <strcmp@plt-0x14>:
   10e64:	push	{lr}		; (str lr, [sp, #-4]!)
   10e68:	ldr	lr, [pc, #4]	; 10e74 <strcmp@plt-0x4>
   10e6c:	add	lr, pc, lr
   10e70:	ldr	pc, [lr, #8]!
   10e74:	andeq	r2, r1, ip, lsl #3

00010e78 <strcmp@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #73728	; 0x12000
   10e80:	ldr	pc, [ip, #396]!	; 0x18c

00010e84 <printf@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #73728	; 0x12000
   10e8c:	ldr	pc, [ip, #388]!	; 0x184

00010e90 <fopen@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #73728	; 0x12000
   10e98:	ldr	pc, [ip, #380]!	; 0x17c

00010e9c <free@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #73728	; 0x12000
   10ea4:	ldr	pc, [ip, #372]!	; 0x174

00010ea8 <realloc@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #73728	; 0x12000
   10eb0:	ldr	pc, [ip, #364]!	; 0x16c

00010eb4 <strcpy@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #73728	; 0x12000
   10ebc:	ldr	pc, [ip, #356]!	; 0x164

00010ec0 <puts@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #73728	; 0x12000
   10ec8:	ldr	pc, [ip, #348]!	; 0x15c

00010ecc <malloc@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #73728	; 0x12000
   10ed4:	ldr	pc, [ip, #340]!	; 0x154

00010ed8 <__libc_start_main@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #73728	; 0x12000
   10ee0:	ldr	pc, [ip, #332]!	; 0x14c

00010ee4 <__gmon_start__@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #73728	; 0x12000
   10eec:	ldr	pc, [ip, #324]!	; 0x144

00010ef0 <strlen@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #73728	; 0x12000
   10ef8:	ldr	pc, [ip, #316]!	; 0x13c

00010efc <putchar@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #73728	; 0x12000
   10f04:	ldr	pc, [ip, #308]!	; 0x134

00010f08 <fclose@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #73728	; 0x12000
   10f10:	ldr	pc, [ip, #300]!	; 0x12c

00010f14 <strtok@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #73728	; 0x12000
   10f1c:	ldr	pc, [ip, #292]!	; 0x124

00010f20 <fgets_unlocked@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #73728	; 0x12000
   10f28:	ldr	pc, [ip, #284]!	; 0x11c

00010f2c <abort@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #73728	; 0x12000
   10f34:	ldr	pc, [ip, #276]!	; 0x114

Disassembly of section .text:

00010f38 <_start@@Base>:
   10f38:	mov	fp, #0
   10f3c:	mov	lr, #0
   10f40:	pop	{r1}		; (ldr r1, [sp], #4)
   10f44:	mov	r2, sp
   10f48:	push	{r2}		; (str r2, [sp, #-4]!)
   10f4c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f50:	ldr	ip, [pc, #16]	; 10f68 <_start@@Base+0x30>
   10f54:	push	{ip}		; (str ip, [sp, #-4]!)
   10f58:	ldr	r0, [pc, #12]	; 10f6c <_start@@Base+0x34>
   10f5c:	ldr	r3, [pc, #12]	; 10f70 <_start@@Base+0x38>
   10f60:	bl	10ed8 <__libc_start_main@plt>
   10f64:	bl	10f2c <abort@plt>
   10f68:	andeq	r2, r1, r0, lsr #7
   10f6c:	andeq	r1, r1, r8, lsr #32
   10f70:	andeq	r2, r1, r0, asr #6
   10f74:	ldr	r3, [pc, #20]	; 10f90 <_start@@Base+0x58>
   10f78:	ldr	r2, [pc, #20]	; 10f94 <_start@@Base+0x5c>
   10f7c:	add	r3, pc, r3
   10f80:	ldr	r2, [r3, r2]
   10f84:	cmp	r2, #0
   10f88:	bxeq	lr
   10f8c:	b	10ee4 <__gmon_start__@plt>
   10f90:	andeq	r2, r1, ip, ror r0
   10f94:	andeq	r0, r0, ip, asr #32
   10f98:	ldr	r0, [pc, #24]	; 10fb8 <_start@@Base+0x80>
   10f9c:	ldr	r3, [pc, #24]	; 10fbc <_start@@Base+0x84>
   10fa0:	cmp	r3, r0
   10fa4:	bxeq	lr
   10fa8:	ldr	r3, [pc, #16]	; 10fc0 <_start@@Base+0x88>
   10fac:	cmp	r3, #0
   10fb0:	bxeq	lr
   10fb4:	bx	r3
   10fb8:	andeq	r3, r2, r8, asr r0
   10fbc:	andeq	r3, r2, r8, asr r0
   10fc0:	andeq	r0, r0, r0
   10fc4:	ldr	r0, [pc, #36]	; 10ff0 <_start@@Base+0xb8>
   10fc8:	ldr	r1, [pc, #36]	; 10ff4 <_start@@Base+0xbc>
   10fcc:	sub	r1, r1, r0
   10fd0:	asr	r1, r1, #2
   10fd4:	add	r1, r1, r1, lsr #31
   10fd8:	asrs	r1, r1, #1
   10fdc:	bxeq	lr
   10fe0:	ldr	r3, [pc, #16]	; 10ff8 <_start@@Base+0xc0>
   10fe4:	cmp	r3, #0
   10fe8:	bxeq	lr
   10fec:	bx	r3
   10ff0:	andeq	r3, r2, r8, asr r0
   10ff4:	andeq	r3, r2, r8, asr r0
   10ff8:	andeq	r0, r0, r0
   10ffc:	push	{r4, lr}
   11000:	ldr	r4, [pc, #24]	; 11020 <_start@@Base+0xe8>
   11004:	ldrb	r3, [r4]
   11008:	cmp	r3, #0
   1100c:	popne	{r4, pc}
   11010:	bl	10f98 <_start@@Base+0x60>
   11014:	mov	r3, #1
   11018:	strb	r3, [r4]
   1101c:	pop	{r4, pc}
   11020:	andeq	r3, r2, r8, asr r0
   11024:	b	10fc4 <_start@@Base+0x8c>

00011028 <main@@Base>:
   11028:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1102c:	add	fp, sp, #24
   11030:	sub	sp, sp, #104	; 0x68
   11034:	movw	r0, #9221	; 0x2405
   11038:	movt	r0, #1
   1103c:	bl	10ec0 <puts@plt>
   11040:	bl	11e44 <bst_nova@@Base>
   11044:	movw	r1, #9136	; 0x23b0
   11048:	mov	r4, r0
   1104c:	movt	r1, #1
   11050:	bl	120b8 <bst_insere@@Base>
   11054:	movw	r1, #9138	; 0x23b2
   11058:	mov	r0, r4
   1105c:	movt	r1, #1
   11060:	bl	120b8 <bst_insere@@Base>
   11064:	movw	r1, #9140	; 0x23b4
   11068:	mov	r0, r4
   1106c:	movt	r1, #1
   11070:	bl	120b8 <bst_insere@@Base>
   11074:	movw	r1, #9142	; 0x23b6
   11078:	mov	r0, r4
   1107c:	movt	r1, #1
   11080:	bl	120b8 <bst_insere@@Base>
   11084:	movw	r1, #9227	; 0x240b
   11088:	mov	r0, r4
   1108c:	movt	r1, #1
   11090:	bl	120b8 <bst_insere@@Base>
   11094:	movw	r1, #9144	; 0x23b8
   11098:	mov	r0, r4
   1109c:	movt	r1, #1
   110a0:	bl	120b8 <bst_insere@@Base>
   110a4:	movw	r1, #9146	; 0x23ba
   110a8:	mov	r0, r4
   110ac:	movt	r1, #1
   110b0:	bl	120b8 <bst_insere@@Base>
   110b4:	movw	r1, #9148	; 0x23bc
   110b8:	mov	r0, r4
   110bc:	movt	r1, #1
   110c0:	bl	120b8 <bst_insere@@Base>
   110c4:	movw	r1, #9150	; 0x23be
   110c8:	mov	r0, r4
   110cc:	movt	r1, #1
   110d0:	bl	120b8 <bst_insere@@Base>
   110d4:	movw	r1, #9152	; 0x23c0
   110d8:	mov	r0, r4
   110dc:	movt	r1, #1
   110e0:	bl	120b8 <bst_insere@@Base>
   110e4:	ldr	r0, [r4]
   110e8:	bl	122f4 <bst_altura@@Base>
   110ec:	mov	r1, r0
   110f0:	movw	r0, #9154	; 0x23c2
   110f4:	movt	r0, #1
   110f8:	bl	10e84 <printf@plt>
   110fc:	mov	r0, r4
   11100:	bl	12238 <bst_imprime@@Base>
   11104:	movw	r0, #9225	; 0x2409
   11108:	movt	r0, #1
   1110c:	bl	10ec0 <puts@plt>
   11110:	bl	11254 <avl_nova@@Base>
   11114:	movw	r1, #9186	; 0x23e2
   11118:	mov	r4, r0
   1111c:	movw	r0, #9174	; 0x23d6
   11120:	movt	r0, #1
   11124:	movt	r1, #1
   11128:	bl	10e90 <fopen@plt>
   1112c:	mov	r5, r0
   11130:	add	r6, sp, #4
   11134:	mov	r1, #100	; 0x64
   11138:	mov	r0, r6
   1113c:	mov	r2, r5
   11140:	bl	10f20 <fgets_unlocked@plt>
   11144:	cmp	r0, #0
   11148:	beq	111bc <main@@Base+0x194>
   1114c:	movw	r7, #9188	; 0x23e4
   11150:	mov	r8, #0
   11154:	movt	r7, #1
   11158:	mov	r0, r6
   1115c:	mov	r1, r7
   11160:	bl	10f14 <strtok@plt>
   11164:	mov	r1, r0
   11168:	mov	r0, r6
   1116c:	bl	10eb4 <strcpy@plt>
   11170:	mov	r0, #0
   11174:	mov	r1, r7
   11178:	bl	10f14 <strtok@plt>
   1117c:	mov	r1, r0
   11180:	mov	r0, r6
   11184:	bl	10eb4 <strcpy@plt>
   11188:	mov	r0, r6
   1118c:	bl	10ef0 <strlen@plt>
   11190:	add	r0, r6, r0
   11194:	mov	r1, r6
   11198:	strb	r8, [r0, #-1]
   1119c:	mov	r0, r4
   111a0:	bl	117c4 <avl_insere@@Base>
   111a4:	mov	r0, r6
   111a8:	mov	r1, #100	; 0x64
   111ac:	mov	r2, r5
   111b0:	bl	10f20 <fgets_unlocked@plt>
   111b4:	cmp	r0, #0
   111b8:	bne	11158 <main@@Base+0x130>
   111bc:	mov	r0, r5
   111c0:	bl	10f08 <fclose@plt>
   111c4:	movw	r1, #9190	; 0x23e6
   111c8:	mov	r0, r4
   111cc:	movt	r1, #1
   111d0:	bl	116e4 <avl_pesquisa@@Base>
   111d4:	cmp	r0, #0
   111d8:	beq	111f0 <main@@Base+0x1c8>
   111dc:	ldr	r1, [r0]
   111e0:	ldr	r2, [r0, #16]
   111e4:	movw	r0, #9199	; 0x23ef
   111e8:	movt	r0, #1
   111ec:	bl	10e84 <printf@plt>
   111f0:	movw	r1, #9208	; 0x23f8
   111f4:	mov	r0, r4
   111f8:	movt	r1, #1
   111fc:	bl	116e4 <avl_pesquisa@@Base>
   11200:	cmp	r0, #0
   11204:	beq	1121c <main@@Base+0x1f4>
   11208:	ldr	r1, [r0]
   1120c:	ldr	r2, [r0, #16]
   11210:	movw	r0, #9199	; 0x23ef
   11214:	movt	r0, #1
   11218:	bl	10e84 <printf@plt>
   1121c:	movw	r1, #9214	; 0x23fe
   11220:	mov	r0, r4
   11224:	movt	r1, #1
   11228:	bl	116e4 <avl_pesquisa@@Base>
   1122c:	cmp	r0, #0
   11230:	beq	11248 <main@@Base+0x220>
   11234:	ldr	r1, [r0]
   11238:	ldr	r2, [r0, #16]
   1123c:	movw	r0, #9199	; 0x23ef
   11240:	movt	r0, #1
   11244:	bl	10e84 <printf@plt>
   11248:	mov	r0, #0
   1124c:	sub	sp, fp, #24
   11250:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00011254 <avl_nova@@Base>:
   11254:	push	{fp, lr}
   11258:	mov	fp, sp
   1125c:	mov	r0, #4
   11260:	bl	10ecc <malloc@plt>
   11264:	cmp	r0, #0
   11268:	moveq	r0, #0
   1126c:	movne	r1, #0
   11270:	strne	r1, [r0]
   11274:	pop	{fp, pc}

00011278 <avl_apaga@@Base>:
   11278:	cmp	r0, #0
   1127c:	bxeq	lr
   11280:	push	{r4, sl, fp, lr}
   11284:	add	fp, sp, #8
   11288:	mov	r4, r0
   1128c:	ldr	r0, [r0]
   11290:	cmp	r0, #0
   11294:	beq	112ac <avl_apaga@@Base+0x34>
   11298:	ldr	r1, [r0]
   1129c:	bl	112b8 <avl_remove_impl@@Base>
   112a0:	str	r0, [r4]
   112a4:	cmp	r0, #0
   112a8:	bne	11298 <avl_apaga@@Base+0x20>
   112ac:	mov	r0, r4
   112b0:	pop	{r4, sl, fp, lr}
   112b4:	b	10e9c <free@plt>

000112b8 <avl_remove_impl@@Base>:
   112b8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   112bc:	add	fp, sp, #24
   112c0:	mov	r8, #0
   112c4:	cmp	r0, #0
   112c8:	beq	1166c <avl_remove_impl@@Base+0x3b4>
   112cc:	ldr	r6, [r0]
   112d0:	mov	r5, r0
   112d4:	mov	r7, r1
   112d8:	mov	r0, r1
   112dc:	mov	r1, r6
   112e0:	bl	10e78 <strcmp@plt>
   112e4:	mov	r4, r5
   112e8:	cmn	r0, #1
   112ec:	bgt	112f8 <avl_remove_impl@@Base+0x40>
   112f0:	ldr	r0, [r4, #4]!
   112f4:	b	11304 <avl_remove_impl@@Base+0x4c>
   112f8:	cmp	r0, #0
   112fc:	beq	11554 <avl_remove_impl@@Base+0x29c>
   11300:	ldr	r0, [r4, #8]!
   11304:	mov	r1, r7
   11308:	bl	112b8 <avl_remove_impl@@Base>
   1130c:	str	r0, [r4]
   11310:	ldr	r1, [r5, #4]
   11314:	ldr	r2, [r5, #8]
   11318:	cmp	r1, #0
   1131c:	ldrne	r0, [r1, #12]
   11320:	mvneq	r0, #0
   11324:	cmp	r2, #0
   11328:	beq	1134c <avl_remove_impl@@Base+0x94>
   1132c:	ldr	r3, [r2, #12]
   11330:	cmp	r0, r3
   11334:	movgt	r3, r0
   11338:	mov	r0, r5
   1133c:	add	r3, r3, #1
   11340:	str	r3, [r0, #12]!
   11344:	ldr	r3, [r2, #12]
   11348:	b	11360 <avl_remove_impl@@Base+0xa8>
   1134c:	orr	r0, r0, r0, asr #31
   11350:	add	r3, r0, #1
   11354:	mov	r0, r5
   11358:	str	r3, [r0, #12]!
   1135c:	mvn	r3, #0
   11360:	cmp	r1, #0
   11364:	ldrne	r7, [r1, #12]
   11368:	mvneq	r7, #0
   1136c:	sub	r3, r3, r7
   11370:	cmp	r3, #2
   11374:	blt	11460 <avl_remove_impl@@Base+0x1a8>
   11378:	cmp	r2, #0
   1137c:	beq	115a8 <avl_remove_impl@@Base+0x2f0>
   11380:	ldr	r1, [r2, #8]
   11384:	mvn	r7, #0
   11388:	mvn	r3, #0
   1138c:	cmp	r1, #0
   11390:	ldrne	r7, [r1, #12]
   11394:	mov	r1, r2
   11398:	ldr	r8, [r1, #4]!
   1139c:	cmp	r8, #0
   113a0:	ldrne	r3, [r8, #12]
   113a4:	cmp	r7, r3
   113a8:	bge	115b0 <avl_remove_impl@@Base+0x2f8>
   113ac:	ldr	r7, [r8, #8]
   113b0:	str	r2, [r8, #8]
   113b4:	mvn	r3, #0
   113b8:	mvn	r1, #0
   113bc:	str	r7, [r2, #4]
   113c0:	cmp	r7, #0
   113c4:	ldrne	r3, [r7, #12]
   113c8:	ldr	r7, [r2, #8]
   113cc:	cmp	r7, #0
   113d0:	ldrne	r1, [r7, #12]
   113d4:	mvn	r7, #0
   113d8:	cmp	r3, r1
   113dc:	movgt	r1, r3
   113e0:	add	r3, r1, #1
   113e4:	mvn	r1, #0
   113e8:	str	r3, [r2, #12]
   113ec:	ldr	r2, [r8, #4]
   113f0:	cmp	r2, #0
   113f4:	ldrne	r7, [r2, #12]
   113f8:	str	r5, [r8, #4]
   113fc:	cmp	r7, r3
   11400:	movgt	r3, r7
   11404:	mvn	r7, #0
   11408:	add	r3, r3, #1
   1140c:	str	r3, [r8, #12]
   11410:	str	r2, [r5, #8]
   11414:	ldr	r3, [r5, #4]
   11418:	cmp	r3, #0
   1141c:	ldrne	r1, [r3, #12]
   11420:	cmp	r2, #0
   11424:	mvn	r3, #0
   11428:	ldrne	r7, [r2, #12]
   1142c:	cmp	r1, r7
   11430:	movgt	r7, r1
   11434:	add	r1, r7, #1
   11438:	str	r1, [r0]
   1143c:	ldr	r0, [r8, #8]
   11440:	cmp	r0, #0
   11444:	ldrne	r3, [r0, #12]
   11448:	cmp	r1, r3
   1144c:	movgt	r3, r1
   11450:	add	r0, r3, #1
   11454:	str	r0, [r8, #12]
   11458:	mov	r0, r8
   1145c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11460:	cmn	r3, #2
   11464:	movgt	r0, r5
   11468:	popgt	{r4, r5, r6, r7, r8, sl, fp, pc}
   1146c:	cmp	r1, #0
   11470:	beq	1160c <avl_remove_impl@@Base+0x354>
   11474:	mov	r2, r1
   11478:	ldr	r6, [r1, #4]
   1147c:	mvn	r7, #0
   11480:	mvn	r3, #0
   11484:	ldr	r8, [r2, #8]!
   11488:	cmp	r8, #0
   1148c:	ldrne	r7, [r8, #12]
   11490:	cmp	r6, #0
   11494:	ldrne	r3, [r6, #12]
   11498:	cmp	r7, r3
   1149c:	ble	11614 <avl_remove_impl@@Base+0x35c>
   114a0:	ldr	r3, [r8, #4]
   114a4:	str	r1, [r8, #4]
   114a8:	mvn	r7, #0
   114ac:	mvn	r2, #0
   114b0:	str	r3, [r1, #8]
   114b4:	ldr	r6, [r1, #4]
   114b8:	cmp	r6, #0
   114bc:	ldrne	r7, [r6, #12]
   114c0:	cmp	r3, #0
   114c4:	ldrne	r2, [r3, #12]
   114c8:	cmp	r7, r2
   114cc:	movgt	r2, r7
   114d0:	mvn	r7, #0
   114d4:	add	r3, r2, #1
   114d8:	str	r3, [r1, #12]
   114dc:	mvn	r1, #0
   114e0:	ldr	r2, [r8, #8]
   114e4:	cmp	r2, #0
   114e8:	ldrne	r7, [r2, #12]
   114ec:	str	r5, [r8, #8]
   114f0:	cmp	r3, r7
   114f4:	movgt	r7, r3
   114f8:	cmp	r2, #0
   114fc:	add	r3, r7, #1
   11500:	str	r3, [r8, #12]
   11504:	str	r2, [r5, #4]
   11508:	mvn	r3, #0
   1150c:	ldr	r7, [r5, #8]
   11510:	ldrne	r1, [r2, #12]
   11514:	mvn	r2, #0
   11518:	cmp	r7, #0
   1151c:	ldrne	r3, [r7, #12]
   11520:	cmp	r1, r3
   11524:	movgt	r3, r1
   11528:	add	r1, r3, #1
   1152c:	str	r1, [r0]
   11530:	ldr	r0, [r8, #4]
   11534:	cmp	r0, #0
   11538:	ldrne	r2, [r0, #12]
   1153c:	cmp	r2, r1
   11540:	movgt	r1, r2
   11544:	add	r0, r1, #1
   11548:	str	r0, [r8, #12]
   1154c:	mov	r0, r8
   11550:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11554:	ldr	r0, [r4, #8]!
   11558:	ldr	r7, [r4, #-4]
   1155c:	cmp	r7, #0
   11560:	beq	11674 <avl_remove_impl@@Base+0x3bc>
   11564:	cmp	r0, #0
   11568:	beq	11680 <avl_remove_impl@@Base+0x3c8>
   1156c:	mov	r7, r0
   11570:	ldr	r0, [r0, #4]
   11574:	cmp	r0, #0
   11578:	bne	1156c <avl_remove_impl@@Base+0x2b4>
   1157c:	ldr	r0, [r7]
   11580:	bl	10ef0 <strlen@plt>
   11584:	add	r1, r0, #1
   11588:	mov	r0, r6
   1158c:	bl	10ea8 <realloc@plt>
   11590:	str	r0, [r5]
   11594:	ldr	r1, [r7]
   11598:	bl	10eb4 <strcpy@plt>
   1159c:	ldr	r0, [r5, #8]
   115a0:	ldr	r1, [r7]
   115a4:	b	11308 <avl_remove_impl@@Base+0x50>
   115a8:	mov	r1, #4
   115ac:	ldr	r8, [r1]
   115b0:	str	r5, [r1]
   115b4:	str	r8, [r5, #8]
   115b8:	mvn	r3, #0
   115bc:	mvn	r1, #0
   115c0:	ldr	r7, [r5, #4]
   115c4:	cmp	r7, #0
   115c8:	ldrne	r3, [r7, #12]
   115cc:	cmp	r8, #0
   115d0:	ldrne	r1, [r8, #12]
   115d4:	cmp	r3, r1
   115d8:	movgt	r1, r3
   115dc:	add	r1, r1, #1
   115e0:	str	r1, [r0]
   115e4:	ldr	r0, [r2, #8]
   115e8:	cmp	r0, #0
   115ec:	ldrne	r0, [r0, #12]
   115f0:	mvneq	r0, #0
   115f4:	cmp	r1, r0
   115f8:	movgt	r0, r1
   115fc:	add	r0, r0, #1
   11600:	str	r0, [r2, #12]
   11604:	mov	r0, r2
   11608:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1160c:	mov	r2, #8
   11610:	ldr	r8, [r2]
   11614:	str	r5, [r2]
   11618:	str	r8, [r5, #4]
   1161c:	cmp	r8, #0
   11620:	mvn	r3, #0
   11624:	mvn	r2, #0
   11628:	ldr	r7, [r5, #8]
   1162c:	ldrne	r3, [r8, #12]
   11630:	mov	r8, r1
   11634:	cmp	r7, #0
   11638:	ldrne	r2, [r7, #12]
   1163c:	cmp	r3, r2
   11640:	movgt	r2, r3
   11644:	add	r2, r2, #1
   11648:	str	r2, [r0]
   1164c:	ldr	r0, [r1, #4]
   11650:	cmp	r0, #0
   11654:	ldrne	r0, [r0, #12]
   11658:	mvneq	r0, #0
   1165c:	cmp	r0, r2
   11660:	movgt	r2, r0
   11664:	add	r0, r2, #1
   11668:	str	r0, [r1, #12]
   1166c:	mov	r0, r8
   11670:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11674:	cmp	r0, #0
   11678:	mov	r7, r0
   1167c:	beq	116c0 <avl_remove_impl@@Base+0x408>
   11680:	ldr	r0, [r7]
   11684:	bl	10ef0 <strlen@plt>
   11688:	add	r1, r0, #1
   1168c:	mov	r0, r6
   11690:	bl	10ea8 <realloc@plt>
   11694:	str	r0, [r5]
   11698:	ldr	r1, [r7]
   1169c:	bl	10eb4 <strcpy@plt>
   116a0:	ldr	r0, [r7, #4]
   116a4:	str	r0, [r5, #4]
   116a8:	ldr	r0, [r7, #8]
   116ac:	str	r0, [r5, #8]
   116b0:	ldr	r0, [r7, #12]
   116b4:	str	r0, [r5, #12]
   116b8:	ldr	r6, [r7]
   116bc:	b	116c8 <avl_remove_impl@@Base+0x410>
   116c0:	mov	r7, r5
   116c4:	mov	r5, #0
   116c8:	mov	r0, r6
   116cc:	bl	10e9c <free@plt>
   116d0:	mov	r0, r7
   116d4:	bl	10e9c <free@plt>
   116d8:	cmp	r5, #0
   116dc:	bne	11310 <avl_remove_impl@@Base+0x58>
   116e0:	b	1166c <avl_remove_impl@@Base+0x3b4>

000116e4 <avl_pesquisa@@Base>:
   116e4:	push	{r4, r5, r6, sl, fp, lr}
   116e8:	add	fp, sp, #16
   116ec:	cmp	r0, #0
   116f0:	mov	r4, #0
   116f4:	movne	r5, r1
   116f8:	cmpne	r1, #0
   116fc:	beq	11740 <avl_pesquisa@@Base+0x5c>
   11700:	b	11708 <avl_pesquisa@@Base+0x24>
   11704:	add	r0, r6, #4
   11708:	ldr	r6, [r0]
   1170c:	cmp	r6, #0
   11710:	beq	11740 <avl_pesquisa@@Base+0x5c>
   11714:	ldr	r1, [r6]
   11718:	mov	r0, r5
   1171c:	bl	10e78 <strcmp@plt>
   11720:	cmn	r0, #1
   11724:	ble	11704 <avl_pesquisa@@Base+0x20>
   11728:	cmp	r0, #0
   1172c:	beq	11748 <avl_pesquisa@@Base+0x64>
   11730:	add	r0, r6, #8
   11734:	ldr	r6, [r0]
   11738:	cmp	r6, #0
   1173c:	bne	11714 <avl_pesquisa@@Base+0x30>
   11740:	mov	r0, r4
   11744:	pop	{r4, r5, r6, sl, fp, pc}
   11748:	mov	r4, r6
   1174c:	mov	r0, r4
   11750:	pop	{r4, r5, r6, sl, fp, pc}

00011754 <avl_pesquisa_impl@@Base>:
   11754:	push	{r4, r5, r6, sl, fp, lr}
   11758:	add	fp, sp, #16
   1175c:	mov	r4, #0
   11760:	cmp	r0, #0
   11764:	beq	117b0 <avl_pesquisa_impl@@Base+0x5c>
   11768:	mov	r5, r1
   1176c:	mov	r6, r0
   11770:	ldr	r1, [r6]
   11774:	mov	r0, r5
   11778:	bl	10e78 <strcmp@plt>
   1177c:	cmn	r0, #1
   11780:	bgt	11798 <avl_pesquisa_impl@@Base+0x44>
   11784:	add	r0, r6, #4
   11788:	ldr	r6, [r0]
   1178c:	cmp	r6, #0
   11790:	bne	11770 <avl_pesquisa_impl@@Base+0x1c>
   11794:	b	117b0 <avl_pesquisa_impl@@Base+0x5c>
   11798:	cmp	r0, #0
   1179c:	beq	117b8 <avl_pesquisa_impl@@Base+0x64>
   117a0:	add	r0, r6, #8
   117a4:	ldr	r6, [r0]
   117a8:	cmp	r6, #0
   117ac:	bne	11770 <avl_pesquisa_impl@@Base+0x1c>
   117b0:	mov	r0, r4
   117b4:	pop	{r4, r5, r6, sl, fp, pc}
   117b8:	mov	r4, r6
   117bc:	mov	r0, r4
   117c0:	pop	{r4, r5, r6, sl, fp, pc}

000117c4 <avl_insere@@Base>:
   117c4:	push	{r4, sl, fp, lr}
   117c8:	add	fp, sp, #8
   117cc:	mov	r4, r0
   117d0:	mvn	r0, #0
   117d4:	cmp	r4, #0
   117d8:	cmpne	r1, #0
   117dc:	bne	117e4 <avl_insere@@Base+0x20>
   117e0:	pop	{r4, sl, fp, pc}
   117e4:	ldr	r0, [r4]
   117e8:	bl	117f8 <avl_insere_impl@@Base>
   117ec:	str	r0, [r4]
   117f0:	mov	r0, #0
   117f4:	pop	{r4, sl, fp, pc}

000117f8 <avl_insere_impl@@Base>:
   117f8:	push	{r4, r5, r6, sl, fp, lr}
   117fc:	add	fp, sp, #16
   11800:	mov	r6, r1
   11804:	cmp	r0, #0
   11808:	beq	11838 <avl_insere_impl@@Base+0x40>
   1180c:	ldr	r1, [r0]
   11810:	mov	r4, r0
   11814:	mov	r0, r6
   11818:	bl	10e78 <strcmp@plt>
   1181c:	cmn	r0, #1
   11820:	bgt	11880 <avl_insere_impl@@Base+0x88>
   11824:	ldr	r0, [r4, #4]
   11828:	mov	r1, r6
   1182c:	bl	117f8 <avl_insere_impl@@Base>
   11830:	str	r0, [r4, #4]
   11834:	b	1189c <avl_insere_impl@@Base+0xa4>
   11838:	mov	r0, #20
   1183c:	bl	10ecc <malloc@plt>
   11840:	mov	r5, r0
   11844:	mov	r0, r6
   11848:	bl	10ef0 <strlen@plt>
   1184c:	add	r0, r0, #1
   11850:	bl	10ecc <malloc@plt>
   11854:	mov	r1, r6
   11858:	str	r0, [r5]
   1185c:	bl	10eb4 <strcpy@plt>
   11860:	mov	r0, #0
   11864:	mov	r1, #1
   11868:	str	r0, [r5, #4]
   1186c:	str	r0, [r5, #8]
   11870:	str	r0, [r5, #12]
   11874:	mov	r0, r5
   11878:	str	r1, [r5, #16]
   1187c:	pop	{r4, r5, r6, sl, fp, pc}
   11880:	cmp	r0, #0
   11884:	beq	11adc <avl_insere_impl@@Base+0x2e4>
   11888:	ldr	r0, [r4, #8]
   1188c:	mov	r1, r6
   11890:	bl	117f8 <avl_insere_impl@@Base>
   11894:	str	r0, [r4, #8]
   11898:	ldr	r0, [r4, #4]
   1189c:	cmp	r0, #0
   118a0:	ldr	r2, [r4, #8]
   118a4:	ldrne	r1, [r0, #12]
   118a8:	mvneq	r1, #0
   118ac:	cmp	r2, #0
   118b0:	beq	118d4 <avl_insere_impl@@Base+0xdc>
   118b4:	ldr	r3, [r2, #12]
   118b8:	cmp	r1, r3
   118bc:	movgt	r3, r1
   118c0:	mov	r1, r4
   118c4:	add	r3, r3, #1
   118c8:	str	r3, [r1, #12]!
   118cc:	ldr	r3, [r2, #12]
   118d0:	b	118e8 <avl_insere_impl@@Base+0xf0>
   118d4:	orr	r1, r1, r1, asr #31
   118d8:	add	r3, r1, #1
   118dc:	mov	r1, r4
   118e0:	str	r3, [r1, #12]!
   118e4:	mvn	r3, #0
   118e8:	cmp	r0, #0
   118ec:	ldrne	r6, [r0, #12]
   118f0:	mvneq	r6, #0
   118f4:	sub	r3, r3, r6
   118f8:	cmp	r3, #2
   118fc:	blt	119e8 <avl_insere_impl@@Base+0x1f0>
   11900:	cmp	r2, #0
   11904:	beq	11af0 <avl_insere_impl@@Base+0x2f8>
   11908:	ldr	r0, [r2, #8]
   1190c:	mvn	r6, #0
   11910:	mvn	r3, #0
   11914:	cmp	r0, #0
   11918:	ldrne	r6, [r0, #12]
   1191c:	mov	r0, r2
   11920:	ldr	r5, [r0, #4]!
   11924:	cmp	r5, #0
   11928:	ldrne	r3, [r5, #12]
   1192c:	cmp	r6, r3
   11930:	bge	11af8 <avl_insere_impl@@Base+0x300>
   11934:	ldr	r6, [r5, #8]
   11938:	str	r2, [r5, #8]
   1193c:	mvn	r3, #0
   11940:	mvn	r0, #0
   11944:	str	r6, [r2, #4]
   11948:	cmp	r6, #0
   1194c:	ldrne	r3, [r6, #12]
   11950:	ldr	r6, [r2, #8]
   11954:	cmp	r6, #0
   11958:	ldrne	r0, [r6, #12]
   1195c:	mvn	r6, #0
   11960:	cmp	r3, r0
   11964:	movgt	r0, r3
   11968:	add	r3, r0, #1
   1196c:	mvn	r0, #0
   11970:	str	r3, [r2, #12]
   11974:	ldr	r2, [r5, #4]
   11978:	cmp	r2, #0
   1197c:	ldrne	r6, [r2, #12]
   11980:	str	r4, [r5, #4]
   11984:	cmp	r6, r3
   11988:	movgt	r3, r6
   1198c:	mvn	r6, #0
   11990:	add	r3, r3, #1
   11994:	str	r3, [r5, #12]
   11998:	str	r2, [r4, #8]
   1199c:	ldr	r3, [r4, #4]
   119a0:	cmp	r3, #0
   119a4:	ldrne	r0, [r3, #12]
   119a8:	cmp	r2, #0
   119ac:	mvn	r3, #0
   119b0:	ldrne	r6, [r2, #12]
   119b4:	cmp	r0, r6
   119b8:	movgt	r6, r0
   119bc:	add	r0, r6, #1
   119c0:	str	r0, [r1]
   119c4:	ldr	r1, [r5, #8]
   119c8:	cmp	r1, #0
   119cc:	ldrne	r3, [r1, #12]
   119d0:	cmp	r0, r3
   119d4:	movgt	r3, r0
   119d8:	add	r0, r3, #1
   119dc:	str	r0, [r5, #12]
   119e0:	mov	r0, r5
   119e4:	pop	{r4, r5, r6, sl, fp, pc}
   119e8:	cmn	r3, #2
   119ec:	movgt	r0, r4
   119f0:	popgt	{r4, r5, r6, sl, fp, pc}
   119f4:	cmp	r0, #0
   119f8:	beq	11b54 <avl_insere_impl@@Base+0x35c>
   119fc:	mov	r2, r0
   11a00:	ldr	r3, [r0, #4]
   11a04:	mvn	r6, #0
   11a08:	mvn	ip, #0
   11a0c:	ldr	r5, [r2, #8]!
   11a10:	cmp	r5, #0
   11a14:	ldrne	r6, [r5, #12]
   11a18:	cmp	r3, #0
   11a1c:	ldrne	ip, [r3, #12]
   11a20:	cmp	r6, ip
   11a24:	ble	11b5c <avl_insere_impl@@Base+0x364>
   11a28:	ldr	r3, [r5, #4]
   11a2c:	str	r0, [r5, #4]
   11a30:	mvn	r6, #0
   11a34:	mvn	r2, #0
   11a38:	str	r3, [r0, #8]
   11a3c:	ldr	ip, [r0, #4]
   11a40:	cmp	ip, #0
   11a44:	ldrne	r6, [ip, #12]
   11a48:	cmp	r3, #0
   11a4c:	ldrne	r2, [r3, #12]
   11a50:	cmp	r6, r2
   11a54:	movgt	r2, r6
   11a58:	mvn	r6, #0
   11a5c:	add	r3, r2, #1
   11a60:	str	r3, [r0, #12]
   11a64:	mvn	r0, #0
   11a68:	ldr	r2, [r5, #8]
   11a6c:	cmp	r2, #0
   11a70:	ldrne	r6, [r2, #12]
   11a74:	str	r4, [r5, #8]
   11a78:	cmp	r3, r6
   11a7c:	movgt	r6, r3
   11a80:	cmp	r2, #0
   11a84:	add	r3, r6, #1
   11a88:	str	r3, [r5, #12]
   11a8c:	str	r2, [r4, #4]
   11a90:	mvn	r3, #0
   11a94:	ldr	r6, [r4, #8]
   11a98:	ldrne	r0, [r2, #12]
   11a9c:	mvn	r2, #0
   11aa0:	cmp	r6, #0
   11aa4:	ldrne	r3, [r6, #12]
   11aa8:	cmp	r0, r3
   11aac:	movgt	r3, r0
   11ab0:	add	r0, r3, #1
   11ab4:	str	r0, [r1]
   11ab8:	ldr	r1, [r5, #4]
   11abc:	cmp	r1, #0
   11ac0:	ldrne	r2, [r1, #12]
   11ac4:	cmp	r2, r0
   11ac8:	movgt	r0, r2
   11acc:	add	r0, r0, #1
   11ad0:	str	r0, [r5, #12]
   11ad4:	mov	r0, r5
   11ad8:	pop	{r4, r5, r6, sl, fp, pc}
   11adc:	ldr	r0, [r4, #16]
   11ae0:	add	r0, r0, #1
   11ae4:	str	r0, [r4, #16]
   11ae8:	mov	r0, r4
   11aec:	pop	{r4, r5, r6, sl, fp, pc}
   11af0:	mov	r0, #4
   11af4:	ldr	r5, [r0]
   11af8:	str	r4, [r0]
   11afc:	str	r5, [r4, #8]
   11b00:	mvn	r3, #0
   11b04:	mvn	r0, #0
   11b08:	ldr	r6, [r4, #4]
   11b0c:	cmp	r6, #0
   11b10:	ldrne	r3, [r6, #12]
   11b14:	cmp	r5, #0
   11b18:	ldrne	r0, [r5, #12]
   11b1c:	cmp	r3, r0
   11b20:	movgt	r0, r3
   11b24:	add	r0, r0, #1
   11b28:	str	r0, [r1]
   11b2c:	ldr	r1, [r2, #8]
   11b30:	cmp	r1, #0
   11b34:	ldrne	r1, [r1, #12]
   11b38:	mvneq	r1, #0
   11b3c:	cmp	r0, r1
   11b40:	movgt	r1, r0
   11b44:	add	r0, r1, #1
   11b48:	str	r0, [r2, #12]
   11b4c:	mov	r0, r2
   11b50:	pop	{r4, r5, r6, sl, fp, pc}
   11b54:	mov	r2, #8
   11b58:	ldr	r5, [r2]
   11b5c:	str	r4, [r2]
   11b60:	str	r5, [r4, #4]
   11b64:	cmp	r5, #0
   11b68:	mvn	r3, #0
   11b6c:	mvn	r2, #0
   11b70:	ldr	r6, [r4, #8]
   11b74:	ldrne	r3, [r5, #12]
   11b78:	cmp	r6, #0
   11b7c:	ldrne	r2, [r6, #12]
   11b80:	cmp	r3, r2
   11b84:	movgt	r2, r3
   11b88:	add	r2, r2, #1
   11b8c:	str	r2, [r1]
   11b90:	ldr	r1, [r0, #4]
   11b94:	cmp	r1, #0
   11b98:	ldrne	r1, [r1, #12]
   11b9c:	mvneq	r1, #0
   11ba0:	cmp	r1, r2
   11ba4:	movgt	r2, r1
   11ba8:	add	r1, r2, #1
   11bac:	str	r1, [r0, #12]
   11bb0:	pop	{r4, r5, r6, sl, fp, pc}

00011bb4 <avl_remove@@Base>:
   11bb4:	push	{r4, sl, fp, lr}
   11bb8:	add	fp, sp, #8
   11bbc:	mov	r4, r0
   11bc0:	mvn	r0, #0
   11bc4:	cmp	r4, #0
   11bc8:	cmpne	r1, #0
   11bcc:	bne	11bd4 <avl_remove@@Base+0x20>
   11bd0:	pop	{r4, sl, fp, pc}
   11bd4:	ldr	r0, [r4]
   11bd8:	bl	112b8 <avl_remove_impl@@Base>
   11bdc:	str	r0, [r4]
   11be0:	mov	r0, #0
   11be4:	pop	{r4, sl, fp, pc}

00011be8 <avl_min@@Base>:
   11be8:	cmp	r0, #0
   11bec:	moveq	r0, #0
   11bf0:	bxeq	lr
   11bf4:	ldr	r0, [r0]
   11bf8:	mov	r1, r0
   11bfc:	ldr	r0, [r0, #4]
   11c00:	cmp	r0, #0
   11c04:	bne	11bf8 <avl_min@@Base+0x10>
   11c08:	ldr	r0, [r1]
   11c0c:	bx	lr

00011c10 <avl_no_valormin@@Base>:
   11c10:	mov	r1, r0
   11c14:	ldr	r0, [r0, #4]
   11c18:	cmp	r0, #0
   11c1c:	bne	11c10 <avl_no_valormin@@Base>
   11c20:	mov	r0, r1
   11c24:	bx	lr

00011c28 <avl_max@@Base>:
   11c28:	cmp	r0, #0
   11c2c:	moveq	r0, #0
   11c30:	bxeq	lr
   11c34:	ldr	r0, [r0]
   11c38:	mov	r1, r0
   11c3c:	ldr	r0, [r0, #8]
   11c40:	cmp	r0, #0
   11c44:	bne	11c38 <avl_max@@Base+0x10>
   11c48:	ldr	r0, [r1]
   11c4c:	bx	lr

00011c50 <avl_no_valormax@@Base>:
   11c50:	mov	r1, r0
   11c54:	ldr	r0, [r0, #8]
   11c58:	cmp	r0, #0
   11c5c:	bne	11c50 <avl_no_valormax@@Base>
   11c60:	mov	r0, r1
   11c64:	bx	lr

00011c68 <avl_imprime@@Base>:
   11c68:	cmp	r0, #0
   11c6c:	bxeq	lr
   11c70:	push	{fp, lr}
   11c74:	mov	fp, sp
   11c78:	ldr	r0, [r0]
   11c7c:	bl	11c8c <avl_preordem_impl@@Base>
   11c80:	mov	r0, #10
   11c84:	pop	{fp, lr}
   11c88:	b	10efc <putchar@plt>

00011c8c <avl_preordem_impl@@Base>:
   11c8c:	push	{r4, r5, fp, lr}
   11c90:	add	fp, sp, #8
   11c94:	cmp	r0, #0
   11c98:	popeq	{r4, r5, fp, pc}
   11c9c:	movw	r5, #9229	; 0x240d
   11ca0:	mov	r4, r0
   11ca4:	movt	r5, #1
   11ca8:	ldr	r1, [r4]
   11cac:	ldr	r2, [r4, #16]
   11cb0:	mov	r0, r5
   11cb4:	bl	10e84 <printf@plt>
   11cb8:	ldr	r0, [r4, #4]
   11cbc:	bl	11c8c <avl_preordem_impl@@Base>
   11cc0:	ldr	r4, [r4, #8]
   11cc4:	cmp	r4, #0
   11cc8:	bne	11ca8 <avl_preordem_impl@@Base+0x1c>
   11ccc:	pop	{r4, r5, fp, pc}

00011cd0 <avl_altura@@Base>:
   11cd0:	cmp	r0, #0
   11cd4:	ldrne	r0, [r0, #12]
   11cd8:	mvneq	r0, #0
   11cdc:	bx	lr

00011ce0 <max@@Base>:
   11ce0:	cmp	r0, r1
   11ce4:	movle	r0, r1
   11ce8:	bx	lr

00011cec <avl_novo_no@@Base>:
   11cec:	push	{r4, r5, fp, lr}
   11cf0:	add	fp, sp, #8
   11cf4:	mov	r4, r0
   11cf8:	mov	r0, #20
   11cfc:	bl	10ecc <malloc@plt>
   11d00:	mov	r5, r0
   11d04:	mov	r0, r4
   11d08:	bl	10ef0 <strlen@plt>
   11d0c:	add	r0, r0, #1
   11d10:	bl	10ecc <malloc@plt>
   11d14:	mov	r1, r4
   11d18:	str	r0, [r5]
   11d1c:	bl	10eb4 <strcpy@plt>
   11d20:	mov	r0, #0
   11d24:	mov	r1, #1
   11d28:	str	r0, [r5, #4]
   11d2c:	str	r0, [r5, #8]
   11d30:	str	r0, [r5, #12]
   11d34:	mov	r0, r5
   11d38:	str	r1, [r5, #16]
   11d3c:	pop	{r4, r5, fp, pc}

00011d40 <roda_direita@@Base>:
   11d40:	mov	r1, r0
   11d44:	ldr	r0, [r0, #4]
   11d48:	mvn	ip, #0
   11d4c:	mvn	r2, #0
   11d50:	ldr	r3, [r0, #8]
   11d54:	str	r1, [r0, #8]
   11d58:	str	r3, [r1, #4]
   11d5c:	cmp	r3, #0
   11d60:	ldrne	ip, [r3, #12]
   11d64:	ldr	r3, [r1, #8]
   11d68:	cmp	r3, #0
   11d6c:	ldrne	r2, [r3, #12]
   11d70:	cmp	ip, r2
   11d74:	movgt	r2, ip
   11d78:	add	r2, r2, #1
   11d7c:	str	r2, [r1, #12]
   11d80:	ldr	r1, [r0, #4]
   11d84:	cmp	r1, #0
   11d88:	ldrne	r1, [r1, #12]
   11d8c:	mvneq	r1, #0
   11d90:	cmp	r1, r2
   11d94:	movgt	r2, r1
   11d98:	add	r1, r2, #1
   11d9c:	str	r1, [r0, #12]
   11da0:	bx	lr

00011da4 <roda_esquerda@@Base>:
   11da4:	push	{fp, lr}
   11da8:	mov	fp, sp
   11dac:	mov	r1, r0
   11db0:	ldr	r0, [r0, #8]
   11db4:	mvn	r3, #0
   11db8:	mvn	r2, #0
   11dbc:	ldr	ip, [r0, #4]
   11dc0:	str	r1, [r0, #4]
   11dc4:	str	ip, [r1, #8]
   11dc8:	ldr	lr, [r1, #4]
   11dcc:	cmp	lr, #0
   11dd0:	ldrne	r3, [lr, #12]
   11dd4:	cmp	ip, #0
   11dd8:	ldrne	r2, [ip, #12]
   11ddc:	cmp	r3, r2
   11de0:	movgt	r2, r3
   11de4:	add	r2, r2, #1
   11de8:	str	r2, [r1, #12]
   11dec:	ldr	r1, [r0, #8]
   11df0:	cmp	r1, #0
   11df4:	ldrne	r1, [r1, #12]
   11df8:	mvneq	r1, #0
   11dfc:	cmp	r2, r1
   11e00:	movgt	r1, r2
   11e04:	add	r1, r1, #1
   11e08:	str	r1, [r0, #12]
   11e0c:	pop	{fp, pc}

00011e10 <calc_balanceamento@@Base>:
   11e10:	cmp	r0, #0
   11e14:	moveq	r0, #0
   11e18:	bxeq	lr
   11e1c:	ldr	r3, [r0, #8]
   11e20:	ldr	r0, [r0, #4]
   11e24:	mvn	r2, #0
   11e28:	mvn	r1, #0
   11e2c:	cmp	r3, #0
   11e30:	ldrne	r2, [r3, #12]
   11e34:	cmp	r0, #0
   11e38:	ldrne	r1, [r0, #12]
   11e3c:	sub	r0, r2, r1
   11e40:	bx	lr

00011e44 <bst_nova@@Base>:
   11e44:	push	{fp, lr}
   11e48:	mov	fp, sp
   11e4c:	mov	r0, #4
   11e50:	bl	10ecc <malloc@plt>
   11e54:	cmp	r0, #0
   11e58:	moveq	r0, #0
   11e5c:	movne	r1, #0
   11e60:	strne	r1, [r0]
   11e64:	pop	{fp, pc}

00011e68 <bst_apaga@@Base>:
   11e68:	push	{r4, sl, fp, lr}
   11e6c:	add	fp, sp, #8
   11e70:	mov	r4, r0
   11e74:	ldr	r0, [r0]
   11e78:	cmp	r0, #0
   11e7c:	beq	11e94 <bst_apaga@@Base+0x2c>
   11e80:	ldr	r1, [r0]
   11e84:	bl	11ea0 <bst_remove_impl@@Base>
   11e88:	str	r0, [r4]
   11e8c:	cmp	r0, #0
   11e90:	bne	11e80 <bst_apaga@@Base+0x18>
   11e94:	mov	r0, r4
   11e98:	pop	{r4, sl, fp, lr}
   11e9c:	b	10e9c <free@plt>

00011ea0 <bst_remove_impl@@Base>:
   11ea0:	push	{r4, r5, r6, r7, fp, lr}
   11ea4:	add	fp, sp, #16
   11ea8:	cmp	r0, #0
   11eac:	moveq	r7, #0
   11eb0:	moveq	r0, r7
   11eb4:	popeq	{r4, r5, r6, r7, fp, pc}
   11eb8:	ldr	r5, [r0]
   11ebc:	mov	r4, r0
   11ec0:	mov	r6, r1
   11ec4:	mov	r0, r1
   11ec8:	mov	r1, r5
   11ecc:	bl	10e78 <strcmp@plt>
   11ed0:	cmn	r0, #1
   11ed4:	bgt	11ef0 <bst_remove_impl@@Base+0x50>
   11ed8:	ldr	r0, [r4, #4]
   11edc:	mov	r1, r6
   11ee0:	bl	11ea0 <bst_remove_impl@@Base>
   11ee4:	str	r0, [r4, #4]
   11ee8:	mov	r0, r4
   11eec:	pop	{r4, r5, r6, r7, fp, pc}
   11ef0:	cmp	r0, #0
   11ef4:	beq	11f10 <bst_remove_impl@@Base+0x70>
   11ef8:	ldr	r0, [r4, #8]
   11efc:	mov	r1, r6
   11f00:	bl	11ea0 <bst_remove_impl@@Base>
   11f04:	str	r0, [r4, #8]
   11f08:	mov	r0, r4
   11f0c:	pop	{r4, r5, r6, r7, fp, pc}
   11f10:	ldr	r6, [r4, #4]
   11f14:	ldr	r0, [r4, #8]
   11f18:	cmp	r6, #0
   11f1c:	beq	11f70 <bst_remove_impl@@Base+0xd0>
   11f20:	cmp	r0, #0
   11f24:	beq	11f7c <bst_remove_impl@@Base+0xdc>
   11f28:	mov	r6, r0
   11f2c:	ldr	r0, [r0, #4]
   11f30:	cmp	r0, #0
   11f34:	bne	11f28 <bst_remove_impl@@Base+0x88>
   11f38:	ldr	r0, [r6]
   11f3c:	bl	10ef0 <strlen@plt>
   11f40:	add	r1, r0, #1
   11f44:	mov	r0, r5
   11f48:	bl	10ea8 <realloc@plt>
   11f4c:	str	r0, [r4]
   11f50:	ldr	r1, [r6]
   11f54:	bl	10eb4 <strcpy@plt>
   11f58:	ldr	r0, [r4, #8]
   11f5c:	ldr	r1, [r6]
   11f60:	bl	11ea0 <bst_remove_impl@@Base>
   11f64:	str	r0, [r4, #8]
   11f68:	mov	r0, r4
   11f6c:	pop	{r4, r5, r6, r7, fp, pc}
   11f70:	cmp	r0, #0
   11f74:	mov	r6, r0
   11f78:	beq	11fb8 <bst_remove_impl@@Base+0x118>
   11f7c:	ldr	r0, [r6]
   11f80:	bl	10ef0 <strlen@plt>
   11f84:	add	r1, r0, #1
   11f88:	mov	r0, r5
   11f8c:	bl	10ea8 <realloc@plt>
   11f90:	str	r0, [r4]
   11f94:	ldr	r1, [r6]
   11f98:	bl	10eb4 <strcpy@plt>
   11f9c:	ldr	r0, [r6, #4]
   11fa0:	mov	r7, r4
   11fa4:	str	r0, [r4, #4]
   11fa8:	ldr	r0, [r6, #8]
   11fac:	str	r0, [r4, #8]
   11fb0:	ldr	r5, [r6]
   11fb4:	b	11fc0 <bst_remove_impl@@Base+0x120>
   11fb8:	mov	r7, #0
   11fbc:	mov	r6, r4
   11fc0:	mov	r0, r5
   11fc4:	bl	10e9c <free@plt>
   11fc8:	mov	r0, r6
   11fcc:	bl	10e9c <free@plt>
   11fd0:	mov	r0, r7
   11fd4:	pop	{r4, r5, r6, r7, fp, pc}

00011fd8 <bst_pesquisa@@Base>:
   11fd8:	push	{r4, r5, r6, sl, fp, lr}
   11fdc:	add	fp, sp, #16
   11fe0:	cmp	r0, #0
   11fe4:	mov	r4, #0
   11fe8:	movne	r5, r1
   11fec:	cmpne	r1, #0
   11ff0:	beq	12034 <bst_pesquisa@@Base+0x5c>
   11ff4:	b	11ffc <bst_pesquisa@@Base+0x24>
   11ff8:	add	r0, r6, #4
   11ffc:	ldr	r6, [r0]
   12000:	cmp	r6, #0
   12004:	beq	12034 <bst_pesquisa@@Base+0x5c>
   12008:	ldr	r1, [r6]
   1200c:	mov	r0, r5
   12010:	bl	10e78 <strcmp@plt>
   12014:	cmn	r0, #1
   12018:	ble	11ff8 <bst_pesquisa@@Base+0x20>
   1201c:	cmp	r0, #0
   12020:	beq	1203c <bst_pesquisa@@Base+0x64>
   12024:	add	r0, r6, #8
   12028:	ldr	r6, [r0]
   1202c:	cmp	r6, #0
   12030:	bne	12008 <bst_pesquisa@@Base+0x30>
   12034:	mov	r0, r4
   12038:	pop	{r4, r5, r6, sl, fp, pc}
   1203c:	mov	r4, r6
   12040:	mov	r0, r4
   12044:	pop	{r4, r5, r6, sl, fp, pc}

00012048 <bst_pesquisa_impl@@Base>:
   12048:	push	{r4, r5, r6, sl, fp, lr}
   1204c:	add	fp, sp, #16
   12050:	mov	r4, #0
   12054:	cmp	r0, #0
   12058:	beq	120a4 <bst_pesquisa_impl@@Base+0x5c>
   1205c:	mov	r5, r1
   12060:	mov	r6, r0
   12064:	ldr	r1, [r6]
   12068:	mov	r0, r5
   1206c:	bl	10e78 <strcmp@plt>
   12070:	cmn	r0, #1
   12074:	bgt	1208c <bst_pesquisa_impl@@Base+0x44>
   12078:	add	r0, r6, #4
   1207c:	ldr	r6, [r0]
   12080:	cmp	r6, #0
   12084:	bne	12064 <bst_pesquisa_impl@@Base+0x1c>
   12088:	b	120a4 <bst_pesquisa_impl@@Base+0x5c>
   1208c:	cmp	r0, #0
   12090:	beq	120ac <bst_pesquisa_impl@@Base+0x64>
   12094:	add	r0, r6, #8
   12098:	ldr	r6, [r0]
   1209c:	cmp	r6, #0
   120a0:	bne	12064 <bst_pesquisa_impl@@Base+0x1c>
   120a4:	mov	r0, r4
   120a8:	pop	{r4, r5, r6, sl, fp, pc}
   120ac:	mov	r4, r6
   120b0:	mov	r0, r4
   120b4:	pop	{r4, r5, r6, sl, fp, pc}

000120b8 <bst_insere@@Base>:
   120b8:	push	{r4, sl, fp, lr}
   120bc:	add	fp, sp, #8
   120c0:	mov	r4, r0
   120c4:	mvn	r0, #0
   120c8:	cmp	r4, #0
   120cc:	cmpne	r1, #0
   120d0:	bne	120d8 <bst_insere@@Base+0x20>
   120d4:	pop	{r4, sl, fp, pc}
   120d8:	ldr	r0, [r4]
   120dc:	bl	120ec <bst_insere_impl@@Base>
   120e0:	str	r0, [r4]
   120e4:	mov	r0, #0
   120e8:	pop	{r4, sl, fp, pc}

000120ec <bst_insere_impl@@Base>:
   120ec:	push	{r4, r5, fp, lr}
   120f0:	add	fp, sp, #8
   120f4:	mov	r5, r1
   120f8:	cmp	r0, #0
   120fc:	beq	12130 <bst_insere_impl@@Base+0x44>
   12100:	ldr	r1, [r0]
   12104:	mov	r4, r0
   12108:	mov	r0, r5
   1210c:	bl	10e78 <strcmp@plt>
   12110:	cmn	r0, #1
   12114:	bgt	12164 <bst_insere_impl@@Base+0x78>
   12118:	ldr	r0, [r4, #4]
   1211c:	mov	r1, r5
   12120:	bl	120ec <bst_insere_impl@@Base>
   12124:	str	r0, [r4, #4]
   12128:	mov	r0, r4
   1212c:	pop	{r4, r5, fp, pc}
   12130:	mov	r0, #12
   12134:	bl	10ecc <malloc@plt>
   12138:	mov	r4, r0
   1213c:	mov	r0, r5
   12140:	bl	10ef0 <strlen@plt>
   12144:	add	r0, r0, #1
   12148:	bl	10ecc <malloc@plt>
   1214c:	mov	r1, r5
   12150:	str	r0, [r4]
   12154:	bl	10eb4 <strcpy@plt>
   12158:	mov	r0, #0
   1215c:	str	r0, [r4, #4]
   12160:	b	12178 <bst_insere_impl@@Base+0x8c>
   12164:	cmp	r0, #0
   12168:	beq	1217c <bst_insere_impl@@Base+0x90>
   1216c:	ldr	r0, [r4, #8]
   12170:	mov	r1, r5
   12174:	bl	120ec <bst_insere_impl@@Base>
   12178:	str	r0, [r4, #8]
   1217c:	mov	r0, r4
   12180:	pop	{r4, r5, fp, pc}

00012184 <bst_remove@@Base>:
   12184:	push	{r4, sl, fp, lr}
   12188:	add	fp, sp, #8
   1218c:	mov	r4, r0
   12190:	mvn	r0, #0
   12194:	cmp	r4, #0
   12198:	cmpne	r1, #0
   1219c:	bne	121a4 <bst_remove@@Base+0x20>
   121a0:	pop	{r4, sl, fp, pc}
   121a4:	ldr	r0, [r4]
   121a8:	bl	11ea0 <bst_remove_impl@@Base>
   121ac:	str	r0, [r4]
   121b0:	mov	r0, #0
   121b4:	pop	{r4, sl, fp, pc}

000121b8 <bst_min@@Base>:
   121b8:	cmp	r0, #0
   121bc:	moveq	r0, #0
   121c0:	bxeq	lr
   121c4:	ldr	r0, [r0]
   121c8:	mov	r1, r0
   121cc:	ldr	r0, [r0, #4]
   121d0:	cmp	r0, #0
   121d4:	bne	121c8 <bst_min@@Base+0x10>
   121d8:	ldr	r0, [r1]
   121dc:	bx	lr

000121e0 <bst_no_valormin@@Base>:
   121e0:	mov	r1, r0
   121e4:	ldr	r0, [r0, #4]
   121e8:	cmp	r0, #0
   121ec:	bne	121e0 <bst_no_valormin@@Base>
   121f0:	mov	r0, r1
   121f4:	bx	lr

000121f8 <bst_max@@Base>:
   121f8:	cmp	r0, #0
   121fc:	moveq	r0, #0
   12200:	bxeq	lr
   12204:	ldr	r0, [r0]
   12208:	mov	r1, r0
   1220c:	ldr	r0, [r0, #8]
   12210:	cmp	r0, #0
   12214:	bne	12208 <bst_max@@Base+0x10>
   12218:	ldr	r0, [r1]
   1221c:	bx	lr

00012220 <bst_no_valormax@@Base>:
   12220:	mov	r1, r0
   12224:	ldr	r0, [r0, #8]
   12228:	cmp	r0, #0
   1222c:	bne	12220 <bst_no_valormax@@Base>
   12230:	mov	r0, r1
   12234:	bx	lr

00012238 <bst_imprime@@Base>:
   12238:	cmp	r0, #0
   1223c:	bxeq	lr
   12240:	push	{r4, sl, fp, lr}
   12244:	add	fp, sp, #8
   12248:	mov	r4, r0
   1224c:	movw	r0, #9236	; 0x2414
   12250:	movt	r0, #1
   12254:	bl	10e84 <printf@plt>
   12258:	ldr	r0, [r4]
   1225c:	bl	1226c <bst_preordem_impl@@Base>
   12260:	mov	r0, #10
   12264:	pop	{r4, sl, fp, lr}
   12268:	b	10efc <putchar@plt>

0001226c <bst_preordem_impl@@Base>:
   1226c:	push	{r4, r5, fp, lr}
   12270:	add	fp, sp, #8
   12274:	cmp	r0, #0
   12278:	popeq	{r4, r5, fp, pc}
   1227c:	movw	r5, #9247	; 0x241f
   12280:	mov	r4, r0
   12284:	movt	r5, #1
   12288:	ldr	r1, [r4]
   1228c:	mov	r0, r5
   12290:	bl	10e84 <printf@plt>
   12294:	ldr	r0, [r4, #4]
   12298:	bl	1226c <bst_preordem_impl@@Base>
   1229c:	ldr	r4, [r4, #8]
   122a0:	cmp	r4, #0
   122a4:	bne	12288 <bst_preordem_impl@@Base+0x1c>
   122a8:	pop	{r4, r5, fp, pc}

000122ac <bst_novo_no@@Base>:
   122ac:	push	{r4, r5, fp, lr}
   122b0:	add	fp, sp, #8
   122b4:	mov	r4, r0
   122b8:	mov	r0, #12
   122bc:	bl	10ecc <malloc@plt>
   122c0:	mov	r5, r0
   122c4:	mov	r0, r4
   122c8:	bl	10ef0 <strlen@plt>
   122cc:	add	r0, r0, #1
   122d0:	bl	10ecc <malloc@plt>
   122d4:	mov	r1, r4
   122d8:	str	r0, [r5]
   122dc:	bl	10eb4 <strcpy@plt>
   122e0:	mov	r0, #0
   122e4:	str	r0, [r5, #4]
   122e8:	str	r0, [r5, #8]
   122ec:	mov	r0, r5
   122f0:	pop	{r4, r5, fp, pc}

000122f4 <bst_altura@@Base>:
   122f4:	push	{r4, r5, fp, lr}
   122f8:	add	fp, sp, #8
   122fc:	cmp	r0, #0
   12300:	mvneq	r0, #0
   12304:	popeq	{r4, r5, fp, pc}
   12308:	ldmib	r0, {r1, r4}
   1230c:	orrs	r0, r4, r1
   12310:	mov	r0, #0
   12314:	popeq	{r4, r5, fp, pc}
   12318:	mov	r0, r1
   1231c:	bl	122f4 <bst_altura@@Base>
   12320:	mov	r5, r0
   12324:	mov	r0, r4
   12328:	bl	122f4 <bst_altura@@Base>
   1232c:	cmp	r5, r0
   12330:	addgt	r0, r5, #1
   12334:	popgt	{r4, r5, fp, pc}
   12338:	add	r0, r0, #1
   1233c:	pop	{r4, r5, fp, pc}

00012340 <__libc_csu_init@@Base>:
   12340:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12344:	mov	r7, r0
   12348:	ldr	r6, [pc, #72]	; 12398 <__libc_csu_init@@Base+0x58>
   1234c:	ldr	r5, [pc, #72]	; 1239c <__libc_csu_init@@Base+0x5c>
   12350:	add	r6, pc, r6
   12354:	add	r5, pc, r5
   12358:	sub	r6, r6, r5
   1235c:	mov	r8, r1
   12360:	mov	r9, r2
   12364:	bl	10e58 <strcmp@plt-0x20>
   12368:	asrs	r6, r6, #2
   1236c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12370:	mov	r4, #0
   12374:	add	r4, r4, #1
   12378:	ldr	r3, [r5], #4
   1237c:	mov	r2, r9
   12380:	mov	r1, r8
   12384:	mov	r0, r7
   12388:	blx	r3
   1238c:	cmp	r6, r4
   12390:	bne	12374 <__libc_csu_init@@Base+0x34>
   12394:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12398:			; <UNDEFINED> instruction: 0x00010bb4
   1239c:	andeq	r0, r1, ip, lsr #23

000123a0 <__libc_csu_fini@@Base>:
   123a0:	bx	lr

Disassembly of section .fini:

000123a4 <.fini>:
   123a4:	push	{r3, lr}
   123a8:	pop	{r3, pc}
