

================================================================
== Vivado HLS Report for 'mvprod_layer_1'
================================================================
* Date:           Sat Oct 26 22:26:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.286|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------------------------------------------+
    |    Latency    |    Interval   |                   Pipeline                  |
    |  min  |  max  |  min  |  max  |                     Type                    |
    +-------+-------+-------+-------+---------------------------------------------+
    |  10031|  10032|  10025|  10025| loop rewind(delay=4 initiation interval(s)) |
    +-------+-------+-------+-------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- outer_inner  |  10031|  10031|         8|          1|          1|  10025|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     142|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     159|
|Register         |        0|      -|     451|     160|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     451|     461|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mlp_mac_muladd_18cud_U4  |mlp_mac_muladd_18cud  | i0 + i1 * i2 |
    |mlp_mac_muladd_5nbkb_U3  |mlp_mac_muladd_5nbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_201_p2  |     +    |      0|  0|  21|          14|           1|
    |m_fu_175_p2                    |     +    |      0|  0|  15|           5|           1|
    |n_fu_207_p2                    |     +    |      0|  0|  16|           9|           1|
    |ap_condition_183               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_219_p2     |   icmp   |      0|  0|  13|          14|          14|
    |tmp_15_fu_241_p2               |   icmp   |      0|  0|  13|           9|           8|
    |tmp_8_fu_228_p2                |   icmp   |      0|  0|  13|           9|           1|
    |tmp_s_fu_213_p2                |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |m_mid2_fu_189_p3               |  select  |      0|  0|   5|           1|           5|
    |n_mid2_fu_181_p3               |  select  |      0|  0|   9|           1|           1|
    |tmp_14_fu_254_p3               |  select  |      0|  0|  18|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 142|          75|          45|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |acc_s_reg_161                             |   9|          2|   18|         36|
    |ap_NS_fsm                                 |  13|          3|    1|          3|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                   |   9|          2|    1|          2|
    |ap_phi_mux_acc_s_phi_fu_165_p6            |  13|          3|   18|         54|
    |ap_phi_mux_indvar_flatten1_phi_fu_151_p6  |  13|          3|   14|         42|
    |ap_phi_mux_m2_phi_fu_137_p6               |  13|          3|    5|         15|
    |ap_phi_mux_n4_phi_fu_123_p6               |  13|          3|    9|         27|
    |ap_phi_mux_tmp_5_phi_fu_109_p6            |  13|          3|    1|          3|
    |indvar_flatten1_reg_147                   |   9|          2|   14|         28|
    |m2_reg_133                                |   9|          2|    5|         10|
    |n4_reg_119                                |   9|          2|    9|         18|
    |rewind_ap_ready_reg                       |   9|          2|    1|          2|
    |tmp_5_reg_105                             |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 159|         36|   99|        246|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_V_reg_377                |  18|   0|   18|          0|
    |acc_s_reg_161                |  18|   0|   18|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |exitcond_flatten_reg_339     |   1|   0|    1|          0|
    |indvar_flatten1_reg_147      |  14|   0|   14|          0|
    |indvar_flatten_next_reg_324  |  14|   0|   14|          0|
    |m2_reg_133                   |   5|   0|    5|          0|
    |m_mid2_reg_313               |   5|   0|    5|          0|
    |n4_reg_119                   |   9|   0|    9|          0|
    |n_mid2_reg_305               |   9|   0|    9|          0|
    |n_reg_329                    |   9|   0|    9|          0|
    |rewind_ap_ready_reg          |   1|   0|    1|          0|
    |tmp_13_reg_343               |  14|   0|   14|          0|
    |tmp_15_reg_363               |   1|   0|    1|          0|
    |tmp_5_reg_105                |   1|   0|    1|          0|
    |tmp_8_reg_348                |   1|   0|    1|          0|
    |tmp_s_reg_334                |   1|   0|    1|          0|
    |exitcond_flatten_reg_339     |  64|  32|    1|          0|
    |m_mid2_reg_313               |  64|  32|    5|          0|
    |n_mid2_reg_305               |  64|  32|    9|          0|
    |tmp_15_reg_363               |  64|  32|    1|          0|
    |tmp_8_reg_348                |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 451| 160|  148|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|matrix_V_address0  | out |   14|  ap_memory |    matrix_V    |     array    |
|matrix_V_ce0       | out |    1|  ap_memory |    matrix_V    |     array    |
|matrix_V_q0        |  in |   18|  ap_memory |    matrix_V    |     array    |
|input_V_address0   | out |    9|  ap_memory |     input_V    |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V    |     array    |
|result_V_address0  | out |    5|  ap_memory |    result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |    result_V    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

