/* bench 19981.1.0 fec8df36edf3 */
/* bench 19981.1.1 9c334da5e7b6 */
/* bench 19981.1.2 ab3b758bf2c2 */
/* bench 19981.1.3 c55bf5821515 */
/* bench 19981.1.4 cd941fb2ec8c */
/* bench 19981.1.5 f4a05cbef57f */
/* bench 19981.1.6 2920278d678d */
/* bench 19981.1.7 2cb468f4485c */
/* bench 19981.1.8 71b4c6fcb1f0 */

/*
 * System Abstraction Layer definitions for IA64
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (c) 2000-2006 Silicon Graphics, Inc.  All rights reserved.
 */

#include <linux/types.h>
#include <asm/sal.h>

// SGI Specific Calls
#define  SN_SAL_GET_PARTITION_ADDR		   0x02000009
#define  SN_SAL_MEMPROTECT                         0x0200003e

#define  SN_SAL_WATCHLIST_ALLOC			   0x02000070
#define  SN_SAL_WATCHLIST_FREE			   0x02000071

/*
 * SAL Error Codes
 */
#define SALRET_MORE_PASSES	1
#define SALRET_OK		0
#define SALRET_NOT_IMPLEMENTED	(-1)
#define SALRET_INVALID_ARG	(-2)
#define SALRET_ERROR		(-3)

/*
 * Returns the physical address of the partition's reserved page through
 * an iterative number of calls.
 *
 * On first call, 'cookie' and 'len' should be set to 0, and 'addr'
 * set to the nasid of the partition whose reserved page's address is
 * being sought.
 * On subsequent calls, pass the values, that were passed back on the
 * previous call.
 *
 * While the return status equals SALRET_MORE_PASSES, keep calling
 * this function after first copying 'len' bytes starting at 'addr'
 * into 'buf'. Once the return status equals SALRET_OK, 'addr' will
 * be the physical address of the partition's reserved page. If the
 * return status equals neither of these, an error as occurred.
 */
static inline s64
sn_partition_reserved_page_pa(u64 buf, u64 *cookie, u64 *addr, u64 *len)
{
	struct ia64_sal_retval rv;
	ia64_sal_oemcall_reentrant(&rv, SN_SAL_GET_PARTITION_ADDR, *cookie,
				   *addr, buf, *len, 0, 0, 0);
	*cookie = rv.v0;
	*addr = rv.v1;
	*len = rv.v2;
	return rv.status;
}

/*
 * Change memory access protections for a physical address range.
 * nasid_array is not used on Altix, but may be in future architectures.
 * Available memory protection access classes are defined after the function.
 */
static inline int
sn_change_memprotect(u64 paddr, u64 len, u64 perms, u64 *nasid_array)
{
	struct ia64_sal_retval ret_stuff;

	ia64_sal_oemcall_nolock(&ret_stuff, SN_SAL_MEMPROTECT, paddr, len,
				(u64)nasid_array, perms, 0, 0, 0);
	return ret_stuff.status;
}
#define SN_MEMPROT_ACCESS_CLASS_0		0x14a080
#define SN_MEMPROT_ACCESS_CLASS_1		0x2520c2
#define SN_MEMPROT_ACCESS_CLASS_2		0x14a1ca
#define SN_MEMPROT_ACCESS_CLASS_3		0x14a290
#define SN_MEMPROT_ACCESS_CLASS_6		0x084080
#define SN_MEMPROT_ACCESS_CLASS_7		0x021080

union sn_watchlist_u {
	u64     val;
	struct {
		u64	blade	: 16,
			size	: 32,
			filler	: 16;
	};
};

static inline int
sn_mq_watchlist_alloc(int blade, void *mq, unsigned int mq_size,
				unsigned long *intr_mmr_offset)
{
	struct ia64_sal_retval rv;
	unsigned long addr;
	union sn_watchlist_u size_blade;
	int watchlist;

	addr = (unsigned long)mq;
	size_blade.size = mq_size;
	size_blade.blade = blade;

	/*
	 * bios returns watchlist number or negative error number.
	 */
	ia64_sal_oemcall_nolock(&rv, SN_SAL_WATCHLIST_ALLOC, addr,
			size_blade.val, (u64)intr_mmr_offset,
			(u64)&watchlist, 0, 0, 0);
	if (rv.status < 0)
/* bench 8179.2.0 b4951785f6d6 */
/* bench 8179.2.1 af04c42e4d42 */
/* bench 8179.2.2 a6883ef23965 */
/* bench 8179.2.3 e788e84c4fb1 */
/* bench 8179.2.4 30c3486462ad */
/* bench 8179.2.5 c05b903396c2 */
/* bench 8179.2.6 1ac650647f88 */
		return rv.status;

	return watchlist;
}

static inline int
sn_mq_watchlist_free(int blade, int watchlist_num)
{
	struct ia64_sal_retval rv;
	ia64_sal_oemcall_nolock(&rv, SN_SAL_WATCHLIST_FREE, blade,
			watchlist_num, 0, 0, 0, 0, 0);
	return rv.status;
}
#endif /* _ASM_IA64_SN_SN_SAL_H */
/* bench 2988.1.0 9ed3c82b27cd */
/* bench 2988.1.1 817173dcf0d2 */
/* bench 2988.1.2 49f60828eda2 */
/* bench 2988.1.3 030d50537dcd */
/* bench 2988.1.4 43f85ff04749 */
/* bench 2988.1.5 c1dc55e20eca */
/* bench 2988.1.6 a4151ee0d0b1 */
/* bench 2988.1.7 b9989b68f44d */
/* bench 2988.1.8 9fa52e9cd11c */
/* bench 2988.1.9 3078656cd01f */
/* bench 2988.1.10 e98ea468564d */
/* bench 2988.1.11 4b14cd9e688a */
/* bench 2988.1.12 8e22dcc0166f */
/* bench 2988.1.13 f7aebc10e1ad */
