[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADSP-BF707BBCZ-4 production of ANALOG DEVICES from the text:Blackfin, Blackfin+, and the Blackfin logo are re gistered trademarks of  Analog Devices, Inc. Blackfin+ Core \nEmbedded Processor\nADSP-BF700 /701/702/703/704/705/706/707\nRev. D Document Feedback\nInformation furnished by Analog Devices is  believed to be accurate and reliable. \nHowever, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without no tice. No license is granted by implication \nor otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA  02062-9106 U.S.A.\nTel: 781.329.4700             ©2019 Analog Devices, Inc. All rights reserved.\nTechnical Support www.analog.comFEATURES\nBlackfin+ core with up  to 400 MHz performance\nDual 16-bit or single 32-bit MAC support per cycle 16-bit complex MAC and many other instruction set \nenhancements\nInstruction set compatible with  previous Blackfin products \nLow-cost packaging\n88-Lead LFCSP_VQ (QFN) package (12 mm × 12 mm), \uf020\nRoHS compliant\n184-Ball CSP_BGA package (12 mm × 12 mm × 0.8 mm \npitch), RoHS compliant\nLow system power with < 100 mW core domain power at \n400 MHz (< 0.25 mW/MHz) at 25°C T\nJUNCTION\nAEC-Q100 qualified for au tomotive applications\nPERIPHERALS FEATURES\nSee Figure 1 , Processor Block Diagram and Table 1 , Processor \uf020\n   ComparisonMEMORY\n136 kB L1 SRAM with multi-parity-bit protection \uf020\n(64 kB instruction, 64 kB  data, 8 kB scratchpad) \nLarge on-chip L2 SRAM with ECC protection\n256 kB, 512 kB, 1 MB variants\nOn-chip L2 ROM (512 kB)L3 interface (CSP_BGA only) optimized for lowest system \npower, providing 16-bit interface to DDR2 or LPDDR DRAM \ndevices (up to 200 MHz)\nSecurity and one-time -programmable memory \nCrypto hardware acceleratorsFast secure boot for IP protectionmemDMA encryption/decryption for fast run-time security\nFigure 1. Processor Block DiagramPERIPHERALS\n1× RTC3× MDMA\nSTREAMS1× MSI\n(SD/SDIO)2× UART\nSTATIC MEMORY\nCONTROLLER2× SPORT\n1× PPI8× TIMER\n2× CAN1× COUNTER1× TWI\n1× USB 2.0 HS OTGGPIOSYSTEM CONTROL BLOCKS\nHARDWARE\nFUNCTIONSEXTERNAL\nBUS\nINTERFACES\nLPDDR\nDDR2SYSTEM FABRICEMULATOR\nTEST & CONTROLPLL & POWER\nMANAGEMENTFAULT\nMANAGEMENTEVENT\nCONTROLWATCHDOG\n16MEMORY \nPROTECTION136K BYTE PARITY BIT PROTECTED\nL1 SRAM INSTRUCTION/DATAB\nANALOG \nSUB\nSYSTEM\nCRYPTO ENGINE (SECURITY)SYSTEM PROTECTION512K BYTE\nROMUP TO\n1M BYTE SRAM\nECC-PROTECTED\n(& DMA MEMORY\nPROTECTION)L2 MEMORY\nHADCOTP\nMEMORY\nDYNAMIC MEMORY \nCONTROLLERSPI HOST PORT\n2× CRC2x QUAD SPI\n1x DUAL SPI\nRev. D | Page 2 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTABLE OF CONTENTS\nFeatures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  1\nPeripherals Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  1Memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . .  1\nTable of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  2Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  2\nGeneral Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  3\nBlackfin+ Processor Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4Instruction Set Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5Processor Infrastructure  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5Memory Architecture  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7Security Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  8Security Features Disclaimer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  8Processor Safety Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  9Additional Processor Peripherals  . . . . . . . . . . . . . . . . . . . . . . . . . . . .  10Power and Clock Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\nSystem Debug  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  15\nDevelopment Tools  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  15Additional Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16Related Signal Chains  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16\nADSP-BF70x Detailed Signal Descriptions  . . . . . . . . . . . . . . . . . . .  17184-Ball CSP_BGA Signal Descriptions  . . . . . . . . . . . . . . . . . . . . . . .  21GPIO Multiplexing for 184-Ball CSP_BGA  . . . . . . . . . . . . . . . . . .  2812 mm × 12 mm 88-Lead LFCSP (QFN) Signal \uf020\nDescriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30\nGPIO Multiplexing for 12 mm × 12 mm 88-Lead \uf020\nLFCSP (QFN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35\nADSP-BF70x Designer Quick Reference  . . . . . . . . . . . . . . . . . . . . . .  37Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .   49\nOperating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52HADC  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .  57\nAbsolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57ESD Sensitivity  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57Timing Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58Output Drive Currents  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  100Test Conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  102Environmental Conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  104\nADSP-BF70x 184-Ball CSP_BGA Ball Assignments \uf020\n(Numerical by Ball Number)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  105\nADSP-BF70x 12 mm × 12 mm 88-Lead LFCSP (QFN) \uf020\nLead Assignments (Numerical by Lead Number)  . . . . . .  108\nOutline Dimensions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  111\nSurface-Mount Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  112\nAutomotive Products  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  113Ordering Guide  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  114\nREVISION HISTORY\n2/2019—Rev. C to Rev. DDeleted Package Information (Figure 7 and Table 27) in \uf020\nSpecifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .   49\nChanges to \uf020\nTWI0VSEL Settings and VDD_EXT/VBUSTWI  . . . . . . . . . . .  50\nChanges to Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  102\nChanges to Output Enable Time Measurement  . . . . . . . . . . . .  102\nChanges to Output Disable Time Measurement  . . . . . . . . . . .  102\nChanges to Output Enable/Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . .  102\nChanges to Automotive Products . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  113\nRev. D | Page 3 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nGENERAL DESCRIPTION\nThe ADSP-BF70x processor is a member of the Blackfin® \uf020\nfamily of products. The Blackfin processor combines a dual-\nMAC 16-bit state-of-the-art si gnal processing engine, the \nadvantages of a clean, orthog onal RISC-like microprocessor \ninstruction set, and single-ins truction, multiple-data (SIMD) \nmultimedia capabilities into a single instruction-set architec-ture. New enhancements to the Blackfin+ core add 32-bit MAC \nand 16-bit complex MAC support, cache enhancements, branch \nprediction and other instruction set improvements—all while maintaining instruction set compatibility to previous Blackfin \nproducts.The processor offers performance up to 400 MHz, as well as low \nstatic power consumption. Prod uced with a low-power and low-\nvoltage design methodology, they provide world-class power management and performance. \nBy integrating a rich set of indu stry-leading system peripherals \nand memory (shown in Table 1 ), the Blackfin processor is the \nplatform of choice for next-gener ation applications that require \nRISC-like programmability, multimedia support, and leading-\nedge signal processing in one in tegrated package. These applica-\ntions span a wide arra y of markets, from au tomotive systems to \nembedded industrial, instrumentation, video/image analysis, \nbiometric and power/motor control applications.\nTable 1. Processor Comparison \nProcessor FeatureADSP-\nBF700ADSP-\nBF701ADSP-\nBF702ADSP-\nBF703ADSP-\nBF704ADSP-\nBF705ADSP-\nBF706ADSP-\nBF707\nMaximum Speed Grade (MHz)1200 400\nMaximum SYSCLK (MHz) 100 200 Package Options 88-Lead \nLFCSP184-Ball \nCSP_BGA88-Lead \nLFCSP184-Ball \nCSP_BGA88-Lead \nLFCSP184-Ball \nCSP_BGA88-Lead \nLFCSP184-Ball \nCSP_BGA\nGPIOs 43 47 43 47 43 47 43 47\nMemory (bytes)L1 Instruction SRAM 48K\nL1 Instruction SRAM/Cache 16K\nL1 Data SRAM 32KL1 Data SRAM/Cache 32KL1 Scratchpad (L1 Data C) 8KL2 SRAM 128K 256K 512K 1024KL2 ROM 512KDDR2/LPDDR (16-bit) No Yes No Yes No Yes No Yes\nI\n2C 1\nUp/Down/Rotary Counter 1GP Timer 8Watchdog Timer 1GP Counter 1SPORTs 2\nQuad SPI 2\nDual SPI 1SPI Host Port 1USB 2.0 HS OTG 1Parallel Peripheral Interface 1CAN 2\nUART 2\nReal-Time Clock 1Static Memory Controller (SMC) YesSecurity Crypto Engine YesSD/SDIO (MSI) 4-bit 8-bit 4-bi t8 - b i t4 - b i t8 - b i t4 - b i t8 - b i t\n4 - C h a n n e l  1 2 - B i t  A D C N oY e sN oY e sN oY e sN oY e s\n1Other speed grades available.\nRev. D | Page 4 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nBLACKFIN+ PROCESSOR CORE\nAs shown in Figure 1 , the processor integrates a Blackfin+ \nprocessor core. The core, shown in Figure 2 , contains two 16-bit \nmultipliers, one 32-bit multip lier, two 40-bit accumulators \n(which may be used together as a 72-bit accumulator), two \uf020\n40-bit ALUs, one 72-bit ALU, fo ur video ALUs, and a 40-bit \nshifter. The computation units pr ocess 8-, 16-, or 32-bit data \nfrom the register file.\nThe compute register file contains eight 32-bit registers. When \nperforming compute operations  on 16-bit operand data, the \nregister file operates as 16 independent 16-bit registers. All \noperands for compute operations come from the multiported \nregister file and instruction constant fields.\nThe core can perform two 16-bi t by 16-bit multiply-accumu-\nlates or one 32-bit multiply-accum ulate in each cycle. Signed \nand unsigned formats, rounding, saturation, and complex mul-\ntiplies are supported.The ALUs perform a traditional set of arithmetic and logical \noperations on 16-bit or 32-bit data. In addition, many special \ninstructions are included to acce lerate various signal processing \ntasks. These include bit operations  such as field extract and pop-\nulation count, divide primitives, saturation and rounding, and sign/exponent detection. The set of video instructions include \nbyte alignment and packing operations, 16-bit and 8-bit adds \nwith clipping, 8-bit average oper ations, and 8-bit subtract/abso-\nlute value/accumulate (SAA) oper ations. Also provided are the \ncompare/select and vector  search instructions.\nFor certain instructions, two 16-bit ALU operations can be per-\nformed simultaneously on register  pairs (a 16-bit high half and \n16-bit low half of a compute regist er). If a second ALU is used, \nquad 16-bit operations are possible.\nThe 40-bit shifter can perform shifts and rotates and is used to \nsupport normalization, field extract, and field deposit instructions.\nFigure 2.  Blackfin+ Processor CoreSEQUENCER\nAL IGN\nDECODE\nLOOP BUFFER\nA0 A18 8 8 8\n40 40\nDATA ARITHMETIC UNITCONTROL \nUNITR7.H\nR6.H\nR5.HR4.H\nR3.H\nR2.H\nR1.H\nR0.HR7.L\nR6.L\nR5.LR4.L\nR3.L\nR2.L\nR1.L\nR0.LASTAT\n40 40\n323232\n3232\n32\n32 LD0LD1SDDAG0DAG1ADDRESS ARITHMETIC UNIT\nI3\nI2\nI1\nI0L3\nL2\nL1\nL0B3\nB2\nB1\nB0M3\nM2\nM1\nM0SP\nFP\nP5\nP4\nP3\nP2\nP1P0DA1\nDA0\n3232\n32\nPREG RAB32TO MEMORY\nBARREL\nSHIFTER16 32 16\n72\nRev. D | Page 5 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nThe program sequencer controls the flow of instruction execu-\ntion, including instruction alignment and decoding. For \nprogram flow control, the sequ encer supports PC relative and \nindirect conditional jumps (with dynamic branch prediction), \nand subroutine calls. Hardware  supports zero-overhead loop-\ning. The architecture is fully interlocked, meaning that the \nprogrammer need not manage the pipeline when executing \ninstructions with data dependencies.\nThe address arithmetic unit prov ides two addresses for simulta-\nneous dual fetches from memory. It contains a multiported register file consisti ng of four sets of 32-bit index, modify, \nlength, and base registers (for circular buffering), and eight \nadditional 32-bit pointer regist ers (for C-style indexed stack \nmanipulation).\nThe Blackfin processor supports a modified Harvard architec-\nture in combination with a hierar chical memory structure. Level \n1 (L1) memories are those that typically operate at the full pro-cessor speed with little or no la tency. At the L1 level, the \ninstruction memory holds instructions only. The data memory \nholds data, and a dedicated scratchpad data memory stores stack and local vari able information.\nIn addition, multiple L1 memory blocks are provided, offering a \nconfigurable mix of SRAM and cache. The memory manage-\nment unit (MMU) provides memory protection for individual \ntasks that may be operating on the core and can protect system \nregisters from unintended access.\nThe architecture provides three modes of operation: user mode, \nsupervisor mode, and emulation mode. User mode has \nrestricted access to certain system resources, thus providing a \nprotected software environment,  while supervisor mode has \nunrestricted access to the system and co re resources.\nINSTRUCTION SET DESCRIPTION\nThe Blackfin processor instruct ion set has been optimized so \nthat 16-bit opcodes represent the most frequently used instruc-\ntions, resulting in excellent co mpiled code density. Complex \nDSP instructions are encoded into 32-bit opcodes, representing \nfully featured multifunction instructions. The Blackfin proces-sor supports a limited multi-i ssue capability, where a 32-bit \ninstruction can be issued in parallel with two 16-bit instruc-\ntions, allowing the programmer  to use many of the core \nresources in a single instruction cycle.\nThe Blackfin processor family a ssembly language instruction set \nemploys an algebraic syntax desi gned for ease of coding and \nreadability. The instructions have been specifically tuned to pro-vide a flexible, densely encoded instruction set that compiles to \na very small final memory size. Th e instruction set also provides \nfully featured multifunction instructions that allow the pro-grammer to use many of the proce ssor core resources in a single \ninstruction. Coupled with many features more often seen on \nmicrocontrollers, this instruction set is very efficient when com-piling C and C++ source code. In addition, the architecture \nsupports both user (algorithm/app lication code) and supervisor \n(O/S kernel, device drivers, debuggers, ISRs) modes of opera-\ntion, allowing multiple levels  of access to core processor \nresources.The assembly language, which ta kes advantage of the proces-\nsor’s unique architecture, offe rs the following advantages:\n• Seamlessly integrated DSP/MC U features are optimized for \nboth 8-bit and 16-bit operations.\n• A multi-issue load/store mo dified-Harvard architecture, \nwhich supports two 16-bit MAC or four 8-bit ALU + two \nload/store + two pointer updates per cycle.\n• All registers, I/O, and memory  are mapped into a unified \n4G byte memory space, providing a simplified program-ming model.\n• Control of all asynchronous and synchronous events to the \nprocessor is handled by two subsystems: the core event \ncontroller (CEC) and the syst em event controller (SEC).\n• Microcontroller features, such as arbitrary bit and bit-field \nmanipulation, insertion, and extraction; integer operations \non 8-, 16-, and 32-bit data-typ es; and separate user and \nsupervisor stack pointers.\n• Code density enhancements, which include intermixing of \n16-bit and 32-bit instru ctions (no mode switching, no code \nsegregation). Frequently used instructions are encoded \uf020\nin 16 bits.\nPROCESSOR INFRASTRUCTURE\nThe following sections provid e information on  the primary \ninfrastructure components of  the ADSP-BF70x processor.\nDMA Controllers\nThe processor uses direct memo ry access (DMA) to transfer \ndata within memory spaces or between a memory space and a peripheral. The processor can spec ify data transfer operations \nand return to normal processing while the fully integrated DMA \ncontroller carries out the data tr ansfers independent of proces-\nsor activity. \nDMA transfers can occur between memory and a peripheral or \nbetween one memory and another memory. Each memory-to-\nmemory DMA stream uses two channels, where one channel is the source channel, and the second is the destination channel.\nAll DMAs can transport data to and from all on-chip and off-\nchip memories. Programs can us e two types of DMA transfers, \ndescriptor-based or register-bas ed. Register-based DMA allows \nthe processor to directly program DMA control registers to ini-\ntiate a DMA transfer. On comple tion, the control registers may \nbe automatically updated with their original setup values for continuous transfer. Descriptor -based DMA transfers require a \nset of parameters stored within memory to initiate a DMA \nsequence. Descriptor-based DM A transfers allow multiple \nDMA sequences to be chained together and a DMA channel can \nbe programmed to automatically set up and start another DMA \ntransfer after the curr ent sequence completes.\nThe DMA controller supports th e following DMA operations.\n• A single linear buffer th at stops on completion.\n• A linear buffer with negative, positive, or zero stride length.• A circular, auto-refreshing buffer that interrupts when each   \nbuffer becomes full.\nRev. D | Page 6 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\n• A similar buffer that interrupts on fractional buffers (for \nexample, 1/2, 1/4).\n• 1D DMA—uses a set of identi cal ping-pong buffers defined \nby a linked ring of two-word descriptor sets, each contain-\ning a link pointer and an address.\n• 1D DMA—uses a linked list of  4 word descriptor sets con-\ntaining a link pointer, an address, a length, and a \nconfiguration.\n• 2D DMA—uses an array of one- word descriptor sets, spec-\nifying only the base DMA address.\n• 2D DMA—uses a linked list of  multi-word descriptor sets, \nspecifying everything.\nEvent Handling\nThe processor provides event handling that supports both nest-ing and prioritization. Nesting allows multiple event service \nroutines to be active simultaneo usly. Prioritization ensures that \nservicing of a higher-priority event takes precedence over ser-\nvicing of a lower-priority event.  The processor provides support \nfor five different types of events: \n• Emulation—An emulation even t causes the processor to \nenter emulation mode, allowing command and control of \nthe processor through the JTAG interface.\n• Reset—This event resets the processor.• Nonmaskable interrupt (N MI)—The NMI event can be \ngenerated either by the software watchdog timer, by the \nNMI\n input signal to the proce ssor, or by software. The \nNMI event is frequently used as a power-down indicator to \ninitiate an orderly sh utdown of the system.\n• Exceptions—Events that occur synchronously to program \nflow (in other words, the exception is taken before the \ninstruction is allowed to complete). Conditions such as data alignment violations and undefined instructions cause \nexceptions.\n• Interrupts —Events that occur asynchronously to program \nflow. They are caused by inpu t signals, timers, and other \nperipherals, as well as by an explicit software instruction.\nSystem Event Controller (SEC)\nThe SEC manages the en abling, prioritization, and routing of \nevents from each system interrup t or fault source. Additionally, \nit provides notification and identi fication of the highest priority \nactive system interrupt request to the core and routes system \nfault sources to its integrated fault management unit. The SEC \ntriggers core general-purpose interrupt IVG11. It is recom-\nmended that IVG11 be set to a llow self-nesting. The four lower \npriority interrupts (IVG15-12) may be used for software \ninterrupts.Trigger Routing Unit (TRU)\nThe TRU provides system-level sequence control without core \nintervention. The TRU maps trigge r masters (generators of trig-\ngers) to trigger slaves (receivers of triggers). Slave endpoints can \nbe configured to respond to triggers in various ways. Common applications enabled by the TRU include:\n• Automatically triggering the start of a DMA sequence after \na sequence from another DMA channel completes\n• Software triggering• Synchronization of concurrent activities\nGeneral-Purpose I/O (GPIO)\nEach general-purpose port pin ca n be individually controlled by \nmanipulation of the port control,  status, and interrupt registers:\n• GPIO direction control register —Specifies the direction of \neach individual GPIO pin as input or output.\n• GPIO control and status regi sters—A write one to modify \nmechanism allows any combination of individual GPIO \npins to be modified in a sing le instruction, without affect-\ning the level of any other GPIO pins. \n• GPIO interrupt mask regist ers—Allow each individual \nGPIO pin to function as an interrupt to the processor. \nGPIO pins defined as inputs can be configured to generate hardware interrupts, while output pins can be triggered by \nsoftware interrupts.\n• GPIO interrupt sensitivity registers—Specify whether indi-\nvidual pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the ris-\ning and falling edges of th e signal are significant. \nPin Interrupts\nEvery port pin on the processor can request interrupts in either \nan edge-sensitive or a level-sensitive manner with programma-\nble polarity. Interrupt functionality is decoupled from GPIO operation. Three system-level in terrupt channels  (PINT0–3) are \nreserved for this purpose. Each of these interrupt channels can \nmanage up to 32 interrupt pins. The assignment from pin to interrupt is not performed on a pi n-by-pin basis. Rather, groups \nof eight pins (half ports) can be  flexibly assigned to interrupt \nchannels. \nEvery pin interrupt channel features a special set of 32-bit mem-\nory-mapped registers that enab le half-port assignment and \ninterrupt management. This includes masking, identification, \nand clearing of requests. These re gisters also enable access to the \nrespective pin states and use of the interrupt latches, regardless \nof whether the interrupt is masked  or not. Most control registers \nfeature multiple MMR address en tries to write-one-to-set or \nwrite-one-to-clear them individually. \nPin Multiplexing\nThe processor supports a flexible  multiplexing scheme that mul-\ntiplexes the GPIO pins with various peripherals. A maximum of \n4 peripherals plus GPIO function ality is shared by each GPIO \npin. All GPIO pins have a bypass path feature—that is, when the \nRev. D | Page 7 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\noutput enable and the input en able of a GPIO pin are both \nactive, the data signal before the pad driver is looped back to the \nreceive path for the same GPIO pin.\nMEMORY ARCHITECTURE\nThe processor views memory as a single unified 4G byte address \nspace, using 32-bit addresses. A ll resources, including internal \nmemory, external memory, and I/O control registers, occupy separate sections of  this common address space. The memory \nportions of this address space are arranged in a hierarchical \nstructure to provide a good cost /performance balance of some \nvery fast, low-latency core-acc essible memory as cache or \nSRAM, and larger, lower-cost and performance interface-acces-\nsible memory systems. See Figure 3 .\nInternal (Core-Accessible) Memory\nThe L1 memory system is th e highest-performance memory \navailable to the Blac kfin+ processor core. \nThe core has its own private L1  memory. The modified Harvard \narchitecture supports two concur rent 32-bit data accesses along \nwith an instruction fetch at fu ll processor speed which provides \nhigh-bandwidth proces sor performance. In the core, a 64K byte \nblock of data memory partners with an 64K byte memory block \nfor instruction storage. Each data block is multibanked for effi-cient data exchange through DM A and can be configured as \nSRAM. Alternatively, 16K bytes of each block can be configured \nin L1 cache mode. The four-way  set-associative instruction \ncache and the 2 two-way set-asso ciative data caches greatly \naccelerate memory access perfor mance, especially when access-\ning external memories.\nThe L1 memory domain also fe atures a 8K byte data SRAM \nblock which is ideal for storing local variables and the software \nstack. All L1 memory is protecte d by a multi-parity-bit concept, \nregardless of whether the memory  is operating in SRAM or \ncache mode.\nOutside of the L1 domain, L2 and L3 memories are arranged \nusing a Von Neumann topology. The L2 memory domain is a \nunified instruction and data memory and can hold any mixture of code and data required by the system design. The L2 memory \ndomain is accessible by the Blackfin+ core through a dedicated \n64-bit interface. It operates at SYSCLK frequency.\nThe processor features up to 1M  byte of L2 SRAM, which is \nECC-protected and organized in eight banks. Individual banks \ncan be made private to any sy stem master. There is also a \n512K byte single-bank ROM in the L2 domain. It contains boot \ncode, security code, and general-purpose ROM space.\nOTP Memory\nThe processor features 1 kB of  one-time-programmable (OTP) \nmemory, which is memory-map accessible. This memory stores \na unique chip identifi cation and is used to support secure-boot \nand secure operation.Figure 3. ADSP-BF706/ADSP-BF707 Internal/External Memory MapPROCESSOR MEMORY MAP\n0x 0810 0000 -\nEXTERNAL\nMEMORYINTERNAL\nMEMORYReserved\nDDR2 or LPDDR Memory (256 MB)\nReserved\nStatic Memory Block 1 (8 KB)\nReserved\nStatic Memory Block 0 (8 KB)\nReserved\nStatic\nMemory\nSPI2 Memory (128 MB)\nReserved\nOTP Memory (1 KB)\nReserved\nSTM Memory (4 KB)\nSystem MMR Registers (3 MB)\nCore MMR Registers (4 MB)\nReserved\nReserved\nReservedReserved\nReserved\nReserved\nReservedL1 Data Block C (8 KB)\nL1 Instruction SRAM/Cache (16 KB)\nL1 Instruction SRAM (48 KB)\nL1 Data Block B SRAM/Cache (16 KB)\nL1 Data Block B SRAM (16 KB)\nL1 Data Block A SRAM/Cache (16 KB)\nL1 Data Block A SRAM (16 KB)\nL2 SRAM (1024 KB)\nL2 ROM (448 KB)\nBoot ROM (64 KB)\nL1\nInstructionL1 Data\nBlock BL1 Data\nBlock A0x FFFF FFFF -\n0x 9000 0000 -\n0x 8000 0000 -\n0x 7400 2000 -\n0x 7400 0000 -\n0x 7000 2000 -\n0x 7000 0000 -\n0x 4800 0000 -\n0x 4000 0000 -\n0x 3800 0500 -\n0x 3800 0000 -\n0x 2030 1000 -\n0x 2030 0000 -\n0x 2000 0000 -\n0x 1FC0 0000 -\n0x 11B0 2000 -\n0x 11B0 0000 -\n0x 11A1 0000 -\n0x 11A0 C000 -\n0x 11A0 0000 -\n0x 1190 8000 -\n0x 1190 4000 -\n0x 1190 0000 -\n0x 1180 8000 -\n0x 1180 4000 -\n0x 1180 0000 -\n0x 0800 0000 -\n0x 0408 0000 -\n0x 0401 0000 -\n0x 0400 0000 -\n0x 0000 0000 -\nRev. D | Page 8 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nStatic Memory Controller (SMC)\nThe SMC can be programmed to control up to two blocks of \nexternal memories or memory-ma pped devices, with very flexi-\nble timing parameters. Each block occupies a 8K byte segment \nregardless of the size of the device used.\nDynamic Memory Controller (DMC)\nThe DMC includes a controller that supports JESD79-2E com-\npatible double-data-rate ( DDR2) SDRAM and JESD209A low-\npower DDR (LPDDR) SDRAM devices. The DMC PHY fea-\ntures on-die termination on all data and data strobe pins that \ncan be used during reads. \nI/O Memory Space\nThe processor does not define a separate I/O space. All resources are mapped through the fl at 32-bit address space. On-\nchip I/O devices have their cont rol registers mapped into mem-\nory-mapped registers (MMRs) at addresses in a region of the \n4G byte address space. These are separated into two smaller \nblocks, one which contains the control MMRs for all core func-\ntions, and the other which contains the registers needed for \nsetup and control of the on-chip peripherals outside of the core. \nThe MMRs are accessible only in supervisor mode and appear \nas reserved space to on-chip peripherals.\nBooting\nThe processor has several mechan isms for automatically loading \ninternal and external memory af ter a reset. The boot mode is \ndefined by the SYS_BMODE input pins dedicated for this pur-\npose. There are two categories of  boot modes. In master boot \nmode, the processor actively loads data from serial memories. In \nslave boot modes, the processor re ceives data from external host \ndevices. \nThe boot modes are shown in Table 2 . These modes are imple-\nmented by the SYS_BMODE bits of the reset configuration register and are sampled during power-on resets and software-\ninitiated resets.\nSECURITY FEATURES\nThe ADSP-BF70x processor su pports standard s-based hard-\nware-accelerated encryption, de cryption, authen tication, and \ntrue random number generation.The following hardware-accelerat ed cryptographic ciphers are \nsupported:\n• AES in ECB, CBC, ICM, and CTR modes with 128-, 192-, \nand 256-bit keys\n• DES in ECB and CBC mode with 56-bit key\n• 3DES in ECB and CBC mode with 3x 56-bit key\nThe following hardware-accel erated hash functions are \nsupported:\n•S H A - 1• SHA-2 with 224-bit and 256-bit digest• HMAC transforms for SHA-1 and SHA-2\nPublic key accelerator is available to offload computation-inten-\nsive public key cryptography operations.\nBoth a hardware-based nondeterministic random number gen-\nerator and pseudo-random number  generator are available. The \nTRNG also provides HW post -processing to meet NIST \nrequirements of FIPS 140-2, while the PRNG is ANSI X9.31 \ncompliant.\nSecure boot is also available wi th 224-bit elliptic curve digital \nsignatures ensuring integrity and authenticity of the boot \nstream. Optionally, confidentialit y is also ensured through AES-\n128 encryption.\nSecure debug is also employed to allow only trusted users to \naccess the system with debug tools.\nSECURITY FEATURES DISCLAIMER\nTo our knowledge, the Security Features, when used in accor-\ndance with the data sheet and hardware reference manual \nspecifications, provide a secure method of implementing code and data safeguards. However, Analog Devices does not guaran-\ntee that this technology provides absolute security. \nACCORDINGLY, ANALOG DEVICES HEREBY DISCLAIMS ANY AND ALL EXPRESS AND IMPLIED WARRANTIES \nTHAT THE SECURITY FEATURES CANNOT BE \nBREACHED, COMPROMISED, OR OTHERWISE CIRCUM-VENTED AND IN NO EVENT SHALL ANALOG DEVICES \nBE LIABLE FOR ANY LOSS, DAMAGE, DESTRUCTION, OR \nRELEASE OF DATA, INFORMATION, PHYSICAL PROP-ERTY, OR INTELLECTUAL PROPERTY.Table 2. Boot Modes \nSYS_BMODE Setting Boot Mode\n00 No Boot/Idle\n01 SPI2 Master10 SPI2 Slave11 UART0 SlaveCAUTION\nThis product includes security features that can be \nused to protect embedded nonvolatile memory contents and prevent execution of unauthorized code. When security is enabled on this device (either by the ordering party or the subsequent receiving parties), the ability of Analog Devices to conduct failure analysis on returned devices is limited. Contact Analog Devices for details on the failure analysis limitations for this device.\nRev. D | Page 9 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPROCESSOR SAFETY FEATURES\nThe ADSP-BF70x processor has be en designed for functional \nsafety applications. While the level of safety is mainly domi-nated by the system concept, the following primitives are \nprovided by the devices to build a robust safety concept.\nMulti-Parity-Bit-Protected L1 Memories\nIn the processor’s L1 memory space, whether SRAM or cache, each word is protected by multiple parity bits to detect the single \nevent upsets that occur in all RAMs. This applies both to L1 instruction and data memory spaces.\nECC-Protected L2 Memories\nError correcting codes (ECC) are used to correct single event \nupsets. The L2 memory is protected with a single error correct-\ndouble error detect (SEC-DED ) code. By default ECC is \nenabled, but it can be disabled on a per-bank basis. Single-bit errors are transparently corrected. \nDual-bit errors can issue a system  event or fault if enabled. ECC \nprotection is fully transparent to the user, even if L2 memory is \nread or written by 8-bit or 16-bit entities.\nCRC-Protected Memories\nWhile parity bit and ECC protecti on mainly protect against ran-\ndom soft errors in L1 and L2 memory cells, the CRC engines can \nbe used to protect against system atic errors (pointer errors) and \nstatic content (instruction code) of L1, L2, and even L3 memo-ries (DDR2, LPDDR). The processor features two CRC engines \nwhich are embedded in the memory-to-memory DMA \ncontrollers. CRC checksums can be  calculated or compared on \nthe fly during memory transfers, or one or multiple memory \nregions can be contin uously scrubbed by a single DMA work \nunit as per DMA descriptor chain instructions. The CRC engine also protects data loaded  during the boot process.\nMemory Protection\nThe Blackfin+ core features a memory protection concept, \nwhich grants data and/or instruction accesses to enabled mem-\nory regions only. A supervisor mode vs. user mode \nprogramming model supports dynamically varying access \nrights. Increased flexibility in memory page size options sup-\nports a simple method of st atic memory partitioning.\nSystem Protection\nThe system protection unit (SPU) guards against accidental or \nunwanted access to the MMR space of a peripheral by providing \na write-protection mechanism. Th e user is able to choose and \nconfigure the peripherals that are protected as well as configure \nwhich ones of the four system  MMR masters (core, memory \nDMA, the SPI host port, and Co resight debug) the peripherals \nare guarded against. \nThe SPU is also part of the security infrastructure. Along with \nproviding write-protection functi onality, the SPU is employed \nto define which resources in the system are secure or non-secure \nand to block access to secure  resources from non-secure \nmasters.Synonymously, the system memo ry protection unit (SMPU) \nprovides memory protection against read and/or write transac-\ntions to defined regions of memory. There are two SMPU units in the ADSP-BF70x processors. One is for the L2 memory and \nthe other is for the external DDR memory.\nThe SMPU is also part of the se curity infrastructure. It allows \nthe user to not only protect agai nst arbitrary read and/or write \ntransactions, but it also allows regions of memory to be defined \nas secure and prevent non-secure  masters from accessing those \nmemory regions.\nWatchpoint Protection\nThe primary purpose of watchpoints and hardware breakpoints is to serve emulator needs. When  enabled, they signal an emula-\ntor event whenever us er-defined system resources are accessed \nor the core executes from user -defined addresses. Watchpoint \nevents can be configured such that they signal the events to the fault management unit of the SEC.\nWatchdog\nThe on-chip software watchdog timer can supervise the Blackfin+ core.\nBandwidth Monitor\nMemory-to-memory DMA channels are equipped with a band-\nwidth monitor mechanism. They can signal a system event or \nfault when transactions tend to starve because system buses are \nfully loaded with higher-priority traffic.\nSignal Watchdogs\nThe eight general-purpose timers  feature modes to monitor off-\nchip signals. The watchdog pe riod mode monitors whether \nexternal signals toggle with a period within an expected range. \nThe watchdog width mode monitors whether the pulse widths of external signals are within an expected range. Both modes \nhelp to detect undesired toggling (or lack thereof) of \uf020\nsystem-level signals.\nUp/Down Count Mismatch Detection\nThe GP counter can monitor exte rnal signal pairs, such as \nrequest/grant strobes. If the edge count mismatch exceeds the expected range, the GP counter ca n flag this to the processor or \nto the fault management unit of the SEC.\nFault Management\nThe fault management unit is part  of the system event controller \n(SEC). Any system event, whether a dual-bit uncorrectable ECC \nerror, or any peripheral status in terrupt, can be defined as being \na fault. Additionally, the system events can be defined as an \ninterrupt to the core. If defined as such, the SEC forwards the \nevent to the fault management unit, which may automatically reset the entire device for reboot, or simply toggle the \uf020\nSYS_FAULT\n output pin to signal off-chip hardware. Optionally, \nthe fault management unit can delay the action taken through a keyed sequence, to provide a fina l chance for the Blackfin+ core \nto resolve the issue and to prevent the fault action from being \ntaken.\nRev. D | Page 10 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nADDITIONAL PROCESSOR PERIPHERALS\nThe processor contains a rich set of peripherals connected to the \ncore through several high-bandwidth buses, providing flexibility in system configuration as well as excellent overall system per-\nformance (see the block diagram on Page 1 ). The processor \ncontains high-speed serial and parallel ports, an interrupt con-troller for flexible management of interrupts from the on-chip \nperipherals or external sources, and power management control \nfunctions to tailor the performa nce and power characteristics of \nthe processor and sy stem to many application scenarios.\nThe following sections describe additional peripherals that were \nnot previously described.\nTimers\nThe processor includes several ti mers which are described in the \nfollowing sections.\nGeneral-Purpose Timers\nThere is one GP timer unit, and it provides eight general-pur-\npose programmable timers. Each timer has an external pin that \ncan be configured either as a pulse width modulator (PWM) or \ntimer output, as an input to clock the timer, or as a mechanism \nfor measuring pulse widths and periods of external events. \nThese timers can be synchronized to an external clock input on \nthe TIMER_TMRx pins, an extern al TIMER_CLK input pin, or \nto the internal SCLK0.\nThese timer units can be used in conjunction with the UARTs \nand the CAN controller to measur e the width of the pulses in \nthe data stream to provide a soft ware auto-baud detect function \nfor the respective serial channels. \nThe GP timers can generate interrupts to the processor core, \nproviding periodic events for synchronization to either the sys-\ntem clock or to external signals. Timer events can also trigger other peripherals through the TR U (for instance, to signal a \nfault). Each timer may also be started and/or stopped by any \nTRU master without core intervention. \nCore Timer\nThe processor core also has its own dedicated timer. This extra \ntimer is clocked by the internal processor clock and is typically \nused as a system tick clock fo r generating periodic operating \nsystem interrupts.\nWatchd og Timer\nThe core includes a 32-bit timer,  which may be used to imple-\nment a software watchdog function. A software watchdog can \nimprove system availabi lity by forcing the processor to a known \nstate, through generation of a hardware reset, nonmaskable \ninterrupt (NMI), or general-pu rpose interrupt, if the timer \nexpires before being reset by so ftware. The programmer initial-\nizes the count value of the timer, enables the appropriate \ninterrupt, then enables the timer.  Thereafter, the software must \nreload the counter before it coun ts down to zero from the pro-\ngrammed value. This protects the system from remaining in an unknown state where software th at would normally reset the \ntimer has stopped running due to an external noise condition or \nsoftware error.After a reset, software can dete rmine if the watchdog was the \nsource of the hardware reset by interrogating a status bit in its \ntimer control register that is set only upon a watchdog-gener-ated reset.\nSerial Ports (SPORTs)\nTwo synchronous serial ports (com prised of four half-SPORTs) \nprovide an inexpensive interface to a wide variety of digital and \nmixed-signal peripheral devices such as Analog Devices’ audio \ncodecs, ADCs, and DACs. Each half-SPORT is made up of two data lines, a clock, and frame sync. The data lines can be pro-\ngrammed to either transmit or re ceive and each data line has a \ndedicated DMA channel.\nSerial port data can be automatically transferred to and from \non-chip memory/external memory through dedicated DMA \nchannels. Each of the serial port s can work in conjunction with \nanother serial port to pr ovide TDM support. In this \nconfiguration, one SPORT provides two transmit signals while \nthe other SPORT provides the two receive signals. The frame \nsync and clock are shared.\nSerial ports operate in six modes:\n• Standard DSP serial mode•M u l t i c h a n n e l  ( T D M )  m o d e•I\n2S mode\n•P a c k e d  I2S mode\n• Left-justified mode•R i g h t - j u s t i f i e d  m o d e\nGeneral-Purpose Counters\nA 32-bit counter is provided that can operate in general-pur-\npose up/down count modes and ca n sense 2-bit quadrature or \nbinary codes as typically emitted by industrial drives or manual \nthumbwheels. Count direction is  either controlled by a level-\nsensitive input pin or by two edge detectors.\nA third counter input can provide flexible zero marker support \nand can alternatively be used to input the push-button signal of \nthumbwheel devices. All thre e pins have a programmable \ndebouncing circuit.\nInternal signals forwarded to a GP timer enable this timer to \nmeasure the intervals between co unt events. Boundary registers \nenable auto-zero operation or si mple system warning by inter-\nrupts when programmed co unt values are exceeded.\nParallel Peripheral Interface (PPI)\nThe processor provides a parallel peripheral interface (PPI) that \nsupports data widths up to 18 bi ts. The PPI supports direct con-\nnection to TFT LCD panels, pa rallel analog-t o-digital and \ndigital-to-analog converters, video encoders and decoders, image sensor modules, and other general-purpose peripherals.\nRev. D | Page 11 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nThe following features are supported in the PPI module:\n• Programmable data length: 8 bits, 10 bits, 12 bits, 14 bits, \n16 bits, and 18 bits per clock.\n• Various framed, non-framed, and general-purpose operat-\ning modes. Frame syncs can be generated internally or can be supplied by an external device.\n• ITU-656 status word error de tection and correction for \nITU-656 receive modes and IT U-656 preamble and status \nword decode.\n• Optional packing and unpackin g of data to/from 32 bits \nfrom/to 8 bits, 16 bits and 24 bits. If packing/unpacking is \nenabled, endianness can be configured to change the order \nof packing/unpacking of bytes/words.\n• RGB888 can be converted to RGB666 or RGB565 for trans-\nmit modes.\n• Various de-interleaving/interleaving modes for receiv-\ning/transmitting 4:2:2 YCrCb data.\n• Configurable LCD data enable (DEN) output available on \nFrame Sync 3.\nSerial Peripheral Interface (SPI) Ports\nThe processors have three indu stry-standard SPI-compatible \nports that allow it to communic ate with multiple SPI-compati-\nble devices. \nThe baseline SPI peripheral is a synchronous, four-wire inter-\nface consisting of two data pins , one device select pin, and a \ngated clock pin. The two data pins allow full-duplex operation \nto other SPI-compatible devices.  An additional two (optional) \ndata pins are provided to support  quad SPI operation. Enhanced \nmodes of operation such as flow control, fast mode, and dual \nI/O mode (DIOM) are also suppo rted. In addition, a direct \nmemory access (DMA) mode allo ws for transferring several \nwords with minimal CPU interaction.\nWith a range of configurable options, the SPI ports provide a \nglueless hardware interface with  other SPI-compatible devices \nin master mode, slave mode, and multimaster environments. The SPI peripheral includes pr ogrammable baud rates, clock \nphase, and clock polarity. The pe ripheral can operate in a multi-\nmaster environment by  interfacing with several other devices, \nacting as either a master device or a slave device. In a multimas-\nter environment, the SPI peripher al uses open-drain outputs to \navoid data bus contention. The flow  control features enable slow \nslave devices to interface with fa st master device s by providing \nan SPI Ready pin which flexibly controls the transfers.\nThe SPI port’s baud rate and clock phase/polarities are pro-\ngrammable, and it has integrated DMA channels for both transmit and receive data streams.\nSPI Host Port (SPIHP)\nThe processor includes one SPI ho st port which may be used in \nconjunction with any available SP I port to enhance its SPI slave \nmode capabilities. The SPIHP allo ws a SPI host device access to memory-mapped resources of the processor through a SPI \nSRAM/FLASH style protocol. The following features are \nincluded:\n• Direct read/write of memory and memory-mapped \nregisters\n• Support for pre-fetch for faster reads• Support for SPI controllers that implement hardware- \nbased SPI memory protocol\n• Error capture and reporting for protocol errors, bus errors, \nand over/underflow\nUART Ports\nThe processor provides two full- duplex universal asynchronous \nreceiver/transmitter (UART) ports, which are fully compatible with PC-standard UARTs. Each UART port provides a simpli-\nfied UART interface to other peripherals or hosts, supporting \nfull-duplex, DMA-supported, asynch ronous transfers of serial \ndata. A UART port includes support  for five to eight data bits, \nand none, even, or odd parity. Optionally, an additional address \nbit can be transferred to inte rrupt only addressed nodes in \nmulti-drop bus (MDB) systems. A frame is terminated by a con-\nfigurable number of stop bits.\nThe UART ports support automa tic hardware flow control \nthrough the clear to send (CTS) input and request to send (RTS) \noutput with programmable  assertion FIFO levels.\nTo help support the local interc onnect network (LIN) protocols, \na special command causes the transmitter to queue a break \ncommand of programmable bit leng th into the transmit buffer. \nSimilarly, the number of stop bits can be extended by a pro-\ngrammable inter-frame space.\nThe capabilities of the UARTs are further extended with sup-\nport for the Infrared Data Association (IrDA®) serial infrared \nphysical layer link specification (SIR) protocol. \n2-Wire Controller Interface (TWI)\nThe processor includes a 2-wire interface (TWI) module for providing a simple exchange method of control data between \nmultiple devices. The TWI modu le is compatible with the \nwidely used I\n2C bus standard. The TW I module offers the \ncapabilities of simultaneous master and slave operation and \nsupport for both 7-bit addressing and multimedia data arbitra-tion. The TWI interface utilizes two pins for transferring clock \n(TWI_SCL) and data (TWI_SDA) and supports the protocol at \nspeeds up to 400k bits/sec. The TWI interface pins are compati-\nble with 5 V logic levels.\nAdditionally, the TWI module is fully compatible with serial \ncamera control bus (SCCB) functionality for easier control of \nvarious CMOS camera sensor devices.\nRev. D | Page 12 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nMobile Storage Interface (MSI)\nThe mobile storage interface (MSI ) controller acts as the host \ninterface for multimedia cards (MMC), secure digital memory \ncards (SD), and secure digital input/output cards (SDIO). The \nfollowing list describe s the main features of the MSI controller:\n• Support for a single MMC, SD memory, and SDIO card• Support for 1-bit and 4-bit SD modes\n• Support for 1-bit, 4-bi t, and 8-bit MMC modes\n• Support for eMMC 4.5 embedded NAND flash devices• Support for power management and clock control• An eleven-signal external interface with clock, command, \noptional interrupt, and up to eight data lines\n• Card interface clock genera tion from SCLK0 or SCLK1\n• SDIO interrupt and read wait features\nController Area Network (CAN) \nA CAN controller implements the CAN 2.0B (active) protocol. \nThis protocol is an asynchro nous communications protocol \nused in both industrial and au tomotive contro l systems. The \nCAN protocol is well suited for control applications due to its \ncapability to communicate reliab ly over a network. This is \nbecause the protocol incorporat es CRC checking, message error \ntracking, and fault node confinement. \nThe CAN controller offers the following features:\n• 32 mailboxes (8 receive only , 8 transmit only, 16 configu-\nrable for receive or transmit)\n• Dedicated acceptance masks for each mailbox\n• Additional data filtering on first two bytes• Support for both the standard (11-bit) and extended \n(29-bit) identifier (ID) message formats\n• Support for remote frames• Active or passive network support• CAN wake-up from hibernation mode (lowest static power \nconsumption mode)\n• Interrupts, including: TX complete, RX complete, error \nand global\nAn additional crystal is not required to supply the CAN clock, as \nthe CAN clock is derived from a system clock through a pro-\ngrammable divider.\nUSB 2.0 On-the-Go Dual-Role Device Controller\nThe USB 2.0 on-the-go (OTG) dual-role device controller pro-vides a low-cost connectivity solution fo r the growing adoption \nof this bus standard in industrial applications, as well as con-\nsumer mobile devices such as ce ll phones, digital still cameras, \nand MP3 players. The USB 2.0 cont roller allows these devices to \ntransfer data using a point-to -point USB connection without \nthe need for a PC host. The module can operate in a traditional \nUSB peripheral-only mode as well as the host mode presented in the OTG supplement to th e USB 2.0 specification. The USB clock is provided through a dedicated external crystal \nor crystal oscillator. \nThe USB OTG dual-role device controller includes a phase \nlocked loop with programmable multipliers to generate the nec-\nessary internal clocking frequency for USB. \nHousekeeping ADC (HADC)\nThe HADC provides a general-purpose, multichannel succes-sive approximation analog-to-digi tal converter. It supports the \nfollowing features:\n• 12-bit ADC core with bu ilt-in sample and hold\n• 4 single-ended input channels• Throughput rates up to 1 MSPS• Single external reference with  analog inputs between 0 V \nand 3.3 V\n• Selectable ADC clock frequency including the ability to \nprogram a prescaler\n• Adaptable conversion type: a llows single or continuous \nconversion with option of autoscan\n• Auto sequencing capability with  up to 4 autoconversions in \na single session. Each conver sion can be programmed to \nselect any input channel.\n• Four data registers (individua lly addressable) to store con-\nversion values\nSystem Crossbars (SCB)\nThe system crossbars (SCB) ar e the fundamental building \nblocks of a switch-fabric style for (on-chip) system bus inter-\nconnection. The SCBs connect sy stem bus masters to system \nbus slaves, providing concurrent data transfer between multiple \nbus masters and multiple bus slaves. A hierarchical model—\nbuilt from multiple SCBs—provides a power and area efficient \nsystem interconnect, which satisfies the performance and flexi-\nbility requirements of a specific system.\nThe SCBs provide the following features:\n• Highly efficient, pipelined bu s transfer protocol for sus-\ntained throughput\n• Full-duplex bus operation for flexibility and reduced \nlatency\n• Concurrent bus transfer supp ort to allow multiple bus \nmasters to access bus slaves simultaneously\n• Protection model (privileged/ secure) support for selective \nbus interconnect protection\nPOWER AND CLOCK MANAGEMENT\nThe processor provides three operating modes, each with a dif-ferent performance/power profile. Control of clocking to each of the processor peripherals al so reduces power consumption. \nSee Table 5  for a summary of the powe r settings for each mode.\nRev. D | Page 13 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSystem Crystal Oscillator and USB Crystal Oscillator\nThe processor can be clocked by an external crystal (see \nFigure 4 ), a sine wave input, or a buffered, shaped clock derived \nfrom an external clock oscillator. If an external clock is used, it \nshould be a TTL compatible signal and must not be halted, changed, or operated below the specified frequency during nor-\nmal operation. This signal is connected to the SYS_CLKIN pin \nof the processor. When an extern al clock is used, the SYS_XTAL \npin must be left unconnected. Alternatively, because the proces-\nsor includes an on-chip oscillato r circuit, an external crystal \nmay be used.\nFor fundamental frequency operat ion, use the circuit shown in \nFigure 4 . A parallel-resonant, fund amental frequency, micro-\nprocessor grade crystal is conn ected across the SYS_CLKIN and \nSYS_XTAL pins. The on-chip re sistance between SYS_CLKIN \nand the SYS_XTAL pin is in the 500 kΩ range. Further parallel \nresistors are typically not recommended.\nThe two capacitors and the series resistor shown in Figure 4  \nfine-tune phase and amplitude of the sine frequency. The capac-itor and resistor values shown in Figure 4  are typical values \nonly. The capacitor values are dependent upon the load capaci-\ntance recommendations of the crystal manufacturer and the \nPCB physical layout. The resist or value depends on the drive \nlevel specified by the crystal ma nufacturer. The user should ver-\nify the customized values based on careful investigations on \nmultiple devices over the required temperature range.\nA third-overtone crystal can be used for frequencies above \uf020\n25 MHz. The circuit is then modified to ensure crystal operation \nonly at the third overtone by ad ding a tuned inductor circuit as \nshown in Figure 4 . A design procedure fo r third-overtone oper-\nation is discussed in detail in application note (EE-168) Using \nThird Overtone Crystals with the ADSP-218x DSP  (www.ana-\nlog.com/ee-168 ). \nThe same recommendations may be used for the USB crystal \noscillator.Real-Time Clock\nThe real-time clock (RTC) provides a robust set of digital watch \nfeatures, including current time , stopwatch, and alarm. The \nRTC is clocked by a 32.768 kHz crystal external to the processor. \nConnect RTC pins RTC_CLKIN a nd RTC_XTAL with external \ncomponents as shown in Figure 5 .\nThe RTC peripheral has dedicated power supply pins so that it \ncan remain powered up and clocke d even when the rest of the \nprocessor is in a low power state. The RTC provides several pro-grammable interrupt options, in cluding interrupt per second, \nminute, hour, or day clock ticks, interrupt on programmable \nstopwatch countdown, or inte rrupt at a programmed alarm \ntime.\nThe 32.768 kHz input clock frequenc y is divided down to a 1 Hz \nsignal by a prescaler. The counter function of the timer consists of four counters: a 60-second co unter, a 60-minute counter, a \n24-hour counter, and a 32,768-da y counter. When the alarm \ninterrupt is enabled, the alarm function generates an interrupt \nwhen the output of the timer ma tches the programmed value in \nthe alarm control register. There are two alarms. The first alarm \nis for a time of day. The second alarm is for a specific day and time of that day.\nThe stopwatch function counts down from a programmed \nvalue, with one-second resolution. When the stopwatch inter-\nrupt is enabled and the counter underflows, an interrupt is generated.\nClock Generation \nThe clock generation unit (CGU ) generates all on-chip clocks \nand synchronization signals. Mu ltiplication factors are pro-\ngrammed to define the PLLCLK frequency. Programmable \nvalues divide the PLLCLK frequency to generate the core clock (CCLK), the system clocks (SYS CLK, SCLK0, and SCLK1), the \nLPDDR or DDR2 clock (DCLK), and the output clock (OCLK).\nWriting to the CGU control registers does not affect the behav-\nior of the PLL immediately. Regi sters are first programmed with \na new value, and the PLL logic ex ecutes the changes so that it \ntransitions smoothly from the current conditions to the new \nones. Figure 4. External Crystal ConnectionSYS_CLKINTO PLL \nCIRCUITRY\nFOR OVERTONE\nOPERATION ONLY:\nNOTE: VALUES MARKED WITH * MUST BE CUSTOMIZED, DEPENDINGON THE CRYSTAL AND LAYOUT. ANALYZE CAREFULLY. FORFREQUENCIES ABOVE 33 MHz, THE SUGGESTED CAPACITOR VALUE\nOF 18pF SHOULD BE TREATED AS A MAXIMUM.18 pF* 18 pF **BLACKFIN\n\x18\x14\x13ȍ\nSYS_XTAL\n\x18\x13\x13ȍFigure 5. External Components for RTCRTC_CLKIN RTC_XTAL\nX1R1\nNOTE: CRYSTAL LOAD CAPACITORS \nARE NOT NECESSARY IN MOST CASES.\x140ȍ\nRev. D | Page 14 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSYS_CLKIN oscillations start when power is applied to the \nVDD_EXT pins. The rising edge of SYS_HWRST  can be \napplied after all voltage supplies are within specifications, and SYS_CLKIN oscillations are stable.\nClock Out/External Clock\nThe SYS_CLKOUT output pin ha s programmable options to \noutput divided-down versions of the on-chip clocks. By default, \nthe SYS_CLKOUT pin drives a buffered version of the SYS_\nCLKIN input. Clock generation  faults (for example, PLL \nunlock) may trigger a reset by hardware. The clocks shown in \nTable 3  can be output on the SYS_CLKOUT pin.\nPower Management\nAs shown in Table 4 , the processor supports multiple power \ndomains, which maximizes flexibility while maintaining com-\npliance with industry standards and conventions. There are no \nsequencing requirements for the various power domains, but all \ndomains must be powered ac cording to the appropriate Specifi-\ncations  table for processor operating conditions; even if the \nfeature/peripheral is not used.\nThe dynamic power management  feature of the processor \nallows the processor’s core clock frequency (f CCLK) to be dynam-\nically controlled. \nThe power dissipated by a processo r is largely a function of its \nclock frequency and the square of the operating voltage. For \nexample, reducing the clock freq uency by 25% re sults in a 25% \nreduction in dynamic power dissipation.\nSee Table 5  for a summary of the power settings for each mode.Full-On Operating Mode—Maximum Performance\nIn the full-on mode, the PLL is enabled and is not bypassed, \nproviding capability for maximum operational frequency. This \nis the power-up default execut ion state in which maximum per-\nformance can be achieved. The processor core and all enabled \nperipherals run at full speed.\nDeep Sleep Operating Mode—Maximum Dynamic Power \nSavings\nThe deep sleep mode maximizes dynamic power savings by dis-\nabling the clocks to the proce ssor core and to all synchronous \nperipherals. Asynchronous periph erals may still be running but \ncannot access internal reso urces or external memory. \nHibernate State—Maximum Static Power Savings\nThe hibernate state maximizes stat ic power savings by disabling \nthe voltage and clocks to the processor core and to all of the \nperipherals. This setting signal s the external voltage regulator \nsupplying the VDD_INT pins to shut off using the SYS_\nEXTWAKE signal, which provides the lowest static power \ndissipation. \nAny critical information stored internally (for example, mem-\nory contents, register contents, and other information) must be \nwritten to a nonvolatile storage device (or self-refreshed \nDRAM) prior to removing power if  the processor state is to be \npreserved. \nBecause the V DD_EXT  pins can still be supplied in this mode, all of \nthe external pins three-state, unless otherwise specified. This \nallows other devices that may be connected to the processor to still have power applied without drawing unwanted current.\nReset Control Unit\nReset is the initial state of the wh ole processor or the core and is \nthe result of a hardware- or software-triggered event. In this \nstate, all control regist ers are set to their default values and func-\ntional units are idle. Exiting a fu ll system reset starts with the \ncore being ready to boot. \nThe reset control unit (RCU) co ntrols how all the functional \nunits enter and exit reset. Differences in functional require-\nments and clocking constraints define how reset signals are generated. Programs must guarantee that none of the reset \nfunctions puts the system into an undefined state or causes \nresources to stall. This is particularly important when the core is reset (programs must ensure that  there is no pending system \nactivity involving the core when it is being reset). Table 3. Clock Dividers \nClock SourceDivider (if Available on \uf020\nSYS_CLKOUT) \nCCLK (Core Clock) By 16SYSCLK (System Clock) By 8SCLK0 (System Clock, All Periph-\nerals not Covered by SCLK1)By 1\nSCLK1 (System Clock for Crypto \nEngines and MDMA)By 8\nDCLK (LPDDR/DDR2 Clock) By 8 \nOCLK (Output Clock) ProgrammableCLKBUF None, direct from SYS_CLKIN \nTable 4. Power Domains \nPower Domain V DD Range\nAll Internal Logic V DD_INT\nDDR2/LPDDR V DD_DMC\nUSB V DD_USB\nOTP Memory V DD_OTP\nHADC V DD_HADC\nRTC V DD_RTC\nAll Other I/O (Includes SYS, JTAG, and Ports Pins) V DD_EXTTable 5. Power Settings   \nMode/State PLLPLL\uf020\nBypassed f CCLKfSYSCLK ,\uf020\nfDCLK ,\uf020\nfSCLK0 ,\uf020\nfSCLK1Core\uf020\nPower\nFull On Enabled No Enabled Enabled OnDeep Sleep Disabled — Disabled Disabled OnHibernate Disabled — Disabled Disabled Off\nRev. D | Page 15 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFrom a system perspective, reset is defined by both the reset tar-\nget and the reset source described as follows in the following list.\nTarget defined:\n• Hardware Reset—All functional units are set to their \ndefault states without exception. History is lost.\n• System Reset—All functional units except the RCU are set \nto their default states.\n• Core-only Reset—Affects the core only. The system soft-\nware should guarantee that the core, while in reset state, is \nnot accessed by any bus master.\nSource defined:\n• Hardware Reset—The SYS_HWRST  input signal is \nasserted active (pulled down).\n• System Reset—May be triggered by software (writing to the \nRCU_CTL register) or by another functional unit such as \nthe dynamic power management (DPM) unit (hibernate) or any of the system event co ntroller (SEC), trigger routing \nunit (TRU), or emulator inputs.\n• Core-only Reset—Triggered by software.• Trigger request (peripheral).\nVoltage Regulation\nThe processor requires an external voltage regulator to power \nthe VDD_INT pins. To reduce st andby power consumption, the \nexternal voltage regulator can be signaled through \uf020\nSYS_EXTWAKE to remove powe r from the processor core. \nThis signal is high-true for power-up and may be connected directly to the low-true shut-down input of many common \nregulators. \nWhile in the hibernate state, all external supply pins (VDD_\nEXT, VDD_USB, and VDD_DMC) can still be powered, elimi-\nnating the need for external buffers. The external voltage \nregulator can be activated from this power down state by assert-\ning the SYS_HWRST\n pin, which then initiates a boot sequence. \nSYS_EXTWAKE indicates a wake-up to the external voltage \nregulator. \nSYSTEM DEBUG\nThe processor includes various fe atures that allow for easy sys-\ntem debug. These are described in the following sections.\nSystem Watchpoint Unit\nThe system watchpoint unit (S WU) is a single module which \nconnects to a single system bu s and provides for transaction \nmonitoring. One SWU is attached  to the bus going to each \nsystem slave. The SWU provides ports for all syst em bus address \nchannel signals. Each SWU contains four match groups of regis-\nters with associated hardware . These four SWU match groups \noperate independently, but sh are common event (interrupt, \ntrigger, and others) outputs.Debug Access Port\nThe debug access port (DAP) provides IEEE-1149.1 JTAG interface support through its JTAG debug and serial wire debug \nport (SWJ-DP). SWJ-DP is a combined JTAG-DP and SW-DP \nthat enables either serial wire debug (SWD) or a JTAG emulator to be connected to a target. SWD signals share the same pins as \nJTAG. The DAP provides an opti onal instrumentation trace for \nboth the core and system. It pr ovides a trace stream that con-\nforms to MIPI System Trace Protocol version 2 (STPv2).\nDEVELOPMENT TOOLS\nAnalog Devices supports its proce ssors with a complete line of \nsoftware and hardware development tools, including integrated development environments (CrossCore\n® Embedded Studio), \nevaluation products, emulators, and a wide variety of software \nadd-ins.\nIntegrated Development Environments (IDEs)\nCrossCore Embedded Studio is based on the EclipseTM frame-\nwork. Supporting most Analog Devi ces processor families, it is \nthe IDE of choice for future processors, including multicore \ndevices. CrossCore Embedded Studio seamlessly integrates \navailable software add-ins to support real time operating sys-\ntems, file systems, TCP/IP stacks, USB stacks, algorithmic \nsoftware modules, and evalua tion hardware board support \npackages. For more information, visit www.analog.com/cces .\nEZ-KIT Lite Evaluation Board\nFor processor evaluation, Analog Devices provides a wide range \nof EZ-KIT Lite® evaluation boards. Incl uding the processor and \nkey peripherals, the evaluation board also supports on-chip \nemulation capabilities and other evaluation and development features. Also available are various EZ-Extenders\n®, which are \ndaughter cards delivering additional specialized functionality, \nincluding audio and video processing. For more information, visit www.analog.com  and search on “ezkit” or “ezextender”.\nEZ-KIT Lite Evaluation Kits\nFor a cost-effective way to lear n more about developing with \nAnalog Devices processors, Analog Devices offer a range of EZ-\nKIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT \nLite evaluation board, directions for downloading an evaluation version of the available IDE, a USB cable, and a power supply. \nThe USB controller on the EZ-KIT Lite board connects to the \nUSB port of the user’s PC, enab ling the chosen IDE evaluation \nsuite to emulate the on-board pr ocessor in-circuit. This permits \nthe customer to download, execut e, and debug programs for the \nEZ-KIT Lite system. It also su pports in-circuit programming of \nthe on-board Flash device to store user-specific boot code, \nenabling standalone operation. With the full version of Cross-\nCore Embedded Studio installed (sold separately), engineers can \ndevelop software for supported EZ-KITs or any custom system \nutilizing supported Analog Devices processors.\nRev. D | Page 16 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nADSP-BF706 EZ-KIT Mini\nThe ADSP-BF706 EZ-KIT MiniTM product (ADZS-BF706-\nEZMini) contains th e ADSP-BF706 processor and is shipped \nwith all of the necessary hardware. Users can start their evalua-\ntion immediately. The EZ-KIT Mini product includes the standalone evaluation board and USB cable. The EZ-KIT Mini \nships with an on-board debug agent. \nThe evaluation board is designed to be used in conjunction with \nthe CrossCore Embedded Studio (CCES) development tools to test capabilities of the ADSP-BF706 Blackfin processor.\nBlackfin Low Power Imaging Platform (BLIP)\nThe Blackfin low power imaging platform (BLIP) integrates the \nADSP-BF707 Blackfin processor and Analog Devices software \ncode libraries. The code libraries are optimized to detect the \npresence and behavior of humans or vehicles in indoor and out-door environments. The BLIP ha rdware platform is delivered \npreloaded with the occupancy software module.\nSoftware Add-Ins for Cr ossCore Embedded Studio\nAnalog Devices offers software  add-ins which seamlessly inte-\ngrate with CrossCore Embedded Stud io to extend its capabilities \nand reduce development time. Add-ins include board support \npackages for evaluation hardwa re, various middleware pack-\nages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these \nadd-ins are viewable through th e CrossCore Embedded Studio \nIDE once the add-in is installed.\nBoard Support Packages for Evaluation Hardware\nSoftware support for the EZ-KIT Lite evaluation boards and EZ-\nExtender daughter cards is prov ided by software add-ins called \nboard support packages (BSPs). The BSPs contain the required \ndrivers, pertinent release notes, and select example code for the \ngiven evaluation hardware. A downlo ad link for a specific BSP is \nlocated on the web page for the associated EZ-KIT or EZ-\nExtender product. The link is found in the Product Download  \narea of the product web page.\nMiddleware Packages\nAnalog Devices separately offers  middleware add-ins such as \nreal time operating systems, file systems, USB stacks, and \nTCP/IP stacks. For more inform ation, see the following web \npages:\n•www.analog.com/ucos3\n•www.analog.com/ucfs\n•www.analog.com/ucusbd\n•www.analog.com/lwip\nAlgorithmic Modules\nTo speed development, Analog De vices offers add-ins that per-\nform popular audio and video processing algorithms. These are \navailable for use with CrossCor e Embedded Studio. For more \ninformation, visit www.analog.com  and search on “Blackfin \nsoftware modules” or “SH ARC software modules”.Designing an Emulator-Com patible DSP Board (Target)\nFor embedded system test and debug, Analog Devices provides \na family of emulators. On each  DAP-enabled processor, Analog \nDevices supplies an IEEE 1149.1 JT AG test access port (TAP), \nserial wire debug port (SWJ -DP), and trace capabilities. \uf020\nIn-circuit emulation is facilita ted by use of the JTAG or SWD \ninterface. The emulator accesse s the processor’s internal fea-\ntures through the processor’s TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and \nregisters. The emulators require the target board to include a \nheader(s) that supports connecti on of the processor’s DAP to \nthe emulator for trace and debug.\nAnalog Devices emulators actively drive JTG_TRST\n high. \nThird-party emulators may ex pect a pull-up on JTG_TRST  and \ntherefore will not drive JTG_TRST  high. When using this type \nof third-party emulator JTG_TRST  must still be driven low \nduring power-up reset, but should  subsequently be driven high \nexternally before any emulation or boundary-scan operations. See Power-Up Reset Timing  for more information on POR \nspecifications.\nFor more details on target board design issues including \nmechanical layout, single proce ssor connections, signal buffer-\ning, signal termination, and emulator pod logic, contact the \nfactory for more information.\nADDITIONAL INFORMATION\nThe following publications that  describe the ADSP-BF70x pro-\ncessors can be accessed electronically on our website:\n•ADSP-BF70x Blackfin+ Proc essor Hardware Reference\n•ADSP-BF70x Blackfin+ Proces sor Programming Reference\n•ADSP-BF70x Blackfin+ Processor Anomaly List\nRELATED SIGNAL CHAINS\nA signal chain is a series of si gnal-conditioning electronic com-\nponents that receive input (data acquired from sampling either \nreal-time phenomena or from stor ed data) in tandem, with the \noutput of one portion of the ch ain supplying input to the next. \nSignal chains are often used in signal processing applications to \ngather and process data or to apply system controls based on \nanalysis of real-time phenomena.\nAnalog Devices eases signal proc essing system development by \nproviding signal processing comp onents that are designed to \nwork together well. A tool fo r viewing relationships between \nspecific applications and related components is available on the www.analog.com  website.\nThe application signal chains page in the Circuits from the Lab\n® \nsite ( http:\\\\www.analo g.com\\circuits ) provides:\n• Graphical circuit block diagram presentation of signal \nchains for a variety of circuit types and applications\n• Drill down links for components  in each chain to selection \nguides and application information\n• Reference designs applying be st practice design techniques\nRev. D | Page 17 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nADSP-BF70x DETAILED SIGNAL DESCRIPTIONS\nTable 6  provides a detailed description of each pin.\nTable 6. ADSP-BF70x Detailed Signal Descriptions \nPort Name Direction Description\nCAN_RX Input Receive.  Typically an external CAN transceiver’s RX output.\nCAN_TX Output Transmit.  Typically an external CAN transceiver’s TX input.\nCNT_DG Input Count Down and Gate.  Depending on the mode of operation th is input acts either as a count down \nsignal or a gate signal Count Down - This input ca uses the GP counter to decrement Gate - Stops the \nGP counter from incremen ting or decrementing.\nCNT_UD Input Count Up and Direction.  Depending on the mode of operation this input acts either as a count up \nsignal or a direction signal Count Up - This input ca uses the GP counter to increment Direction - Selects \nwhether the GP counter is incrementing or decrementing.\nCNT_ZM Input Count Zero Marker.  Input that connects to the zero marker output of a rotary device or detects the \npressing of a pushbutton.\nDMC_Ann Output Address n.  Address bus.\nDMC_BAn Output Bank Address Input n.  Defines which internal bank an ACTIVATE, READ, WRITE, or PRECHARGE \ncommand is being applied to on the dynamic memory. Also defines which mode registers (MR, EMR, \nEMR2, and/or EMR3) are loaded during  the LOAD MODE REGISTER command.\nDMC_CAS Output Column Address Strobe.  Defines the operation for external dynamic memory to perform in \nconjunction with other DMC command signals. Connect to the CAS input of dynamic memory.\nDMC_CK Output Clock.  Outputs DCLK to external dynamic memory.\nDMC_CK Output Clock (Complement).  Complement of DMC_CK.\nDMC_CKE Output Clock enable.  Active high clock enables. Connects to the dynamic memory’s CKE input.\nDMC_CSn Output Chip Select n.  Commands are recognized by the memory only when this signal is asserted.\nDMC_DQnn I/O Data n.  Bidirectional Data bus.\nDMC_LDM Output Data Mask for Lower Byte.  Mask for DMC_DQ07:DMC_DQ00 write data when driven high. Sampled \non both edges of the data strobe by the dynamic memory.\nDMC_LDQS I/O Data Strobe for Lower Byte.  DMC_DQ07:DMC_DQ00 data strobe. Output with Write Data. Input with \nRead Data. May be single-ended or differ ential depending on register settings.\nDMC_LDQS I/O Data Strobe for Lower Byte (complement).  Complement of LDQS. Not used in single-ended mode.\nDMC_ODT Output On-die termination.  Enables dynamic memory termination re sistances when driven high (assuming \nthe memory is properly configured). ODT is enabled/ disabled regardless of read or write commands.\nDMC_RAS Output Row Address Strobe.  Defines the operation for external dynamic memory to perform in conjunction \nwith other DMC command signals. Connect to the RAS input of dynamic memory.\nDMC_UDM Output Data Mask for Upper Byte.  Mask for DMC_DQ15:DMC_DQ08 write data when driven high. Sampled \non both edges of the data strobe by the dynamic memory.\nDMC_UDQS I/O Data Strobe for Upper Byte.  DMC_DQ15:DMC_DQ08 data strobe. Ou tput with Write Data. Input with \nRead Data. May be single-ended or differ ential depending on register settings.\nDMC_UDQS I/O Data Strobe for Upper Byte (complement).  Complement of DMC_UDQS. Not used in single-ended \nmode.\nDMC_VREF Input Voltage Reference.  Connect to half of the VDD_DMC voltage. Applies to the DMC0_VREF pin.\nDMC_WE Output Write Enable.  Defines the operation for external dynamic memory to perform in conjunction with \nother DMC command signals. Connect to the WE  input of dynamic memory.\nPPI_CLK I/O Clock.  Input in external clock mode, output in internal clock mode.\nPPI_Dnn I/O Data n.  Bidirectional data bus.\nPPI_FS1 I/O Frame Sync 1 (HSYNC).  Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.\nPPI_FS2 I/O Frame Sync 2 (VSYNC).  Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.\nPPI_FS3 I/O Frame Sync 3 (FIELD).  Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.\nHADC_VINn Input Analog Input at channel n.  Analog voltage inputs for digital conversion.\nRev. D | Page 18 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nHADC_VREFN Input Ground Reference for ADC.  Connect to an external voltage reference that meets data sheet \nspecifications.\nHADC_VREFP Input External Reference for ADC.  Connect to an external voltage reference that meets data sheet \nspecifications.\nMSI_CD Input Card Detect.  Connects to a pull-up resistor and to the card detect output of an SD socket.\nMSI_CLK Output Clock.  The clock signal applied to the connected device from the MSI.\nMSI_CMD I/O Command.  Used to send commands to and receive responses from the connected device.\nMSI_Dn I/O Data n.  Bidirectional data bus.\nMSI_INT Input eSDIO Interrupt Input.  Used only for eSDIO. Connects to an eSDIO card’s interrupt output. An \ninterrupt may be sampled even when the MSI clock to the card is switched off.\nPx_nn I/O Position n.  General purpose input/output. See the GP Ports chapter of the HRM for programming \ninformation.\nRTC_CLKIN Input Crystal input/external oscillator connection.  Connect to an external clock source or crystal.\nRTC_XTAL Output Crystal output.  Drives an external crystal. Must be left unconnected if an external clock is driving \nRTC_CLKIN.\nSMC_ABEn Output Byte Enable n.  Indicate whether the lower or upper byte of a memory is being accessed. When an \nasynchronous write is made to the up per byte of a 16-bit memory, SMC_ABE1 =0 and SMC_ABE0 =1. \nWhen an asynchronous write is made to the lower byte of a 16-bit memory, SMC_ABE1 =1 and \uf020\nSMC_ABE0 =0.\nSMC_AMSn Output Memory Select n.  Typically connects to the chip select of a memory device.\nSMC_AOE Output Output Enable.  Asserts at the beginning of the setup period of a read access.\nSMC_ARDY Input Asynchronous Ready.  Flow control signal used by memory devices to indicate to the SMC when \nfurther transactions may proceed.\nSMC_ARE Output Read Enable.  Asserts at the beginning of a read access.\nSMC_AWE Output Write Enable.  Asserts for the duration of a write access period.\nSMC_Ann Output Address n.  Address bus.\nSMC_Dnn I/O Data n.  Bidirectional data bus.\nSPI_CLK I/O Clock.  Input in slave mode, output in master mode.\nSPI_D2 I/O Data 2.  Used to transfer serial data in Quad mode. Open-drain when ODM mode is enabled.\nSPI_D3 I/O Data 3.  Used to transfer serial data in Quad mode. Open-drain when ODM mode is enabled.\nSPI_MISO I/O Master In, Slave Out.  Used to transfer serial data. Operates in the same direction as SPI_MOSI in Dual \nand Quad modes. Open-drain when ODM mode is enabled.\nSPI_MOSI I/O Master Out, Slave In.  Used to transfer serial data. Operates in the same direction as SPI_MISO in Dual \nand Quad modes. Open-drain when ODM mode is enabled.\nSPI_RDY I/O Ready.  Optional flow signal. Output in slave mode, input in master mode.\nSPI_SELn Output Slave Select Output n.  Used in Master mode to enable the desired slave.\nSPI_SS Input Slave Select Input.  Slave mode - Acts as the slave select in put. Master mode- Optionally serves as an \nerror detection input for the SPI when there are multiple masters.\nSPT_ACLK I/O Channel A Clock.  Data and Frame Sync are driven/sampled with respect to this clock. This signal can \nbe either internally or externally generated.\nSPT_AD0 I/O Channel A Data 0.  Primary bidirectional data I/O. This signal can be configured as an output to \ntransmit serial data, or as an input to receive serial data.\nSPT_AD1 I/O Channel A Data 1.  Secondary bidirectional data I/O. This signal can be configured as an output to \ntransmit serial data, or as an input to receive serial data.\nSPT_AFS I/O Channel A Frame Sync.  The frame sync pulse initiates shifting of serial data. This signal is either \ngenerated internally  or externally.\nSPT_ATDV Output Channel A Transmit Data Valid.  This signal is optional and only active when SPORT is configured in \nmultichannel transmit mode. It is  asserted during enabled slots.Table 6. ADSP-BF70x Detailed Si gnal Descriptions (Continued)\nPort Name Direction Description\nRev. D | Page 19 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSPT_BCLK I/O Channel B Clock.  Data and Frame Sync are driven/sampled with respect to this clock. This signal can \nbe either internally or externally generated.\nSPT_BD0 I/O Channel B Data 0.  Primary bidirectional data I/O. This signal can be configured as an output to \ntransmit serial data, or as an input to receive serial data.\nSPT_BD1 I/O Channel B Data 1.  Secondary bidirectional data I/O. This si gnal can be configured as an output to \ntransmit serial data, or as an input to receive serial data.\nSPT_BFS I/O Channel B Frame Sync.  The frame sync pulse initiates shifting of serial data. This signal is either \ngenerated internally  or externally.\nSPT_BTDV Output Channel B Transmit Data Valid.  This signal is optional and only active when SPORT is configured in \nmulti-channel transmit mode. It is asserted during enabled slots.\nSYS_BMODEn Input Boot Mode Control n.  Selects the boot mode of the processor.\nSYS_CLKIN Input Clock/Crystal Input.  Connect to an external clock source or crystal.\nSYS_CLKOUT Output Processor Clock Output.  Outputs internal clocks. Clocks may be divided down. See the CGU chapter \nof the HRM for more details.\nSYS_EXTWAKE Output External Wake Control.  Drives low during hibernate and high all other times. Typically connected to \nthe enable input of the voltage regulator controlling the VDD_INT supply.\nSYS_FAULT I/O Active-Low Fault Output.  Indicates internal faul ts or senses external faults depending on the \noperating mode.\nSYS_HWRST Input Processor Hardware Reset Control.  Resets the device when asserted.\nSYS_NMI Input Non-maskable Interrupt.  See the processor hardware and programming references for more details.\nSYS_RESOUT Output Reset Output.  Indicates that the device is in the reset or hibernate state.\nSYS_WAKEn Input Power Saving Mode Wakeup n.  Wake-up source input for deep sleep and/or hibernate mode.\nSYS_XTAL Output Crystal Output.  Drives an external crystal. Must be left unconnected if an external clock is driving \nCLKIN.\nJTG_SWCLK Input Serial Wire Clock.  Clocks data into and out of the target during debug.\nJTG_SWDIO I/O Serial Wire DIO.  Sends and receives serial data to  and from the target during debug.\nJTG_SWO Output Serial Wire Out.  Provides trace data to the emulator.\nJTG_TCK Input JTAG Clock.  JTAG test access port clock.\nJTG_TDI Input JTAG Serial Data In.  JTAG test access port data input.\nJTG_TDO Output JTAG Serial Data Out.  JTAG test access port data output.\nJTG_TMS Input JTAG Mode Select.  JTAG test access port mode select.\nJTG_TRST Input JTAG Reset.  JTAG test access port reset.\nTM_ACIn Input Alternate Capture Input n.  Provides an additional input for WIDCAP , WATCHDOG, and PININT modes.\nTM_ACLKn Input Alternate Clock n.  Provides an additional time base for use by an individual timer.\nTM_CLK Input Clock.  Provides an additional global time base for use by all the GP timers.\nTM_TMRn I/O Timer n.  The main input/output signal for each timer.\nTRACE_CLK Output Trace Clock. Clock output.\nTRACE_Dnn Output Trace Data n.  Unidirectional data bus.\nTWI_SCL I/O Serial Clock.  Clock output when master, clock input when slave.\nTWI_SDA I/O Serial Data.  Receives or transmits data.\nUART_CTS Input Clear to Send.  Flow control signal.\nUART_RTS Output Request to Send.  Flow control signal.\nUART_RX  Input Receive.  Receive input. Typically connects to a transceiver that meets the electrical requirements of \nthe device being communicated with.\nUART_TX Output Transmit.  Transmit output. Typically connects to a transceiver that meets the electrical requirements \nof the device being communicated with.\nUSB_CLKIN Input Clock/Crystal Input.  This clock input is multiplied by a PLL to form the USB clock. See data sheet \nspecifications for frequency/tolerance information.Table 6. ADSP-BF70x Detailed Si gnal Descriptions (Continued)\nPort Name Direction Description\nRev. D | Page 20 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nUSB_DM I/O Data –.  Bidirectional differential data line.\nUSB_DP I/O Data +.  Bidirectional differential data line.\nUSB_ID Input OTG ID.  Senses whether the controller is a host or devi ce. This signal is pulled low when an A-type \nplug is sensed (signifying that the USB controller is  the A device), but the input is high when a B-type \nplug is sensed (signifying that the USB controller is the B device).\nUSB_VBC Output VBUS Control.  Controls an external voltage source to supply VBUS when in host mode. May be \nconfigured as open-drain. Polari ty is configurable as well.\nUSB_VBUS I/O Bus Voltage.  Connects to bus voltage in host and device modes.\nUSB_XTAL Output Crystal.  Drives an external crystal. Must be left unconnected if an external clock is driving USB_CLKIN.Table 6. ADSP-BF70x Detailed Si gnal Descriptions (Continued)\nPort Name Direction Description\nRev. D | Page 21 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\n184-BALL CSP_BGA SIGNAL DESCRIPTIONS\nThe processor’s pin definitions are shown in Table 7 . The col-\numns in this table provide the following information:\n• Signal Name: The Signal Name column in the table \nincludes the signal name for every pin and (where applica-ble) the GPIO multiplexed pin function for every pin.\n• Description: The Description column in the table provides \na verbose (descriptive) name for the signal.• General-Purpose Port: The Port  column in the table shows \nwhether or not the signal is multiplexed with other signals \non a general-purpose I/O port pin.\n• Pin Name: The Pin Name column in the table identifies the \nname of the package pin (at po wer on reset) on which the \nsignal is located (if a single fu nction pin) or is multiplexed \n(if a general-purpose I/O pin).\nTable 7. ADSP-BF70x 184-Ball CSP_BGA Signal Descriptions \nSignal Name Description Port Pin Name\nCAN0_RX CAN0 Receive C PC_02CAN0_TX CAN0 Transmit C PC_03CAN1_RX CAN1 Receive A PA_12\nCAN1_TX CAN1 Transmit A PA_13\nCNT0_DG CNT0 Count Down and Gate A PA_07CNT0_UD CNT0 Count Up and Direction A PA_15CNT0_ZM CNT0 Count Zero Marker A PA_13DMC0_A00 DMC0 Address 0 Not Muxed DMC0_A00DMC0_A01 DMC0 Address 1 Not Muxed DMC0_A01\nDMC0_A02 DMC0 Address 2 Not Muxed DMC0_A02\nDMC0_A03 DMC0 Address 3 Not Muxed DMC0_A03DMC0_A04 DMC0 Address 4 Not Muxed DMC0_A04DMC0_A05 DMC0 Address 5 Not Muxed DMC0_A05DMC0_A06 DMC0 Address 6 Not Muxed DMC0_A06DMC0_A07 DMC0 Address 7 Not Muxed DMC0_A07DMC0_A08 DMC0 Address 8 Not Muxed DMC0_A08\nDMC0_A09 DMC0 Address 9 Not Muxed DMC0_A09\nDMC0_A10 DMC0 Address 10 Not Muxed DMC0_A10\nDMC0_A11 DMC0 Address 11 Not Muxed DMC0_A11\nDMC0_A12 DMC0 Address 12 Not Muxed DMC0_A12\nDMC0_A13 DMC0 Address 13 Not Muxed DMC0_A13\nDMC0_BA0 DMC0 Bank Address Input 0 Not Muxed DMC0_BA0\nDMC0_BA1 DMC0 Bank Address Input 1 Not Muxed DMC0_BA1\nDMC0_BA2 DMC0 Bank Address Input 2 Not Muxed DMC0_BA2DMC0_CAS\nDMC0 Column Address Strobe Not Muxed DMC0_CAS\nDMC0_CK DMC0 Clock Not Muxed DMC0_CKDMC0_CKE DMC0 Clock enable Not Muxed DMC0_CKEDMC0_CK\nDMC0 Clock (complement) Not Muxed DMC0_CK\nDMC0_CS0 DMC0 Chip Select 0 Not Muxed DMC0_CS0\nDMC0_DQ00 DMC0 Data 0 Not Muxed DMC0_DQ00DMC0_DQ01 DMC0 Data 1 Not Muxed DMC0_DQ01DMC0_DQ02 DMC0 Data 2 Not Muxed DMC0_DQ02DMC0_DQ03 DMC0 Data 3 Not Muxed DMC0_DQ03DMC0_DQ04 DMC0 Data 4 Not Muxed DMC0_DQ04DMC0_DQ05 DMC0 Data 5 Not Muxed DMC0_DQ05\nDMC0_DQ06 DMC0 Data 6 Not Muxed DMC0_DQ06\nRev. D | Page 22 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nDMC0_DQ07 DMC0 Data 7 Not Muxed DMC0_DQ07\nDMC0_DQ08 DMC0 Data 8 Not Muxed DMC0_DQ08\nDMC0_DQ09 DMC0 Data 9 Not Muxed DMC0_DQ09\nDMC0_DQ10 DMC0 Data 10 Not Muxed DMC0_DQ10DMC0_DQ11 DMC0 Data 11 Not Muxed DMC0_DQ11DMC0_DQ12 DMC0 Data 12 Not Muxed DMC0_DQ12DMC0_DQ13 DMC0 Data 13 Not Muxed DMC0_DQ13DMC0_DQ14 DMC0 Data 14 Not Muxed DMC0_DQ14DMC0_DQ15 DMC0 Data 15 Not Muxed DMC0_DQ15\nDMC0_LDM DMC0 Data Mask for Lower Byte Not Muxed DMC0_LDM\nDMC0_LDQS DMC0 Data Strobe for Lower Byte Not Muxed DMC0_LDQSDMC0_LDQS\nDMC0 Data Strobe for Lower Byte  (complement) Not Muxed DMC0_LDQS\nDMC0_ODT DMC0 On-die termination Not Muxed DMC0_ODT\nDMC0_RAS DMC0 Row Address Strobe Not Muxed DMC0_RAS\nDMC0_UDM DMC0 Data Mask for Upper Byte Not Muxed DMC0_UDM\nDMC0_UDQS DMC0 Data Strobe for Upper Byte Not Muxed DMC0_UDQS\nDMC0_UDQS DMC0 Data Strobe for Upper Byte  (complement) Not Muxed DMC0_UDQS\nDMC0_VREF DMC0 Voltage Reference Not Muxed DMC0_VREF\nDMC0_WE DMC0 Write Enable Not Muxed DMC0_WE\nGND Ground Not Muxed GNDGND_HADC Ground HADC Not Muxed GND_HADCHADC0_VIN0 HADC0 Analog Input at channel 0 Not Muxed HADC0_VIN0\nHADC0_VIN1 HADC0 Analog Input at channel 1 Not Muxed HADC0_VIN1\nHADC0_VIN2 HADC0 Analog Input at channel 2 Not Muxed HADC0_VIN2HADC0_VIN3 HADC0 Analog Input at channel 3 Not Muxed HADC0_VIN3HADC0_VREFN HADC0 Ground Reference for ADC Not Muxed HADC0_VREFNHADC0_VREFP HADC0 External Reference for ADC Not Muxed HADC0_VREFPJTG_SWCLK TAPC0 Serial Wire Clock Not Muxed JTG_TCK_SWCLK\nJTG_SWDIO TAPC0 Serial Wire DIO Not Muxed JTG_TMS_SWDIO\nJTG_SWO TAPC0 Serial Wire Out Not Muxed JTG_TDO_SWOJTG_TCK TAPC0 JTAG Clock Not Muxed JTG_TCK_SWCLKJTG_TDI TAPC0 JTAG Serial Data In Not Muxed JTG_TDIJTG_TDO TAPC0 JTAG Serial Data Out Not Muxed JTG_TDO_SWOJTG_TMS TAPC0 JTAG Mode Se lect Not Muxed JTG_TMS_SWDIO\nJTG_TRST\nTAPC0 JTAG Reset Not Muxed JTG_TRST\nMSI0_CD MSI0 Card Detect A PA_08\nMSI0_CLK MSI0 Clock C PC_09MSI0_CMD MSI0 Command C PC_05MSI0_D0 MSI0 Data 0 C PC_08MSI0_D1 MSI0 Data 1 C PC_04MSI0_D2 MSI0 Data 2 C PC_07\nMSI0_D3 MSI0 Data 3 C PC_06\nMSI0_D4 MSI0 Data 4 C PC_10MSI0_D5 MSI0 Data 5 C PC_11MSI0_D6 MSI0 Data 6 C PC_12MSI0_D7 MSI0 Data 7 C PC_13Table 7. ADSP-BF70x 184-Ball CSP_BGA Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 23 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nMSI0_INT MSI0 eSDIO Interrupt Input C PC_14\nPA_00-PA_15 Position 00 through Position 15 A PA_00-PA_15\nPB_00-PB_15 Position 00 through Position 15 B PB_00-PB_15\nPC_00-PC_14 Position 00 through Position 14 C PC_00-PC_14PPI0_CLK EPPI0 Clock A PA_14PPI0_D00 EPPI0 Data 0 B PB_07PPI0_D01 EPPI0 Data 1 B PB_06PPI0_D02 EPPI0 Data 2 B PB_05PPI0_D03 EPPI0 Data 3 B PB_04\nPPI0_D04 EPPI0 Data 4 B PB_03\nPPI0_D05 EPPI0 Data 5 B PB_02PPI0_D06 EPPI0 Data 6 B PB_01PPI0_D07 EPPI0 Data 7 B PB_00PPI0_D08 EPPI0 Data 8 A PA_11PPI0_D09 EPPI0 Data 9 A PA_10\nPPI0_D10 EPPI0 Data 10 A PA_09\nPPI0_D11 EPPI0 Data 11 A PA_08PPI0_D12 EPPI0 Data 12 C PC_03PPI0_D13 EPPI0 Data 13 C PC_02PPI0_D14 EPPI0 Data 14 C PC_01PPI0_D15 EPPI0 Data 15 C PC_00PPI0_D16 EPPI0 Data 16 B PB_08\nPPI0_D17 EPPI0 Data 17 B PB_09\nPPI0_FS1 EPPI0 Frame Sync 1 (HSYNC) A PA_12PPI0_FS2 EPPI0 Frame Sync 2 (VSYNC) A PA_13PPI0_FS3 EPPI0 Frame Sync 3 (FIELD) A PA_15RTC0_CLKIN RTC0 Crystal input/external oscillator connection Not Muxed RTC0_CLKIN\nRTC0_XTAL RTC0 Crystal output Not Muxed RTC0_XTAL\nSMC0_A01 SMC0 Address 1 A PA_08\nSMC0_A02 SMC0 Address 2 A PA_09SMC0_A03 SMC0 Address 3 A PA_10SMC0_A04 SMC0 Address 4 A PA_11SMC0_A05 SMC0 Address 5 A PA_07SMC0_A06 SMC0 Address 6 A PA_06\nSMC0_A07 SMC0 Address 7 A PA_05\nSMC0_A08 SMC0 Address 8 A PA_04SMC0_A09 SMC0 Address 9 C PC_01SMC0_A10 SMC0 Address 10 C PC_02SMC0_A11 SMC0 Address 11 C PC_03SMC0_A12 SMC0 Address 12 C PC_04SMC0_ABE0\nSMC0 Byte Enable 0 A PA_00\nSMC0_ABE1 SMC0 Byte Enable 1 A PA_01\nSMC0_AMS0 SMC0 Memory Select 0 A PA_15\nSMC0_AMS1 SMC0 Memory Select 1 A PA_02\nSMC0_AOE SMC0 Output Enable A PA_12\nSMC0_ARDY SMC0 Asynchronous Ready A PA_03Table 7. ADSP-BF70x 184-Ball CSP_BGA Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 24 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSMC0_ARE SMC0 Read Enable A PA_13\nSMC0_AWE SMC0 Write Enable A PA_14\nSMC0_D00 SMC0 Data 0 B PB_07\nSMC0_D01 SMC0 Data 1 B PB_06SMC0_D02 SMC0 Data 2 B PB_05SMC0_D03 SMC0 Data 3 B PB_04SMC0_D04 SMC0 Data 4 B PB_03SMC0_D05 SMC0 Data 5 B PB_02SMC0_D06 SMC0 Data 6 B PB_01\nSMC0_D07 SMC0 Data 7 B PB_00\nSMC0_D08 SMC0 Data 8 B PB_08SMC0_D09 SMC0 Data 9 B PB_09SMC0_D10 SMC0 Data 10 B PB_10SMC0_D11 SMC0 Data 11 B PB_11SMC0_D12 SMC0 Data 12 B PB_12\nSMC0_D13 SMC0 Data 13 B PB_13\nSMC0_D14 SMC0 Data 14 B PB_14SMC0_D15 SMC0 Data 15 B PB_15SPI0_CLK SPI0 Clock B PB_00SPI0_CLK SPI0 Clock C PC_04SPI0_D2 SPI0 Data 2 B PB_03SPI0_D2 SPI0 Data 2 C PC_08\nSPI0_D3 SPI0 Data 3 B PB_07\nSPI0_D3 SPI0 Data 3 C PC_09SPI0_MISO SPI0 Master In, Slave Out B PB_01SPI0_MISO SPI0 Master In, Slave Out C PC_06SPI0_MOSI SPI0 Master Out, Slave In B PB_02SPI0_MOSI SPI0 Master Out, Slave In C PC_07\nSPI0_RDY SPI0 Ready A PA_06\nSPI0_SEL1\nSPI0 Slave Select Output 1 A PA_05\nSPI0_SEL2 SPI0 Slave Select Output 2 A PA_06\nSPI0_SEL3 SPI0 Slave Select Output 3 C PC_11\nSPI0_SEL4 SPI0 Slave Select Output 4 B PB_04\nSPI0_SEL5 SPI0 Slave Select Output 5 B PB_05\nSPI0_SEL6 SPI0 Slave Select Output 6 B PB_06\nSPI0_SS SPI0 Slave Select Input A PA_05\nSPI1_CLK SPI1 Clock A PA_00SPI1_MISO SPI1 Master In, Slave Out A PA_01SPI1_MOSI SPI1 Master Out, Slave In A PA_02SPI1_RDY SPI1 Ready A PA_03SPI1_SEL1\nSPI1 Slave Select Output 1 A PA_04\nSPI1_SEL2 SPI1 Slave Select Output 2 A PA_03\nSPI1_SEL3 SPI1 Slave Select Output 3 C PC_10\nSPI1_SEL4 SPI1 Slave Select Output 4 A PA_14\nSPI1_SS SPI1 Slave Select Input A PA_04\nSPI2_CLK SPI2 Clock B PB_10Table 7. ADSP-BF70x 184-Ball CSP_BGA Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 25 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSPI2_D2 SPI2 Data 2 B PB_13\nSPI2_D3 SPI2 Data 3 B PB_14\nSPI2_MISO SPI2 Master In, Slave Out B PB_11\nSPI2_MOSI SPI2 Master Out, Slave In B PB_12SPI2_RDY SPI2 Ready A PA_04SPI2_SEL1\nSPI2 Slave Select Output 1 B PB_15\nSPI2_SEL2 SPI2 Slave Select Output 2 B PB_08\nSPI2_SEL3 SPI2 Slave Select Output 3 B PB_09\nSPI2_SS SPI2 Slave Select Input B PB_15\nSPT0_ACLK SPORT0 Channel A Clock A PA_13\nSPT0_ACLK SPORT0 Channel A Clock C PC_09SPT0_AD0 SPORT0 Channel A Data 0 A PA_14SPT0_AD0 SPORT0 Channel A Data 0 C PC_08SPT0_AD1 SPORT0 Channel A Data 1 C PC_00SPT0_AFS SPORT0 Channel A Frame Sync A PA_12\nSPT0_AFS SPORT0 Channel A Frame Sync C PC_05\nSPT0_ATDV SPORT0 Channel A Tr ansmit Data Valid A PA_15\nSPT0_BCLK SPORT0 Channel B Clock B PB_04SPT0_BCLK SPORT0 Channel B Clock C PC_04SPT0_BD0 SPORT0 Channel B Data 0 B PB_05SPT0_BD0 SPORT0 Channel B Data 0 C PC_06SPT0_BD1 SPORT0 Channel B Data 1 B PB_07\nSPT0_BD1 SPORT0 Channel B Data 1 C PC_01\nSPT0_BFS SPORT0 Channel B Frame Sync B PB_06SPT0_BFS SPORT0 Channel B Frame Sync C PC_07SPT0_BTDV SPORT0 Channel B Transmit Data Valid A PA_15SPT1_ACLK SPORT1 Channel A Clock A PA_08SPT1_AD0 SPORT1 Channel A Data 0 A PA_10\nSPT1_AD1 SPORT1 Channel A Data 1 A PA_11\nSPT1_AFS SPORT1 Channel A Frame Sync A PA_09SPT1_ATDV SPORT1 Channel A Tr ansmit Data Valid A PA_07\nSPT1_BCLK SPORT1 Channel B Clock B PB_00SPT1_BCLK SPORT1 Channel B Clock C PC_10SPT1_BD0 SPORT1 Channel B Data 0 B PB_02\nSPT1_BD0 SPORT1 Channel B Data 0 C PC_12\nSPT1_BD1 SPORT1 Channel B Data 1 B PB_03SPT1_BD1 SPORT1 Channel B Data 1 C PC_13SPT1_BFS SPORT1 Channel B Frame Sync B PB_01SPT1_BFS SPORT1 Channel B Frame Sync C PC_11SPT1_BTDV SPORT1 Channel B Transmit Data Valid A PA_07SPT1_BTDV SPORT1 Channel B Transmit Data Valid C PC_14\nSYS_BMODE0 Boot Mode Control 0 Not Muxed SYS_BMODE0\nSYS_BMODE1 Boot Mode Control 1 Not Muxed SYS_BMODE1SYS_CLKIN Clock/Crystal Input Not Muxed SYS_CLKINSYS_CLKOUT Processor Clock Output Not Muxed SYS_CLKOUTSYS_EXTWAKE External Wake Control Not Muxed SYS_EXTWAKETable 7. ADSP-BF70x 184-Ball CSP_BGA Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 26 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSYS_FAULT Active-Low Fault Output Not Muxed SYS_FAULT\nSYS_HWRST Processor Hardware Reset Control Not Muxed SYS_HWRST\nSYS_NMI Nonmaskable Interrupt Not Muxed SYS_NMI\nSYS_RESOUT Reset Output Not Muxed SYS_RESOUT\nSYS_WAKE0 Power Saving Mode Wake-up 0 B PB_07\nSYS_WAKE1 Power Saving Mode Wake-up 1 B PB_08SYS_WAKE2 Power Saving Mode Wake-up 2 B PB_12SYS_WAKE3 Power Saving Mode Wake-up 3 C PC_02SYS_WAKE4 Power Saving Mode Wake-up 4 A PA_12\nSYS_XTAL Crystal Output Not Muxed SYS_XTAL\nTM0_ACI0 TIMER0 Alternate Capture Input 0 C PC_03TM0_ACI1 TIMER0 Alternate Capture Input 1 B PB_01TM0_ACI2 TIMER0 Alternate Capture Input 2 C PC_07TM0_ACI3 TIMER0 Alternate Capture Input 3 B PB_09TM0_ACI4 TIMER0 Alternate Capture Input 4 C PC_01\nTM0_ACI5 TIMER0 Alternate Capture Input 5 C PC_02\nTM0_ACI6 TIMER0 Alternate Capture Input 6 A PA_12TM0_ACLK0 TIMER0 Alternate Clock 0 C PC_04TM0_ACLK1 TIMER0 Alternate Clock 1 C PC_10TM0_ACLK2 TIMER0 Alternate Clock 2 C PC_09TM0_ACLK3 TIMER0 Alternate Clock 3 B PB_00TM0_ACLK4 TIMER0 Alternate Clock 4 B PB_10\nTM0_ACLK5 TIMER0 Alternate Clock 5 A PA_14\nTM0_ACLK6 TIMER0 Alternate Clock 6 B PB_04TM0_CLK TIMER0 Clock B PB_06TM0_TMR0 TIMER0 Timer 0 A PA_05TM0_TMR1 TIMER0 Timer 1 A PA_06TM0_TMR2 TIMER0 Timer 2 A PA_07\nTM0_TMR3 TIMER0 Timer 3 C PC_05\nTM0_TMR4 TIMER0 Timer 4 A PA_09TM0_TMR5 TIMER0 Timer 5 A PA_10TM0_TMR6 TIMER0 Timer 6 A PA_11TM0_TMR7 TIMER0 Timer 7 A PA_04TRACE0_CLK TPIU0 Trace Clock B PB_10\nTRACE0_D00 TPIU0 Tr ace Data 0 B PB_15\nTRACE0_D01 TPIU0 Tr ace Data 1 B PB_14\nTRACE0_D02 TPIU0 Tr ace Data 2 B PB_13\nTRACE0_D03 TPIU0 Tr ace Data 3 B PB_12\nTRACE0_D04 TPIU0 Tr ace Data 4 B PB_11\nTRACE0_D05 TPIU0 Trace Data 5 A PA_02TRACE0_D06 TPIU0 Trace Data 6 A PA_01\nTRACE0_D07 TPIU0 Trace Data 7 A PA_00\nTWI0_SCL TWI0 Serial Clock Not Muxed TWI0_SCLTWI0_SDA TWI0 Serial Data Not Muxed TWI0_SDAUART0_CTS\nUART0 Clear to Send C PC_03\nUART0_RTS UART0 Request to Send C PC_02Table 7. ADSP-BF70x 184-Ball CSP_BGA Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 27 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nUART0_RX UART0 Receive B PB_09\nUART0_TX UART0 Transmit B PB_08\nUART1_CTS UART1 Clear to Send B PB_14\nUART1_RTS UART1 Request to Send B PB_13\nUART1_RX UART1 Receive C PC_01\nUART1_TX UART1 Transmit C PC_00\nUSB0_CLKIN USB0 Clock/Crystal Input Not Muxed USB0_CLKINUSB0_DM USB0 Data – Not Muxed USB0_DMUSB0_DP USB0 Data + Not Muxed USB0_DP\nUSB0_ID USB0 OTG ID Not Muxed USB0_ID\nUSB0_VBC USB0 VBUS Cont rol Not Muxed USB0_VBC\nUSB0_VBUS USB0 Bus Volt age Not Muxed USB0_VBUS\nUSB0_XTAL USB0 Crystal Not Muxed USB0_XTALVDD_DMC VDD for DMC Not Muxed VDD_DMCVDD_EXT External VDD Not Muxed VDD_EXT\nVDD_HADC VDD for HADC Not Muxed VDD_HADC\nVDD_INT Internal VDD Not Muxed VDD_INTVDD_OTP VDD for OTP Not Muxed VDD_OTPVDD_RTC VDD for RTC Not Muxed VDD_RTCVDD_USB VDD for USB Not Muxed VDD_USBTable 7. ADSP-BF70x 184-Ball CSP_BGA Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 28 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nGPIO MULTIPLEXING FOR 184-BALL CSP_BGA\nTable 8  through Table 10  identify the pin functions that are \nmultiplexed on the general-purp ose I/O pins of the 184-ball \nCSP_BGA package.\nTable 8.  Signal Multiplexing for Port A \nSignal NameMultiplexed \nFunction 0Multiplexed \nFunction 1Multiplexed \nFunction 2Multiplexed \nFunction 3Multiplexed Function \nInput Tap\nPA_00 SPI1_CLK TRACE0_D07 SMC0_ABE0\nPA_01 SPI1_MISO TRACE0_D06 SMC0_ABE1\nPA_02 SPI1_MOSI TRACE0_D05 SMC0_AMS1\nPA_03 SPI1_SEL2 SPI1_RDY SMC0_ARDY\nPA_04 SPI1_SEL1 TM0_TMR7 SPI2_RDY SMC0_A08 SPI1_SS\nPA_05 TM0_TMR0 SPI0_SEL1 SMC0_A07 SPI0_SS\nPA_06 TM0_TMR1 SPI0_SEL2 SPI0_RDY SMC0_A06\nPA_07 TM0_TMR2 SPT1_BTDV SPT1_ATDV SMC0_A05 CNT0_DGPA_08 PPI0_D11 MSI0_CD\nSPT1_ACLK SMC0_A01\nPA_09 PPI0_D10 TM0_TMR4 SPT1_AFS SMC0_A02PA_10 PPI0_D09 TM0_TMR5 SPT1_AD0 SMC0_A03\nPA_11 PPI0_D08 TM0_TMR6 SPT1_AD1 SMC0_A04\nPA_12 PPI0_FS1 CAN1_RX SPT0_AFS SMC0_AOE\nTM0_ACI6/SYS_WAKE4\nPA_13 PPI0_FS2 CAN1_TX SPT0_ACLK SMC0_ARE CNT0_ZM\nPA_14 PPI0_CLK SPI1_SEL4 SPT0_AD0 SMC0_AWE TM0_ACLK5\nPA_15 PPI0_FS3 SPT0_ATDV SPT0_BTDV SMC0_AMS0 CNT0_UD\nTable 9.  Signal Multiplexing for Port B \nSignal NameMultiplexed \nFunction 0Multiplexed \nFunction 1Multiplexed \nFunction 2Multiplexed \nFunction 3Multiplexed Function \nInput Tap\nPB_00 PPI0_D07 SPT1_BCLK SPI0_CLK SMC0_D07 TM0_ACLK3PB_01 PPI0_D06 SPT1_BFS SPI0_MISO SMC0_D06 TM0_ACI1PB_02 PPI0_D05 SPT1_BD0 SPI0_MOSI SMC0_D05PB_03 PPI0_D04 SPT1_BD1 SPI0_D2 SMC0_D04PB_04 PPI0_D03 SPT0_BCLK SPI0_SEL4\nSMC0_D03 TM0_ACLK6\nPB_05 PPI0_D02 SPT0_BD0 SPI0_SEL5 SMC0_D02\nPB_06 PPI0_D01 SPT0_BFS SPI0_SEL6 SMC0_D01 TM0_CLK\nPB_07 PPI0_D00 SPT0_BD1 SPI0_D3 SMC0_D00 SYS_WAKE0PB_08 UART0_TX\nPPI0_D16 SPI2_SEL2 SMC0_D08 SYS_WAKE1\nPB_09 UART0_RX PPI0_D17 SPI2_SEL3 SMC0_D09 TM0_ACI3\nPB_10 SPI2_CLK TRACE0_CLK SMC0_D10 TM0_ACLK4\nPB_11 SPI2_MISO TRACE0_D04 SMC0_D11\nPB_12 SPI2_MOSI TRACE0_D03 SMC0_D12 SYS_WAKE2PB_13 SPI2_D2 UART1_RTS\nTRACE0_D02 SMC0_D13\nPB_14 SPI2_D3 UART1_CTS TRACE0_D01 SMC0_D14\nPB_15 SPI2_SEL1 TRACE0_D00 SMC0_D15 SPI2_SS\nRev. D | Page 29 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 10.  Signal Multiplexing for Port C \nSignal NameMultiplexed \nFunction 0Multiplexed \nFunction 1Multiplexed \nFunction 2Multiplexed \nFunction 3Multiplexed Function \nInput Tap\nPC_00 UART1_TX SPT0_AD1 PPI0_D15\nPC_01 UART1_RX SPT0_BD1 PPI0_D14 SMC0_A09 TM0_ACI4\nPC_02 UART0_RTS CAN0_RX PPI0_D13 SMC0_A10 TM0_ACI5/SYS_WAKE3\nPC_03 UART0_CTS CAN0_TX PPI0_D12 SMC0_A11 TM0_ACI0\nPC_04 SPT0_BCLK SPI0_CLK MSI0_D1 SMC0_A12 TM0_ACLK0\nPC_05 SPT0_AFS TM0_TMR3 MSI0_CMD\nPC_06 SPT0_BD0 SPI0_MISO MSI0_D3PC_07 SPT0_BFS SPI0_MOSI MSI0_D2 TM0_ACI2PC_08 SPT0_AD0 SPI0_D2 MSI0_D0PC_09 SPT0_ACLK SPI0_D3 MSI0_CLK TM0_ACLK2PC_10 SPT1_BCLK MSI0_D4 SPI1_SEL3\nTM0_ACLK1\nPC_11 SPT1_BFS MSI0_D5 SPI0_SEL3\nPC_12 SPT1_BD0 MSI0_D6\nPC_13 SPT1_BD1 MSI0_D7PC_14 SPT1_BTDV MSI0_INT\nRev. D | Page 30 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\n12 mm × 12 mm 88-LEAD LFCSP (QFN) SIGNAL DESCRIPTIONS\nThe processor’s pin definitions are shown in Table 11 . The col-\numns in this table provide the following information:\n• Signal Name: The Signal Name column in the table \nincludes the signal name for every pin and (where applica-ble) the GPIO multiplexed pin function for every pin.\n• Description: The Description column in the table provides \na verbose (descriptive) name for the signal.• General-Purpose Port: The Port  column in the table shows \nwhether or not the signal is multiplexed with other signals \non a general-purpose I/O port pin.\n• Pin Name: The Pin Name column in the table identifies the \nname of the package pin (at po wer on reset) on which the \nsignal is located (if a single fu nction pin) or is multiplexed \n(if a general-purpose I/O pin).\nTable 11. ADSP-BF70x 12 mm × 12 mm 88-Le ad LFCSP (QFN) Signal Descriptions \nSignal Name Description Port Pin Name\nCAN0_RX CAN0 Receive C PC_02CAN0_TX CAN0 Transmit C PC_03CAN1_RX CAN1 Receive A PA_12\nCAN1_TX CAN1 Transmit A PA_13\nCNT0_DG CNT0 Count Down and Gate A PA_07CNT0_UD CNT0 Count Up and Direction A PA_15CNT0_ZM CNT0 Count Zero Marker A PA_13GND Ground Not Muxed GNDJTG_SWCLK TAPC0 Serial Wire Clock Not Muxed JTG_TCK_SWCLK\nJTG_SWDIO TAPC0 Serial Wire DIO Not Muxed JTG_TMS_SWDIO\nJTG_SWO TAPC0 Serial Wire Out Not Muxed JTG_TDO_SWOJTG_TCK TAPC0 JTAG Clock Not Muxed JTG_TCK_SWCLKJTG_TDI TAPC0 JTAG Serial Data In Not Muxed JTG_TDIJTG_TDO TAPC0 JTAG Serial Data Out Not Muxed JTG_TDO_SWOJTG_TMS TAPC0 JTAG Mode Se lect Not Muxed JTG_TMS_SWDIO\nJTG_TRST\nTAPC0 JTAG Reset Not Muxed JTG_TRST\nMSI0_CD MSI0 Card Detect A PA_08\nMSI0_CLK MSI0 Clock C PC_09MSI0_CMD MSI0 Command C PC_05MSI0_D0 MSI0 Data 0 C PC_08MSI0_D1 MSI0 Data 1 C PC_04MSI0_D2 MSI0 Data 2 C PC_07\nMSI0_D3 MSI0 Data 3 C PC_06\nMSI0_D4 MSI0 Data 4 C PC_10PA_00-PA_15 Position 00 through Position 15 A PA_00-PA_15PB_00-PB_15 Position 00 through Position 15 B PB_00-PB_15PC_00-PC_10 Position 00 through Position 10 C PC_00-PC_10PPI0_CLK EPPI0 Clock A PA_14\nPPI0_D00 EPPI0 Data 0 B PB_07\nPPI0_D01 EPPI0 Data 1 B PB_06PPI0_D02 EPPI0 Data 2 B PB_05PPI0_D03 EPPI0 Data 3 B PB_04PPI0_D04 EPPI0 Data 4 B PB_03PPI0_D05 EPPI0 Data 5 B PB_02PPI0_D06 EPPI0 Data 6 B PB_01\nPPI0_D07 EPPI0 Data 7 B PB_00\nRev. D | Page 31 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPPI0_D08 EPPI0 Data 8 A PA_11\nPPI0_D09 EPPI0 Data 9 A PA_10\nPPI0_D10 EPPI0 Data 10 A PA_09\nPPI0_D11 EPPI0 Data 11 A PA_08PPI0_D12 EPPI0 Data 12 C PC_03PPI0_D13 EPPI0 Data 13 C PC_02PPI0_D14 EPPI0 Data 14 C PC_01PPI0_D15 EPPI0 Data 15 C PC_00PPI0_D16 EPPI0 Data 16 B PB_08\nPPI0_D17 EPPI0 Data 17 B PB_09\nPPI0_FS1 EPPI0 Frame Sync 1 (HSYNC) A PA_12PPI0_FS2 EPPI0 Frame Sync 2 (VSYNC) A PA_13PPI0_FS3 EPPI0 Frame Sync 3 (FIELD) A PA_15RTC0_CLKIN RTC0 Crystal input/external oscillator connection Not Muxed RTC0_CLKIN\nRTC0_XTAL RTC0 Crystal output Not Muxed RTC0_XTAL\nSMC0_A01 SMC0 Address 1 A PA_08\nSMC0_A02 SMC0 Address 2 A PA_09SMC0_A03 SMC0 Address 3 A PA_10SMC0_A04 SMC0 Address 4 A PA_11SMC0_A05 SMC0 Address 5 A PA_07SMC0_A06 SMC0 Address 6 A PA_06SMC0_A07 SMC0 Address 7 A PA_05\nSMC0_A08 SMC0 Address 8 A PA_04\nSMC0_A09 SMC0 Address 9 C PC_01SMC0_A10 SMC0 Address 10 C PC_02SMC0_A11 SMC0 Address 11 C PC_03SMC0_A12 SMC0 Address 12 C PC_04SMC0_ABE0\nSMC0 Byte Enable 0 A PA_00\nSMC0_ABE1 SMC0 Byte Enable 1 A PA_01\nSMC0_AMS0 SMC0 Memory Select 0 A PA_15\nSMC0_AMS1 SMC0 Memory Select 1 A PA_02\nSMC0_AOE SMC0 Output Enable A PA_12\nSMC0_ARDY SMC0 Asynchronous Ready A PA_03SMC0_ARE\nSMC0 Read Enable A PA_13\nSMC0_AWE SMC0 Write Enable A PA_14\nSMC0_D00 SMC0 Data 0 B PB_07SMC0_D01 SMC0 Data 1 B PB_06SMC0_D02 SMC0 Data 2 B PB_05SMC0_D03 SMC0 Data 3 B PB_04SMC0_D04 SMC0 Data 4 B PB_03SMC0_D05 SMC0 Data 5 B PB_02\nSMC0_D06 SMC0 Data 6 B PB_01\nSMC0_D07 SMC0 Data 7 B PB_00SMC0_D08 SMC0 Data 8 B PB_08SMC0_D09 SMC0 Data 9 B PB_09SMC0_D10 SMC0 Data 10 B PB_10Table 11. ADSP-BF70x 12 mm × 12 mm 88-Lead LF CSP (QFN) Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 32 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSMC0_D11 SMC0 Data 11 B PB_11\nSMC0_D12 SMC0 Data 12 B PB_12\nSMC0_D13 SMC0 Data 13 B PB_13\nSMC0_D14 SMC0 Data 14 B PB_14SMC0_D15 SMC0 Data 15 B PB_15SPI0_CLK SPI0 Clock B PB_00SPI0_CLK SPI0 Clock C PC_04SPI0_D2 SPI0 Data 2 B PB_03SPI0_D2 SPI0 Data 2 C PC_08\nSPI0_D3 SPI0 Data 3 B PB_07\nSPI0_D3 SPI0 Data 3 C PC_09SPI0_MISO SPI0 Master In, Slave Out B PB_01SPI0_MISO SPI0 Master In, Slave Out C PC_06SPI0_MOSI SPI0 Master Out, Slave In B PB_02SPI0_MOSI SPI0 Master Out, Slave In C PC_07\nSPI0_RDY SPI0 Ready A PA_06\nSPI0_SEL1\nSPI0 Slave Select Output 1 A PA_05\nSPI0_SEL2 SPI0 Slave Select Output 2 A PA_06\nSPI0_SEL4 SPI0 Slave Select Output 4 B PB_04\nSPI0_SEL5 SPI0 Slave Select Output 5 B PB_05\nSPI0_SEL6 SPI0 Slave Select Output 6 B PB_06\nSPI0_SS SPI0 Slave Select Input A PA_05\nSPI1_CLK SPI1 Clock A PA_00\nSPI1_MISO SPI1 Master In, Slave Out A PA_01SPI1_MOSI SPI1 Master Out, Slave In A PA_02SPI1_RDY SPI1 Ready A PA_03SPI1_SEL1\nSPI1 Slave Select Output 1 A PA_04\nSPI1_SEL2 SPI1 Slave Select Output 2 A PA_03\nSPI1_SEL3 SPI1 Slave Select Output 3 C PC_10\nSPI1_SEL4 SPI1 Slave Select Output 4 A PA_14\nSPI1_SS SPI1 Slave Select Input A PA_04\nSPI2_CLK SPI2 Clock B PB_10SPI2_D2 SPI2 Data 2 B PB_13SPI2_D3 SPI2 Data 3 B PB_14\nSPI2_MISO SPI2 Master In, Slave Out B PB_11\nSPI2_MOSI SPI2 Master Out, Slave In B PB_12SPI2_RDY SPI2 Ready A PA_04SPI2_SEL1\nSPI2 Slave Select Output 1 B PB_15\nSPI2_SEL2 SPI2 Slave Select Output 2 B PB_08\nSPI2_SEL3 SPI2 Slave Select Output 3 B PB_09\nSPI2_SS SPI2 Slave Select Input B PB_15\nSPT0_ACLK SPORT0 Channel A Clock A PA_13\nSPT0_ACLK SPORT0 Channel A Clock C PC_09SPT0_AD0 SPORT0 Channel A Data 0 A PA_14SPT0_AD0 SPORT0 Channel A Data 0 C PC_08SPT0_AD1 SPORT0 Channel A Data 1 C PC_00Table 11. ADSP-BF70x 12 mm × 12 mm 88-Lead LF CSP (QFN) Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 33 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSPT0_AFS SPORT0 Channel A Frame Sync A PA_12\nSPT0_AFS SPORT0 Channel A Frame Sync C PC_05\nSPT0_ATDV SPORT0 Channel A Tr ansmit Data Valid A PA_15\nSPT0_BCLK SPORT0 Channel B Clock B PB_04SPT0_BCLK SPORT0 Channel B Clock C PC_04SPT0_BD0 SPORT0 Channel B Data 0 B PB_05SPT0_BD0 SPORT0 Channel B Data 0 C PC_06SPT0_BD1 SPORT0 Channel B Data 1 B PB_07SPT0_BD1 SPORT0 Channel B Data 1 C PC_01\nSPT0_BFS SPORT0 Channel B Frame Sync B PB_06\nSPT0_BFS SPORT0 Channel B Frame Sync C PC_07SPT0_BTDV SPORT0 Channel B Transmit Data Valid A PA_15SPT1_ACLK SPORT1 Channel A Clock A PA_08SPT1_AD0 SPORT1 Channel A Data 0 A PA_10SPT1_AD1 SPORT1 Channel A Data 1 A PA_11\nSPT1_AFS SPORT1 Channel A Frame Sync A PA_09\nSPT1_ATDV SPORT1 Channel A Tr ansmit Data Valid A PA_07\nSPT1_BCLK SPORT1 Channel B Clock B PB_00SPT1_BCLK SPORT1 Channel B Clock C PC_10SPT1_BD0 SPORT1 Channel B Data 0 B PB_02SPT1_BD1 SPORT1 Channel B Data 1 B PB_03SPT1_BFS SPORT1 Channel B Frame Sync B PB_01\nSPT1_BTDV SPORT1 Channel B Transmit Data Valid A PA_07\nSYS_BMODE0 Boot Mode Control 0 Not Muxed SYS_BMODE0SYS_BMODE1 Boot Mode Control 1 Not Muxed SYS_BMODE1SYS_CLKIN Clock/Crystal Input Not Muxed SYS_CLKINSYS_CLKOUT Processor Clock Output Not Muxed SYS_CLKOUTSYS_EXTWAKE External Wake Control Not Muxed SYS_EXTWAKE\nSYS_FAULT\nActive-Low Fault Output Not Muxed SYS_FAULT\nSYS_HWRST Processor Hardware Reset Control Not Muxed SYS_HWRST\nSYS_NMI Non-maskable Interrupt Not Muxed SYS_NMI\nSYS_RESOUT Reset Output Not Muxed SYS_RESOUT\nSYS_WAKE0 Power Saving Mode Wake-up 0 B PB_07\nSYS_WAKE1 Power Saving Mode Wake-up 1 B PB_08\nSYS_WAKE2 Power Saving Mode Wake-up 2 B PB_12\nSYS_WAKE3 Power Saving Mode Wake-up 3 C PC_02SYS_WAKE4 Power Saving Mode Wake-up 4 A PA_12SYS_XTAL Crystal Output Not Muxed SYS_XTALTM0_ACI0 TIMER0 Alternate Capture Input 0 C PC_03TM0_ACI1 TIMER0 Alternate Capture Input 1 B PB_01TM0_ACI2 TIMER0 Alternate Capture Input 2 C PC_07\nTM0_ACI3 TIMER0 Alternate Capture Input 3 B PB_09\nTM0_ACI4 TIMER0 Alternate Capture Input 4 C PC_01TM0_ACI5 TIMER0 Alternate Capture Input 5 C PC_02TM0_ACI6 TIMER0 Alternate Capture Input 6 A PA_12TM0_ACLK0 TIMER0 Alternate Clock 0 C PC_04Table 11. ADSP-BF70x 12 mm × 12 mm 88-Lead LF CSP (QFN) Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 34 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTM0_ACLK1 TIMER0 Alternate Clock 1 C PC_10\nTM0_ACLK2 TIMER0 Alternate Clock 2 C PC_09\nTM0_ACLK3 TIMER0 Alternate Clock 3 B PB_00\nTM0_ACLK4 TIMER0 Alternate Clock 4 B PB_10TM0_ACLK5 TIMER0 Alternate Clock 5 A PA_14TM0_ACLK6 TIMER0 Alternate Clock 6 B PB_04TM0_CLK TIMER0 Clock B PB_06TM0_TMR0 TIMER0 Timer 0 A PA_05TM0_TMR1 TIMER0 Timer 1 A PA_06\nTM0_TMR2 TIMER0 Timer 2 A PA_07\nTM0_TMR3 TIMER0 Timer 3 C PC_05TM0_TMR4 TIMER0 Timer 4 A PA_09TM0_TMR5 TIMER0 Timer 5 A PA_10TM0_TMR6 TIMER0 Timer 6 A PA_11TM0_TMR7 TIMER0 Timer 7 A PA_04\nTRACE0_CLK TPIU0 Trace Clock B PB_10\nTRACE0_D00 TPIU0 Tr ace Data 0 B PB_15\nTRACE0_D01 TPIU0 Tr ace Data 1 B PB_14\nTRACE0_D02 TPIU0 Tr ace Data 2 B PB_13\nTRACE0_D03 TPIU0 Tr ace Data 3 B PB_12\nTRACE0_D04 TPIU0 Tr ace Data 4 B PB_11\nTRACE0_D05 TPIU0 Trace Data 5 A PA_02\nTRACE0_D06 TPIU0 Trace Data 6 A PA_01\nTRACE0_D07 TPIU0 Trace Data 7 A PA_00TWI0_SCL TWI0 Serial Clock Not Muxed TWI0_SCLTWI0_SDA TWI0 Serial Data Not Muxed TWI0_SDAUART0_CTS\nUART0 Clear to Send C PC_03\nUART0_RTS UART0 Request to Send C PC_02\nUART0_RX UART0 Receive B PB_09\nUART0_TX UART0 Transmit B PB_08\nUART1_CTS UART1 Clear to Send B PB_14\nUART1_RTS UART1 Request to Send B PB_13\nUART1_RX UART1 Receive C PC_01\nUART1_TX UART1 Transmit C PC_00\nUSB0_CLKIN USB0 Clock/Crystal Input Not Muxed USB0_CLKIN\nUSB0_DM USB0 Data – Not Muxed USB0_DMUSB0_DP USB0 Data + Not Muxed USB0_DPUSB0_ID USB0 OTG ID Not Muxed USB0_IDUSB0_VBC USB0 VBUS Cont rol Not Muxed USB0_VBC\nUSB0_VBUS USB0 Bus Voltage Not Muxed USB0_VBUSUSB0_XTAL USB0 Crystal Not Muxed USB0_XTAL\nVDD_EXT External VDD Not Muxed VDD_EXT\nVDD_INT Internal VDD Not Muxed VDD_INTVDD_OTP VDD for OTP Not Muxed VDD_OTPVDD_RTC VDD for RTC Not Muxed VDD_RTCVDD_USB VDD for USB Not Muxed VDD_USBTable 11. ADSP-BF70x 12 mm × 12 mm 88-Lead LF CSP (QFN) Signal Descriptions (Continued)\nSignal Name Description Port Pin Name\nRev. D | Page 35 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nGPIO MULTIPLEXING FOR 12 mm × 12 mm 88-LEAD LFCSP (QFN)\nTable 12  through Table 14  identify the pin functions that are \nmultiplexed on the general-purpose I/O pins of the \uf020\n12 mm \uf0b4 12 mm 88-Lead LFCSP (QFN) package.\nTable 12.  Signal Multiplexing for Port A \nSignal NameMultiplexed \nFunction 0Multiplexed \nFunction 1Multiplexed \nFunction 2Multiplexed \nFunction 3Multiplexed Function \nInput Tap\nPA_00 SPI1_CLK TRACE0_D07 SMC0_ABE0\nPA_01 SPI1_MISO TRACE0_D06 SMC0_ABE1\nPA_02 SPI1_MOSI TRACE0_D05 SMC0_AMS1\nPA_03 SPI1_SEL2 SPI1_RDY SMC0_ARDY\nPA_04 SPI1_SEL1 TM0_TMR7 SPI2_RDY SMC0_A08 SPI1_SS\nPA_05 TM0_TMR0 SPI0_SEL1 SMC0_A07 SPI0_SS\nPA_06 TM0_TMR1 SPI0_SEL2 SPI0_RDY SMC0_A06\nPA_07 TM0_TMR2 SPT1_BTDV SPT1_ATDV SMC0_A05 CNT0_DGPA_08 PPI0_D11 MSI0_CD\nSPT1_ACLK SMC0_A01\nPA_09 PPI0_D10 TM0_TMR4 SPT1_AFS SMC0_A02PA_10 PPI0_D09 TM0_TMR5 SPT1_AD0 SMC0_A03\nPA_11 PPI0_D08 TM0_TMR6 SPT1_AD1 SMC0_A04\nPA_12 PPI0_FS1 CAN1_RX SPT0_AFS SMC0_AOE\nTM0_ACI6/SYS_WAKE4\nPA_13 PPI0_FS2 CAN1_TX SPT0_ACLK SMC0_ARE CNT0_ZM\nPA_14 PPI0_CLK SPI1_SEL4 SPT0_AD0 SMC0_AWE TM0_ACLK5\nPA_15 PPI0_FS3 SPT0_ATDV SPT0_BTDV SMC0_AMS0 CNT0_UD\nTable 13.  Signal Multiplexing for Port B \nSignal NameMultiplexed \nFunction 0Multiplexed \nFunction 1Multiplexed \nFunction 2Multiplexed \nFunction 3Multiplexed Function \nInput Tap\nPB_00 PPI0_D07 SPT1_BCLK SPI0_CLK SMC0_D07 TM0_ACLK3PB_01 PPI0_D06 SPT1_BFS SPI0_MISO SMC0_D06 TM0_ACI1PB_02 PPI0_D05 SPT1_BD0 SPI0_MOSI SMC0_D05PB_03 PPI0_D04 SPT1_BD1 SPI0_D2 SMC0_D04PB_04 PPI0_D03 SPT0_BCLK SPI0_SEL4\nSMC0_D03 TM0_ACLK6\nPB_05 PPI0_D02 SPT0_BD0 SPI0_SEL5 SMC0_D02\nPB_06 PPI0_D01 SPT0_BFS SPI0_SEL6 SMC0_D01 TM0_CLK\nPB_07 PPI0_D00 SPT0_BD1 SPI0_D3 SMC0_D00 SYS_WAKE0PB_08 UART0_TX\nPPI0_D16 SPI2_SEL2 SMC0_D08 SYS_WAKE1\nPB_09 UART0_RX PPI0_D17 SPI2_SEL3 SMC0_D09 TM0_ACI3\nPB_10 SPI2_CLK TRACE0_CLK SMC0_D10 TM0_ACLK4\nPB_11 SPI2_MISO TRACE0_D04 SMC0_D11\nPB_12 SPI2_MOSI TRACE0_D03 SMC0_D12 SYS_WAKE2PB_13 SPI2_D2 UART1_RTS\nTRACE0_D02 SMC0_D13\nPB_14 SPI2_D3 UART1_CTS TRACE0_D01 SMC0_D14\nPB_15 SPI2_SEL1 TRACE0_D00 SMC0_D15 SPI2_SS\nRev. D | Page 36 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 14.  Signal Multiplexing for Port C \nSignal NameMultiplexed \nFunction 0Multiplexed \nFunction 1Multiplexed \nFunction 2Multiplexed \nFunction 3Multiplexed Function \nInput Tap\nPC_00 UART1_TX SPT0_AD1 PPI0_D15\nPC_01 UART1_RX SPT0_BD1 PPI0_D14 SMC0_A09 TM0_ACI4\nPC_02 UART0_RTS CAN0_RX PPI0_D13 SMC0_A10 TM0_ACI5/SYS_WAKE3\nPC_03 UART0_CTS CAN0_TX PPI0_D12 SMC0_A11 TM0_ACI0\nPC_04 SPT0_BCLK SPI0_CLK MSI0_D1 SMC0_A12 TM0_ACLK0\nPC_05 SPT0_AFS TM0_TMR3 MSI0_CMD\nPC_06 SPT0_BD0 SPI0_MISO MSI0_D3PC_07 SPT0_BFS SPI0_MOSI MSI0_D2 TM0_ACI2PC_08 SPT0_AD0 SPI0_D2 MSI0_D0PC_09 SPT0_ACLK SPI0_D3 MSI0_CLK TM0_ACLK2PC_10 SPT1_BCLK MSI0_D4 SPI1_SEL3\nTM0_ACLK1\nRev. D | Page 37 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nADSP-BF70x DESIGNER QUICK REFERENCE\nTable 15  provides a quick reference summary of pin related \ninformation for circuit board desi gn. The columns in this table \nprovide the following information:\n• Signal Name: The Signal Name column in the table \nincludes the signal name for every pin and (where applica-\nble) the GPIO multiplexed pin function for every pin.\n• Pin Type: The Type column in  the table identifies the I/O \ntype or supply type of the pi n. The abbreviations used in \nthis column are na (none), I/ O (input/output), a (analog), s \n(supply), and g (ground).\n• Driver Type: The Driver Type column in the table identi-\nfies the driver type used by the pin. The driver types are \ndefined in the output drive currents section of this data \nsheet.\n• Internal Termination: The In t Term column in the table \nspecifies the termination present when the processor is not in the reset or hibernate stat e. The abbreviations used in \nthis column are wk (weak keeper, weakly retains previous \nvalue driven on the pin), pu (pull-up), or pd (pull-down).\n• Reset Termination: The Reset Term column in the table \nspecifies the termination presen t when the processor is in \nthe reset state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on \nthe pin), pu (pull-up), or pd (pull-down).\n• Reset Drive: The Reset Drive column in the table specifies \nthe active drive on the signal when the processor is in the \nreset state.\n• Hibernate Termination: The Hiber Term column in the \ntable specifies the termination present when the processor \nis in the hibernate state. The abbreviations used in this col-\numn are wk (weak keeper, weak ly retains previous value \ndriven on the pin), pu (pu ll-up), or pd (pull-down).\n• Hibernate Drive: The Hiber Drive column in the table \nspecifies the active drive on th e signal when the processor is \nin the hibernate state.• Power Domain: The Power Do main column in the table \nspecifies the power supply domain in which the signal \nresides.\n• Description and Notes: The Description and Notes column \nin the table identifies any sp ecial requirements or charac-\nteristics for the signal. If no special requirements are listed \nthe signal may be left unconnected  if it is not used. Also, for \nmultiplexed general-purpose I/ O pins, this column identi-\nfies the functions available on the pin.\nIf an external pull-up or pull-down resistor is required for any \nsignal, 100 kΩ is the maximum va lue that can be used unless \notherwise noted.\nNote that for Port A, Port B,  and Port C (PA_00 to PC_14), \nwhen SYS_HWRST\n is low, these pads are three-state. After \uf020\nSYS_HWRST  is released, but before code execution begins, \nthese pins are internally pulled up. Subsequently, the state \ndepends on the input enable and output enable which are \ncontrolled by software.\nSoftware control of internal pull-ups works according to the \nfollowing settings in the PA DS_PCFG0 register. When \uf020\nPADS_PCFG0 = 0: For PA_15:PA_00, PB_15:PB_00, and \uf020\nPC_14:PC_00, the internal pull- up is enabled when both the \ninput enable and output enable of a particular pin are \uf020\ndeasserted. When PADS_PCFG0  = 1: For PA_15:PA_00, \uf020\nPB_15:PB_00, and PC_14:PC_00, the internal pull-up is \nenabled as long as the output enable of a particular pin is \uf020\ndeasserted.\nThere are some exceptions to this scheme:\n• Internal pull-ups are always disabled if MSI mode is \nselected for that signal.\n• The following signals enabled the internal pull-down when \nthe output enable is de-asserted: SMC0_AMS[1:0 ], \uf020\nSMC0_ARE , SMC0_AWE , SMC0_AOE , SMC0_ARDY, \nSPI0_SEL[6:1 ], SPI1_SEL[4:1] , and SPI2_SEL[3:1] .\nTable 15. ADSP-BF70x Designer Quick Reference \nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nDMC0_A00 I/O B none none none none none VDD_DMC Desc: DMC0 Address 0\nNotes: No notes.\nDMC0_A01 I/O B none none none none none VDD_DMC Desc: DMC0 Address 1\nNotes: No notes.\nDMC0_A02 I/O B none none none none none VDD_DMC Desc: DMC0 Address 2\nNotes: No notes.\nDMC0_A03 I/O B none none none none none VDD_DMC Desc: DMC0 Address 3\nNotes: No notes.\nDMC0_A04 I/O B none none none none none VDD_DMC Desc: DMC0 Address 4\nNotes: No notes.\nDMC0_A05 I/O B none none none none none VDD_DMC Desc: DMC0 Address 5\nNotes: No notes.\nRev. D | Page 38 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nDMC0_A06 I/O B none none none none none VDD_DMC Desc: DMC0 Address 6\nNotes: No notes.\nDMC0_A07 I/O B none none none none none VDD_DMC Desc: DMC0 Address 7\nNotes: No notes.\nDMC0_A08 I/O B none none none none none VDD_DMC Desc: DMC0 Address 8\nNotes: No notes.\nDMC0_A09 I/O B none none none none none VDD_DMC Desc: DMC0 Address 9\nNotes: No notes.\nDMC0_A10 I/O B none none none none none VDD_DMC Desc: DMC0 Address 10\nNotes: No notes.\nDMC0_A11 I/O B none none none none none VDD_DMC Desc: DMC0 Address 11\nNotes: No notes.\nDMC0_A12 I/O B none none none none none VDD_DMC Desc: DMC0 Address 12\nNotes: No notes.\nDMC0_A13 I/O B none none none none none VDD_DMC Desc: DMC0 Address 13\nNotes: No notes.\nDMC0_BA0 I/O B none none none none none VDD_DMC Desc: DMC0 Bank Address Input 0\nNotes: No notes.\nDMC0_BA1 I/O B none none none none none VDD_DMC Desc: DMC0 Bank Address Input 1\nNotes: No notes.\nDMC0_BA2 I/O B none none none none none VDD_DMC Desc: DMC0 Bank Address Input 2\nNotes: For LPDDR, leave unconnected.\nDMC0_CAS I/O B none none none none none VDD_DMC Desc: DMC0 Column Address Strobe\nNotes: No notes.\nDMC0_CK I/O C none none L none L VDD_DMC Desc: DMC0 Clock\nNotes: No notes.\nDMC0_CK I/O C none none L none L VDD_DMC Desc: DMC0 Clock (complement)\nNotes: No notes.\nDMC0_CKE I/O B none none L none L VDD_DMC Desc: DMC0 Clock enable\nNotes: No notes.\nDMC0_CS0 I/O B none none none none none VDD_DMC Desc: DMC0 Chip Select 0\nNotes: No notes.\nDMC0_DQ00 I/O B none none none none none VDD_DMC Desc: DMC0 Data 0\nNotes: No notes.\nDMC0_DQ01 I/O B none none none none none VDD_DMC Desc: DMC0 Data 1\nNotes: No notes.\nDMC0_DQ02 I/O B none none none none none VDD_DMC Desc: DMC0 Data 2\nNotes: No notes.\nDMC0_DQ03 I/O B none none none none none VDD_DMC Desc: DMC0 Data 3\nNotes: No notes.\nDMC0_DQ04 I/O B none none none none none VDD_DMC Desc: DMC0 Data 4\nNotes: No notes.\nDMC0_DQ05 I/O B none none none none none VDD_DMC Desc: DMC0 Data 5\nNotes: No notes.\nDMC0_DQ06 I/O B none none none none none VDD_DMC Desc: DMC0 Data 6\nNotes: No notes.\nDMC0_DQ07 I/O B none none none none none VDD_DMC Desc: DMC0 Data 7\nNotes: No notes.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 39 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nDMC0_DQ08 I/O B none none none none none VDD_DMC Desc: DMC0 Data 8\nNotes: No notes.\nDMC0_DQ09 I/O B none none none none none VDD_DMC Desc: DMC0 Data 9\nNotes: No notes.\nDMC0_DQ10 I/O B none none none none none VDD_DMC Desc: DMC0 Data 10\nNotes: No notes.\nDMC0_DQ11 I/O B none none none none none VDD_DMC Desc: DMC0 Data 11\nNotes: No notes.\nDMC0_DQ12 I/O B none none none none none VDD_DMC Desc: DMC0 Data 12\nNotes: No notes.\nDMC0_DQ13 I/O B none none none none none VDD_DMC Desc: DMC0 Data 13\nNotes: No notes.\nDMC0_DQ14 I/O B none none none none none VDD_DMC Desc: DMC0 Data 14\nNotes: No notes.\nDMC0_DQ15 I/O B none none none none none VDD_DMC Desc: DMC0 Data 15\nNotes: No notes.\nDMC0_LDM I/O B none none none none none VDD_DMC Desc: DMC0 Data Mask for Lower Byte\nNotes: No notes.\nDMC0_LDQS I/O C none none none none none VDD_DMC Desc: DMC0 Data Strobe for Lower Byte\nNotes: For LPDDR, a pull-down is \nrequired.\nDMC0_LDQS I/O C none none none none none VDD_DMC Desc: DMC0 Data Strobe for Lower Byte \n(complement)\nNotes: For single ended DDR2, connect \nto DMC0_VREF. For LPDDR, leave \nunconnected.\nDMC0_ODT I/O B none none none none none VDD_DMC Desc: DMC0 On-die termination\nNotes: For LPDDR, leave unconnected.\nDMC0_RAS I/O B none none none none none VDD_DMC Desc: DMC0 Row Address Strobe\nNotes: No notes.\nDMC0_UDM I/O B none none none none none VDD_DMC Desc: DMC0 Data Mask for Upper Byte\nNotes: No notes.\nDMC0_UDQS I/O C none none none none none VDD_DMC Desc: DMC0 Data Strobe for Upper Byte\nNotes: For LPDDR, a pull-down is \nrequired.\nDMC0_UDQS I/O C none none none none none VDD_DMC Desc: DMC0 Data Strobe for Upper Byte \n(complement)\nNotes: For single ended DDR2, connect \nto DMC0_VREF. For LPDDR, leave unconnected.\nDMC0_VREF a na none none none none none VDD_DMC Desc: DMC0 Voltage Reference\nNotes: For LPDDR, leave unconnected. \nIf the DMC is not used, connect to \nground.\nDMC0_WE\nI/O B none none none none none VDD_DMC Desc: DMC0 Write Enable\nNotes: No notes.\nGND g na none none none none none na Desc: Ground\nNotes: No notes.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 40 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nGND_HADC g na none none none none none na Desc: Ground HADC\nNotes: If HADC is not used, connect to \nground.\nHADC0_VIN0 a na none none none none none VDD_HADC D esc: HADC0 Analog Input at channel 0\nNotes: If HADC is not used, connect to \nground.\nHADC0_VIN1 a na none none none none none VDD_HADC D esc: HADC0 Analog Input at channel 1\nNotes: If HADC is not used, connect to \nground.\nHADC0_VIN2 a na none none none none none VDD_HADC D esc: HADC0 Analog Input at channel 2\nNotes: If HADC is not used, connect to \nground.\nHADC0_VIN3 a na none none none none none VDD_HADC D esc: HADC0 Analog Input at channel 3\nNotes: If HADC is not used, connect to \nground.\nHADC0_VREFN a na none none none none none VDD_ HADC Desc: HADC0 Ground Reference for \nADC\nNotes: If HADC is not used, connect to \nground.\nHADC0_VREFP a na none none none none none VDD_HADC Desc: HADC0 External Reference for \nADC\nNotes: If HADC is not used, connect to \nground.\nJTG_TCK_\nSWCLKI/O na pd none none none none VDD_EXT Desc: JTAG Clock | Serial Wire Clock\nNotes: Functional during reset.\nJTG_TDI I/O na pu none none none none VDD_EXT Desc: JTAG Serial Data In\nNotes: Functional during reset.\nJTG_TDO_SWO I/O A none none none none none VDD_EXT Desc: JTAG Serial Data Out | Serial Wire \nOut\nNotes: Functional during reset, three-\nstate when JTG_TRST  is asserted.\nJTG_TMS_\nSWDIOI/O A pu none none none none VDD_EXT Desc: JTAG Mode Select | Serial Wire DIO\nNotes: Functional during reset.\nJTG_TRST I/O na pd none none none none VDD_EXT Desc: JTAG Reset\nNotes: Functional during reset, a 10k \nexternal pull-down may be used to \nshorten the t VDDEXT_RST  timing \nrequirement.\nPA_00 I/O A none none none none none VDD_EXT Desc: SPI1 Clock | TRACE0 Trace Data 7 | \nSMC0 Byte Enable 0\nNotes: SPI clock requires a pull-down \nwhen controlling most SPI flash \ndevices.\nPA_01 I/O A none none none none none VDD_EXT Desc: SPI1 Master In, Slave Out | TRACE0 \nTrace Data 6 | SMC0 Byte Enable 1\nNotes: Pull-up requir ed for SPI_MISO if \nSPI master boot is used.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 41 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPA_02 I/O A none none none none none VDD_EXT Desc: SPI1 Master Out, Slave In | TRACE0 \nTrace Data 5 | SMC0 Memory Select 1\nNotes: May require a pull-up if used as \nan SMC memory select. Check the data \nsheet requirements of the IC it connects to.\nPA_03 I/O A none none none none none VDD_EXT Desc : SPI1 Slave Select Output 2 | SPI1 \nReady | SMC0 Asynchronous Ready\nNotes: May require a pull-up or pull-\ndown if used as an SMC asynchronous \nready. Check the data sheet require-ments of the IC it connects to and the \nprogrammed polarity.\nPA_04 I/O A none none none none none VDD_EXT Desc: SPI1 Slave Select Output 1 | TM0 \nTimer 7 | SPI2 Ready | SMC0 Address 8 | SPI1 Slave Select Input\nNotes: SPI slave select outputs require a \npull-up when used.\nPA_05 I/O A none none none none none VDD_EXT Desc: TM0 Timer 0 | SPI0 Slave Select \nOutput 1 | SMC0 Address 7 | SPI0 Slave \nSelect Input\nNotes: SPI slave select outputs require a \npull-up when used.\nPA_06 I/O A none none none none none VDD_EXT Desc: TM0 Timer 1 | SPI0 Slave Select \nOutput 2 | SPI0 Ready | SMC0 Address 6\nNotes: SPI slave select outputs require a \npull-up when used.\nPA_07 I/O A none none none none none VDD_EXT Desc: TM0 Timer 2 | SPT1 Channel B \nTransmit Data Valid | SPT1 Channel A \nTransmit Data Valid | SMC0 Address 5 | \nCNT0 Count Down and Gate\nNotes: No notes.\nPA_08 I/O A none none none none none VDD_EXT Desc: PPI0 Data 11 | MSI0 Card Detect | \nSPT1 Channel A Clock | SMC0 Address 1\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for \ndetails.\nPA_09 I/O A none none none none none VDD_EXT Desc : PPI0 Data 10 | TM0 Timer 4 | SPT1 \nChannel A Frame Sync | SMC0 Address 2\nNotes: No notes.\nPA_10 I/O A none none none none none VDD_EXT Desc: PPI0 Data 9 | TM0 Timer 5 | SPT1 \nChannel A Data 0 | SMC0 Address 3\nNotes: No notes.\nPA_11 I/O A none none none none none VDD_EXT Desc: PPI0 Data 8 | TM0 Timer 6 | SPT1 \nChannel A Data 1 | SMC0 Address 4\nNotes: No notes.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 42 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPA_12 I/O A none none none none none VDD_EXT Desc : PPI0 Frame Sync 1 (HSYNC) | CAN1 \nReceive | SPORT0 Channel A Frame Sync \n|SMC0 Output Enable |SYS Power \nSaving Mode Wakeup 4 | TM0 Alternate Capture Input 6\nNotes: If hibernate mode is used one of \nthe following must be true during \nhibernate. Either this pin must be actively driven by another IC, or it must \nhave a pull-up or pull-down.\nPA_13 I/O A none none none none none VDD_EXT Desc: PPI0 Frame Sync 2 (VSYNC) | CAN1 \nTransmit | SPORT0 Channel A Clock | \nSMC0 Read Enable | CNT0 Count Zero Marker\nNotes: No notes.\nPA_14 I/O A none none none none none VDD_EXT De sc: PPI0 Clock | SPI1 Slave Select \nOutput 4 | SPORT0 Channel A Data 0 | \nSMC0 Write Enable | TM0 Alternate Clock 5\nNotes: SPI slave select outputs require a \npull-up when used.\nPA_15 I/O A none none none none none VDD_EXT Desc : PPI0 Frame Sync 3 (FIELD) | SPT0 \nChannel A Transmit Data Valid | SPT0 \nChannel B Transmit Data Valid | SMC0 \nMemory Select 0 | CNT0 Count Up and \nDirection\nNotes: May require a pull-up if used as \nan SMC memory select. Check the data \nsheet requirements of the IC it connects \nto.\nPB_00 I/O A none none none none none VDD_EXT Desc: PPI0 Data 7 | SPT1 Channel B Clock \n| SPI0 Clock | SMC0 Data 7 | TM0 Alternate Clock 3\nNotes: SPI clock requires a pull-down \nwhen controlling most SPI flash \ndevices.\nPB_01 I/O A none none none none none VDD_EXT Desc: PPI0 Data 6 | SPT1 Channel B \nFrame Sync | SPI0 Master In, Slave Out | \nSMC0 Data 6 | TM0 Alternate Capture \nInput 1\nNotes: Pull-up requir ed for SPI_MISO if \nSPI master boot is used.\nPB_02 I/O A none none none none none VDD_EXT Desc : PPI0 Data 5 | SPT1 Channel B Data \n0 | SPI0 Master Out, Slave In | SMC0 Data \n5\nNotes: No notes.\nPB_03 I/O A none none none none none VDD_EXT Desc : PPI0 Data 4 | SPT1 Channel B Data \n1 | SPI0 Data 2 | SMC0 Data 4\nNotes: No notes.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 43 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPB_04 I/O A none none none none none VDD_EXT Desc: PPI0 Data 3 | SPT0 Channel B Clock \n| SPI0 Slave Select Output 4 | SMC0 Data \n3 | TM0 Alternate Clock 6\nNotes: SPI slave select outputs require a \npull-up when used.\nPB_05 I/O A none none none none none VDD_EXT Desc : PPI0 Data 2 | SPT0 Channel B Data \n0 | SPI0 Slave Select Output 5 | SMC0 Data 2\nNotes: SPI slave select outputs require a \npull-up when used.\nPB_06 I/O A none none none none none VDD_EXT Desc: PPI0 Data 1 | SPT0 Channel B \nFrame Sync | SPI0 Slave Select Output 6 | SMC0 Data 1 | TM0 Clock\nNotes: SPI slave select outputs require a \npull-up when used.\nPB_07 I/O A none none none none none VDD_EXT Desc : PPI0 Data 0 | SPT0 Channel B Data \n1 | SPI0 Data 3 | SMC0 Data 0 | SYS Power \nSaving Mode Wakeup 0\nNotes: If hibernate mode is used, one of \nthe following must be true during \nhibernate. Either this pin must be \nactively driven by another IC, or it must have a pull-up or pull-down.\nPB_08 I/O A none none none none none VDD_EXT Desc : UART0 Transmit | PPI0 Data 16 | \nSPI2 Slave Select Output 2 | SMC0 Data \n8 | SYS Power Saving Mode Wakeup 1\nNotes: SPI slave select outputs require a \npull-up when used. If hibernate mode is \nused, one of the following must be true \nduring hibernate. Either this pin must be actively driven by another IC, or it \nmust have a pull-up or pull-down.\nPB_09 I/O A none none none none none VDD_EXT De sc: UART0 Receive | PPI0 Data 17 | \nSPI2 Slave Select Output 3 | SMC0 Data 9 | TM0 Alternate Capture Input 3\nNotes: SPI slave select outputs require a \npull-up when used.\nPB_10 I/O A none none none none none VDD_EXT Desc: SPI2 Clock | TRACE0 Trace Clock | \nSMC0 Data 10 | TM0 Alternate Clock 4\nNotes: SPI clock requires a pull-down \nwhen controlling most SPI flash devices.\nPB_11 I/O A none none none none none VDD_EXT Desc: SPI2 Master In, Slave Out | TRACE0 \nTrace Data 4 | SMC0 Data 11\nNotes: Pull-up required for SPI_MISO if \nSPI master boot is used.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 44 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPB_12 I/O A none none none none none VDD_EXT Desc: SPI2 Master Out, Slave In | TRACE0 \nTrace Data 3 | SMC0 Data 12 | SYS Power \nSaving Mode Wakeup 2\nNotes: If hibernate mode is used, one of \nthe following must be true during \nhibernate. Either this pin must be \nactively driven by another IC, or it must \nhave a pull-up or pull-down.\nPB_13 I/O A none none none none none VDD_EXT De sc: SPI2 Data 2 | UART1 Request to \nSend | TRACE0 Trace Data 2 | SMC0 Data 13\nNotes: No notes.\nPB_14 I/O A none none none none none VDD_EXT Desc : SPI2 Data 3 | UART1 Clear to Send \n| TRACE0 Trace Data 1 | SMC0 Data 14\nNotes: No notes.\nPB_15 I/O A none none none none none VDD_EXT De sc: SPI2 Slave Select Output 1 | \nTRACE0 Trace Data 0 | SMC0 Data 15 | \nSPI2 Slave Select Input\nNotes: SPI slave select outputs require a \npull-up when used.\nPC_00 I/O A none none none none none VDD_EXT Desc: UART1 Transmit | SPT0 Channel A \nData 1 | PPI0 Data 15\nNotes: No notes.\nPC_01 I/O A none none none none none VDD_EXT Desc: UART1 Receive | SPT0 Channel B \nData 1 | PPI0 Data 14 | SMC0 Address 9 | TM0 Alternate Capture Input 4\nNotes: No notes.\nPC_02 I/O A none none none none none VDD_EXT Desc: UART0 Request to Send | CAN0 \nReceive | PPI0 Data 13 | SMC0 Address \n10 | SYS Power Saving Mode Wakeup 3 | \nTM0 Alternate Capture Input 5\nNotes: If hibernate mode is used, one of \nthe following must be true during \nhibernate. Either this pin must be \nactively driven by another IC, or it must have a pull-up or pull-down.\nPC_03 I/O A none none none none none VDD_EXT Desc: UART0 Clear to Send | CAN0 \nTransmit | PPI0 Data 12 | SMC0 Address \n11 | TM0 Alternate Capture Input 0\nNotes: No notes.\nPC_04 I/O A none none none none none VDD_EXT Desc: SPT0 Channel B Clock | SPI0 Clock \n| MSI0 Data 1 | SMC0 Address 12 | TM0 Alternate Clock 0\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for \ndetails.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 45 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPC_05 I/O A none none none none none VDD_EXT Desc: SPT0 Channel A Frame Sync | TM0 \nTimer 3 | MSI0 Command\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for details.\nPC_06 I/O A none none none none none VDD_EXT Desc: SPT0 Channel B Data 0 | SPI0 \nMaster In, Slave Out | MSI0 Data 3\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for details.\nPC_07 I/O A none none none none none VDD_EXT Desc : SPT0 Channel B Frame Sync | SPI0 \nMaster Out, Slave In | MSI0 Data 2 | TM0 \nAlternate Capture Input 2\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for \ndetails.\nPC_08 I/O A none none none none none VDD_EXT Desc: SPT0 Channel A Data 0 | SPI0 Data \n2 | MSI0 Data 0\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for \ndetails.\nPC_09 I/O A none none none none none VDD_EXT Desc : SPT0 Channel A Clock | SPI0 Data \n3 | MSI0 Clock | TM0 Alternate Clock 2\nNotes: No notes.\nPC_10 I/O A none none none none none VDD_EXT Desc: SPT1 Channel B Clock | MSI0 Data \n4 | SPI1 Slave Select Output 3 | TM0 \nAlternate Clock 1\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for \ndetails. SPI slave select outputs require a pull-up when used.\nPC_11 I/O A none none none none none VDD_EXT Desc : SPT1 Channel B Frame Sync | MSI0 \nData 5 | SPI0 Slave Select Output 3\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for details. SPI slave select outputs require \na pull-up when used.\nPC_12 I/O A none none none none none VDD_EXT Desc: SPT1 Channel B Data 0 | MSI0 Data \n6\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for \ndetails.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 46 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPC_13 I/O A none none none none none VDD_EXT Desc: SPT1 Channel B Data 1 | MSI0 Data \n7\nNotes: An external pull-up may be \nrequired for MSI modes, see the MSI \nchapter in the hardware reference for details.\nPC_14 I/O A none none none none none VDD_EXT Desc: SPT1 Channel B Transmit Data \nValid | MSI0 eSDIO Interrupt Input\nNotes: No notes.\nRTC0_CLKIN a na none none none none none VDD_RTC De sc: RTC0 Crystal input / external oscil-\nlator connection\nNotes: If RTC is not used, connect to \nground.\nRTC0_XTAL a na none none none none none VDD_RTC Desc: RTC0 Crystal output\nNotes: No notes.\nSYS_BMODE0 I/O na none none none none none VDD_EXT Desc: SYS Boot Mode Control 0\nNotes: A pull-down is required for \nsetting to 0 and a pull-up is required for setting to 1.\nSYS_BMODE1 I/O na none none none none none VDD_EXT Desc: SYS Boot Mode Control 1\nNotes: A pull-down is required for \nsetting to 0 and a pull-up is required for \nsetting to 1.\nSYS_CLKIN a na none none none none none VDD_EXT Desc: SYS Clock/Crystal Input\nNotes: No notes.\nSYS_CLKOUT I/O A none none L none none VDD_EXT Desc: SYS Processor Clock Output\nNotes: During reset, SYS_CLKOUT \ndrives out SYS_CLKIN Frequency.\nSYS_EXTWAKE I/O A none none H none L VDD_EXT Desc: SYS External Wake Control\nNotes: Drives low during hibernate and \nhigh all other times including reset.\nSYS_FAULT\nI/O A none none none none none VDD_EXT Desc: SYS Complementary Fault Output\nNotes: Open drain, requires an external \npull-up resistor.\nSYS_HWRST I/O na none none none none none VDD_EXT Desc: SYS Processor Hardware Reset \nControl\nNotes: Active during reset, must be \nexternally driven.\nSYS_NMI I/O na none none none none none VDD_EXT Desc: SYS Non-maskable Interrupt\nNotes: Requires an external pull-up \nresistor.\nSYS_RESOUT I/O A none none L none none VDD_EXT Desc: SYS Reset Output\nNotes: Active during reset.\nSYS_XTAL a na none none none none none VDD_EXT Desc: SYS Crystal Output\nNotes: Leave unconnected if an oscil-\nlator is used to provide SYS_CLKIN. Active during reset. State during \nhibernate is controlled by DPM_HIB_\nDIS.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 47 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTWI0_SCL I/O D none none none none none VDD_EXT Desc: TWI0 Serial Clock\nNotes: Open drain, requires external \npull up. Consult version 2.1 of the I2C \nspecification for the proper resistor \nvalue. If TWI is not used, connect to ground.\nTWI0_SDA I/O D none none none none none VDD_EXT Desc: TWI0 Serial Data\nNotes: Open drain, requires external \npull up. Consult version 2.1 of the I2C \nspecification for the proper resistor \nvalue. If TWI is not used, connect to ground.\nUSB0_CLKIN a na none none none none none VDD_USB Desc: USB0 Clock/Crystal Input\nNotes: If USB is not used, connect to \nground. Active during reset\nUSB0_DM I/O F none none none none none VDD_USB Desc: USB0 Data –\nNotes: Pull low if not using USB. For \ncomplete documentation of hibernate \nbehavior when USB is used, see the USB chapter in the HRM.\nUSB0_DP I/O F none none none none none VDD_USB Desc: USB0 Data +\nNotes: Pull low if not using USB. For \ncomplete documentation of hibernate \nbehavior when USB is used, see the USB chapter in the HRM.\nUSB0_ID I/O na none none none none none VDD_USB Desc: USB0 OTG ID\nNotes: If USB is not used connect to \nground. When USB is being used, the \ninternal pull-up that is present during hibernate is programmable. See the \nUSB chapter in the HRM. Active during \nreset.\nUSB0_VBC I/O E none none none none none VDD_USB Desc: USB0 VBUS Control\nNotes: If USB is not, used pull low.\nUSB0_VBUS I/O G none none none none none VDD_USB Desc: USB0 Bus Voltage\nNotes: If USB is not used, connect to \nground.\nUSB0_XTAL a na none none none none none VDD_USB Desc: USB0 Crystal\nNotes: No notes.\nVDD_DMC s na none none none none none na Desc: VDD for DMC\nNotes: If the DMC is not used, connect \nto VDD_INT.\nVDD_EXT s na none none none none none na Desc: External VDD\nNotes: Must be powered.\nVDD_HADC s na none none none none none na Desc: VDD for HADC\nNotes: If HADC is not used, connect to \nground.\nVDD_INT s na none none none none none na Desc: Internal VDD\nNotes: Must be powered.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 48 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nVDD_OTP s na none none none none none na Desc: VDD for OTP\nNotes: Must be powered.\nVDD_RTC s na none none none none none na Desc: VDD for RTC\nNotes: If RTC is not used, connect to \nground.\nVDD_USB s na none none none none none na Desc: VDD for USB\nNotes: If USB is not used, connect to \nVDD_EXT.Table 15. ADSP-BF70x Designer  Quick Reference (Continued)\nSignal Name TypeDriver \nTypeInt \uf020\nTermReset \nTermReset \nDriveHiber \nTermHiber \nDrivePower \nDomainDescription\nand Notes\nRev. D | Page 49 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSPECIFICATIONS\nFor information about product specifications, cont act your Analog Devices, Inc. representative.\nOPERATING CONDITIONS\nParameter Conditions Min Nominal Max Unit\nVDD_INT Internal Supply Voltage CCLK ≤ 400 MHz 1.045 1.100 1.155 V\nVDD_EXT1\n1Must remain powered (even if the as sociated function is not used).External Supply Voltage 1.7 1.8 1.9 V\nVDD_EXT1External Supply Voltage 3.13 3.30 3.47 V\nVDD_DMC DDR2/LPDDR Supply Voltage 1.7 1.8 1.9 V\nVDD_USB2\n2If not used, connect to 1.8 V or 3.3 V.USB Supply Voltage 3.13 3.30 3.47 V\nVDD_RTC Real-Time Clock Supply Voltage 2.00 3.30 3.47 V\nVDD_HADC HADC Supply Voltage 3.13 3.30 3.47 V\nVDD_OTP1OTP Supply Voltage\nFor Reads 2.25 3.30 3.47 V\nFor Writes 3.13 3.30 3.47 V\nVDDR_VREF DDR2 Reference Voltage \uf020\nApplies to the DMC0_VREF pin.0.49 × V DD_DMC 0.50 × V DD_DMC 0.51 × V DD_DMC V\nVHADC_REF3\n3VHADC_VREF  must always be less than V DD_HADC .HADC Reference Voltage 2.5 3.30 V DD_HADC V\nVHADC0_VINx HADC Input Voltage 0 V HADC_REF + 0.2 V\nVIH4\n4Parameter value applies to all input and bidi rectional signals except RTC signals, TWI signals, DMC0 signals, and USB0 signals.High Level Input Voltage V DD_EXT  = 3.47 V 2.0 V\nVIH4High Level Input Voltage V DD_EXT  = 1.9 V 0.7 × V DD_EXT V\nVIHTWI5, 6\n5Parameter applies to TWI signals.\n6TWI signals are pulled up to V BUSTWI . See Table 16 .High Level Input Voltage V DD_EXT  = maximum 0.7 × V BUSTWI VBUSTWI V\nVIH_DDR27 \n7Parameter applies to DMC0 signals in DDR2 mode.High Level Input Voltage V DD_DMC  = 1.9 V V DDR_VREF  + 0.25 V\nVIH_LPDDR8\n8Parameter applies to DMC0 signals in LPDDR mode.High Level Input Voltage V DD_DMC  = 1.9 V 0.8 × V DD_DMC V\nVID_DDR29\n9Parameter applies to signals DMC0_LDQS, DMC0_LDQS , DMC0_UDQS, DMC0_UDQS  when used in DDR2 differential input mode.Differential Input Voltage V IX = 1.075 V 0.50 V\nVID_DDR29Differential Input Voltage V IX = 0.725 V 0.55 V\nVIL4Low Level Input Voltage V DD_EXT  = 3.13 V 0.8 V\nVIL4Low Level Input Voltage V DD_EXT  = 1.7 V 0.3 × V DD_EXT V\nVILTWI5, 6Low Level Input Voltage V DD_EXT  = minimum 0.3 × V BUSTWI V\nVIL_DDR27 Low Level Input Voltage V DD_DMC  = 1.7 V V DDR_VREF  – 0.25 V\nVIL_LPDDR8Low Level Input Voltage V DD_DMC  = 1.7 V 0.2 × V DD_DMC V\nTJ Junction Temperature T AMBIENT  = 0°C to +70°C 0 105 °C\nTJ Junction Temperature T AMBIENT  = –40°C to +85°C –40 +105 °C\nAUTOMOTIVE USE ONLYT\nJ Junction Temperature \uf020\n(Automotive Grade)TAMBIENT  = –40°C to +105°C –40 +12510\n10Automotive application use profile only. Not supported for nonautomotive use. Cont act Analog Devices for more information.°C\nRev. D | Page 50 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nClock Related Operating Conditions\nTable 17  and Table 18  describe the core clock, system clock, and peripheral cl ock timing requirements. The da ta presented in the tables \napplies to all speed grades (found in the Or dering Guide) except where expressly noted. Figure 6  provides a graphical representation of the \nvarious clocks and their available divider values. Table 16. TWI0VSEL1 Settings and V DD_EXT /VBUSTWI\nTWI0VSEL V DD_EXT  Nominal V BUSTWI  Min V BUSTWI  Nominal V BUSTWI  Max Unit\nTWI00023.30 3.13 3.30 3.47 V\nTWI001 1.80 1.70 1.80 1.90 V\nTWI011 1.80 3.13 3.30 3.47 V\nTWI100 3.30 4.75 5.00 5.25 V\n1TWI0VSEL is the TWI voltage select field in the PAD S_PCFG0 register. See the hardware reference manual.\n2Designs must comply with the V DD_EXT  and V BUSTWI  voltages specified for the default TWI0VSEL settin g for correct JTAG boundary scan operation during reset.\nTable 17. Core and System Cl ock Operating Conditions  \nParameter Ratio Restriction PLLCLK Restriction Min Max Unit\nfCCLK Core Clock Frequency f CCLK ≥ f SYSCLK PLLCLK = 800 400 MHz\nfCCLK Core Clock Frequency f CCLK ≥ f SYSCLK 600 ≤ PLLCLK < 800 390 MHz\nfCCLK Core Clock Frequency f CCLK ≥ f SYSCLK 380 ≤ PLLCLK < 600 380 MHz\nfCCLK Core Clock Frequency f CCLK ≥ f SYSCLK 230.2 ≤ PLLCLK < 380 PLLCLK MHz\nfSYSCLK SYSCLK Frequency1\n1The minimum frequency for SYSCLK and SCLK0 applies only when the USB is used.PLLCLK = 800 60 200 MHz\nfSYSCLK SYSCLK Frequency1600 ≤ PLLCLK < 800 60 195 MHz\nfSYSCLK SYSCLK Frequency1380 ≤ PLLCLK < 600 60 190 MHz\nfSYSCLK SYSCLK Frequency1230.2 ≤ PLLCLK < 380 60 PLLCLK ÷ 2 MHz\nfSCLK0 SCLK0 Frequency1fSYSCLK  ≥ f SCLK0 30 100 MHz\nfSCLK1 SCLK1 Frequency f SYSCLK  ≥ f SCLK1 200 MHz\nfDCLK DDR2 Clock Frequency f SYSCLK  ≥ f DCLK 125 200 MHz\nfDCLK LPDDR Clock Frequency f SYSCLK  ≥ f DCLK 10 200 MHz\nRev. D | Page 51 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 18. Peripheral Clock Operating Conditions  \nParameter Restriction Min Typ Max Unit\nfOCLK Output Clock Frequency 50 MHz\nfSYS_CLKOUTJ SYS_CLKOUT Period Jitter1, 2±2 %\nfPCLKPROG Programmed PPI Clock When Transmitting Data and Frame Sync 50 MHz\nfPCLKPROG Programmed PPI Clock When Receiving Data or Frame Sync 50 MHz\nfPCLKEXT External PPI Clock When Receiving Data and Frame Sync3, 4fPCLKEXT  ≤ f SCLK0 50 MHz\nfPCLKEXT External PPI Clock Transmitting Data or Frame Sync3, 4fPCLKEXT  ≤ f SCLK0 50 MHz\nfSPTCLKPROG Programmed SPT Clock When Transmitting Data and Frame Sync 50 MHz\nfSPTCLKPROG  Programmed SPT Clock When Receiving Data or Frame Sync 50 MHz\nfSPTCLKEXT External SPT Clock When Receiving Data and Frame Sync3, 4fSPTCLKEXT  ≤ f SCLK0 50 MHz\nfSPTCLKEXT External SPT Clock Transmitting Data or Frame Sync3, 4fSPTCLKEXT  ≤ f SCLK0 50 MHz\nfSPICLKPROG  Programmed SPI Clock When Transmitting Data 50 MHz\nfSPICLKPROG Programmed SPI Clock When Receiving Data 50 MHz\nfSPICLKEXT External SPI Clock When Receiving Data3, 4fSPICLKEXT  ≤ f SCLK0 50 MHz\nfSPICLKEXT External SPI Clock When Transmitting Data3, 4fSPICLKEXT  ≤ f SCLK0 50 MHz\nfMSICLKPROG Programmed MSI Clock 50 MHz\n1SYS_CLKOUT jitter is dependent on the application system des ign including pin switching activity, board layout, and the jitter characteristics of th e SYS_CLKIN source. Due \nto the dependency on these factors the measured jitter may be high er or lower than this typical specification for each end appl ication.\n2The value in the Typ field is the percentage of the SYS_CLKOUT period.\n3The maximum achievable frequency fo r any peripheral in external cloc k mode is dependent on being able to meet the setup and hol d times in the ac timing specifications \nsection for that peripheral. Pay particular  attention to setup and hold times for VD D_EXT = 1.8 V which ma y preclude the maximu m frequency listed here.\n4The peripheral external clock frequency must also be less than or equal to the f SCLK that clocks the peripheral.\nFigure 6. Clock Relationships and Divider Values\nTable 19. Phase-Locked Loop  Operating Conditions  \nParameter Min Max Unit\nfPLLCLK PLL Clock Frequency 230.2 800 MHz\nCGU_CTL.MSEL1PLL Multiplier 8 41\n1The CGU_CTL.MSEL setting must also be chosen to ensure that the f PLLCLK  specification is not violated.SYS_CLKINPLL\nDCLKSYSCLKCCLK\nSCLK1\n(MDMA1, MDMA2, CRYPTOGRAPHIC ACCELERATORS)SCLK0\n(ALL OTHER PERIPHERALS)CSEL\n(1-32)\nSYSSEL\n(1-32)S0SEL\n(1-8)\nS1SEL\n(1-8)\nDSEL\n(1-32)\nOCLKOSEL\n(1-128)PLLCLK\nRev. D | Page 52 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nELECTRICAL CHARACTERISTICS \nParameter Conditions Min Typ Max Unit\nVOH1High Level Output Voltage V DD_EXT   =  1 . 7  V,  I OH = –1.0 mA 0.8 × V DD_EXT   V\nVOH1High Level Output Voltage V DD_EXT    =  3 . 1 3  V,  I OH = –2.0 mA 0.9 × V DD_EXT   V\nVOH_DDR22High Level Output Voltage, DDR2, \nProgrammed Impedance = 34 ΩVDD_DMC  = 1.70 V, I OH = –7.1 mA V DD_DMC   – 0.320 V\nVOH_DDR22High Level Output Voltage, DDR2, \nProgrammed Impedance = 40 ΩVDD_DMC  = 1.70 V, I OH = –5.8 mA V DD_DMC   – 0.320 V\nVOH_DDR22High Level Output Voltage, DDR2, \nProgrammed Impedance = 50 ΩVDD_DMC  = 1.70 V, I OH = –4.1 mA V DD_DMC   – 0.320 V\nVOH_DDR22High Level Output Voltage, DDR2, \nProgrammed Impedance = 60 ΩVDD_DMC  = 1.70 V, I OH = –3.4 mA V DD_DMC   – 0.320 V\nVOH_LPDDR2High Level Output Voltage, LPDDR V DD_DMC  = 1.70 V, I OH = –2.0 mA V DD_DMC   – 0.320 V\nVOL3Low Level Output Voltage V DD_EXT   =  1 . 7  V,  I OL = 1.0 mA 0.400 V\nVOL3Low Level Output Voltage V DD_EXT  = 3.13 V, I OL = 2.0 mA 0.400 V\nVOL_DDR22Low Level Output Voltage, DDR2, \nProgrammed Impedance = 34 ΩVDD_DMC  = 1.70 V, I OL = 7.1 mA 0.320 V\nVOL_DDR22Low Level Output Voltage, DDR2, \nProgrammed Impedance = 40 ΩVDD_DMC  = 1.70 V, I OL = 5.8 mA 0.320 V\nVOL_DDR22Low Level Output Voltage, DDR2, \nProgrammed Impedance = 50 ΩVDD_DMC  = 1.70 V, I OL = 4.1 mA 0.320 V\nVOL_DDR22Low Level Output Voltage, DDR2, \nProgrammed Impedance = 60 ΩVDD_DMC  = 1.70 V, I OL = 3.4 mA 0.320 V\nVOL_LPDDR2Low Level Output Voltage, LPDDR V DD_DMC  = 1.70 V, I OL = 2.0 mA 0.320 V\nIIH4High Level Input Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 3.47 V10 μA\nIIH_DMC0_VREF5High Level Input Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 3.47 V1μ A\nIIH_PD6High Level Input Current with Pull-\ndown ResistorVDD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 3.47 V100 μA\nRPD6Internal Pull-down Resistance V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 3.47 V57 130 kΩ\nIIL7Low Level Input Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 0 V10 μA\nIIL_DMC0_VREF5Low Level Input Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 0 V1μ A\nIIL_PU8Low Level Input Current with Pull-up \nResistorVDD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 0 V100 μA\nRPU8Internal Pull-up Resistance V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 0 V53 129 kΩ\nIIH_USB09High Level Input Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 3.47 V10 μA\nIIL_USB09Low Level Input Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 0 V10 μA\nIOZH10Three-State Leakage Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 3.47 V10 μA\nIOZH11Three-State Leakage Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 1.9 V10 μA\nIOZL12Three-State Leakage Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 0 V10 μA\nIOZH_PD13Three-State Leakage Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 3.47 V100 μA\nRev. D | Page 53 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nIOZH_TWI14Three-State Leakage Current V DD_EXT  = 3.47 V, V DD_DMC  = 1.9 V, \uf020\nVDD_USB  = 3.47 V, V IN = 5.5 V10 μA\nADSP-BF701/703/705/707 Input Capacitance\nCIN (GPIO)15Input Capacitance T AMBIENT  = 25°C 5.2 6.0 pF\nCIN_TWI14Input Capacitance T AMBIENT  = 25°C 6.9 7.4 pF\nCIN_DDR  16Input Capacitance T AMBIENT  = 25°C 6.1 6.9 pF\nADSP-BF700/702/704/706 Input Capacitance\nCIN (GPIO)15Input Capacitance T AMBIENT  = 25°C 5.0 5.3 pF\nCIN_TWI14Input Capacitance T AMBIENT  = 25°C 6.8 7.4 pF\nIDD_DEEPSLEEP17, 18 V DD_INT  Current in Deep Sleep Mode Clocks disabled\nTJ = 25°C1.4 mA\nIDD_IDLE18VDD_INT  Current in Idle f PLLCLK = 300 MHz\nfCCLK = 100 MHz\nASF = 0.05 (idle)f\nSYSCLK  = f SCLK0  = 25 MHz\nUSBCLK = DCLK = OUTCLK = \uf020\nSCLK1 = DISABLED\nPeripherals disabledT\nJ = 25°C13 mA\nIDD_TYP18VDD_INT  Current f PLLCLK = 800 MHz\nfCCLK = 400 MHz\nASF = 1.0 (full-on typical)f\nSYSCLK  = f SCLK0  = 25 MHz\nUSBCLK = DCLK = OUTCLK = \uf020\nSCLK1 = DISABLED\nPeripherals disabledT\nJ = 25°C90 mA\nIDD_TYP18VDD_INT  Current f PLLCLK = 300 MHz\nfCCLK = 300 MHz\nASF = 1.0 (full-on typical)f\nSYSCLK  = f SCLK0  = 25 MHz\nUSBCLK = DCLK = OUTCLK = \uf020\nSCLK1 = DISABLED\nPeripherals disabledT\nJ = 25°C66 mA\nIDD_TYP18VDD_INT  Current f PLLCLK = 400 MHz\nfCCLK = 200 MHz\nASF = 1.0 (full-on typical)f\nSYSCLK  = f SCLK0  = 25 MHz\nUSBCLK = DCLK = OUTCLK = \uf020\nSCLK1 = DISABLED\nPeripherals disabledT\nJ = 25°C49 mA\nIDD_TYP18VDD_INT  Current f PLLCLK = 300 MHz\nfCCLK = 100 MHz\nASF = 1.0 (full-on typical)f\nSYSCLK  = f SCLK0  = 25 MHz\nUSBCLK = DCLK = OUTCLK = \uf020\nSCLK1 = DISABLED\nPeripherals disabledT\nJ = 25°C30 mAParameter Conditions Min Typ Max Unit\nRev. D | Page 54 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nIDD_HIBERNATE17, 19Hibernate State Current V DD_INT  = 0 V,\nVDD_DMC  = 1.8 V,\nVDD_EXT  = V DD_HADC  = V DD_OTP  = \uf020\nVDD_RTC  = V DD_USB  = 3.3 V, \nTJ = 25°C,\nfCLKIN = 033 \uf06dA\nIDD_HIBERNATE17, 19Hibernate State Current \nWithout USBVDD_INT  = 0 V,\nVDD_DMC  = 1.8 V,\nVDD_EXT  = V DD_HADC  = V DD_OTP  = \uf020\nVDD_RTC  = V DD_USB  = 3.3 V, \nTJ = 25°C,\nfCLKIN = 0,\nUSB protection disabled \uf020\n(USB_PHY_CTLDIS = 1)15 \uf06dA\nIDD_INT18VDD_INT  Current V DD_INT  within operating conditions \ntable specificationsSee I DDINT_TOT  \nequation on \non Page 55mA\nIDD_RTC IDD_RTC  Current V DD_RTC  = 3.3 V, T J = 125°C 10 \uf06dA\n1Applies to all output and bidirecti onal signals except DMC0 signals,  TWI signals, and USB0 signals.\n2Applies to DMC0 _Axx, DMC0_CAS , DMC0_CKE, DMC0_CK, DMC0_CK , DMC0_CS , DMC0_DQxx, DMC0_LDM, DMC0_LDQS, DMC0_LDQS , \uf020\nDMC0_ODT, DMC0_RAS , DMC0_UDM, DMC0_UDQS, DMC0_UDQS , and DMC0_WE  signals.\n3Applies to all output and bid irectional signals except DM C0 signals and USB0 signals.\n4Applies to SMC0_ARDY, SYS_BMODEx, SYS_CLKIN, SYS_HWRST , JTG_TDI, and JTG_TMS_SWDIO signals.\n5Applies to DMC0_VREF signal.\n6Applies to JTG_TCK_SWCLK and JTG_TRST  signals.\n7Applies to SMC0_ARDY, SYS_BMODEx, SYS_CLKIN, SYS_HWRST , JTG_TCK, and JTG_TRST  signals.\n8Applies to JTG_TDI, JTG_TMS_SWDIO, PA_xx, P B_xx, and PC_xx signals when internal GPIO pull-ups are enabled. For information on when internal pull-ups are enabled \nfor GPIOs. See ADSP-BF70x Designer Quick Reference .\n9Applies to USB0_CLKIN signal.\n10Applies to PA_xx, PB_xx, PC_xx, SMC0_AMS0 , SMC0_ARE , SMC0_AWE , SMC0_A0E , SMC0_Axx, SMC0_Dxx, SYS_FAULT , JTG_TDO_SWO, USB0_DM, USB0_DP, \nUSB0_ID, and USB0_VBC signals.\n11 Applies to DMC0_Axx , DMC0_BAxx, DMC0_CAS , DMC0_CS0 , DMC0_DQxx, DMC0_LDQS, DMC0_LDQS , DMC0_UDQS, DMC0_UDQS , DMC0_LDM, DMC0_\nUDM, DMC0_ODT, DMC0_RAS , and DMC0_WE  signals.\n12Applies to PA_xx, PB_xx, PC_xx, SMC0_A0E , SMC0_Axx, SMC0_Dxx, SYS_FAULT , JTG_TDO_SWO, USB0_DM, USB0_DP,  USB0_ID, USB0_VBC, USB0_VBUS, \uf020\nDMC0_Axx, DMC0_BAx, DMC0_CAS , DMC0_CS0 , DMC0_DQxx, DMC0 _LDQS, DMC0_LDQS , DMC0_UDQS, DMC0_UDQS , DMC0_LDM, \uf020\nDMC0_UDM, DMC0_ODT, DMC0_RAS , DMC0_WE , and TWI signals.\n13Applies to USB0_VBUS signals.\n14Applies to all TWI signals.\n15Applies to all signals, except DMC0 and TWI signals.\n16Applies to all DMC0 signals.\n17See the ADSP-BF70x Blackfin+ Proce ssor Hardware Reference  for definition of deep slee p and hibernate operating modes.\n18Additional information can be found at Total Internal Power Dissipation .\n19Applies to VDD_EXT, VDD_DMC, and VDD_USB supply s ignals only. Clock inputs are tied high or low.Parameter Conditions Min Typ Max Unit\nRev. D | Page 55 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTotal Internal Power Dissipation\nTotal power dissipation has two components:\n1. Static, including leakage current (deep sleep)2. Dynamic, due to transistor switching characteristics for \neach clock domain\nMany operating conditions can also affect po wer dissipation, \nincluding temperature, voltage, operating frequency, and pro-\ncessor activity. The following eq uation describes the internal \ncurrent consumption. \nI\nDDINT_TOT  = IDDINT_DEEPSLEEP  + IDDINT_CCLK_DYN  +\uf020\n                     IDDINT_PLLCLK_DYN  + IDDINT_SYSCLK_DYN  + \uf020\n                     IDDINT_SCLK0_DYN  + IDDINT_SCLK1_DYN  + \uf020\n                     IDDINT_DCLK_DYN  + IDDINT_DMA_DR_DYN  + \uf020\n                     IDDINT_USBCLK_DYN  \nIDDINT_DEEPSLEEP  is the only item present th at is part of the static \npower dissipation component. I DDINT_DEEPSLEEP  is specified as a \nfunction of voltage (V DD_INT ) and temperature (see Table 21 ).\nThere are eight different items that contribute to the dynamic \npower dissipation. These componen ts fall into three broad cate-\ngories: application-dependent currents, clock currents, and data \ntransmission currents.\nApplication-Dependent Current\nThe application-dependent curr ents include the dynamic cur-\nrent in the core clock domain.\nCore clock (CCLK) use is subject to an activity scaling factor \n(ASF) that represents applicatio n code running on the processor \ncores and L1/L2 memories ( Table 22 ). The ASF is combined \nwith the CCLK frequency and V DD_INT  dependent data in \nTable 23  to calculate this portion.\nIDDINT_CCLK_DYN  (mA) = Table 23  × ASFClock Current\nThe dynamic clock currents prov ide the total power dissipated \nby all transistors swit ching in the clock paths. The power dissi-\npated by each clock domain is dependent on voltage (V DD_INT ), \noperating frequency and a unique scaling factor.\nIDDINT_PLLCLK_DYN  (mA) = 0.012 × fPLLCLK  (MHz) × VDD_INT  (V)\nIDDINT_SYSCLK_DYN  (mA) = 0.120 × fSYSCLK  (MHz) × VDD_INT  (V)\nIDDINT_SCLK0_DYN  (mA) = 0.110 × fSCLK0  (MHz) × VDD_INT  (V)\nIDDINT_SCLK1_DYN  (mA) = 0.068 × fSCLK1  (MHz) × VDD_INT  (V)\nIDDINT_DCLK_DYN  (mA) = 0.055 × fDCLK (MHz) × VDD_INT  (V)\nThe dynamic component of the USB clock is a unique case. The \nUSB clock contributes a near cons tant current value when used.\nData Transmission Current\nThe data transmission current represents the power dissipated \nwhen transmitting data. This cu rrent is expressed in terms of \ndata rate. The calculation is performed by adding the data rate \n(MB/s) of each DMA-driven acce ss to peripherals, L1, L2, and \nexternal memory. This number is then multiplied by a weighted \ndata-rate coefficient and V DD_INT :\nIDDINT_DMADR_DYN  (mA) = Weighted DRC × Total Data Rate  \n(MB/s) × VDD_INT  (V) \nA weighted data-rate coefficient is  used because different coeffi-\ncients exist depending on the source and destination of the \ntransfer. For details on using th is equation and calculating the \nweighted DRC, see the related Engineer Zone  material. For a \nquick maximum calculation, the weighted DRC can be assumed \nto be 0.0497, which is the coeffi cient for L1 to L1 transfers.Table 20. I DDINT_USBCLK_DYN  Current\nIs USB Enabled? I DDINT_USBCLK_DYN  (mA)\nYes – High-Speed Mode 13.94\nYes – Full-Speed Mode 10.83\nYes – Suspend Mode 5.2\nNo 0.34\nRev. D | Page 56 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 21. Static Current—I DD_DEEPSLEEP  (mA)\nTJ (°C)Voltage (V DD_INT )\n1.045 1.050 1.060 1.070 1.080 1.090 1. 100 1.110 1.120 1.130 1.140 1.150 1.155\n–40 0.6 0.6 0.7 0.7 0.7 0.8 0.8 0.8 0.9 0.9 0.9 1.0 1.0\n–20 1.1 1.1 1.2 1.2 1.2 1.3 1.4 1.4 1.5 1.5 1.6 1.7 1.7\n0 2.0 2.0 2.1 2.2 2.3 2.4 2.5 2.5 2.6 2.7 2.8 3.0 3.025 4.3 4.3 4.5 4.7 4.8 5.0 5.2 5.3 5.5 5.7 5.9 6.1 6.2\n40 6.7 6.8 7.0 7.3 7.5 7.8 8.0 8.3 8.6 8.8 9.1 9.4 9.6\n55 10.3 10.5 10.8 11.2 11.5 11.9 12.3 12.6 13.0 13.4 13.9 14.3 14.570 15.7 15.9 16.4 16.8 17.4 17.9 18.4 18.9 19.5 20.1 20.7 21.3 21.6\n85 23.3 23.6 24.3 25.0 25.7 26.4 27.2 27.9 28.7 29.5 30.4 31.2 31.7\n100 34.2 34.6 35.5 36.5 37.5 38.5 39.5 40.6 41.7 42.8 43.9 45.1 45.7105 38.7 39.2 40.2 41.3 42.4 43.5 44.6 45.8 47.0 48.2 49.5 50.8 51.5\n115 48.9 49.5 50.7 52.0 53.4 54.7 56.0 57.5 59.0 60.5 62.0 63.6 64.4\n125 61.5 62.1 63.6 65.1 66.7 68.3 69.9 71.7 73.4 75.2 77.0 79.0 79.9\nTable 22. Activity Scaling Factors (ASF)\nIDDINT  Power Vector ASF\nIDD-IDLE1 0.05\nIDD-IDLE2 0.05\nIDD-NOP1 0.56\nIDD-NOP2 0.59\nIDD-APP3 0.78\nIDD-APP1 0.79\nIDD-APP2 0.83\nIDD-TYP1 1.00\nIDD-TYP3 1.01\nIDD-TYP2 1.03\nIDD-HIGH1 1.39\nIDD-HIGH3 1.39\nIDD-HIGH2 1.54\nTable 23. CCLK Dynamic Current per core (mA, with ASF = 1)\nfCCLK (MHz)Voltage (V DD_INT )\n1.045 1.050 1.060 1.070 1.080 1.090 1.100 1.110 1.120 1.130 1.140 1.150 1.155\n400 66.7 67.2 67.9 68.7 69.4 70.2 71.1 71.8 72.6 73.4 74.2 74.9 75.4\n350 58.6 59.0 59.6 60.3 61.0 61.7 62.4 63.0 63.7 64.4 65.1 65.8 66.1\n300 50.2 50.5 51.1 51.7 52.3 52.9 53.5 54.1 54.7 55.3 55.9 56.4 56.8\n250 42.1 42.3 42.8 43.3 43.8 44.3 44.7 45.3 45.8 46.3 46.8 47.4 47.6200 33.7 33.9 34.3 34.7 35.1 35.5 35.9 36.3 36.7 37.1 37.5 37.9 38.0\n150 25.4 25.5 25.8 26.1 26.4 26.7 27.0 27.3 27.6 27.9 28.2 28.5 28.8\n100 17.0 17.1 17.3 17.5 17.7 17.9 18.1 18.3 18.5 18.6 18.8 19.0 19.1\nRev. D | Page 57 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nHADC\nHADC Electrical Characteristics \nHADC DC Accuracy\nHADC Timing SpecificationsABSOLUTE MAXIMUM RATINGS\nStresses at or abov e those listed in Table 27  may cause perma-\nnent damage to the product. This is a stress rating only; functional operation of the product at these or any other condi-\ntions above those indicated in the operational section of this \nspecification is not implied. Operation beyond the maximum operating conditions for extend ed periods may affect product \nreliability.\nESD SENSITIVITYTable 24. HADC Electrical Characteristics\nParameter Conditions Typ Unit\nIDD_HADC_IDLE Current Consumption on V DD_HADC .\nHADC is powered on, but not \nconverting.2.0 mA\nIDD_HADC_ACTIVE Current Consumption on V DD_HADC  \nduring a conversion.2.5 mA\nIDD_HADC_\nPOWERDOWNCurrent Consumption on V DD_HADC .\nAnalog circuitry of the HADC is \npowered down10 μA\nTable 25. HADC DC Accuracy1\n1See the Operating Conditions  section for the HADC0_VINx specification.Parameter Typ Unit2\n2LSB = HADC0_VREFP ÷ 4096Resolution 12 Bits\nNo Missing Codes (NMC) 10 Bits\nIntegral Nonlinearity (INL) ±2 LSBDifferential Nonlinearity (DNL) ±2 LSBOffset Error ±8 LSBOffset Error Matching ±10 LSBGain Error ±4 LSBGain Error Matching ±4 LSB\nTable 26. HADC Timing Specifications\nParameter Typ Max UnitConversion Time 20 × T\nSAMPLE μs\nThroughput Range 1 MSPST\nWAKEUP 100 μsTable 27. Absolute Maximum Ratings \nParameter Rating\nInternal Supply Voltage (V DD_INT ) –0.33 V to +1.26 V\nExternal (I/O) Supply Voltage (V DD_EXT ) –0.33 V to +3.60 V\nDDR2/LPDDR Controller Supply \nVoltage (V DD_DMC )–0.33 V to +1.90 V\nUSB PHY Supply Voltage (V DD_USB ) –0.33 V to +3.60 V\nReal-Time Clock Supply Voltage \uf020\n  (V DD_RTC )–0.33 V to +3.60 V\nOne-Time Programmable Memory \n  Supply Voltage (V DD_OTP )–0.33 V to +3.60 V\nHADC Supply Voltage (V DD_HADC ) –0.33 V to +3.60 V\nHADC Reference Voltage (V HADC_REF ) –0.33 V to +3.60 V\nDDR2 Reference Voltage (V DDR_VREF ) –0.33 V to +1.90 V\nInput Voltage1, 2, 3\n1Applies to 100% transient duty cycle. \n2Applies only when the related power supply (V DD_DMC , V DD_EXT , or V DD_USB ) is \nwithin specification. When the power suppl y is below specification, the range is \nthe voltage being applied to that power domain ± 0.2 V.\n3Applies when nominal V DD_EXT  is 3.3 V.–0.33 V to +3.63 V\nInput Voltage1, 2, 4\n4Applies when nominal V DD_EXT  is 1.8 V.–0.33 V to +2.10 V\nTWI Input Voltage2, 5\n5Applies to TWI_SCL and TWI_SDA.–0.33 V to +5.50 V\nUSB0_Dx Input Voltage2, 6\n6If the USB is not used, connect these pins according to Table 15 .–0.33 V to +5.25 V\nUSB0_VBUS Input Voltage2, 6–0.33 V to +6.00 V\nDDR2/LPDDR Input Voltage2–0.33 V to +2.10 V\nOutput Voltage Swing –0.33 V to V DD_EXT  + 0.5 V\nAnalog Input Voltage7\n7Applies only when V DD_HADC  is within spec ifications and ≤ 3.4 V. When V DD_HADC  \nis within specifications and > 3.4 V, the maximum rating is 3.6 V. When V DD_\nHADC  is below specificat ions, the range is V DD_HADC  ± 0.2 V.–0.2 V to V DD_HADC  + 0.2 V\nIOH/IOL Current per Signal14 mA (maximum)\nStorage Temperature Range –65°C to +150°C\nJunction Temperature While Biased +125°C\n \n \n ESD   (electrostatic   discharge)   sensitive   device.\nCharged  devi ces and  circuit boards  can discharge   \nwithout  dete ction.  Although  this produ ct features   \npatented  or proprietary  prote ction  circuitry,  damage   \nmay  occur on devi ces subje cted to high  energy  ESD.  \nTherefore,  proper  ESD  precautions  shou ld be taken  to  \navoid   performan ce  degradation  or loss of functiona lity. \nRev. D | Page 58 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTIMING SPECIFICATIONS\nSpecifications are subject to change without notice.\nClock and Reset Timing\nTable 28  and Figure 7  describe clock and reset operations related to the cloc k generation unit (CGU). Pe r the CCLK, SYSCLK, SCLK0, \nSCLK1, DCLK, and OCLK timing specifications in Table 17  and Table 18 , combinations of SYS_CLKIN and clock multipliers must not \nselect clock rates in excess of the processor’s maximum instruction rate.\nTable 28. Clock and Reset Timing \nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirement\nfCKIN SYS_CLKIN Crystal Frequency (CGU_CTL.DF = 0)1, 2, 3\n1Applies to PLL bypass mode  and PLL nonbypass mode.\n2The t CKIN period (see Figure 7 ) equals 1/f CKIN.\n3Combinations of the CLKIN frequency and the PL L clock multiplier must no t exceed the allowed f PLLCLK  setting discussed in Table 19 .19.2 35 19.2 50 MHz\nfCKIN SYS_CLKIN Crystal Frequency (CGU_CTL.DF = 1)1, 2, 3N/A N/A 38.4 50 MHz\nfCKIN SYS_CLKIN External Source Frequency (CGU_CTL.DF = 0)1, 2, 319.2 60 19.2 60 MHz\nfCKIN SYS_CLKIN External Source Frequency (CGU_CTL.DF = 1)1, 2, 338.4 60 38.4 60 MHz\ntCKINL SYS_CLKIN Low Pulse18.33 8.33 ns\ntCKINH SYS_CLKIN High Pulse18.33 8.33 ns\ntWRST SYS_HWRST  Asserted Pulse Width Low4\n4Applies after power-up se quence is complete. See Table 29  and Figure 8  for power-up reset timing.11 ×   t CKIN 11 ×   t CKIN ns\nFigure 7. Clock and Reset TimingSYS_CLKIN\ntWRSTtCKIN\ntCKINL tCKINH\nSYS_HWRST\nRev. D | Page 59 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nPower-Up Reset Timing\nA power-up reset is required to place the processor in a known state after power-up. A power-up reset is initiated by asserting  \uf020\nSYS_HWRST  and JTG_TRST . During power-up reset, all pins are high  impedance except for those noted in the ADSP-BF70x Designer \nQuick Reference .\nBoth JTG_TRST  and SYS_HWRST  need to be asserted upon power-up, but only SYS_HWRST  needs to be released for the device to boot \nproperly. JTG_TRST  may be asserted indefinitely for normal operation. JTG_TRST  only needs to be released when using an emulator to \nconnect to the DAP for debug or  boundary scan. There is an internal pull-down on JTG_TRST  to ensure internal emulation logic will \nalways be properly initialized during power-up reset.\nTable 29  and Figure 8  show the relationship between power su pply startup and processor re set timing, related to the clock generation unit \n(CGU) and reset control unit (RCU). In Figure 8 , V DD_SUPPLIES  are V DD_INT , V DD_EXT , V DD_DMC , V DD_USB , V DD_RTC , V DD_OTP , and V DD_HADC . \nThere is no power supply sequencing requirem ent for the ADSP-BF70x processor. However, if saving power during  power-on is impor t-\nant, bringing up V DD_INT  last is recommended. This avoids a small current drain in the V DD_INT  domain during the transition period of I/O \nvoltages from 0 V to within the voltage specification.\nTable 29. Power-Up Reset Timing\nParameter Min Max Unit\nTiming Requirementt\nRST_IN_PWR SYS_HWRST  and JTG_TRST  Deasserted After V DD_INT , VDD_DMC , VDD_USB , \uf020\nVDD_RTC , VDD_OTP , VDD_HADC , and SYS_CLKIN are Stable and Within Specification11 × t CKIN ns\ntVDDEXT_RST  SYS_HWRST  Deasserted After V DD_EXT  is Stable and Within Specifications \uf020\n(No External Pull-Down on JTG_TRST )10 μs\ntVDDEXT_RST SYS_HWRST  Deasserted After V DD_EXT  is Stable and Within Specifications (10k \nExternal Pull-Down on JTG_TRST )1μ s\nFigure 8. Power-Up Reset TimingtRST_IN_PWRSYS_HWRST\nAND\nJTG_TRST\nCLKIN\nVDD_SUPPLIES\n(EXCEPT VDD_EXT)\nVDD_EXT\ntVDDEXT_RST\nRev. D | Page 60 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nAsynchronous Read\nTable 30  and Figure 9  show asynchronous memory read timing, related to the static memory controller (SMC).\nTable 30. Asynchronous Memory Read (BxMODE = b#00)\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max UnitTiming Requirementst\nSDATARE DATA in Setup Before \nSMC0_ARE  High11.8 10.8 ns \ntHDATARE DATA in Hold After \nSMC0_ARE  High00 n s  \ntDARDYARE SMC0_ARDY Valid After \nSMC0_ARE  Low1, 2\n1SMC0_BxCTL.ARDYEN bit = 1.\n2RAT value set using the SMC_BxTIM.RAT bits.(RAT – 2.5) × \uf020\ntSCLK0  – 17.5(RAT – 2.5) × \uf020\ntSCLK0  – 17.5ns\nSwitching Characteristics\ntAMSARE SMC0_Ax/SMC0_AMSx  \nAssertion Before \uf020\nSMC0_ARE  Low3\n3PREST, RST, and PREAT values set using the SMC_BxETIM.PRE ST bits, SMC_BxTIM.RST bits, and the SMC_BxETIM.PREAT bits.(PREST + RST + PREAT) \n× t SCLK0  – 2(PREST + RST + PREAT) \n× t SCLK0  – 2ns \ntDADVARE SMC0_ARE Low Delay \nFrom ADV HighPREAT × t SCLK0  – 2 PREAT × t SCLK0  – 2 ns\ntAOEARE SMC0_AOE  Assertion \nBefore SMC0_ARE  Low(RST + PREAT) × \uf020\ntSCLK0  – 2(RST + PREAT) × \uf020\ntSCLK0  – 2ns\ntHARE Output4 Hold After \nSMC0_ARE  High5\n4Output signals are SMC0_Ax, SMC0_AMSx , SMC0_AOE , and SMC0_ABEx .\n5RHT value set using the SMC_BxTIM.RHT bits.RHT × t SCLK0  – 2 RHT × t SCLK0  – 2 ns\ntWARE SMC0_ARE  Active Low \nWidth6\n6SMC0_BxCTL.ARDYEN bit = 0.RAT × t SCLK0  – 2 RAT × t SCLK0  – 2 ns\ntDAREARDY SMC0_ARE  High Delay \nAfter SMC0_ARDY Assertion\n13.5 × t SCLK0  + 17.5  3.5 × t SCLK0  + 17.5 ns\nRev. D | Page 61 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 9. Asynchronous ReadSMC0_ARE\nSMC0_AMSx\nSMC0_AxtWARE\nSMC0_AOE\nSMC0_Dx (DATA)SMC0_ARDYtAOEAREtADDRARE\ntDARDYAREtHARE\ntHDATAREtDAREARDY\ntSDATARE\nRev. D | Page 62 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSMC Read Cycle Timing With Reference to SYS_CLKOUT\nThe following SMC specifications with respect to SYS_CLKOUT  are given to accommodate th e connection of the SMC to \uf020\nprogrammable logic devices. These specif ications assume that SYS_CLKOUT is outputting a buffered version of SCLK0 by \uf020\nsetting CGU_CLKOUTSEL.CLKOUTSEL = 0x3. However, SCLK0 must not run faster than the maximum f OCLK specification. \uf020\nFor this example, RST = 0x2, RAT = 0x4, and RHT = 0x1.\nTable 31. SMC Read Cycle Timing With Reference to SYS_CLKOUT (BxMODE = b#00) \nVDD_EXT\n1.8 V NominalVDD_EXT  \n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirements\ntSDAT SMC0_Dx Setup Before SYS_CLKOUT 5.3 4.3 ns\ntHDAT SMC0_Dx Hold After SYS_CLKOUT 1.5 1.5 ns\ntSARDY SMC0_ARDY Setup Before SYS_CLKOUT 16.6 14.4 ns\ntHARDY SMC0_ARDY Hold After SYS_CLKOUT 0.7 0.7 ns\nSwitching Characteristic s\ntDO Output Delay After SYS_CLKOUT1\n1Output signals are SMC0_Ax, SMC0_AMSx , SMC0_AOE , and SMC0_ABEx .77 n s\ntHO Output Hold After SYS_CLKOUT 1–2.5 –2.5 ns\nFigure 10. Asynchronous Memory Read Cycle TimingtHARDYSETUP\n2 CYCLESPROGRAMMED READ\nACCESS 4 CYCLESACCESS EXTENDED\n3 CYCLESHOLD\n1 CYCLE\ntDO tHOtDO\ntHARDY tSARDY\ntSDAT\ntHDATtSARDYSYS_CLKOUT\nSMC0_AMSx\nSMC0_ABEx\nSMC0_AOE\nSMC0_ARE\nSMC0_ARDY\nDATA 15–0tHO\nSMC0_Ax\nRev. D | Page 63 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nAsynchronous Flash Read\nTable 32  and Figure 11  show asynchronous flash memory  read timing, related to the static memory controller (SMC).\nTable 32. Asynchronous Flash Read\nVDD_EXT\n1.8 V/3.3 V Nominal\nParameter Min Max UnitSwitching Characteristicst\nAMSADV SMC0_Ax (Address)/SMC0_AMSx  Assertion Before SMC0_NORDV \nLow1\n1PREST value set using the SMC_BxETIM.PREST bits.PREST × t SCLK0  – 2 ns\ntWADV SMC0_NORDV Active Low Width2\n2RST value set using th e SMC_BxTIM.RST bits.RST × t SCLK0  – 2 ns \ntDADVARE SMC0_ARE  Low Delay From SMC0_NORDV High3\n3PREAT value set using th e SMC_BxETIM.PREAT bits.PREAT × t SCLK0  – 2 ns\ntHARE Output4 Hold After SMC0_ARE  High5\n4Output signals are SMC0_Ax, SMC0_AMS , SMC0_AOE .\n5RHT value set using the SMC_BxTIM.RHT bits.RHT × t SCLK0  – 2 ns\ntWARE6\n6SMC0_BxCTL.ARDYEN bit = 0.SMC0_ARE  Active Low Width7\n7RAT value set using the SMC_BxTIM.RAT bits.RAT × t SCLK0  – 2 ns\nFigure 11. Asynchronous Flash ReadSMC0_Ax\ntAMSADV\ntDADVAREtWADV\ntWARE tHARE\nREAD LATCHED\nDATASMC0_AMSx\n(NOR_CE)\nSMC0_NORDV\nSMC0_ARE\n(NOR_OE)\nSMC0_Dx\n(DATA)\nRev. D | Page 64 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nAsynchronous Page Mode Read\nTable 33  and Figure 12  show asynchronous memory page mode read timi ng, related to the static memory controller (SMC).\nTable 33. Asynchronous Page Mode Read\nVDD_EXT\n1.8 V /3.3 V Nominal\nParameter Min Max UnitSwitching Characteristicst\nAV SMC0_Ax (Address) Valid for First Address Min Width1\n1PREST, RST, PREAT and RAT values set using the SMC_BxETIM.PREST  bits, SMC_BxTIM.RST bits, SMC_Bx ETIM.PREAT bits, and the SMC_Bx TIM.RAT bits.(PREST + RST + PREAT + RAT) × t SCLK0  – 2 ns \ntAV1 SMC0_Ax (Address) Valid for Subsequent SMC0_Ax \n(Address) Min WidthPGWS × t SCLK0  – 2 ns \ntWADV SMC0_NORDV Active Low Width2\n2RST value set using the SMC_BxTIM.RST bits.RST × t SCLK0  – 2 ns \ntHARE Output3 Hold After SMC0_ARE  High4\n3Output signals are SMC0_Ax, SMC0_AMSx , SMC0_AOE .\n4RHT value set using the SMC_BxTIM.RHT bits.RHT × t SCLK0  – 2 ns\ntWARE5\n5SMC_BxCTL.ARDYEN bit = 0.SMC0_ARE  Active Low Width6\n6RAT value set using the SMC_BxTIM.RAT bits.(RAT + (Nw – 1) × PGWS) × t SCLK0  – 2 ns\nFigure 12. Asynchronous Page Mode ReadSMC0_AMSx\n(NOR_CE)\nSMC0_ARE\n(NOR_OE)SMC0_AOE\nNOR_ADV\nSMC0_Dx\n(DATA)A0\ntWADV\ntWARE tHARE\nD0 D1 D2 D3A0 + 1 A0 + 2 A0 + 3tAV tAV1 tAV1 tAV1READ \nLATCHED\nDATAREAD \nLATCHED\nDATAREAD \nLATCHED\nDATAREAD \nLATCHED\nDATA\nSMC0_Ax\n(ADDRESS)\nRev. D | Page 65 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nAsynchronous Write\nTable 34  and Figure 13  show asynchronous memory write timing, re lated to the static memory controller (SMC).\nTable 34. Asynchronous Memory Write (BxMODE = b#00)\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max UnitTiming Requirementt\nDARDYAWE1\n1SMC_BxCTL.ARDYEN bit = 1.SMC0_ARDY Valid After \uf020\nSMC0_AWE  Low2\n2WAT value set using the SMC_BxTIM.WAT bits.(WA T – 2.5) × t\nSCLK0  – 17.5(W A T – 2.5) × \ntSCLK0  – 17.5ns\nSwitching Characteristics\ntENDAT DATA Enable After SMC0_AMSx  \nAssertion–3 –2 ns\ntDDAT DATA Disable After SMC0_AMSx  \nDeassertion4.5 4 ns \ntAMSAWE SMC0_Ax/SMC0_AMSx  Assertion \nBefore SMC0_AWE  Low3\n3PREST, WST, PREAT values set using the SMC_BxETIM.PREST bits, SMC_BxTIM.WST bits, SMC_BxETIM.PRE AT bits, and the SMC_BxTIM.RAT bits.(PREST + WST + \nPREAT) × t SCLK0  – 2(PREST + WST + \nPREAT) × t SCLK0  – 4ns\ntHAWE Output4 Hold After SMC0_AWE  High5\n4Output signals are DATA, SMC0_Ax, SMC0_AMSx , SMC0_ABEx .\n5WHT value set using the SMC_BxTIM.WHT bits.WHT × t SCLK0 WHT × t SCLK0 ns\ntWAWE6\n6SMC_BxCTL.ARDYEN bit = 0.SMC0_AWE  Active Low Width6WAT × t SCLK0  – 2 WAT × t SCLK0  – 2 ns\ntDAWEARDY1SMC0_AWE  High Delay After \uf020\nSMC0_ARDY Assertion 3.5 × t SCLK0  + 17.5  3.5 × t SCLK0  + 17.5 ns\nFigure 13. Asynchronous WriteSMC0_AWE\nSMC0_ABEx\nSMC0_Ax\ntDARDYAWEtAMSAWE\ntDAWEARDY\ntENDATtDDATtHAWE tWAWE\nSMC0_AMSx\nSMC0_Dx (DATA)SMC0_ARDY\nRev. D | Page 66 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSMC Write Cycle Timing With Reference to SYS_CLKOUT\nThe following SMC specifications with respect to SYS_CLKOUT  are given to accommodate th e connection of the SMC to \uf020\nprogrammable logic devices. These specif ications assume that SYS_CLKOUT is outputting a buffered version of SCLK0 by \uf020\nsetting CGU_CLKOUTSEL.CLKOUTSEL = 0x3. However, SCLK0 must not run faster than the maximum f OCLK specification. \uf020\nFor this example WST = 0x2, WAT = 0x2, and WHT = 0x1.\nTable 35. SMC Write Cycle Timing With Re ference to SYS_CLKOUT (BxMODE = b#00) \nVDD_EXT\n1.8 V/3.3 V Nominal\nParameter Min Max Unit\nTiming Requirements\ntSARDY SMC0_ARDY Setup Before SYS_CLKOUT 14.4 ns\ntHARDY SMC0_ARDY Hold After SYS_CLKOUT 0.7 ns\nSwitching Characteristic s\ntDDAT SMC0_Dx Disable After SYS_CLKOUT 7 ns\ntENDAT SMC0_Dx Enable After SYS_CLKOUT –2.5 ns\ntDO Output Delay After SYS_CLKOUT1\n1Output pins/balls include SMC0_AMSx , SMC0_ABEx , SMC0_Ax, SMC0_Dx, SMC0_AOE,  and SMC0_AWE .7n s\ntHO Output Hold After SYS_CLKOUT 1–2.5 ns\nFigure 14. SMC Write Cycle Timing With Reference to SYS_CLKOUT TimingSETUP\n2 CYCLESPROGRAMMED\nWRITE\nACCESS\n2 CYCLESACCESS\nEXTEND\n1 CYCLEHOLD\n1 CYCLE\ntDO tHOSYS_CLKOUT\nSMC0_ABEx\nSMC0_AWE\nSMC0_ARDY\nSMC0_DxtSARDY\ntSARDYtDDAT tENDAT tHARDYtHO tDO\ntHARDYSMC0_AxSMC0_AMSx\nRev. D | Page 67 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nAsynchronous Flash Write\nTable 36  and Figure 15  show asynchronous flash memory  write timing, related to the static memory controller (SMC).\nAll Accesses\nTable 37  describes timing that applies to  all memory accesses, related to the static memory controller (SMC).Table 36. Asynchronous Flash Write\nVDD_EXT\n1.8 V/3.3 V Nominal\nParameter Min Max UnitSwitching Characteristicst\nAMSADV SMC0_Ax/SMC0_AMSx  Assertion Before ADV Low1\n1PREST value set using the SMC_BxETIM.PREST bits.PREST × t SCLK0  – 2 ns\ntDADVAWE SMC0_AWE  Low Delay From ADV High2\n2PREAT value set using th e SMC_BxETIM.PREAT bits.PREAT × t SCLK0  – 4 ns\ntWADV NR_ADV Active Low Width3\n3WST value set using the SMC_BxTIM.WST bits.WST × t SCLK0  – 2 ns \ntHAWE Output4 Hold After SMC0_AWE  High5\n4Output signals are DATA, SMC0_Ax, SMC0_AMSx , SMC0_ABEx .\n5WHT value set using the SMC_BxTIM.WHT bits.WHT × t SCLK0 ns\ntWAWE6\n6SMC_BxCTL.ARDYEN bit = 0.SMC0_AWE  Active Low Width7\n7WAT value set using the SMC_BxTIM.WAT bits.WAT × t SCLK0  – 2 ns\nFigure 15. Asynchronous Flash Write\nTable 37. All Accesses\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max UnitSwitching Characteristict\nTURN SMC0_AMSx  Inactive Width (IT + TT) × t SCLK0  – 2 (IT + TT) × t SCLK0  – 2 ns NR_CE  \n(SMC0_AMSx)\nNR_WE  \n(SMC0_AWE )NOR_A x -1\n(SMC0_Ax)\nNR_ADV \n(SMC0_AOE)tAMSADV\ntDADVAWE\nNR_DQ 15 -0\n(SMC0_Dx)tWADV\ntWAWE tHAWE\nRev. D | Page 68 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\n DDR2 SDRAM Clock and Control Cycle Timing\nTable 38  and Figure 16  show DDR2 SDRAM clock and control cycle timing, related to the dynamic memory controller (DMC).\nTable 38. DDR2 SDRAM Read Cycle Timing, V DD_DMC  Nominal 1.8 V \n200 MHz\nParameter Min Max UnitSwitching Characteristicst\nCK Clock Cycle Time (CL = 2 Not Supported) 5 ns \ntCH High Clock Pulse Width 0.45 0.55 t CK\ntCL Low Clock Pulse Width 0.45 0.55 t CK\ntIS Control/Address Setup Relative to DMC0_CK Rise 350 ps\ntIH Control/Address Hold Relative to DMC0_CK Rise 475 ps\nFigure 16. DDR2 SDRAM Cloc k and Control Cycle TimingNOTE: CONTROL = DMC0_CS0 , DMC0_CKE, DMC0_RAS , DMC0_CAS , AND DMC0_WE .\n ADDRESS = DMC0_A00 -13, AND DMC0_BA0 -2.DMC0_CK\nADDRESS\nCONTROLtIS tIHtCK tCH tCL\nDMC0_CK\nRev. D | Page 69 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nDDR2 SDRAM Read Cycle Timing\nTable 39  and Figure 17  show DDR2 SDRAM read cycle timing, related to the dynamic memory controller (DMC).\nTable 39. DDR2 SDRAM Read Cycle Timing, V DD_DMC  Nominal 1.8 V \n200 MHz1\n1To ensure proper operation of the DDR2, all the DDR2 guidelines have to  be strictly followed.Parameter Min Max Unit\nTiming Requirementst\nDQSQ DMC0_DQS-DMC0_DQ Skew for DMC0_DQS and Associated DMC0_\nDQ Signals0.35 ns \ntQH DMC0_DQ, DMC0_DQS Output Hold Time From DMC0_DQS 1.8 ns\ntRPRE Read Preamble 0.9 t CK \ntRPST Read Postamble 0.4  t CK \nFigure 17. DDR2 SDRAM Controller Input AC TimingDMC0_CKx\nDMC0_DQSntRPRE\ntDQSQtDQSQ\ntQHtRPST\nDMC0_DQxDMC0_CKx\nDMC0_DQSn\ntQHDMC0_Ax\nDMC0 CONTROL\nRev. D | Page 70 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nDDR2 SDRAM Write Cycle Timing\nTable 40  and Figure 18  show DDR2 SDRAM write cycle timing, related to the dynamic memory controller (DMC).\nTable 40. DDR2 SDRAM Write Cycle Timing, V DD_DMC  Nominal 1.8 V \n200 MHz1\n1To ensure proper operation of the DDR2, all the DDR2 guidelines have to  be strictly followed.Parameter Min Max Unit\nSwitching Characteristicst\nDQSS2\n2Write command to first DMC0_DQS delay = WL × t CK + t DQSS.DMC0_DQS Latching Rising Transitions to Associated Clock Edges –0.25 +0.25 t CK \ntDS Last Data Valid to DMC0_DQS Delay 0.15 ns \ntDH DMC0_DQS to First Data Invalid Delay 0.275 ns\ntDSS DMC0_DQS Falling Edge to Clock Setup Time 0.2 t CK \ntDSH DMC0_DQS Falling Edge Hold Time From DMC0_CK 0.2  t CK \ntDQSH DMC0_DQS Output High Pulse Width 0.35 t CK\ntDQSL DMC0_DQS Output Low Pulse Width 0.35  t CK\ntWPRE Write Preamble 0.35 t CK\ntWPST Write Postamble 0.4 t CK\ntIPW Address and Control Output Pulse Width 0.6 t CK\ntDIPW DMC0_DQ and DMC0_DM Output Pulse Width 0.35 t CK\nFigure 18. DDR2 SDRAM Controller Output AC TimingtDS tDHtDQSStDSH tDSS\ntWPRE tDQSL tDQSH tWPST\nDMC0_LDMDMC0_CK\ntIPW\ntDIPW\nDMC0_UDMDMC0_LDQS\nDMC0_UDQSDMC0_CK\nDMC0_Ax\nDMC0 CONTROL\nDMC0_DQx\nRev. D | Page 71 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\n Mobile DDR SDRAM Clock and Control Cycle Timing\nTable 41  and Figure 19  show mobile DDR SDRAM clock and control cycle timi ng, related to the dynamic memory controller (DMC).\nTable 41. Mobile DDR SDRAM Clock and Control Cycle Timing, V DD_DMC  Nominal 1.8 V \n200 MHz\nParameter Min Max UnitSwitching Characteristicst\nCK Clock Cycle Time (CL = 2 Not Supported) 5 ns \ntCH Minimum Clock Pulse Width 0.45 0.55 t CK\ntCL Maximum Clock Pulse Width 0.45 0.55 t CK\ntIS Control/Address Setup Relative to DMC0_CK Rise 1.5 ns\ntIH Control/Address Hold Relative to DMC0_CK Rise 1.5 ns\nFigure 19. Mobile DDR SDRAM Clock and Control Cycle TimingNOTE: CONTROL = DMC0_CS0 , DMC0_CKE, DMC0_RAS , DMC0_CAS , AND DMC0_WE .\n ADDRESS = DMC0_A00 -13, AND DMC0_BA0 -2.DMC0_CK\nADDRESS\nCONTROLtIS tIHtCK tCH tCL\nDMC0_CK\nRev. D | Page 72 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nMobile DDR SDRAM Read Cycle Timing\nTable 42  and Figure 20  show mobile DDR SDRAM read cycle timing, related to the dy namic memory controller (DMC).\nTable 42. Mobile DDR SDRAM Read Cycle Timing, V DD_DMC  Nominal 1.8 V \n200 MHz\nParameter Min Max Unit\nTiming Requirementst\nQH DMC0_DQ, DMC0_DQS Output Hold Time From DMC0_DQS 1.5 ns\ntDQSQ DMC0_DQS-DMC0_DQ Skew for DMC0_DQS and Associated \nDMC0_DQ Signals0.7 ns\ntRPRE Read Preamble 0.9 1.1 t CK \ntRPST Read Postamble 0.4  0.6 t CK \nFigure 20. Mobile DDR SDRAM Controller Input AC TimingDMC0_CK\nDMC0_DQS\ntDQSQDMC0_DQS\n(DATA)Dn Dn+1 Dn+2 Dn+3tRPRE tRPST\ntQH\nRev. D | Page 73 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nMobile DDR SDRAM Write Cycle Timing\nTable 43  and Figure 21  show mobile DDR SDRAM write cycle timing, re lated to the dynamic memory controller (DMC).\nTable 43. Mobile DDR SDRAM Write Cycle Timing, V DD_DMC  Nominal 1.8 V \n200 MHz\nParameter Min Max Unit\nSwitching Characteristicst\nDQSS1\n1Write command to first DMC0_DQS delay = WL × t CK + t DQSS.DMC0_DQS Latching Rising Transition s to Associated Clock Edges 0.75 1.25 t CK\ntDS Last Data Valid to DMC0_DQS Delay (Slew > 1 V/ns) 0.48 ns\ntDH DMC0_DQS to First Data Invalid Delay (Slew > 1 V/ns) 0.48 ns\ntDSS DMC0_DQS Falling Edge to Clock Setup Time 0.2 t CK\ntDSH DMC0_DQS Falling Edge Hold Time From DMC0_CK 0.2 t CK\ntDQSH DMC0_DQS Input High Pulse Width 0.4 t CK\ntDQSL DMC0_DQS Input Low Pulse Width 0.4 t CK\ntWPRE Write Preamble 0.25 t CK\ntWPST Write Postamble 0.4 t CK\ntIPW Address and Control Output Pulse Width 2.3 ns\ntDIPW DMC0_DQ and DMC0_DM Output Pulse Width 1.8 ns\nFigure 21. Mobile DDR SDRAM Controller Output AC TimingDMC0_CK\nDMC0_DQS0 -1\nDMC0_DQ0 -15/\nDMC0_DQM0 -1tDQSStDSH tDSS\ntDQSL tDQSH tWPSTtWPRE\ntDStDH\ntDIPW\nCONTROL Write CMDDn Dn+1 Dn+2 Dn+3\nNOTE: CONTROL = DMC0_CS0 , DMC0_CKE, DMC0_RAS , DMC0_CAS , AND DMC0_WE .\n ADDRESS = DMC0_A00 -13, AND DMC0_BA0 -1.tDIPW\ntIPW\nRev. D | Page 74 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nGeneral-Purpose I/O Port Timing (GPIO)\nTable 44  and Figure 22  describe I/O timing, related to the general-purpose ports (PORT). \nTimer Cycle Timing\nTable 45  and Figure 23  describe timer expired operations, re lated to the general-purpose timer (TIM ER). The input signal is asynchro-\nnous in width capture mode and external clock mode and has an ideal maximum input frequency of (f SCLK0 /4) MHz. The Period Value \n(VALUE) is the timer period assi gned in the TMx_TMRn_PER regist er and can range from 2 to 232 – 1.Table 44. General-Purpose I/O Port Timing  \nVDD_EXT\n1.8 V/3.3 V Nominal\nParameter Min Max Unit\nTiming Requirementt\nWFI General-Purpose Port Pin Input Pulse Width 2 × t SCLK0  – 1.5 ns\nFigure 22. General-Purpose I/O Port Timing\nTable 45. Timer Cycle Timing\nParameterVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nMin Max Min Max Unit\nTiming Requirements\ntWL Timer Pulse Width Input Low1\n1This specification indicates the minimum inst antaneous width that can be tolerated due to duty cycle variation or jitter for TM x signals in width capt ure and external clock \nmodes. The ideal maximum frequency for TMx signals is listed in Timer Cycle Timing  on this page.2 × t SCLK0  – 1.5 2 × t SCLK0  – 1.5 ns\ntWH Timer Pulse Width Input High12 × t SCLK0  – 1.5 2 × t SCLK0  – 1.5 ns\nSwitching Characteristic\ntHTO Timer Pulse Width Output t SCLK0  × VALUE – 1 t SCLK0  × VALUE – 1 ns\nFigure 23. Timer Cycle TimingGPIO INPUTtWFI\nTMR OUTPUT\nTMR INPUT\ntWH, tWLtHTO\nRev. D | Page 75 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nUp/Down Counter/Rotary Encoder Timing\nTable 46  and Figure 24  describe timing, related to th e general-purpose counter (CNT).\nTable 46. Up/Down Counter/Rotary Encoder Timing \nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirement\ntWCOUNT Up/Down Counter/Rotary Encoder Input Pulse Width 2 × t SCLK0 2 × t SCLK0 ns\nFigure 24. Up/Down Counter/Rotary Encoder TimingCNT_UD\nCNT_DG\nCNT_ZM\ntWCOUNT\nRev. D | Page 76 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nDebug Interface (JTAG Emulation Port) Timing\nTable 47  and Figure 25  provide I/O timing, related to the debug interface (JTAG emulator port). \nTable 47. JTAG Port Timing\nParameterVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nMin Max Min Max Unit\nTiming Requirements\ntTCK JTG_TCK Period 20 20 ns\ntSTAP JTG_TDI, JTG_TMS Setup Before JTG_TCK High 5 4 ns\ntHTAP JTG_TDI, JTG_TMS Hold After JTG_TCK High 4 4 ns\ntSSYS System Inputs Setup Before JTG_TCK High1\n1System inputs  = DMC0_DQx x, DMC0_LDQS, DMC0_LDQS , DMC0_UDQS, DMC0_UDQS , PA_xx, PB_xx, PC_xx, SYS_BMODEx, SYS_HWRST , SYS_FAULT , \uf020\nSYS_NMI , TWI0_SCL, TWI0_SDA, and SYS_EXTWAKE.44n s\ntHSYS System Inputs Hold After JTG_TCK High14 4 ns\ntTRSTW JTG_TRST  Pulse Width (Measured in JTG_TCK Cycles)2\n250 MHz maximum.44t TCK\nSwitching Characteristicst\nDTDO JTG_TDO Delay From JTG_TCK Low 16.5 14.5 ns\ntDSYS System Outputs Delay After JTG_TCK Low3\n3System outputs = DMC0_A xx, DMC0_BAx, DMC0_CAS , DMC0_CK, DMC0_CK , DMC0_CKE, DMC0_CS0 , DMC0_DQxx, DMC0_LDM, DMC0_LDQS, DMC0_LDQS , \nDMC0_ODT, DMC0_RAS , DMC0_UDM, DMC0_U DQS, DMC0_UDQS , DMC0_WE , PA_xx, PB_xx, PC_xx, SYS_CLKOUT, SYS_FAULT , SYS_RESOUT , and SYS_NMI .18 16.5 ns\ntDTMS TMS Delay After TCK High in SWD Mode 3.5 16.5 3.5 14.5 ns\nFigure 25. JTAG Port TimingJTG_TCK\nJTG_TMS\nJTG_TDI\nJTG_TDO\nSYSTEM\nINPUTS\nSYSTEM\nOUTPUTStTCK\ntSTAP tHTAP\ntDTDO\ntSSYS tHSYS\ntDSYS\nRev. D | Page 77 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSerial Ports\nTo determine whether serial port  (SPORT) communication is possible between two de vices at clock speed n, the following specific ations \nmust be confirmed: 1) frame sync delay an d frame sync setup and hold, 2) data delay and data setup and hold, and 3) serial cloc k \uf020\n(SPT_CLK) width. In Figure 26  either the rising edge or the falli ng edge of SPT_CLK (external or in ternal) can be used as the active \nsampling edge. \nWhen externally generated the SPORT clock is called f SPTCLKEXT :\nWhen internally generated, the programmed SPORT clock (f SPTCLKPROG ) frequency in MHz is set by the following equation where CLKDIV \nis a field in the SPORT_DIV register  that can be set from 0 to 65,535:\nTable 48. Serial Ports—External Clock\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirements\ntSFSE Frame Sync Setup Before SPT_CLK \uf020\n(Externally Generated Frame Sync in Either \nTransmit or Receive Mode)1\n1Referenced to sample edge.1.5 1 ns \ntHFSE Frame Sync Hold After SPT_CLK \uf020\n(Externally Generated Frame Sync in Either Transmit or Receive Mode)\n133 n s  \ntSDRE Receive Data Setup Before Receive SPT_CLK11.5 1 ns \ntHDRE Receive Data Hold After SPT_CLK133 n s  \ntSCLKW SPT_CLK Width2\n2This specification indicates the minimum instantaneous width or period that can be  tolerated due to duty cycle variation or jit ter on the external SPT_CLK. For the external \nSPT_CLK ideal maximum frequency, see the f SPTCLKEXT  specification in Table 18  in Clock Related Operating Conditions .(0.5 × t SPTCLKEXT ) – 1 (0.5 × t SPTCLKEXT ) – 1 ns \ntSPTCLKE SPT_CLK Period2tSPTCLKEXT  – 1 t SPTCLKEXT – 1 ns\nSwitching Characteristics\ntDFSE Frame Sync Delay After SPT_CLK \uf020\n(Internally Generated Frame Sync in Either \nTransmit or Receive Mode)3\n3Referenced to drive edge.18 15 ns \ntHOFSE Frame Sync Hold After SPT_CLK \uf020\n(Internally Generated Frame Sync in Either \nTransmit or Receive Mode)32.5 2.5 ns \ntDDTE Transmit Data Delay After Transmit SPT_CLK318 15 ns \ntHDTE Transmit Data Hold After Transmit SPT_CLK32.5 2.5 nstSPTCLKEXT1\nfSPTCLKEXT------------------------------ - =\nfSPTCLKPROGfSCLK0\nCLKDIV 1 + \uf028\uf029---------------------------- - =\ntSPTCLKPROG1\nfSPTCLKPROG---------------------------------- - =\nRev. D | Page 78 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 49. Serial Ports—Internal Clock\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirementst\nSFSI Frame Sync Setup Before SPT_CLK \uf020\n(Externally Generated Frame Sync in Either Transmit or Receive Mode)\n117 14.5 ns \ntHFSI Frame Sync Hold After SPT_CLK \uf020\n(Externally Generated Frame Sync in Either \nTransmit or Receive Mode)1–0.5 –0.5 ns \ntSDRI Receive Data Setup Before SPT_CLK16.5 5 ns \ntHDRI Receive Data Hold After SPT_CLK11.5 1 ns \nSwitching Characteristicst\nDFSI Frame Sync Delay After SPT_CLK (Internally \nGenerated Frame Sync in Transmit or \nReceive Mode)222 n s  \ntHOFSI Frame Sync Hold After SPT_CLK (Internally \nGenerated Frame Sync in Transmit or Receive Mode)\n2–4.5 –3.5 ns\ntDDTI Transmit Data Delay After SPT_CLK222 n s  \ntHDTI Transmit Data Hold After SPT_CLK2–5 –3.5 ns \ntSCLKIW SPT_CLK Width30.5 × t SPTCLKPROG  – 1.5 0.5 × t SPTCLKPROG  – 1.5 ns\ntSPTCLKI SPT_CLK Period3tSPTCLKPROG  – 1.5 t SPTCLKPROG  – 1.5 ns\n1Referenced to the sample edge.\n2Referenced to drive edge.\n3See Table 18  in Clock Related Operating Conditions  for details on the minimum period that may be programmed for t SPTCLKPROG .\nRev. D | Page 79 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 26. Serial PortsDRIVE EDGE SAMPLE EDGE\nSPT_A/BDx\n(DATA CHANNEL A/B)SPT_A/BFS\n(FRAME SYNC)SPT_A/BCLK\n(SPORT CLOCK)\ntHOFSI tHFSI\ntHDRIDATA RECEIVE—INTERNAL CLOCK\nDRIVE EDGE SAMPLE EDGE\ntHFSI\ntDDTIDATA TRANSMIT—INTERNAL CLOCK\nDRIVE EDGE SAMPLE EDGE\ntHOFSE tHOFSI\ntHDTItHFSE\ntHDTEtDDTEDATA TRANSMIT—EXTERNAL CLOCKDRIVE EDGE SAMPLE EDGE\ntHOFSE tHFSE\ntHDREDATA RECEIVE—EXTERNAL CLOCK\ntSCLKIW\ntDFSI\ntSFSI\ntSDRItSCLKW\ntDFSE\ntSFSE\ntSDRE\ntDFSE\ntSFSE tSFSItDFSItSCLKIW tSCLKW\nSPT_A/BDx\n(DATA CHANNEL A/B)SPT_A/BFS\n(FRAME SYNC)SPT_A/BCLK\n(SPORT CLOCK)SPT_A/BDx\n(DATA CHANNEL A/B)SPT_A/BFS\n(FRAME SYNC)SPT_A/BCLK\n(SPORT CLOCK)\nSPT_A/BDx\n(DATA CHANNEL A/B)SPT_A/BFS\n(FRAME SYNC)SPT_A/BCLK\n(SPORT CLOCK)\nRev. D | Page 80 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 50. Serial Ports—Enable and Three-State \nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nSwitching Characteristicst\nDDTEN Data Enable from External Transmit SPT_CLK111 n s  \ntDDTTE Data Disable from External Transmit SPT_CLK114 14 ns \ntDDTIN Data Enable from Internal Transmit SPT_CLK1–1.12 –1 ns \ntDDTTI Data Disable from Internal Transmit SPT_CLK12.8 2.8 ns \n1Referenced to drive edge.\nFigure 27. Serial Ports—Enable and Three-State DRIVE EDGE DRIVE EDGE\ntDDTINtDDTEN tDDTTE\nSPT_CLK\n(SPORT CLOCK\nINTERNAL)SPT_A/BDx\n(DATA\nCHANNEL A/B)SPT_CLK\n(SPORT CLOCK\nEXTERNAL)\nSPT_A/BDx\n(DATA\nCHANNEL A/B)DRIVE EDGE DRIVE EDGE\ntDDTTI\nRev. D | Page 81 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nThe SPT_TDV output signal becomes active in SPORT multichannel mo de. During transmit slots (enabl ed with active channel selecti on \nregisters) the SPT_TDV is asserted for communication with external devices. \nTable 51. Serial Ports—Transmit Data Valid (TDV)\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nSwitching Characteristics\ntDRDVEN Data-Valid Enable Delay from Drive Edge of External Clock1\n1Referenced to drive edge.2.5 2.5 ns \ntDFDVEN Data-Valid Disable Delay from Drive Edge of External Clock117.5 14.5 ns \ntDRDVIN Data-Valid Enable Delay from Drive Edge of Internal Clock1–4.5 –3.5 ns \ntDFDVIN Data-Valid Disable Delay from Drive Edge of Internal Clock122 n s  \nFigure 28. Serial Ports—Transmit Data  Valid Internal and External ClockDRIVE EDGE DRIVE EDGE\nSPT_CLK\n(SPORT CLOCK\nEXTERNAL)\ntDRDVEN tDFDVEN\nDRIVE EDGE DRIVE EDGE\nSPT_CLK\n(SPORT CLOCK\nINTERNAL)\ntDRDVIN tDFDVINSPT_A/BTDV\nSPT_A/BTDV\nRev. D | Page 82 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 52. Serial Ports—External Late Frame Sync\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nSwitching Characteristicst\nDDTLFSE Data Delay from Late External Transmit Frame Sync or External \nReceive Frame Sync with MCE = 1, MFD = 0119 15.5 ns \uf020\ntDDTENFS Data Enable for MCE = 1, MFD = 010.5 0.5 ns\n1The t DDTLFSE  and t DDTENFS  parameters apply to left-justi fied as well as standard seri al mode, and MCE = 1, MFD = 0.\nFigure 29. External Late Frame SyncDRIVE SAMPLE\n2ND BIT 1ST BITDRIVE\ntDDTE/I\ntHDTE/I\ntDDTLFSEtDDTENFStSFSE/ItHFSE/I\nSPT_A/BDx\n(DATA CHANNEL A/B)SPT_A/BFS\n(FRAME SYNC)SPT_A/BCLK\n(SPORT CLOCK)\nRev. D | Page 83 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSerial Peripheral Interface (SPI) Port—Master Timing\nTable 53  and Figure 30  describe serial peripheral interf ace (SPI) port master operations. \nWhen internally generated, the programmed SPI clock (f SPICLKPROG ) frequency in MHz is set by the fo llowing equation where BAUD is a \nfield in the SPI_CLK register th at can be set from 0 to 65,535:\nNote that: \n• In dual mode data transmit, the SP I_MISO signal is also an output.\n• In quad mode data transmit, the SPI_MISO, SP I_D2, and SPI_D3 signals are also outputs. \n• In dual mode data receive, the SP I_MOSI signal is also an input. \n• In quad mode data receive, the SPI_MOSI, SPI_D2, and SPI_D3 signals are also inputs. \n• To add additional frame delays, see the documentation for the SPI_DLY register in the hardware reference manual.\nTable 53. Serial Peripheral Interface (SPI) Port—Master Timing\nParameterVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nMin Max Min Max Unit\nTiming Requirements\ntSSPIDM Data Input Valid to SPI_CLK Edge (Data Input \nSetup)6.5 5.5 ns\ntHSPIDM SPI_CLK Sampling Edge to Data Input Invalid 1 1 ns\nSwitching Characteristics\ntSDSCIM SPI_SEL  low to First SPI_CLK Edge 0.5 × t SCLK0  – 2.5 0.5 × t SCLK0  – 1.5 ns\ntSPICHM SPI_CLK High Period1\n1See Table 18  in Clock Related Operating Conditions  for details on the minimum period that may be programmed for t SPICLKPROG .0.5 × t SPICLKPROG  – 1.5 0.5 × t SPICLKPROG  – 1.5 ns\ntSPICLM SPI_CLK Low Period10.5 × t SPICLKPROG  – 1.5 0.5 × t SPICLKPROG  – 1.5 ns\ntSPICLK SPI_CLK Period1tSPICLKPROG  – 1.5 t SPICLKPROG  – 1.5 ns\ntHDSM Last SPI_CLK Edge to SPI_SEL  High (0.5 × t SCLK0  ) – 2.5 (0.5 × t SCLK0  ) – 1.5 ns\ntSPITDM Sequential Transfer Delay2\n2STOP value set using the SPI_DLY.STOP bits.(STOP × t SPICLK )  – 1.5 (STOP × t SPICLK )  – 1.5 ns\ntDDSPIDM SPI_CLK Edge to Data Out Valid (Data Out \nDelay)2.5 2 ns\ntHDSPIDM SPI_CLK Edge to Data Out Invalid (Data Out \nHold)–4.5 –3.5 nsfSPICLKPROGfSCLK0\nBAUD 1 +\uf028\uf029------------------------ - =\ntSPICLKPROG1\nfSPICLKPROG---------------------------------=\nRev. D | Page 84 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 30. Serial Peripheral Interface (SPI) Port—Master TimingtSDSCIMtSPICLK tHDSM tSPITDMtSPICLM tSPICHM\ntHDSPIDM\ntHSPIDM tSSPIDMSPI_SEL\n(OUTPUT)\nSPI_CLK\n(OUTPUT)\nDATA OUTPUTS \n(SPI_MOSI)\nCPHA = 1\nCPHA = 0tDDSPIDM\ntHSPIDMtSSPIDMtHDSPIDM\ntDDSPIDMDATA INPUTS \n(SPI_MISO)\nDATA OUTPUTS \n(SPI_MOSI)\nDATA INPUTS \n(SPI_MISO)\nRev. D | Page 85 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSerial Peripheral Interface (SPI) Port—Slave Timing\nTable 54  and Figure 31  describe serial peripheral interface (SPI) port slave operations. Note that: \n• In dual mode data transmit, the SP I_MOSI signal is also an output.\n• In quad mode data transmit, the SPI_MOSI, SP I_D2, and SPI_D3 signals are also outputs. \n• In dual mode data receive, the SP I_MISO signal is also an input. \n• In quad mode data receive, the SPI_MISO, SPI_D2, and SPI_D3 signals are also inputs. \n• In SPI slave mode, the SPI clock is supplied externally and is called f SPICLKEXT :\nTable 54. Serial Peripheral Interface (SPI) Port—Slave Timing\nParameterVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nM i nM a x M i nM a x U n i t\nTiming Requirements\ntSPICHS SPI_CLK High Period1\n1This specification indicates  the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jit ter on the external SPI_CLK. For the external \nSPI_CLK ideal maximum frequency see the f SPICLKTEXT  specification in Table 18  of Clock Related Operating Conditions .(0.5 × t SPICLKEXT ) – 1.5 (0.5 × t SPICLKEXT ) – 1.5 ns\ntSPICLS SPI_CLK Low Period1(0.5 × t SPICLKEXT ) – 1.5 (0.5 × t SPICLKEXT ) – 1.5 ns\ntSPICLK SPI_CLK Period1tSPICLKEXT  – 1.5 t SPICLKEXT  – 1.5 ns\ntHDS Last SPI_CLK Edge to SPI_SS  Not Asserted \n(NonSPIHP)55n s\ntHDS Last SPI_CLK Edge to SPI_SS  Not Asserted \uf020\n(Using SPIHP)1.5 × t SCLK0 1.5 × t SCLK0 ns\ntSPITDS Sequential Transfer Delay (NonSPIHP) 0.5 × t SPICLK   – 1.5 0.5 × t SPICLK   – 1.5 ns\ntSPITDS Sequential Transfer Delay (Using SPIHP) 3 × t SCLK0  3 × t SCLK0 ns\ntSDSCI SPI_SS  Assertion to First SPI_CLK Edge 11.5 11.5 ns\ntSSPID Data Input Valid to SPI_CLK Edge (Data Input \nSetup)1.5 1 ns\ntHSPID SPI_CLK Sampling Edge to Data Input Invalid 3.3 3 ns\nSwitching Characteristics\ntDSOE SPI_SS  Assertion to Data Out Active 0 17.5 0 14.5 ns\ntDSDHI SPI_SS  Deassertion to Data High Impedance 0 13 0 11.5 ns\ntDDSPID SPI_CLK Edge to Data Out Va lid (Data Out Delay) 17.5 14.5 ns\ntHDSPID SPI_CLK Edge to Data Out In valid (Data Out Hold) 2.5 2.5 nstSPICLKEXT1\nfSPICLKEXT-----------------------------=\nRev. D | Page 86 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 31. Serial Peripheral Interface (SPI) Port—Slave TimingtSPICLK tHDS tSPITDStSDSCI tSPICLS tSPICHS\ntDSOE tDDSPID\ntDDSPID tDSDHI tHDSPID\ntSSPID\ntDSDHI tHDSPID tDSOE\ntHSPID\ntSSPIDtDDSPIDSPI_SS\n(INPUT)\nSPI_CLK\n(INPUT)\ntHSPIDDATA OUTPUTS \n(SPI_MISO)\nCPHA = 1\nCPHA = 0DATA INPUTS \n(SPI_MOSI)\nDATA OUTPUTS \n(SPI_MISO)\nDATA INPUTS \n(SPI_MOSI)\nRev. D | Page 87 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSerial Peripheral Interface (SPI) Port—SPI_RDY Slave Timing\nTable 55. SPI Port—SPI_RDY Slave Timing\nVDD_EXT\n1.8 V/3.3 V Nominal\nParameter Min Max Unit\nSwitching Characteristicst\nDSPISCKRDYSR SPI_RDY De-assertion from Valid Input SPI_CLK Edge in Slave Mode Receive 2.5 × t SCLK0  + t HDSPID 3.5 × t SCLK0  + t DDSPID ns\ntDSPISCKRDYST SPI_RDY De-assertion from Valid Input SPI_ CLK Edge in Slave Mode Transmit 3.5 × t SCLK0  + t HDSPID 4.5 × t SCLK0  + t DDSPID ns\nFigure 32. SPI_RDY De-assertion from Valid Inpu t SPI_CLK Edge in Slave Mode Receive (FCCH = 0)\nFigure 33. SPI_RDY De-assertion fr om Valid Input SPI_CLK Edge in Slave Mode Tran smit (FCCH = 1)SPI_CLK \n(CPOL = 0)\nSPI_CLK\n(CPOL = 1)tDSPISCKRDYSR\nSPI_RDY (O)SPI_CLK\n(CPOL = 0)\nSPI_CLK\n(CPOL = 1)CPHA = 1CPHA = 0\nSPI_CLK \n(CPOL = 1)\nSPI_CLK\n(CPOL = 0)tDSPISCKRDYST\nSPI_RDY (O)SPI_CLK\n(CPOL = 1)\nSPI_CLK\n(CPOL = 0)CPHA = 1CPHA = 0\nRev. D | Page 88 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSerial Peripheral Interface (SPI) Port—Open Drain Mode (ODM) Timing\nIn Figure 34  and Figure 35 , the outputs can be SPI_MOSI SPI_MISO, SPI_D2, an d/or SPI_D3 depending on the mode of operation.\nTable 56. SPI Port ODM Master Mode Timing\nParameterVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nMin Max Min Max Unit\nSwitching Characteristics\ntHDSPIODMM SPI_CLK Edge to High Impedance from Data Out Valid –4.5 –3.5 ns\ntDDSPIODMM SPI_CLK Edge to Data Out Valid from High Impedance 2.5 2 ns\nFigure 34. ODM MasterSPI_CLK\n(CPOL = 0)tHDSPIODMM\nSPI_CLK \n(CPOL = 1)\ntDDSPIODMM tDDSPIODMMtHDSPIODMM\nOUTPUT \n(CPHA = 1)\nOUTPUT \n(CPHA = 0)\nRev. D | Page 89 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 57. SPI Port—ODM Slave Mode\nParameterVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nMin Max Min Max Unit\nSwitching Characteristics\ntHDSPIODMS SPI_CLK Edge to High Impedance from Data Out Valid 2.5 2.5 ns\ntDDSPIODMS SPI_CLK Edge to Data Out Valid from High Impedance 17.5 14.5 ns\nFigure 35. ODM SlavetHDSPIODMS\ntDDSPIODMS tDDSPIODMStHDSPIODMS\nSPI_CLK \n(CPOL = 0)\nSPI_CLK\n(CPOL = 1)\nOUTPUT \n(CPHA = 1)\nOUTPUT \n(CPHA = 0)\nRev. D | Page 90 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nSerial Peripheral Interface (SPI) Port—SPI_RDY Timing\nSPI_RDY is used to provide flow control.  The CPOL and CPHA bits are set in SPI_ CTL, while LEADX, LAGX, and STOP are in \uf020\nSPI_DLY.\nTable 58. SPI Port—SPI_RDY Timing\nVDD_EXT\n1.8 V/3.3 V Nominal\nParameter Min Max Unit\nTiming Requirements\ntSRDYSCKM0 Minimum Setup Time for SPI_RDY De-assertion in \nMaster Mode Before Last SPI_CLK Edge of Valid \nData Transfer to Block Subsequent Transfer with CPHA = 0(2.5 + 1.5 × BAUD\n1) × t SCLK0  + 14.5\n1BAUD value set using the SPI_CLK.BAUD bits.ns\ntSRDYSCKM1 Minimum Setup Time for SPI_RDY De-assertion in \nMaster Mode Before Last SPI_CLK Edge of Valid \nData Transfer to Block Subsequent Transfer with \nCPHA = 1(2.5 + BAUD1) × t SCLK0  + 14.5 ns\nSwitching Characteristic\ntSRDYSCKM Time Between Assertion of SPI_RDY by Slave and \nFirst Edge of SPI_CLK for New SPI Transfer with CPHA = 0 and BAUD = 0 (STOP , LEADX, LAGX = 0)3 × t\nSCLK0 4 × t SCLK0  + 17.5 ns\nTime Between Assertion of SPI_RDY by Slave and \nFirst Edge of SPI_CLK for New SPI Transfer with \nCPHA = 0 and BAUD ≥ 1 (STOP , LEADX, LAGX = 0)(4 + 1.5 × BAUD1) × t SCLK0 (5 + 1.5 × BAUD1) × t SCLK0  + 17.5 ns\nTime Between Assertion of SPI_RDY by Slave and \nFirst Edge of SPI_CLK for New SPI Transfer with \nCPHA = 1 (STOP , LEADX, LAGX = 0)(3 + 0.5 × BAUD1) × t SCLK0 (4 + 0.5 × BAUD1) × t SCLK0  + 17.5 ns\nFigure 36. SPI_RDY Setup Befo re SPI_CLK with CPHA = 0SPI_CLK \n(CPOL = 0)\nSPI_CLK \n(CPOL = 1)tSRDYSCKM0\nSPI_RDY\nRev. D | Page 91 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 37. SPI_RDY Setup Befo re SPI_CLK with CPHA = 1\nFigure 38. SPI_CLK Switching Diagram after SPI_RDY Assertion, CPHA = xSPI_CLK \n(CPOL = 0)\nSPI_CLK \n(CPOL = 1)tSRDYSCKM1\nSPI_RDY\nSPI_CLK\n(CPOL = 0)\nSPI_CLK \n(CPOL = 1)tSRDYSCKM\nSPI_RDY\nRev. D | Page 92 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nEnhanced Parallel Peripheral Interface Timing\nThe following tables and figures describe en hanced parallel peripheral interface timing  operations. The POLC bits in the EPPI_C TL \nregister may be used to set the samp ling/driving edges of the EPPI clock.\nWhen internally generated, the programmed PPI clock (f PCLKPROG ) frequency in MHz is set by the following equation where VALUE is a \nfield in the EPPI_CLKDIV register that can be set from 0 to 65,535:\nWhen externally generated the EPPI_CLK is called f PCLKEXT :\nTable 59. Enhanced Parallel Periph eral Interface—Internal Clock\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirementst\nSFSPI External FS Setup Before EPPI_CLK 6.5 5 ns\ntHFSPI External FS Hold After EPPI_CLK 1.5 1 ns\ntSDRPI Receive Data Setup Before EPPI_CLK 6.4 5 ns\ntHDRPI Receive Data Hold After EPPI_CLK 1 1 ns\ntSFS3GI External FS3 Input Setup Before EPPI_CLK \nFall Edge in Clock Gating Mode16.5 14 ns\ntHFS3GI External FS3 Input Hold Before EPPI_CLK \nFall Edge in Clock Gating Mode1.5 0 ns\nSwitching Characteristics\ntPCLKW EPPI_CLK Width1\n1See Table 18  in Clock Related Operating Conditions  for details on the minimum period that may be programmed for t PCLKPROG .0.5 × t PCLKPROG  – 2 0.5 × t PCLKPROG  – 2 ns\ntPCLK EPPI_CLK Period1tPCLKPROG  – 2 t PCLKPROG  – 2 ns\ntDFSPI Internal FS Delay After EPPI_CLK 2 2 ns\ntHOFSPI Internal FS Hold After EPPI_CLK –4 –3 ns\ntDDTPI Transmit Data Delay After EPPI_CLK      2 2 ns\ntHDTPI Transmit Data Hold After EPPI_CLK –4 –3 nsfPCLKPROGfSCLK0\nVALUE 1 + \uf028\uf029------------------------- - =\ntPCLKPROG1\nfPCLKPROG------------------------ - =\ntPCLKEXT1\nfPCLKEXT---------------------=\nRev. D | Page 93 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 39. PPI Internal Clock GP Receiv e Mode with Internal Frame Sync Timing\nFigure 40. PPI Internal Clock GP Transmit Mode with Internal Frame Sync Timing\nFigure 41. PPI Internal Clock GP Receive Mode with External Frame Sync TimingtHDRPI tSDRPItHOFSPIFRAME SYNC\nDRIVENDATA\nSAMPLED\ntDFSPI\ntPCLKtPCLKW\nEPPI_DxEPPI_FS1/2EPPI_CLKPOLC[1:0] = 10\nPOLC[1:0] = 01\ntHOFSPIFRAME SYNC\nDRIVENDATA\nDRIVEN\ntDFSPI\ntDDTPItHDTPItPCLK\ntPCLKWDATA\nDRIVEN\nEPPI_DxEPPI_FS1/2EPPI_CLKPOLC[1:0] = 11\nPOLC[1:0] = 00\ntPCLKtSFSPIDATA SAMPLED /\nFRAME SYNC SAMPLEDDATA SAMPLED /\nFRAME SYNC SAMPLED\nEPPI_DxEPPI_FS1/2tHFSPI\ntHDRPI tSDRPItPCLKWEPPI_CLKPOLC[1:0] = 11\nPOLC[1:0] = 00\nRev. D | Page 94 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 42. PPI Internal Clock GP Transmit Mode with External Frame Sync Timing\nFigure 43. Clock Gating Mode with Internal Clock and External Frame Sync TimingtHDTPItSFSPIDATA DRIVEN /\nFRAME SYNC SAMPLED\ntHFSPI\ntDDTPItPCLKtPCLKW\nEPPI_DxEPPI_FS1/2EPPI_CLKPOLC[1:0] = 11\nPOLC[1:0] = 00\nEPPI_CLK\ntSFS3GI\nEPPI_FS3tHFS3GI\nRev. D | Page 95 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 60. Enhanced Parallel Periph eral Interface—External Clock  \nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirementst\nPCLKW EPPI_CLK Width1(0.5 × t PCLKEXT ) – 1 (0.5 × t PCLKEXT ) – 1 ns\ntPCLK EPPI_CLK Period1tPCLKEXT  – 1 t PCLKEXT  – 1 ns\ntSFSPE External FS Setup Before EPPI_CLK 1.5 1 ns\ntHFSPE External FS Hold After EPPI_CLK 3.3 3 ns\ntSDRPE Receive Data Setup Before EPPI_CLK 1 1 ns\ntHDRPE Receive Data Hold After EPPI_CLK 3 3 ns\nSwitching Characteristics\ntDFSPE Internal FS Delay After EPPI_CLK 17.5 14.5 ns\ntHOFSPE Internal FS Hold After EPPI_CLK 2.5 2.5 ns\ntDDTPE Transmit Data Delay After EPPI_CLK 17.5 14.5 ns\ntHDTPE Transmit Data Hold After EPPI_CLK 2.5 2.5 ns\n1This specification indicates the minimum instantaneous width or period that can be  tolerated due to duty cycle variation or jit ter on the external EPPI_CLK. For the external \nEPPI_CLK ideal maximum frequency, see the f PCLKEXT  specification in Table 18  in Clock Related Operating Conditions .\nFigure 44. PPI External Clock GP Receiv e Mode with Internal  Frame Sync Timing\nFigure 45. PPI External Clock GP Transmit Mode with Internal Frame Sync TimingtHDRPE tSDRPEtHOFSPEFRAME SYNC\nDRIVENDATA\nSAMPLED\ntDFSPE\ntPCLKtPCLKW\nEPPI_DxEPPI_FS1/2EPPI_CLKPOLC[1:0] = 10\nPOLC[1:0] = 01\ntHOFSPEFRAME SYNC\nDRIVENDATA\nDRIVEN\ntDFSPE\ntDDTPE tHDTPEtPCLK\ntPCLKWDATA\nDRIVEN\nEPPI_DxEPPI_FS1/2EPPI_CLKPOLC[1:0] = 11\nPOLC[1:0] = 00\nRev. D | Page 96 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 46. PPI External Clock GP Receive Mode with External Frame Sync Timing\nFigure 47. PPI External Clock GP Transmit Mode with External Frame Sync TimingtPCLKtSFSPEDATA SAMPLED/\nFRAME SYNC SAMPLEDDATA SAMPLED/\nFRAME SYNC SAMPLED\nEPPI_DxEPPI_FS1/2tHFSPE\ntHDRPE tSDRPEtPCLKWEPPI_CLKPOLC[1:0] = 11\nPOLC[1:0] = 00\ntHDTPEtSFSPEDATA DRIVEN/\nFRAME SYNC SAMPLED\ntHFSPE\ntDDTPEtPCLKtPCLKW\nEPPI_DxEPPI_FS1/2EPPI_CLKPOLC[1:0] = 11\nPOLC[1:0] = 00\nRev. D | Page 97 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nUniversal Asynchronous Receiver-Transmitter \uf020\n(UART) Ports—Receive and Transmit Timing\nThe universal asynchronous re ceiver-transmitter (UART) ports receive and transmit operations are described in the  ADSP-BF70x \nBlackfin+ Processor Hardware Reference .\nController Area Network (CAN) Interface\nThe controller area network (CAN) inte rface timing is described in the ADSP-BF70x Blackfin+ Processor Hardware Reference .\nUniversal Serial Bus (USB)\nTable 61  describes the universal serial bu s (USB) clock timing. Refer to the USB 2.0 Specification  for timing and dc specifications for USB \npins (including output characteristics for driver types E, F, and G listed in the ADSP-BF70x Designer Quick Reference ). \nTable 61. USB Clock Timing\nParameterVDD_EXT\n3.3 V Nominal\nMin Max Unit\nTiming Requirements\nfUSBS USB_CLKIN Frequency 24 24 MHz\nfsUSB USB_CLKIN Clock Frequency Stability –50 +50 ppm\nRev. D | Page 98 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nMobile Storage Interface (MSI) Controller Timing\nTable 63  and Figure 48  show I/O timing, related to the mobile storage interface (MSI).\nThe MSI timing depends on the period of the input cl ock that has been routed to the MSI peripheral (t MSICLKIN ) by setting the \uf020\nMSI0_UHS_EXT register. See Table 62  for this information.\n(fMSICLKPROG ) frequency in MHz is set by the following eq uation where DIV0 is a field in the MSI_CLKDIV register that can be set from 0 to \n255. When DIV0 is set between 1 and 255, the following equation is used to determine f MSICLKPROG :\nWhen DIV0 = 0, \nAlso note the following:Table 62. t MSICLKIN  Settings\nEXT_CLK_MUX_CTRL[31:30] t MSICLKIN\n00 t SCLK0  × 2 \n01 t SCLK0\n10 t SCLK1  × 3\nTable 63. MSI Controller Timing\nVDD_EXT\n1.8 V NominalVDD_EXT\n3.3 V Nominal\nParameter Min Max Min Max Unit\nTiming Requirementst\nISU Input Setup Time 5.5 4.7 ns\ntIH Input Hold Time 2 0.5 ns\nSwitching Characteristicst\nMSICLK Clock Period Data Transfer Mode1\n1See Table 18  in Clock Related Operating Conditions  for details on the minimum period that may be programmed for t MSICLKPROG .tMSICLKPROG  – 1.5 t MSICLKPROG  – 1.5 ns\ntWL Clock Low Time 7 7 ns\ntWH Clock High Time 7 7 ns\ntTLH Clock Rise Time 3 3 ns\ntTHL Clock Fall Time 3 3 ns\ntODLY Output Delay Time During Data Transfer Mode (0.5 × t MSICLKIN ) + 3.2 (0.5 × t MSICLKIN ) + 3 ns\ntOH Output Hold Time (0.5 × t MSICLKIN ) – 4 (0.5 × t MSICLKIN ) – 3 nstMSICLKIN1\nfMSICLKIN---------------------- - =\nfMSICLKPROGfMSICLKIN\nDIV0 2\uf0b4-------------------------=\nfMSICLKPROGfMSICLKIN=\ntMSICLKPROG1\nfMSICLKPROG----------------------------- - =\nRev. D | Page 99 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 48. MSI Controller TimingMSI_CLK\nINPUT\nOUTPUTtISU\nNOTES:\n1 INPUT INCLUDES MSI_Dx AND MSI_CMD SIGNALS.2 OUTPUT INCLUDES MSI_Dx AND MSI_CMD SIGNALS.tTHL tTLH\ntWL tWHtMSICLK\ntIH\ntODLY tOHVOH (MIN)\nVOL (MAX)\nRev. D | Page 100 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nOUTPUT DRIVE CURRENTS\nFigure 49  through Figure 60  show typical current-voltage char-\nacteristics for the output driver s of the ADSP-BF70x Blackfin \nprocessors. The curves represent the current drive capability of \nthe output drivers as a fu nction of output voltage.\nFigure 49. Driver Type A Current (1.8 V V DD_EXT )\nFigure 50. Driver Type A Current (3.3 V V DD_EXT )VOH\nVOL25\n15\n5SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)–5\n–1520\n10\n0\n–10–20–30–25\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0VDD_EXT  = 1.9V @ –40°C\nVDD_EXT  = 1.8V @ 25°C\nVDD_EXT  = 1.7V @ 125°C\nVDD_EXT  = 1.9V @ –40°C\nVDD_EXT  = 1.8V @ 25°C\nVDD_EXT  = 1.7V @ 125°C\nVOH\nVOL60\n4020SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)0\n–20–40–60\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0VDD_EXT  = 3.47V @ –40°C\nVDD_EXT  = 3.30V @ 25°C\nVDD_EXT  = 3.13V @ 125°CVDD_EXT  = 3.47V @ –40°C\nVDD_EXT  = 3.30V @ 25°C\nVDD_EXT  = 3.13V @ 125°CFigure 51. Driver Type D Current (1.8 V V DD_EXT )\nFigure 52. Driver Type D Current (3.3 V V DD_EXT )\nFigure 53. Driver Type B and Driver  Type C (DDR Drive Strength 34 Ω)VOL0\n–4\n–8SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)–12–2\n–6\n–10\n–14\n–16\n0 0.5 1.0 1.5 2.0 2.5\nVDD_EXT  = 1.9V @ –40°CVDD_EXT  = 1.8V @ 25°CVDD_EXT  = 1.7V @ 125°C\nVOL5\n–5\n–15SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)–25\n–350\n–10–20–30–40–50–45\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0\nVDD_EXT  = 3.47V @ –40°CVDD_EXT  = 3.30V @ 25°CVDD_EXT  = 3.13V @ 125°C\n–35–30–25–20–15–10–505\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)VDD_DMC  = 1.9V @ –40°CVDD_DMC  = 1.8V @ 25°CVDD_DMC  = 1.7V @ 125°CVOL\nRev. D | Page 101 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 54. Driver Type B and Driver  Type C (DDR Drive Strength 40 Ω)\nFigure 55. Driver Type B and Driver  Type C (DDR Drive Strength 50 Ω)\nFigure 56. Driver Type B and Driver  Type C (DDR Drive Strength 60 Ω)–30–25–20–15–10–505\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)VDD_DMC  = 1.9V @ –40°CVDD_DMC  = 1.8V @ 25°CVDD_DMC  = 1.7V @ 125°CVOL\n–25–20–15–10–505\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)VDD_DMC  = 1.9V @ –40°CVDD_DMC  = 1.8V @ 25°CVDD_DMC  = 1.7V @ 125°CVOL\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V) @  –4 0 °C @  25°CDVD_DMC         = 1.7V @  125°C\n–18–16–14–12–10–8–6–4–202\nV DVD_DMC  = 1.8\nV DVD_DMC  = 1.9VOLFigure 57. Driver Type B and Driver  Type C (DDR Drive Strength 34 Ω)\nFigure 58. Driver Type B and Driver  Type C (DDR Drive Strength 40 Ω)\nFigure 59. Driver Type B and Driver  Type C (DDR Drive Strength 50 Ω)05101520253035\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)VDD_DMC  = 1.9V @ –40°CVDD_DMC  = 1.8V @ 25°CVDD_DMC  = 1.7V @ 125°C\nVOH\n051015202530\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)VDD_DMC  = 1.9V @ –40°CVDD_DMC  = 1.8V @ 25°CVDD_DMC  = 1.7V @ 125°C\nVOH\n0510152025\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)VDD_DMC  = 1.9V @ –40°CVDD_DMC  = 1.8V @ 25°CVDD_DMC  = 1.7V @ 125°C\nVOH\nRev. D | Page 102 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTEST CONDITIONS\nAll timing parameters appearing in this data sheet were mea-\nsured under the conditions described in this section. Figure 61  \nshows the measurement point for ac measurements (except out-\nput enable/disable). The measurement point, V MEAS, is V DD_EXT /2 \nfor V DD_EXT  (nominal) = 1.8 V/3.3 V. \nOutput Enable Time Measurement\nOutput pins are considered enabled when they make a transi-tion from a high impedance stat e to the point wh en they start \ndriving. \nThe output enable time, t\nENA, is the interval from the point when \na reference signal reaches a high or low voltage level to the point \nwhen the output starts driving, as shown on the right side of Figure 62 . If multiple pins are enabled, the measurement value \nis that of the first pin to start driving. \nOutput Disable Time Measurement\nOutput pins are considered disa bled when they stop driving, \nenter a high impedance state, and start to decay from the output \nhigh or low voltage. The output disable time, t DIS, is the interval \nfrom when a reference signal reaches a high or low voltage level \nto the point when the output stop s driving, as shown on the left \nside of Figure 62 . Capacitive Loading\nOutput delays and holds are based on standard capacitive loads \nof an average of 6 pF on all pins (see Figure 63 ). V LOAD is equal \nto V DD_EXT /2. Figure 60. Driver Type B and Device Driver C (DDR Drive Strength 60 Ω)\nFigure 61. Voltage Reference Levels for AC Measurements \n(Except Output Enable/Disable)0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0SOURCE CURRENT (mA)\nSOURCE VOLTAGE (V)VDD_DMC  = 1.9V @ –40°CVDD_DMC  = 1.8V @ 25°CVDD_DMC  = 1.7V @ 125°C\n02468101214161820VOH\nINPUT\nOR\nOUTPUTVMEAS VMEASFigure 62. Output Enable/Disable\nFigure 63. Equivalent Device Loading for AC Measurements\n (Includes All Fixtures)REFERENCE\nSIGNAL\ntDIS\nOUTPUT STARTS DRIVING\nHIGH IMPEDANCE STATEOUTPUT STOPS DRIVINGtENA\nT1\nZO = 50:\x03(impedance)\nTD = 4.04 /g114 1.18 ns\n2pFTESTER PIN ELECTRONICS\n50:\n0.5pF70:\n400:45:\n4pF\nNOTES:\nTHE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USEDFOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINEEFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR \nLOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.\nANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN \nSYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES. VLOAD\nDUT\nOUTPUT50:\nRev. D | Page 103 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nFigure 64  through Figure 67  show how output rise time varies \nwith capacitance. The delay and hold specifications given must \nbe derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.\nFigure 64. Driver Type A Typical Rise and Fall Times (10% to 90%) vs. Load \nCapacitance (V DD_EXT  = 1.8 V)\nFigure 65. Driver Type A Typical Rise and Fall Times (10% to 90%) vs. Load \nCapacitance (V DD_EXT  = 3.3 V)40\n05101520253035\n0 50 100 150 200 250RISE AND FALL TIMES (ns)\nLOAD CAPACITANCE (pF) tRISE = 1.8V @ 25°C\ntFALL  = 1.8V @ 25°C\n35\n051015202530\n0 50 100 150 200250RISE AND FALL TIMES (ns)\nLOAD CAPACITANCE (pF) tRISE = 3.3V @ 25°C\ntFALL  = 3.3V @ 25°CFigure 66. Driver Type B & C Typical Rise and Fall Times (10% to 90%) \nvs. Load Capacitance (V DD_DMC  = 1.8 V)\nFigure 67. Driver Type B and Driver Type C Typi cal Rise and Fall Times \n(10% to 90%) vs. Load Capacitance (V DD_DMC  = 1.8 V) for LPDDR1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n02468 1 0 12RISE AND FALL TIMES (ns)\nLOAD CAPACITANCE (pF) tRISE = 1.8V @ 25°CtFALL  = 1.8V @ 25°C\n0.9\n0.8\n0.70.60.50.40.30.20.1\n0\n0 2 4 6 8 10 12RISE AND FALL TIMES (ns)\nLOAD CAPACITANCE (pF) tRISE = 1.8V @ 25°C\ntFALL  = 1.8V @ 25°C\nRev. D | Page 104 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nENVIRONMENTAL CONDITIONS\nTo determine the junction te mperature on the application \nprinted circuit board, us e the following equation:\n\uf020\n\uf020\nwhere:\nTJ = junction temperature (°C).\nTCASE = case temperature (°C) measured by customer at top \ncenter of package.\n\uf059JT = from Table 64  and Table 65 . \nPD = power dissipation (see Total Internal Power Dissipation  \nsection for the method to calculate PD).\nValues of \uf071JA are provided for packag e comparison and printed \ncircuit board design considerations.  \uf071JA can be used for a first-\norder approximation of T J by the following equation:\n\uf020\n\uf020\nwhere:\nTA = ambient temperature (°C).\nValues of \uf071JC are provided for package comparison and printed \ncircuit board design considerations when an external heat sink \nis required.\nIn Table 64  and Table 65 , airflow measurements comply with \nJEDEC standards JESD51-2 and JESD51-6. The junction-to-\ncase measurement complies with MIL-STD-883 (Method \n1012.1). All measurements us e a 2S2P JEDEC test board.\nTable 64. Thermal Characteristics for CSP_BGA\nParameter Condition Typical Unit\n\uf071JA 0 linear m/s air flow 28.7 °C/W\n\uf071JMA 1 linear m/s air flow 26.2 °C/W\n\uf071JMA 2 linear m/s air flow 25.2 °C/W\n\uf071JC 10.1 °C/W\n\uf059JT 0 linear m/s air flow 0.24 °C/W\n\uf059JT 1 linear m/s air flow 0.40 °C/W\n\uf059JT 2 linear m/s air flow 0.51 °C/W\nTable 65. Thermal Characteristics for LFCSP (QFN)\nParameter Condition Typical Unit\uf071\nJA 0 linear m/s air flow 22.9 °C/W\n\uf071JMA 1 linear m/s air flow 17.9 °C/W\n\uf071JMA 2 linear m/s air flow 16.4 °C/W\n\uf071JC 2.26 °C/W\n\uf059JT 0 linear m/s air flow 0.14 °C/W\n\uf059JT 1 linear m/s air flow 0.27 °C/W\n\uf059JT 2 linear m/s air flow 0.30 °C/WTJTCASE\uf059JTPD\uf0b4\uf028\uf029+ =\nTJTA\uf071JAPD\uf0b4\uf028\uf029+ =\nRev. D | Page 105 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nADSP-BF70x 184-BALL CS P_BGA BALL ASSIGNMENTS \uf020\n(NUMERICAL BY BALL NUMBER)\nFigure 68  shows an overview of signal placement on the \uf020\n184-ball CSP_BGA.Table 66  lists the 184-ball CSP_BGA pa ckage by ball number for \nthe ADSP-BF70x. Table 67  lists the 184-ball CSP_BGA package \nby signal.\nFigure 68. 184-Ball CSP_BGA ConfigurationBOTTOM VIEWTOP VIEW\nGND\nVDD_INTVDD_EXTI/O SIGNALS\nD VDD_DMC\nO VDD_OTPH VDD_HADC\nR VDD_RTC\nU VDD_USBGND_HADC H\nA1 BALL\nCORNER34\n56\n78\n910\n1112\n1314\n12\nA\nMB\nD\nF\nH\nK\nPC\nE\nG\nJ\nL\nNUDDDD\nDDDD\nDD\nD\nD\nHO R HUDDDD\nDDDD\nDD\nD\nD\nHO RA\nMB\nD\nF\nH\nK\nPC\nE\nG\nJ\nL\nN8\n34\n56\n7 910\n1112\n1314\n12A1 BALL\nCORNER\nH\nRev. D | Page 106 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 66. 184-Ball CSP_BGA Ball Assign ment (Numerical by Ball Number) \nBall No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name\nA01 GND D08 VDD_DMC H03 SYS_CLKOUT L14 GND\nA02 DMC0_A09 D09 VDD_DMC H04 VDD_INT M01 PC_00\nA03 DMC0_BA0 D12 PA_08 H05 GND M02 RTC0_CLKIN\nA04 DMC0_BA1 D13 DMC0_DQ06 H06 GND M03 PB_15\nA05 DMC0_BA2 D14 DMC0_DQ05 H07 GND M04 PB_12\nA06 DMC0_CAS E01 DMC0_A06 H08 GND M05 PC_12\nA07 DMC0_RAS E02 DMC0_A05 H09 GND M06 USB0_VBUS\nA08 DMC0_A13 E03 JTG_TDI H10 GND M07 USB0_VBC\nA09 PA_03 E05 VDD_INT H11 VDD_DMC M08 PB_09\nA10 DMC0_CK E06 VDD_DMC H12 PA_10 M09 PB_05\nA11 DMC0_CK E07 VDD_DMC H13 PA_11 M10 PB_04\nA12 DMC0_LDQS E08 VDD_DMC H14 DMC0_UDQS M11 PB_01\nA13 DMC0_LDQS E09 VDD_DMC J01 PC_05 M12 PB_03\nA14 GND E10 DMC0_VREF J02 PC_06 M13 DMC0_LDM\nB01 DMC0_A07 E12 SYS_BMODE0 J03 SYS_RESOUT M14 SYS_CLKIN\nB02 DMC0_A08 E13 DMC0_DQ08 J04 VDD_INT N01 RTC0_XTAL\nB03 DMC0_A11 E14 DMC0_DQ07 J05 VDD_RTC N02 PB_14\nB04 DMC0_A10 F01 DMC0_A01 J06 GND N03 PB_11\nB05 DMC0_A12 F02 DMC0_A02 J07 GND N04 PC_14\nB06 DMC0_WE F03 PC_09 J08 GND N05 PC_11\nB07 DMC0_CS0 F04 VDD_INT J09 GND N06 USB0_ID\nB08 DMC0_ODT F05 VDD_INT J10 GND_HADC N07 USB0_DP\nB09 DMC0_CKE F06 GND J11 VDD_OTP N08 PB_08\nB10 DMC0_DQ00 F07 GND J12 PA_13 N09 PB_06\nB11 DMC0_DQ02 F08 GND J13 DMC0_DQ13 N10 PB_00\nB12 DMC0_DQ01 F09 GND J14 DMC0_UDQS N11 HADC0_VIN2\nB13 DMC0_DQ04 F10 VDD_DMC K01 PC_04 N12 HADC0_VIN1\nB14 DMC0_DQ03 F11 VDD_DMC K02 PC_01 N13 PA_15\nC01 JTG_TDO_SWO F12 SYS_FAULT K03 PC_02 N14 SYS_XTAL\nC02 JTG_TMS_SWDIO F13 DMC0_DQ10 K05 VDD_EXT P01 GND\nC03 JTG_TCK_SWCLK F14 DMC0_DQ09 K06 VDD_EXT P02 PB_13\nC04 PA_01 G01 DMC0_A03 K07 VDD_EXT P03 PB_10\nC05 SYS_EXTWAKE G02 PA_00 K08 VDD_EXT P04 PC_13\nC06 PA_02 G03 PC_08 K09 VDD_EXT P05 USB0_XTAL\nC07 SYS_NMI G04 VDD_INT K10 VDD_HADC P06 USB0_CLKIN\nC08 GND G05 GND K12 PA_12 P07 USB0_DM\nC09 PA_04 G06 GND K13 DMC0_DQ15 P08 PB_07\nC10 PA_05 G07 GND K14 DMC0_DQ14 P09 HADC0_VREFN\nC11 PA_06 G08 GND L01 PC_03 P10 HADC0_VREFP\nC12 PA_07 G09 GND L02 TWI0_SDA P11 HADC0_VIN3\nC13 SYS_HWRST G10 GND L03 TWI0_SCL P12 HADC0_VIN0\nC14 SYS_BMODE1 G11 VDD_DMC L06 VDD_USB P13 PA_14D01 DMC0_A00 G12 PA_09 L07 VDD_EXT P14 GND\nD02 DMC0_A04 G13 DMC0_DQ11 L08 VDD_EXT\nD03 JTG_TRST\nG14 DMC0_DQ12 L09 VDD_EXT\nD06 VDD_DMC H01 PC_07 L12 PB_02\nD07 VDD_DMC H02 PC_10 L13 DMC0_UDM\nRev. D | Page 107 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 67. ADSP-BF70x 184-Ball CSP_BGA Ball As signments (Alphabetica l by Signal Name) \nSignal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No.\nDMC0_A00 D01 DMC0_WE B06 PA_08 D12 SYS_HWRST C13\nDMC0_A01 F01 GND C08 PA_09 G12 SYS_NMI C07\nDMC0_A02 F02 GND A01 PA_10 H12 SYS_RESOUT J03\nDMC0_A03 G01 GND A14 PA_11 H13 SYS_XTAL N14\nDMC0_A04 D02 GND F06 PA_12 K12 TWI0_SCL L03\nDMC0_A05 E02 GND F07 PA_13 J12 TWI0_SDA L02\nDMC0_A06 E01 GND F08 PA_14 P13 USB0_CLKIN P06\nDMC0_A07 B01 GND F09 PA_15 N13 USB0_DM P07\nDMC0_A08 B02 GND G05 PB_00 N10 USB0_DP N07\nDMC0_A09 A02 GND G06 PB_01 M11 USB0_ID N06\nDMC0_A10 B04 GND G07 PB_02 L12 USB0_VBC M07\nDMC0_A11 B03 GND G08 PB_03 M12 USB0_VBUS M06\nDMC0_A12 B05 GND G09 PB_04 M10 USB0_XTAL P05\nDMC0_A13 A08 GND G10 PB_05 M09 VDD_DMC D06\nDMC0_BA0 A03 GND H05 PB_06 N09 VDD_DMC D07\nDMC0_BA1 A04 GND H06 PB_07 P08 VDD_DMC D08\nDMC0_BA2 A05 GND H07 PB_08 N08 VDD_DMC D09\nDMC0_CAS A06 GND H08 PB_09 M08 VDD_DMC E06\nDMC0_CK A10 GND H09 PB_10 P03 VDD_DMC E07\nDMC0_CKE B09 GND H10 PB_11 N03 VDD_DMC E08\nDMC0_CK A11 GND J06 PB_12 M04 VDD_DMC E09\nDMC0_CS0 B07 GND J07 PB_13 P02 VDD_DMC F10\nDMC0_DQ00 B10 GND J08 PB_14 N02 VDD_DMC F11\nDMC0_DQ01 B12 GND J09 PB_15 M03 VDD_DMC G11\nDMC0_DQ02 B11 GND L14 PC_00 M01 VDD_DMC H11\nDMC0_DQ03 B14 GND P01 PC_01 K02 VDD_EXT K05\nDMC0_DQ04 B13 GND P14 PC_02 K03 VDD_EXT K06\nDMC0_DQ05 D14 GND_HADC J10 PC_03 L01 VDD_EXT K07\nDMC0_DQ06 D13 HADC0_VIN0 P12 PC_04 K01 VDD_EXT K08\nDMC0_DQ07 E14 HADC0_VIN1 N12 PC_05 J01 VDD_EXT K09\nDMC0_DQ08 E13 HADC0_VIN2 N11 PC_06 J02 VDD_EXT L07\nDMC0_DQ09 F14 HADC0_VIN3 P11 PC_07 H01 VDD_EXT L08\nDMC0_DQ10 F13 HADC0_VREFN P09 PC_08 G03 VDD_EXT L09\nDMC0_DQ11 G13 HADC0_VREFP P10 PC_09 F03 VDD_HADC K10\nDMC0_DQ12 G14 JTG_TCK_SWCLK C03 PC_10 H02 VDD_INT E05\nDMC0_DQ13 J13 JTG_TDI E03 PC_11 N05 VDD_INT F04\nDMC0_DQ14 K14 JTG_TDO_SWO C01 PC_12 M05 VDD_INT F05\nDMC0_DQ15 K13 JTG_TMS_SWDIO C02 PC_13 P04 VDD_INT G04\nDMC0_LDM M13 JTG_TRST D03 PC_14 N04 VDD_INT H04\nDMC0_LDQS A12 PA_00 G02 RTC0_CLKIN M02 VDD_INT J04\nDMC0_LDQS A13 PA_01 C04 RTC0_XTAL N01 VDD_OTP J11\nDMC0_ODT B08 PA_02 C06 SYS_BMODE0 E12 VDD_RTC J05DMC0_RAS\nA07 PA_03 A09 SYS_BMODE1 C14 VDD_USB L06\nDMC0_UDM L13 PA_04 C09 SYS_CLKIN M14\nDMC0_UDQS J14 PA_05 C10 SYS_CLKOUT H03\nDMC0_UDQS H14 PA_06 C11 SYS_EXTWAKE C05\nDMC0_VREF E10 PA_07 C12 SYS_FAULT F12\nRev. D | Page 108 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nADSP-BF70x 12 mm × 12 mm 88-LEAD LFCSP (QFN) LEAD ASSIGNMENTS \uf020\n(NUMERICAL BY LEAD NUMBER)\nFigure 69  shows an overview of signal placement on the12 mm \n× 12 mm 88-lead LFCSP (QFN). \nFigure 69. 12 mm × 12 mm 88-Lead LFCSP (QFN) ConfigurationPIN 1\nINDICATORPIN 1\nPIN 22PIN 66\nPIN 45\nPIN 23 PIN 44PIN 88 PIN 67\nGND PAD\n(PIN 89)PIN 1\nINDICATORPIN 1\nPIN 22\nPIN 23 PIN 44PIN 45PIN 66PIN 67 PIN 88\nADSP-BF70x\n88-LEAD LFCSP (QFN)\nTOP VIEW\nBOTTOM VIEW\nRev. D | Page 109 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 68  lists the 12 mm × 12 mm 88-Lead LFCSP (QFN) pack-\nage by lead number for the ADSP-BF70x. Table 69  lists the \uf020\n12 mm ×\uf02012 mm 88-Lead LFCSP (QFN) package by signal.\nTable 68. 12 mm × 12 mm 88-Lead LFCSP (QFN) Le ad Assignment (Numerical by Lead Number) \nLead No. Signal Name Lead No. Signal Name Lead No. Signal Name Lead No. Signal Name\n1 PC_10 24 PB_14 47 PB_02 70 PA_072 PC_09 25 PB_13 48 PB_01 71 PA_063 PC_08 26 VDD_EXT 49 VDD_OTP 72 VDD_EXT\n4 VDD_EXT 27 PB_12 50 VDD_EXT 73 PA_05\n5 PC_07 28 PB_11 51 VDD_INT 74 PA_046 PC_06 29 PB_10 52 PB_00 75 PA_037 PC_05 30 VDD_INT 53 PA_15 76 GND8 PC_04 31 USB0_XTAL 54 PA_14 77 SYS_NMI\n9 PC_03 32 USB0_CLKIN 55 VDD_EXT 78 PA_02\n10 PC_02 33 USB0_ID 56 SYS_XTAL 79 SYS_EXTWAKE\n11 VDD_EXT 34 USB0_VBUS 57 SYS_CLKIN 80 PA_0112 SYS_CLKOUT 35 USB0_DP 58 PA_13 81 VDD_INT13 PC_01 36 VDD_USB 59 PA_12 82 VDD_EXT14 VDD_INT 37 USB0_DM 60 PA_11 83 JTG_TDO_SWO15 SYS_RESOUT\n38 USB0_VBC 61 VDD_IN T8 4 J T G _ T M S _ S W D I O\n16 PC_00 39 PB_09 62 VDD_EXT 85 JTG_TCK_SWCLK\n17 VDD_EXT 40 PB_08 63 PA_10 86 JTG_TDI18 TWI0_SDA 41 VDD_EXT 64 PA_09 87 JTG_TRST\n19 TWI0_SCL 42 PB_07 65 SYS_FAULT 88 PA_00\n20 RTC0_XTAL 43 PB_06 66 SYS_BMODE0 89* GND21 RTC0_CLKIN 44 PB_05 67 SYS_BMODE122 VDD_RTC 45 PB_04 68 SYS_HWRST\n23 PB_15 46 PB_03 69 PA_08*Pin no. 89 is the GND supply (see Figure 69 ) for the processor; this pad must connect to GND.\nRev. D | Page 110 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nTable 69. ADSP-BF70x 12 mm × 12 mm 88 -Lead LFCSP (QFN ) Lead Assignments (Alpha betical by Signal Name) \nSignal Name Lead No. Signal Name Lead No. S ignal Name Lead No. Signal Name Lead No.\nGND 76 PB_00 52 PC_07 5 USB0_VBUS 34GND 89 PB_01 48 PC_08 3 USB0_XTAL 31\nJTG_TCK_SWCLK 85 PB_02 47 PC_09 2 VDD_EXT 4\nJTG_TDI 86 PB_03 46 PC_10 1 VDD_EXT 11JTG_TDO_SWO 83 PB_04 45 RTC0_CLKIN 21 VDD_EXT 17JTG_TMS_SWDIO 84 PB_05 44 RTC0_XTAL 20 VDD_EXT 26JTG_TRST\n87 PB_06 43 SYS_BMODE0 66 VDD_EXT 41\nPA_00 88 PB_07 42 SYS_BMODE1 67 VDD_EXT 50PA_01 80 PB_08 40 SYS_CLKIN 57 VDD_EXT 55\nPA_02 78 PB_09 39 SYS_CLKOUT 12 VDD_EXT 62\nPA_03 75 PB_10 29 SYS_EXTWAKE 79 VDD_EXT 72PA_04 74 PB_11 28 SYS_FAULT\n65 VDD_EXT 82\nPA_05 73 PB_12 27 SYS_HWRST 68 VDD_INT 14\nPA_06 71 PB_13 25 SYS_NMI 77 VDD_INT 30\nPA_07 70 PB_14 24 SYS_RESOUT 15 VDD_INT 51\nPA_08 69 PB_15 23 SYS_XTAL 56 VDD_INT 61\nPA_09 64 PC_00 16 TWI0_SCL 19 VDD_INT 81PA_10 63 PC_01 13 TWI0_SDA 18 VDD_OTP 49PA_11 60 PC_02 10 USB0_CLKIN 32 VDD_RTC 22PA_12 59 PC_03 9 USB0_DM 37 VDD_USB 36PA_13 58 PC_04 8 USB0_DP 35PA_14 54 PC_05 7 USB0_ID 33\nPA_15 53 PC_06 6 USB0_VBC 38\nRev. D | Page 111 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nOUTLINE DIMENSIONS\nDimensions for the 12 mm × 12 mm CSP_BGA package in \nFigure 70  are shown in millimeters.\nFigure 70. 184-Ball Chip Scale Package Ball Grid Array [CSP_BGA]\n(BC-184-1) \nDimensions shown in millimeters0.80\nBSC10.40\nREF SQ12.10\n12.00 SQ11.90\nCOMPLIANT TO JEDEC STANDARDS MO-275-GGAA-10.80\nREFA\nB\nC\nD\nE\nF\nG910 8111213147564231\nBOTTOM VIEWH\nJ\nK\nL\nM\nN\nP\nDETAIL ATOP VIEW\nDETAIL A \nCOPLANARITY\n0.120.50\n0.45\n0.40\nBALL DIAMETERSEATING\nPLANEA1 BALL\nCORNERA1 BALLCORNER\n1.29\n1.191.091.701.541.39\n0.390.350.30\nRev. D | Page 112 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nDimensions for the 12 mm × 12 mm LFCSP_VQ package in Figure 71  are shown in millimeters.\nSURFACE-MOUNT DESIGN\nTable 70  is provided as an aid to PCB de sign. For industry-standard design recommendations, refer to IPC-7351, Generic Requirements for \nSurface-Mount Design and Land Pattern Standard . Figure 71. 88-Lead Lead Frame Chip Scale Package [LFCSP_VQ]\n(CP-88-8) \nDimensions shown in millimeters\nTable 70. CSP_BGA Data for Use with Surface-Mount Design  \nPackagePackage \uf020\nBall Attach TypePackage \uf020\nSolder Mask OpeningPackage \uf020\nBall Pad Size\nBC-184-1 Solder Mask Defined 0.4 mm Diameter 0.5 mm DiameterCOMPLIANT TO JEDEC STANDARDS MO-2201\n2266\n45\n23 4488 67\n0.50\n0.40\n0.300.280.230.18\n10.50\nREF0.60 MAX\n0.60\nMAX\n6.00\n5.90 SQ5.800.50\nBSC\n0.190~0.245 REF 12° MAX\nSEATING\nPLANEPIN 1\nINDICATOR\n0.70\n0.650.60\n0.0450.0250.005PIN 1\nINDICATOR\nTOP VIEW\n0.90\n0.850.80EXPOSED\nPAD\nBOTTOM VIEW\nFOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.\nCOPLANARITY\n0.08 12.10\n12.00 SQ11.90\n11.8511.75 SQ11.65\nRev. D | Page 113 of 114 | February 2019ADSP-BF700/701/702/703/704/705/706/707\nAUTOMOTIVE PRODUCTS\nThe following models are availa ble with controlled manufactur-\ning to support the quality and reliability requirements of automotive applications. Note that these automotive models \nmay have specifications that differ from the nonautomotive \nmodels; therefore designers should review the Specifications  \nsection of this data sheet carefully. Only the automotive grade products shown in Table 71  are available for use in automotive \napplications. Contact your local Analog Devices account repre-sentative for specific product ordering information and to \nobtain the specific Automotive Reliability reports for these \nmodels.\nTable 71. Automotive Products\nModel 1, 2, 3Processor Instruction \uf020\nRate (Max) L2 SRAMTemperature \uf020\nGrade4Package DescriptionPackage \uf020\nOption\nADBF700WCCPZ2xx 200 MHz 128K bytes –40°C to +105°C 88-Lead LFCSP_VQ CP-88-8\nADBF701WCBCZ2xx 200 MHz 128K bytes –40°C to +105°C 184-Ball CSP_BGA BC-184-1\nADBF702WCCPZ3xx 300 MHz 256K bytes –40°C to +105°C 88-Lead LFCSP_VQ CP-88-8ADBF702WCCPZ4xx 400 MHz 256K bytes –40°C to +105°C 88-Lead LFCSP_VQ CP-88-8ADBF703WCBCZ3xx 300 MHz 256K bytes –40°C to +105°C 184-Ball CSP_BGA BC-184-1ADBF703WCBCZ4xx 400 MHz 256K bytes –40°C to +105°C 184-Ball CSP_BGA BC-184-1ADBF704WCCPZ3xx 300 MHz 512K bytes –40°C to +105°C 88-Lead LFCSP_VQ CP-88-8\nADBF704WCCPZ4xx 400 MHz 512K bytes –40°C to +105°C 88-Lead LFCSP_VQ CP-88-8\nADBF705WCBCZ3xx 300 MHz 512K bytes –40°C to +105°C 184-Ball CSP_BGA BC-184-1ADBF705WCBCZ4xx 400 MHz 512K bytes –40°C to +105°C 184-Ball CSP_BGA BC-184-1ADBF706WCCPZ3xx 300 MHz 1024K bytes –40°C to +105°C 88-Lead LFCSP_VQ CP-88-8ADBF706WCCPZ4xx 400 MHz 1024K bytes –40°C to +105°C 88-Lead LFCSP_VQ CP-88-8ADBF707WCBCZ3xx 300 MHz 1024K bytes –40°C to +105°C 184-Ball CSP_BGA BC-184-1\nADBF707WCBCZ4xx 400 MHz 1024K bytes –40°C to +105°C 184-Ball CSP_BGA BC-184-1\n1Select Automotive grad e products, supporting –40°C to +105°C T AMBIENT  condition, will be availa ble when they appear in the Automotive Products table.\n2Z = RoHS Compliant Part.\n3xx denotes the current die revision.\n4Referenced temperature is ambient temperature. The ambient temperature is no t a specification. See Operating Conditions  for the junction temperature (T J) specification \nwhich is the only temp erature specification.\nRev. D | Page 114 of 114 | February 2019©2019 Analog Devices, Inc. All rights reserved. Trademarks and \nregistered trademarks are the property of their respective owners. \uf020\nD12396-0-2/19(D)                                                                                                        ADSP-BF700/701/702/703/704/705/706/707\nI2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).ORDERING GUIDE\nModel1\n1Z = RoHS Compliant Part.Processor Instruction \uf020\nRate (Max) L2 SRAMTemperature \uf020\nGrade2\n2Referenced temperature is ambient temperature. The ambient temperature is no t a specification. See Operating Conditions  for the junction temperature (T J) specification \nwhich is the only temp erature specification.Package DescriptionPackage \uf020\nOption\nADSP-BF700KCPZ-1 100 MHz 128K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF700KCPZ-2 200 MHz 128K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF700BCPZ-2 200 MHz 128K bytes –40°C to +85°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF701KBCZ-1 100 MHz 128K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1ADSP-BF701KBCZ-2 200 MHz 128K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1\nADSP-BF701BBCZ-2 200 MHz 128K bytes –40°C to +85°C 184-Ball CSP_BGA BC-184-1\nADSP-BF702KCPZ-3 300 MHz 256K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF702BCPZ-3 300 MHz 256K bytes –40°C to +85°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF702KCPZ-4 400 MHz 256K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF702BCPZ-4 400 MHz 256K bytes –40°C to +85°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF703KBCZ-3 300 MHz 256K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1\nADSP-BF703BBCZ-3 300 MHz 256K bytes –40°C to +85°C 184-Ball CSP_BGA BC-184-1\nADSP-BF703KBCZ-4 400 MHz 256K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1ADSP-BF703BBCZ-4 400 MHz 256K bytes –40°C to +85°C 184-Ball CSP_BGA BC-184-1ADSP-BF704KCPZ-3 300 MHz 512K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF704BCPZ-3 300 MHz 512K bytes –40°C to +85°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF704KCPZ-4 400 MHz 512K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8\nADSP-BF704BCPZ-4 400 MHz 512K bytes –40°C to +85°C 88-Lead LFCSP_VQ CP-88-8\nADSP-BF705KBCZ-3 300 MHz 512K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1ADSP-BF705BBCZ-3 300 MHz 512K bytes –40°C to +85°C 184-Ball CSP_BGA BC-184-1ADSP-BF705KBCZ-4 400 MHz 512K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1ADSP-BF705BBCZ-4 400 MHz 512K bytes –40°C to +85°C 184-Ball CSP_BGA BC-184-1ADSP-BF706KCPZ-3 300 MHz 1024K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF706BCPZ-3 300 MHz 1024K bytes –40°C to +85°C 88-Lead LFCSP_VQ CP-88-8\nADSP-BF706KCPZ-4 400 MHz 1024K bytes 0°C to +70°C 88-Lead LFCSP_VQ CP-88-8\nADSP-BF706BCPZ-4 400 MHz 1024K bytes –40°C to +85°C 88-Lead LFCSP_VQ CP-88-8ADSP-BF707KBCZ-3 300 MHz 1024K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1ADSP-BF707BBCZ-3 300 MHz 1024K bytes –40°C to +85°C 184-Ball CSP_BGA BC-184-1ADSP-BF707KBCZ-4 400 MHz 1024K bytes 0°C to +70°C 184-Ball CSP_BGA BC-184-1ADSP-BF707BBCZ-4 400 MHz 1024K bytes –40°C to +85°C 184-Ball CSP_BGA BC-184-1\n'}]
!==============================================================================!
### Component Summary: ADSP-BF707BBCZ-4

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VDD_INT: 1.045V to 1.155V
  - VDD_EXT: 1.7V to 3.47V
  - VDD_DMC: 1.7V to 1.9V
  - VDD_USB: 3.13V to 3.47V
  - VDD_RTC: 2.00V to 3.30V
  - VDD_HADC: 3.13V to 3.47V
  - VDD_OTP: 2.25V to 3.47V

- **Current Ratings:**
  - Core domain power consumption: < 100 mW at 400 MHz
  - Deep sleep current: 1.4 mA
  - Idle current: 13 mA
  - Active current: 90 mA at 400 MHz

- **Power Consumption:**
  - Core domain power at 400 MHz: < 100 mW
  - Total internal power dissipation varies based on operating conditions.

- **Operating Temperature Range:**
  - Commercial: 0°C to +70°C
  - Automotive: -40°C to +105°C

- **Package Type:**
  - 184-Ball CSP_BGA (12 mm × 12 mm × 0.8 mm pitch)
  - 88-Lead LFCSP_VQ (12 mm × 12 mm)

- **Special Features:**
  - Blackfin+ core with up to 400 MHz performance.
  - Dual 16-bit or single 32-bit MAC support per cycle.
  - AEC-Q100 qualified for automotive applications.
  - Integrated security features including hardware accelerators for cryptography.
  - Extensive peripheral support including USB 2.0, UART, CAN, and DMA.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The **ADSP-BF707BBCZ-4** is a high-performance embedded processor from Analog Devices, part of the Blackfin family. It features a Blackfin+ core that combines a dual-MAC 16-bit signal processing engine with RISC-like microprocessor capabilities. The processor is designed for applications requiring efficient signal processing, multimedia support, and low power consumption.

#### Typical Applications:
The ADSP-BF707 is suitable for a wide range of applications, including:
- **Automotive Systems:** Used in advanced driver assistance systems (ADAS), infotainment, and vehicle control systems.
- **Embedded Industrial Control:** Ideal for motor control, robotics, and automation systems.
- **Instrumentation:** Utilized in data acquisition systems and measurement devices.
- **Video/Image Processing:** Supports applications in video analytics, image recognition, and processing.
- **Biometric Systems:** Employed in fingerprint recognition and other biometric applications.
- **Power Management:** Efficiently manages power in various electronic systems.

This processor is particularly advantageous in environments where performance and power efficiency are critical, making it a versatile choice for modern embedded applications.