

================================================================
== Vivado HLS Report for 'decision_function_52'
================================================================
* Date:           Mon Dec 11 23:06:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.771|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    117|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      10|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      10|    649|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |my_prj_acceleratobkb_x12_U103  |my_prj_acceleratobkb_x12  |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |Total                          |                          |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln73_236_fu_146_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_237_fu_161_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_238_fu_171_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_239_fu_176_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_240_fu_187_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_241_fu_156_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_242_fu_182_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_fu_142_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_112_p2              |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1497_12_fu_124_p2   |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_1_fu_118_p2    |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1497_2_fu_130_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_5_fu_136_p2    |   icmp   |      0|  0|  13|          12|          12|
    |or_ln88_108_fu_199_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln88_109_fu_204_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln88_110_fu_209_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln88_fu_193_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln89_182_fu_233_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln89_183_fu_245_p3  |  select  |      0|  0|   4|           1|           3|
    |select_ln89_184_fu_252_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln89_185_fu_260_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln89_fu_225_p3      |  select  |      0|  0|   3|           1|           2|
    |tmp_fu_276_p9              |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_71_fu_166_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_fu_151_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln89_fu_215_p2         |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 117|          84|          83|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |x_V_address0             |  21|          4|    4|         16|
    |x_V_address1             |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   11|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln1497_12_reg_335       |  1|   0|    1|          0|
    |icmp_ln1497_1_reg_318        |  1|   0|    1|          0|
    |icmp_ln1497_2_reg_340        |  1|   0|    1|          0|
    |icmp_ln1497_5_reg_345        |  1|   0|    1|          0|
    |icmp_ln1497_reg_308          |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 10|   0|   10|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | decision_function.52 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | decision_function.52 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | decision_function.52 | return value |
|ap_done       | out |    1| ap_ctrl_hs | decision_function.52 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | decision_function.52 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | decision_function.52 | return value |
|ap_return     | out |   12| ap_ctrl_hs | decision_function.52 | return value |
|x_V_address0  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce0       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q0        |  in |   12|  ap_memory |          x_V         |     array    |
|x_V_address1  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce1       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q1        |  in |   12|  ap_memory |          x_V         |     array    |
+--------------+-----+-----+------------+----------------------+--------------+

