

================================================================
== Synthesis Summary Report of 'arrayinput'
================================================================
+ General Information: 
    * Date:           Sat Sep  4 23:02:02 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        arrayinput_prj
    * Solution:       solution4 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |    Modules   | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |    & Loops   | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ arrayinput  |     -|  -0.61|       15|  150.000|         -|       16|     -|        no|     -|   -|  214 (~0%)|  428 (~0%)|    -|
    | o loop1      |     -|  -7.30|       11|  110.000|         3|        1|    10|       yes|     -|   -|          -|          -|    -|
    +--------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+

