
*** Running vivado
    with args -log SQR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SQR.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SQR.tcl -notrace
Command: synth_design -top SQR -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8492 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 702.363 ; gain = 239.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SQR' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:13]
INFO: [Synth 8-3491] module 'X' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:4' bound to instance 'X_1' of component 'X' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:66]
INFO: [Synth 8-638] synthesizing module 'X' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:18]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_C' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:39]
INFO: [Synth 8-638] synthesizing module 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:15]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/fulladder.vhd:4' bound to instance 'fu1' of component 'fulladder' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:30]
INFO: [Synth 8-638] synthesizing module 'fulladder' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/fulladder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (1#1) [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/fulladder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CAS' (2#1) [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:15]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_B' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:40]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_A' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:41]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_G' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:43]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_F' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:44]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_E' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:45]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_D' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'X' (3#1) [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:18]
INFO: [Synth 8-3491] module 'X' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:4' bound to instance 'X_2' of component 'X' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:73]
INFO: [Synth 8-3491] module 'Y' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:4' bound to instance 'Y_1' of component 'Y' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Y' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:25]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_I' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:45]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_H' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:46]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_K' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:47]
INFO: [Synth 8-3491] module 'CAS' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/CAS.vhd:4' bound to instance 'CAS_J' of component 'CAS' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Y' (4#1) [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:25]
INFO: [Synth 8-3491] module 'X' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/X.vhd:4' bound to instance 'X_3' of component 'X' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:83]
INFO: [Synth 8-3491] module 'Y' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:4' bound to instance 'Y_2' of component 'Y' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:84]
INFO: [Synth 8-3491] module 'Y' declared at 'D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/Y.vhd:4' bound to instance 'Y_3' of component 'Y' [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'SQR' (5#1) [D:/Darsi/FPGA/HW/S2/HW2/HW2.srcs/sources_1/new/SQR.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 775.230 ; gain = 312.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 775.230 ; gain = 312.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 775.230 ; gain = 312.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 775.230 ; gain = 312.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 99    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module CAS 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1212.914 ; gain = 749.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT5 |     6|
|6     |LUT6 |    24|
|7     |IBUF |    12|
|8     |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1219.461 ; gain = 756.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1266.859 ; gain = 828.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.859 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Darsi/FPGA/HW/S2/HW2/HW2.runs/synth_1/SQR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SQR_utilization_synth.rpt -pb SQR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 12:56:19 2021...
