Running: E:\FPGA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/FPGA/alu/testalu_isim_beh.exe -prj E:/FPGA/alu/testalu_beh.prj work.testalu work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/FPGA/alu/alu.v" into library work
Analyzing Verilog file "E:/FPGA/alu/testalu.v" into library work
Analyzing Verilog file "E:/FPGA/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU
Compiling module testalu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/FPGA/alu/testalu_isim_beh.exe
Fuse Memory Usage: 27216 KB
Fuse CPU Usage: 343 ms
