$date
  Wed Nov 19 17:26:21 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_nbitrightshiftregister $end
$var reg 1 ! i_resetbar $end
$var reg 1 " i_load $end
$var reg 1 # i_enable $end
$var reg 1 $ i_clock $end
$var reg 8 % i_loadvalue[7:0] $end
$var reg 1 & i_shiftin $end
$var reg 8 ' o_value[7:0] $end
$var reg 1 ( o_shiftout $end
$var reg 1 ) sim_done $end
$scope module uut $end
$var reg 1 * i_resetbar $end
$var reg 1 + i_load $end
$var reg 1 , i_enable $end
$var reg 1 - i_clock $end
$var reg 8 . i_loadvalue[7:0] $end
$var reg 1 / i_shiftin $end
$var reg 8 0 o_value[7:0] $end
$var reg 1 1 o_shiftout $end
$var reg 8 2 int_value[7:0] $end
$var reg 8 3 int_notvalue[7:0] $end
$var reg 8 4 int_muxout[7:0] $end
$scope module mux_msb $end
$var reg 1 5 s $end
$var reg 1 6 x0 $end
$var reg 1 7 x1 $end
$var reg 1 8 y $end
$var reg 1 9 not_s $end
$var reg 1 : selx0 $end
$var reg 1 ; selx1 $end
$upscope $end
$scope module ff_msb $end
$var reg 1 < i_resetbar $end
$var reg 1 = i_d $end
$var reg 1 > i_enable $end
$var reg 1 ? i_clock $end
$var reg 1 @ o_q $end
$var reg 1 A o_qbar $end
$var reg 1 B int_q $end
$upscope $end
$scope module gen_shift(0) $end
$scope module mux_bit $end
$var reg 1 C s $end
$var reg 1 D x0 $end
$var reg 1 E x1 $end
$var reg 1 F y $end
$var reg 1 G not_s $end
$var reg 1 H selx0 $end
$var reg 1 I selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 J i_resetbar $end
$var reg 1 K i_d $end
$var reg 1 L i_enable $end
$var reg 1 M i_clock $end
$var reg 1 N o_q $end
$var reg 1 O o_qbar $end
$var reg 1 P int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(1) $end
$scope module mux_bit $end
$var reg 1 Q s $end
$var reg 1 R x0 $end
$var reg 1 S x1 $end
$var reg 1 T y $end
$var reg 1 U not_s $end
$var reg 1 V selx0 $end
$var reg 1 W selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 X i_resetbar $end
$var reg 1 Y i_d $end
$var reg 1 Z i_enable $end
$var reg 1 [ i_clock $end
$var reg 1 \ o_q $end
$var reg 1 ] o_qbar $end
$var reg 1 ^ int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(2) $end
$scope module mux_bit $end
$var reg 1 _ s $end
$var reg 1 ` x0 $end
$var reg 1 a x1 $end
$var reg 1 b y $end
$var reg 1 c not_s $end
$var reg 1 d selx0 $end
$var reg 1 e selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 f i_resetbar $end
$var reg 1 g i_d $end
$var reg 1 h i_enable $end
$var reg 1 i i_clock $end
$var reg 1 j o_q $end
$var reg 1 k o_qbar $end
$var reg 1 l int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(3) $end
$scope module mux_bit $end
$var reg 1 m s $end
$var reg 1 n x0 $end
$var reg 1 o x1 $end
$var reg 1 p y $end
$var reg 1 q not_s $end
$var reg 1 r selx0 $end
$var reg 1 s selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 t i_resetbar $end
$var reg 1 u i_d $end
$var reg 1 v i_enable $end
$var reg 1 w i_clock $end
$var reg 1 x o_q $end
$var reg 1 y o_qbar $end
$var reg 1 z int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(4) $end
$scope module mux_bit $end
$var reg 1 { s $end
$var reg 1 | x0 $end
$var reg 1 } x1 $end
$var reg 1 !" y $end
$var reg 1 "" not_s $end
$var reg 1 #" selx0 $end
$var reg 1 $" selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 %" i_resetbar $end
$var reg 1 &" i_d $end
$var reg 1 '" i_enable $end
$var reg 1 (" i_clock $end
$var reg 1 )" o_q $end
$var reg 1 *" o_qbar $end
$var reg 1 +" int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(5) $end
$scope module mux_bit $end
$var reg 1 ," s $end
$var reg 1 -" x0 $end
$var reg 1 ." x1 $end
$var reg 1 /" y $end
$var reg 1 0" not_s $end
$var reg 1 1" selx0 $end
$var reg 1 2" selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 3" i_resetbar $end
$var reg 1 4" i_d $end
$var reg 1 5" i_enable $end
$var reg 1 6" i_clock $end
$var reg 1 7" o_q $end
$var reg 1 8" o_qbar $end
$var reg 1 9" int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(6) $end
$scope module mux_bit $end
$var reg 1 :" s $end
$var reg 1 ;" x0 $end
$var reg 1 <" x1 $end
$var reg 1 =" y $end
$var reg 1 >" not_s $end
$var reg 1 ?" selx0 $end
$var reg 1 @" selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 A" i_resetbar $end
$var reg 1 B" i_d $end
$var reg 1 C" i_enable $end
$var reg 1 D" i_clock $end
$var reg 1 E" o_q $end
$var reg 1 F" o_qbar $end
$var reg 1 G" int_q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
b00000000 %
0&
b00000000 '
0(
0)
0*
0+
1,
0-
b00000000 .
0/
b00000000 0
01
b00000000 2
b11111111 3
b00000000 4
05
06
07
08
19
0:
0;
0<
0=
1>
0?
0@
1A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
1L
0M
0N
1O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
1Z
0[
0\
1]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
1h
0i
0j
1k
0l
0m
0n
0o
0p
1q
0r
0s
0t
0u
1v
0w
0x
1y
0z
0{
0|
0}
0!"
1""
0#"
0$"
0%"
0&"
1'"
0("
0)"
1*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
15"
06"
07"
18"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
1F"
0G"
#5000000
1$
1-
1?
1M
1[
1i
1w
1("
16"
1D"
#10000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#15000000
1$
1-
1?
1M
1[
1i
1w
1("
16"
1D"
#20000000
1!
0$
1*
0-
1<
0?
1J
0M
1X
0[
1f
0i
1t
0w
1%"
0("
13"
06"
1A"
0D"
#21000000
1"
b10101010 %
1+
b10101010 .
b10101010 4
15
17
18
09
1;
1=
1C
0G
1Q
1S
1T
0U
1W
1Y
1_
0c
1m
1o
1p
0q
1s
1u
1{
0""
1,"
1."
1/"
00"
12"
14"
1:"
0>"
#25000000
1$
b10101010 '
1-
b10101010 0
b10101010 2
b01010101 3
1?
1@
0A
1B
1D
1M
1[
1\
0]
1^
1`
1i
1w
1x
0y
1z
1|
1("
16"
17"
08"
19"
1;"
1D"
#26000000
0"
0+
b01010101 4
05
08
19
0;
0=
0C
1F
1G
1H
1K
0Q
0T
1U
0W
0Y
0_
1b
1c
1d
1g
0m
0p
1q
0s
0u
0{
1!"
1""
1#"
1&"
0,"
0/"
10"
02"
04"
0:"
1="
1>"
1?"
1B"
#30000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#35000000
1$
b01010101 '
1(
1-
b01010101 0
11
b01010101 2
b10101010 3
b00101010 4
1?
0@
1A
0B
0D
0F
0H
0K
1M
1N
0O
1P
1R
1T
1V
1Y
1[
0\
1]
0^
0`
0b
0d
0g
1i
1j
0k
1l
1n
1p
1r
1u
1w
0x
1y
0z
0|
0!"
0#"
0&"
1("
1)"
0*"
1+"
1-"
1/"
11"
14"
16"
07"
18"
09"
0;"
0="
0?"
0B"
1D"
1E"
0F"
1G"
#36000000
#40000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#45000000
1$
b00101010 '
0(
1-
b00101010 0
01
b00101010 2
b11010101 3
b00010101 4
1?
1D
1F
1H
1K
1M
0N
1O
0P
0R
0T
0V
0Y
1[
1\
0]
1^
1`
1b
1d
1g
1i
0j
1k
0l
0n
0p
0r
0u
1w
1x
0y
1z
1|
1!"
1#"
1&"
1("
0)"
1*"
0+"
0-"
0/"
01"
04"
16"
17"
08"
19"
1D"
0E"
1F"
0G"
#46000000
1&
1/
b10010101 4
16
18
1:
1=
#50000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#55000000
1$
b10010101 '
1(
1-
b10010101 0
11
b10010101 2
b01101010 3
b11001010 4
1?
1@
0A
1B
0D
0F
0H
0K
1M
1N
0O
1P
1R
1T
1V
1Y
1[
0\
1]
0^
0`
0b
0d
0g
1i
1j
0k
1l
1n
1p
1r
1u
1w
0x
1y
0z
0|
0!"
0#"
0&"
1("
1)"
0*"
1+"
16"
07"
18"
09"
1;"
1="
1?"
1B"
1D"
#56000000
0#
0&
0,
0/
b01001010 4
06
08
0:
0=
0>
0L
0Z
0h
0v
0'"
05"
0C"
#60000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#65000000
1$
1-
1?
1M
1[
1i
1w
1("
16"
1D"
#70000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#75000000
1$
1-
1?
1M
1[
1i
1w
1("
16"
1D"
#80000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#85000000
1$
1-
1?
1M
1[
1i
1w
1("
16"
1D"
#86000000
1#
1,
1>
1L
1Z
1h
1v
1'"
15"
1C"
#90000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#95000000
1$
b01001010 '
0(
1-
b01001010 0
01
b01001010 2
b10110101 3
b00100101 4
1?
0@
1A
0B
1D
1F
1H
1K
1M
0N
1O
0P
0R
0T
0V
0Y
1[
1\
0]
1^
1`
1b
1d
1g
1i
0j
1k
0l
0n
0p
0r
0u
1w
1x
0y
1z
1("
0)"
1*"
0+"
1-"
1/"
11"
14"
16"
0;"
0="
0?"
0B"
1D"
1E"
0F"
1G"
#96000000
1"
b11111111 %
1+
b11111111 .
b11111111 4
15
18
09
1;
1=
1C
1E
0G
0H
1I
1Q
1T
0U
1W
1Y
1_
1a
0c
0d
1e
1m
1p
0q
1s
1u
1{
1}
1!"
0""
1$"
1&"
1,"
00"
01"
12"
1:"
1<"
1="
0>"
1@"
1B"
#100000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#105000000
1$
b11111111 '
1(
1-
b11111111 0
11
b11111111 2
b00000000 3
1?
1@
0A
1B
1M
1N
0O
1P
1R
1[
1i
1j
0k
1l
1n
1w
1|
1("
1)"
0*"
1+"
16"
17"
08"
19"
1;"
1D"
#106000000
0"
0+
b01111111 4
05
08
19
0;
0=
0C
1F
1G
1H
0I
1K
0Q
1T
1U
1V
0W
1Y
0_
1b
1c
1d
0e
1g
0m
1p
1q
1r
0s
1u
0{
1!"
1""
1#"
0$"
1&"
0,"
1/"
10"
11"
02"
14"
0:"
1="
1>"
1?"
0@"
1B"
#110000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#115000000
1$
b01111111 '
1-
b01111111 0
b01111111 2
b10000000 3
b00111111 4
1?
0@
1A
0B
1M
1[
1i
1w
1("
16"
0;"
0="
0?"
0B"
1D"
#120000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#125000000
1$
b00111111 '
1-
b00111111 0
b00111111 2
b11000000 3
b00011111 4
1?
1M
1[
1i
1w
1("
0-"
0/"
01"
04"
16"
1D"
0E"
1F"
0G"
#130000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#135000000
1$
b00011111 '
1-
b00011111 0
b00011111 2
b11100000 3
b00001111 4
1?
1M
1[
1i
1w
0|
0!"
0#"
0&"
1("
16"
07"
18"
09"
1D"
#140000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#145000000
1$
b00001111 '
1-
b00001111 0
b00001111 2
b11110000 3
b00000111 4
1?
1M
1[
1i
0n
0p
0r
0u
1w
1("
0)"
1*"
0+"
16"
1D"
#150000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#155000000
1$
b00000111 '
1-
b00000111 0
b00000111 2
b11111000 3
b00000011 4
1?
1M
1[
0`
0b
0d
0g
1i
1w
0x
1y
0z
1("
16"
1D"
#160000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#165000000
1$
b00000011 '
1-
b00000011 0
b00000011 2
b11111100 3
b00000001 4
1?
1M
0R
0T
0V
0Y
1[
1i
0j
1k
0l
1w
1("
16"
1D"
#170000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#175000000
1$
b00000001 '
1-
b00000001 0
b00000001 2
b11111110 3
b00000000 4
1?
0D
0F
0H
0K
1M
1[
0\
1]
0^
1i
1w
1("
16"
1D"
#180000000
0$
0-
0?
0M
0[
0i
0w
0("
06"
0D"
#185000000
1$
b00000000 '
0(
1-
b00000000 0
01
b00000000 2
b11111111 3
1?
1M
0N
1O
0P
1[
1i
1w
1("
16"
1D"
#186000000
1)
#190000000
