
---------- Begin Simulation Statistics ----------
final_tick                               807554206940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33006                       # Simulator instruction rate (inst/s)
host_mem_usage                               17072832                       # Number of bytes of host memory used
host_op_rate                                    54987                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3029.75                       # Real time elapsed on the host
host_tick_rate                               94249293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166595613                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.285552                       # Number of seconds simulated
sim_ticks                                285551720750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13517629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13517629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77636.034851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77636.034851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78560.619939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78560.619939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10682679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10682679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 220094277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 220094277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.209722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.209722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2834950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2834950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1903165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1903165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  73201607250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73201607250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.068931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       931785                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       931785                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 69553.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69553.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      2921250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2921250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37944202                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37944202                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76897.146171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76897.146171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77704.855528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77704.855528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     34765560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34765560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 244428498500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 244428498500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.083771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      3178642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3178642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        46470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 243384972750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 243384972750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.082547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      3132172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3132172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data          286                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          286                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   229.250000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          917                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51461831                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51461831                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77245.475832                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77245.475832                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77901.065390                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77901.065390                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     45448239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45448239                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 464522775500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 464522775500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.116855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116855                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      6013592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6013592                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1949635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1949635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 316586580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 316586580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.078970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.078970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4063957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4063957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51461883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51461883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77244.936340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77244.936340                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77900.979122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77900.979122                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     45448249                       # number of overall hits
system.cpu.dcache.overall_hits::total        45448249                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 464522775500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 464522775500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.116856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116856                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      6013634                       # number of overall misses
system.cpu.dcache.overall_misses::total       6013634                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1949635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1949635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 316589501250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 316589501250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.078971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4063999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4063999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data          286                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          286                       # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements                4049989                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1025::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          870                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             11.800336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        415746077                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1023.899328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1025         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4049989                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         415746077                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.899328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47791231                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655738000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks      3214717                       # number of writebacks
system.cpu.dcache.writebacks::total           3214717                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        19731                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        19731                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 12300.472727                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12300.472727                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 11800.472727                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11800.472727                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        12856                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        12856                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     84565750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     84565750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.348436                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.348436                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         6875                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         6875                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     81128250                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     81128250                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.348436                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.348436                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         6875                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         6875                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        19731                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        19731                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 12300.472727                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12300.472727                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 11800.472727                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11800.472727                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        12856                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        12856                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     84565750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     84565750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.348436                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.348436                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         6875                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         6875                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     81128250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     81128250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.348436                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.348436                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         6875                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         6875                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        19731                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        19731                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 12300.472727                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12300.472727                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 11800.472727                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11800.472727                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        12856                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        12856                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     84565750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     84565750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.348436                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.348436                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         6875                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         6875                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     81128250                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     81128250                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.348436                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.348436                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         6875                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         6875                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         6818                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            3                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4           11                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     2.833358                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        46337                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.883911                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.992744                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.992744                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         6859                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        46337                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.883911                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        19434                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655602000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8777360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8777360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37257.026851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37257.026851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37420.451800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37420.451800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8755871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8755871                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    800616250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    800616250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002448                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002448                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        21489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21489                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         4933                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4933                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    619533000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    619533000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        16556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16556                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8777360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8777360                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37257.026851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37257.026851                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37420.451800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37420.451800                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8755871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8755871                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    800616250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    800616250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002448                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002448                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        21489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21489                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         4933                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4933                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    619533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    619533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        16556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8777360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8777360                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37257.026851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37257.026851                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37420.451800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37420.451800                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8755871                       # number of overall hits
system.cpu.icache.overall_hits::total         8755871                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    800616250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    800616250                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002448                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002448                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        21489                       # number of overall misses
system.cpu.icache.overall_misses::total         21489                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         4933                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4933                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    619533000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    619533000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        16556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16556                       # number of overall MSHR misses
system.cpu.icache.replacements                  16044                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            301.264959                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         35125996                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   501.879394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.980233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             16044                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          35125996                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           501.879394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4833495                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655596000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        16044                       # number of writebacks
system.cpu.icache.writebacks::total             16044                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          386                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          386                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 39983.490566                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 39983.490566                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 39483.490566                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 39483.490566                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          280                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          280                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      4238250                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      4238250                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.274611                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.274611                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker          106                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total          106                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      4185250                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4185250                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.274611                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.274611                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker          106                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          386                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          386                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 39983.490566                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 39983.490566                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 39483.490566                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 39483.490566                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          280                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          280                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      4238250                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      4238250                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.274611                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.274611                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker          106                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total          106                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4185250                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4185250                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.274611                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.274611                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker          106                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          386                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          386                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 39983.490566                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 39983.490566                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 39483.490566                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 39483.490566                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          280                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          280                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      4238250                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      4238250                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.274611                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.274611                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker          106                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total          106                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4185250                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4185250                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.274611                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.274611                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker          106                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           90                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     3.888889                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          878                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    15.317071                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.957317                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.957317                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           90                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          878                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    15.317071                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          350                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655307000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks         1058                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total         1058                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        16556                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        16556                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 58768.753843                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 58768.753843                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 58768.753843                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 58768.753843                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6798                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6798                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    573465500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    573465500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.589394                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.589394                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         9758                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         9758                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    573465500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    573465500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.589394                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.589394                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         9758                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         9758                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data      3119207                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total      3119207                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 76523.775515                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76523.775515                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76523.775515                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 76523.775515                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data          284                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total          284                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data 238671763500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 238671763500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.999909                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.999909                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data      3118923                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total      3118923                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data 238671763500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 238671763500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999909                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.999909                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data      3118923                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total      3118923                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         6828                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker          106                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       931806                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total       938740                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 35441.814294                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 68710.526316                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77302.832177                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77228.655614                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 35441.814294                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 68710.526316                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77302.832177                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77228.655614                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         5191                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           49                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data         3068                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         8308                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     58018250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3916500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data  71794077750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  71856012500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.239748                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.537736                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.996707                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.991150                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker         1637                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           57                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data       928738                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       930432                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     58018250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3916500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  71794077750                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  71856012500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.239748                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.537736                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.996707                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.991150                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker         1637                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           57                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data       928738                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       930432                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data        13090                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total        13090                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 12662.698413                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12662.698413                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 14821.428571                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14821.428571                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data        13027                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total        13027                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       797750                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       797750                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.004813                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.004813                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           63                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           63                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       933750                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       933750                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.004813                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.004813                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           63                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           63                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data          286                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total          286                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        16044                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        16044                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        16044                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        16044                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3214718                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3214718                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3214718                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3214718                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         6828                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker          106                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        16556                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      4051013                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4074503                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 35441.814294                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 68710.526316                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 58768.753843                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 76702.530486                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 76642.665898                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 35441.814294                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 68710.526316                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 58768.753843                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 76702.530486                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 76642.665898                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         5191                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           49                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6798                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data         3352                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total           15390                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     58018250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      3916500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    573465500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data 310465841250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 311101241500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.239748                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.537736                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.589394                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.999173                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.996223                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker         1637                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           57                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         9758                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      4047661                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       4059113                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     58018250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      3916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    573465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data 310465841250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 311101241500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.239748                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.537736                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.589394                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.999173                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.996223                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker         1637                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           57                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         9758                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data      4047661                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      4059113                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         6828                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker          106                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        16556                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      4051013                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4074503                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 35441.814294                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 68710.526316                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 58768.753843                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 76702.530486                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 76642.665898                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 35441.814294                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 68710.526316                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 58768.753843                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 76702.530486                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 76642.665898                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         5191                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           49                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6798                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data         3352                       # number of overall hits
system.cpu.l2cache.overall_hits::total          15390                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     58018250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      3916500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    573465500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data 310465841250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 311101241500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.239748                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.537736                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.589394                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.999173                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.996223                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker         1637                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           57                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         9758                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      4047661                       # number of overall misses
system.cpu.l2cache.overall_misses::total      4059113                       # number of overall misses
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     58018250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      3916500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    573465500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data 310465841250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 311101241500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.239748                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.537736                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.589394                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.999173                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.996223                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker         1637                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           57                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         9758                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data      4047661                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4059113                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data          286                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total          286                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements               4069055                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1025::0          111                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1          917                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2         3068                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.003145                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69346359                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     9.409409                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     1.099292                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.037689                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     6.256813                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4077.633005                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.002297                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000268                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000009                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.001528                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.995516                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1025         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4069055                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69346359                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.436209                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            8150906                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655306500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks      3228643                       # number of writebacks
system.cpu.l2cache.writebacks::total          3228643                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           118731                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        49156                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12178767                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          302                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        20521                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12248746                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      2086400                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    465007864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       437056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          467538104                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3655686399                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy      14841015                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    4048072706                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         93693                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       5565108                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             206638528                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples      8162779                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.002895                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.054628                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0            8139548     99.72%     99.72% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              22832      0.28%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                399      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        8162779                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests         1562                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          344                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4085937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        21378                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8160581                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        21722                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     4074900                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp        955343                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq           286                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp          286                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6443398                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        16044                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1688352                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq        13090                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp        13090                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq      3119207                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp      3119207                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        16556                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq       938787                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         4976                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4976                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.ReadExReq_accesses::.switch_cpus.data      3118923                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           3118923                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 74952.166944                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 74952.166944                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74952.166944                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74952.166944                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data         8736                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  8736                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data 233115255250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  233115255250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.997199                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997199                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data      3110187                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             3110187                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data 233115255250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 233115255250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997199                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997199                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data      3110187                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        3110187                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker         1637                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           57                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         9758                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data       928738                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        940190                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 78985.185185                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 73514.705882                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 68815.948943                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79216.873678                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79125.454220                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 78985.185185                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 73514.705882                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 68815.916839                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79216.873678                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 79125.453939                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker         1097                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            6                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst         2002                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data        50124                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             53229                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     42652000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3749250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    533736500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data  69601054250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  70181192000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.329872                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.894737                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.794835                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.946030                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.943385                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          540                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           51                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         7756                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data       878614                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          886961                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     42652000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3749250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    533736251                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  69601054250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  70181191751                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.329872                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.894737                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.794835                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.946030                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.943385                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          540                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           51                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         7756                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data       878614                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       886961                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               63                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data 15146.739130                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 15146.739130                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 15146.739130                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 15146.739130                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data           17                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       696750                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       696750                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.730159                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.730159                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           46                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       696750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       696750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.730159                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.730159                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           46                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data          286                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total          286                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3228643                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3228643                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3228643                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3228643                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.switch_cpus.dtb.walker         1637                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           57                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         9758                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data      4047661                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4059113                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 78985.185185                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 73514.705882                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 68815.948943                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 75891.554755                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 75878.212978                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 78985.185185                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 73514.705882                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 68815.916839                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 75891.554755                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 75878.212916                       # average overall mshr miss latency
system.l3.demand_hits::.switch_cpus.dtb.walker         1097                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            6                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst         2002                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data        58860                       # number of demand (read+write) hits
system.l3.demand_hits::total                    61965                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     42652000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      3749250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    533736500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data 302716309500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     303296447250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.329872                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.894737                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.794835                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.985458                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.984734                       # miss rate for demand accesses
system.l3.demand_misses::.switch_cpus.dtb.walker          540                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           51                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         7756                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data      3988801                       # number of demand (read+write) misses
system.l3.demand_misses::total                3997148                       # number of demand (read+write) misses
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     42652000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      3749250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    533736251                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data 302716309500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 303296447001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.329872                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.894737                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.794835                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.985458                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.984734                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          540                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           51                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         7756                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data      3988801                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           3997148                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.switch_cpus.dtb.walker         1637                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           57                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         9758                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data      4047661                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4059113                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 78985.185185                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 73514.705882                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 68815.948943                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 75891.554755                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 75878.212978                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 78985.185185                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 73514.705882                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 68815.916839                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 75891.554755                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 75878.212916                       # average overall mshr miss latency
system.l3.overall_hits::.switch_cpus.dtb.walker         1097                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            6                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst         2002                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data        58860                       # number of overall hits
system.l3.overall_hits::total                   61965                       # number of overall hits
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     42652000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      3749250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    533736500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data 302716309500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    303296447250                       # number of overall miss cycles
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.329872                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.894737                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.794835                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.985458                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.984734                       # miss rate for overall accesses
system.l3.overall_misses::.switch_cpus.dtb.walker          540                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           51                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         7756                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data      3988801                       # number of overall misses
system.l3.overall_misses::total               3997148                       # number of overall misses
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     42652000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      3749250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    533736251                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data 302716309500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 303296447001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.329872                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.894737                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.794835                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.985458                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.984734                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          540                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           51                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         7756                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data      3988801                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          3997148                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data          286                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total          286                       # number of overall MSHR uncacheable misses
system.l3.replacements                        3964501                       # number of replacements
system.l3.tags.age_task_id_blocks_1025::0          111                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1          917                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2         9118                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3        22499                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::4          123                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.021510                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                133810405                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       1.464173                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     7.021899                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.379442                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    69.208407                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 32588.348149                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000045                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000214                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.002112                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.994517                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.996900                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1025         32768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   3964501                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 133810405                       # Number of tag accesses
system.l3.tags.tagsinuse                 32666.422070                       # Cycle average of tags in use
system.l3.tags.total_refs                     8014280                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks             3158359                       # number of writebacks
system.l3.writebacks::total                   3158359                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                  25713427.71                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               32749.20                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      7362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      1917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    15257.20                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        2.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     2.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.23                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     33.71                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      1650027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         1650027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        29361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker          224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      1650027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data       630022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              2309634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks        166751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        29361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker          224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      1650027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data       630022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             2476385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks        166751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              166751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         4941                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   121.899211                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    92.933893                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   133.740435                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3340     67.60%     67.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1012     20.48%     88.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          329      6.66%     94.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          139      2.81%     97.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           38      0.77%     98.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           22      0.45%     98.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           16      0.32%     99.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           12      0.24%     99.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           33      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         4941                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                602304                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                 659520                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  57216                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               47616                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       471168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       471168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         8384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       471168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       179904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            659520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        47616                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          47616                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          131                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            1                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         7362                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         2811                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     34185.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     17492.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     30839.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     27274.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         8384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       471168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       122688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 29360.705577187455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 224.127523489981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1650026.827933236957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 429652.462530292745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      4478338                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker        17492                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    227039212                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data     76667685                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks          744                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                  692                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              92717                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          131                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         7362                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         2811                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              10305                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          744                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               744                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   47.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0              372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              183                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              203                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              133                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               75                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               80                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              203                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              314                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             361                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             449                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             267                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             237                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20             394                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             411                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             163                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23             114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             236                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             607                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            1075                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27             447                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             228                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29             537                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30             667                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000812972                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   6764                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   2145                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    408                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     81                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    10305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                10305                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      10305                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                47.50                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                    4470                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   894                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                  31357452                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                 284107662750                       # Total gap between requests
system.mem_ctrls0.totMemAccLat              308202727                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                   143585515                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     744                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 744                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       744                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        6839226480.697007                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            3229467.696000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           420.680268                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE 270584328000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF  12836250000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2131132750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        88480040685.268509                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            5701252.586400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           10774120.627200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        24787002281.570923                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          120125974288.378128                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        6957778950.733199                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4475409.120000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           420.835826                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE 270333287410                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF  12836250000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2382173340                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        88398197355.700439                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7900818.408000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           15039333.859200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        24787002281.570923                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          120170394149.323776                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     39968.28                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               38175.77                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3157614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3985917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    20683.77                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                      893.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   893.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.32                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                      707.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   707.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     57.29                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        8.34                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.65                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   3.68                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        88306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           88306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker        91668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        11206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst        88306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    893370067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            893561248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     707708206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker        91668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        11206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        88306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    893370067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1601269454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     707708206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           707708206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples      1593741                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   286.894375                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   147.047952                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   343.522015                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       965326     60.57%     60.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        78677      4.94%     65.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        71139      4.46%     69.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       101827      6.39%     76.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        84466      5.30%     81.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        37415      2.35%     84.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        30803      1.93%     85.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        23670      1.49%     87.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       200418     12.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1593741                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             255153280                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              255157952                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                   4672                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              202083712                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           202087296                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        26176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst        25216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    255103360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         255157952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    202087296                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      202087296                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          409                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst          394                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3985990                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     43347.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     36120.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     38238.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38174.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        26176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst        25216                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    255098688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 91668.157107402047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 11206.376174499028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 88306.244255052341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 893353706.046612858772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     17728956                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      1806042                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst     15066094                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 152163418304                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3157614                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5067968.86                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    202083712                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 707695654.815976023674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 16002689438083                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       191596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState           10657900                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2968187                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       191596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          409                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           50                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst          394                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3985990                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3986843                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3157614                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3157614                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   77.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           122241                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           123919                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           124329                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           124221                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           123878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           124755                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           125281                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           124620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           125080                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           124990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          125033                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          124721                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          124834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          124762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          124413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          124641                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          124764                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          124840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          124715                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          126080                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          125312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          124861                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          124979                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          124733                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          124948                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          125008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          124146                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          124768                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          124059                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          123742                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          123951                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          124146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            96200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            98259                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98437                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            98529                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98228                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            98765                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            98864                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            98949                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99363                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99307                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           99028                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           98785                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           98811                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           98760                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           98838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           98840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19           99723                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99091                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           98894                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           98734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99000                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           98904                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98536                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98541                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98307                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98409                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98563                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000496421652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       191596                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     20.808169                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    73.470694                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       191594    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::31232-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       191596                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                3132952                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 819422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22453                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10236                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   1573                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    127                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  3986843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3986843                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    3986843                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                69.67                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 2777440                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                    73                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               13283917640                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                 285551648250                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           152198019396                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                 82461438556                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       191596                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.480292                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.457957                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.878187                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          146524     76.48%     76.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             706      0.37%     76.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           42104     21.98%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2017      1.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             193      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       191596                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 43936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 45227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                183299                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                189631                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                190845                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                192129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                192155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                192720                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                192533                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                192741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                194245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                193582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                193721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                193146                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                191945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                191887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                191939                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                191662                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                   200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3157614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3157614                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3157614                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               87.82                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2773142                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        111774919275.145355                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            1237848262.560030                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           578.557337                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE  45406896613                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF  12836250000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT 227308564137                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        16039638681.156319                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            2185272773.107209                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           5463088082.322578                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        24787002281.570923                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          165208043130.882019                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3720273775.008176                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        110017059648.365982                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            1247400999.936018                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           576.804875                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE  49529347588                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF  12836250000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT 223186113162                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        17253212001.578529                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            2202134275.807222                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5472232918.924257                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        24787002281.570923                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          164707624496.430267                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3728582370.240145                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port        30336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     11927721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     11958629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11958629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio         1144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port       707136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    457245248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    457953528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               457953528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              673500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy            30682240                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         25144786317                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy        21612850785                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3997480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3997480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3997480                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3963925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7960909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             886961                       # Transaction distribution
system.membus.trans_dist::WriteReq                286                       # Transaction distribution
system.membus.trans_dist::WriteResp               286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3158358                       # Transaction distribution
system.membus.trans_dist::CleanEvict           805357                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               46                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3110187                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3110187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        886961                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     16610088                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          138                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        75074                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18843095                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      5009914                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     16610088                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11600174                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19118136                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      4061597                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     14465269                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      2316638                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     16210228                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          959                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           52                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0       514945                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       843546                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6      1897550                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9       232448                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10        87382                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       296737                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12        16741                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13       406887                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14        11252                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15        58977                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16         7803                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17         2978                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         3568                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19        19386                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20         8669                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         2696                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         4556                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24         9160                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26        18185                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        19879                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        15973                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect         4157                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit          365                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong         1017                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     14040614                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong         1058                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2       112433                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6      1169788                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       160337                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10      1738610                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       328264                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12        29208                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13       322658                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14        13650                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15       414894                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16         8346                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17         8597                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18        58040                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19         4290                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         6966                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         9618                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22        17477                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24         9040                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26         7913                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        22623                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        14264                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        22302                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      4471180                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit          509                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong         2964                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          127472                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        61251                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96814063                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52863664                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        75752                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18682119                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1134911                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        12063                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1909496                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166595613                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1140976032                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.146011                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.710015                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1068987518     93.69%     93.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     37062877      3.25%     96.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10164737      0.89%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6042089      0.53%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9066205      0.79%     99.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6468373      0.57%     99.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       954232      0.08%     99.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1095090      0.10%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1134911      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1140976032                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                352                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        77625                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166473973                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19800033                       # Number of loads committed
system.switch_cpus.commit.membars                1354                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        73965      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108720633     65.26%     65.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        41110      0.02%     65.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        15221      0.01%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           32      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           64      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19799905     11.89%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37944427     22.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          128      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166595613                       # Class of committed instruction
system.switch_cpus.commit.refs               57744588                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166595613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      11.422068                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                11.422068                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1112203632                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      169280557                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7725370                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2284604                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          84281                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19005767                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19961686                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  3797                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38023515                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3135                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19118136                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8777360                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            1113806546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         35277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101745002                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes              15                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles       388750                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        56388                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          168562                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4765                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.016738                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26962928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5137386                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.089078                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1141303658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.149385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.009666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1112649326     97.49%     97.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1854553      0.16%     97.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2413486      0.21%     97.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2578291      0.23%     98.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1225973      0.11%     98.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2497767      0.22%     98.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2309616      0.20%     98.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1370241      0.12%     98.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14404405      1.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1141303658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               256                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              216                       # number of floating regfile writes
system.switch_cpus.idleCycles                  903185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        93727                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18779922                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.146827                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57979635                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38021745                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4969417                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20064182                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        19379                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        82725                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38117324                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    168507510                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19957890                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        96050                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     167706418                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          35415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     577763464                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          84281                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     577901261                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6437687                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8755                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2231                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       264149                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       172768                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8755                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        87886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          98660276                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             167631247                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.780265                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          76981166                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.146761                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              167642265                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        249833097                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110807979                       # number of integer regfile writes
system.switch_cpus.ipc                       0.087550                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.087550                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        96485      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109634439     65.33%     65.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        43584      0.03%     65.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         17833      0.01%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           32      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           64      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19980441     11.91%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38036188     22.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          128      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          192      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167809386                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             505                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          937                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          416                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          542                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               78502                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000468                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           25782     32.84%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           8535     10.87%     43.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         44096     56.17%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           32      0.04%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           57      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167790898                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1477008368                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    167630831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    170427540                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          168482500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167809386                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        25010                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1911888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8374                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        12947                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2796012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1141303658                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.147033                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.675401                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1069418746     93.70%     93.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     28788918      2.52%     96.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     17634008      1.55%     97.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8255595      0.72%     98.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9353045      0.82%     99.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5675237      0.50%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2078662      0.18%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        70246      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        29201      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1141303658                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.146917                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8778594                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   154                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       151212                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        52060                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20064182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38117324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95559919                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          12745                       # number of misc regfile writes
system.switch_cpus.numCycles               1142206843                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       584010056                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162668166                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1008355                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14793362                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         16497                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     445910536                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      168928871                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    165230365                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14171344                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      521696171                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          84281                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     526668810                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2562183                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          300                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    252140545                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      1575801                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        17272                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         120688503                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        17463                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1308340901                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           337340148                       # The number of ROB writes
system.switch_cpus.timesIdled                    7953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12173069                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466417528                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3644409266                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4039752688                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 202134976                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          8023963                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000723                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.026871                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                8018165     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5798      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            8023963                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4054610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         5798                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8113321                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           5798                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         3964501                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp            940190                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq               286                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp              286                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6387002                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1631644                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              63                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             63                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          3118923                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         3118923                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       940190                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF 285551720750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   285551710750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807554206940000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------