
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 11.53 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'six_step' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
go libraries
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/sixstep/src/ntt.cpp /home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 11.49 seconds, memory usage 1708004kB, peak memory usage 1839076kB (SOL-9)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/sixstep/src/ntt.cpp /home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'six_step' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'six_step.v2': elapsed time 8.76 seconds, memory usage 1642980kB, peak memory usage 1708516kB (SOL-9)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/sixstep/src/ntt.cpp /home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
six_step.v2
# Info: Branching solution 'six_step.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'six_step.v2' (SOL-8)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'six_step' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 8.92 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/sixstep/src/ntt.cpp /home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'six_step' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: no suitable conversion function from "ac_int<96, false>" to "size_t" exists (CRD-413)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/sixstep/src/ntt.cpp /home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'six_step' (CIN-6)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp" (CRD-413)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 7.51 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
go compile
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# Warning: last line of file ends without a newline (CRD-1)
# Error: go analyze: Failed analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
option set Input/CppStandard c++11
go compile
option set Input/TargetPlatform x86_64
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
solution file add ./src/utils.cpp
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution file add ./src/ntt.cpp
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.08 seconds, memory usage 1314188kB, peak memory usage 1314188kB (SOL-9)
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
go compile
c++11
Moving session transcript to file "/home/jd4691/research/NTT_CPU/sixstep/catapult.log"
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/sixstep/src/ntt.cpp /home/jd4691/research/NTT_CPU/sixstep/src/utils.cpp (CIN-69)
/INPUTFILES/2

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'six_step.v4': elapsed time 8.13 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 326, Real ops = 110, Vars = 75 (SOL-21)
Synthesizing routine 'six_step' (CIN-13)
Found top design routine 'six_step' specified by directive (CIN-52)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'six_step' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'six_step.v4' (SOL-8)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator*<20, false>' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'operator<=<20, false>' (CIN-14)
Inlining routine 'operator*<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Loop '/six_step/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Loop '/six_step/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator<<20, false>' (CIN-14)
Loop '/six_step/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator<<20, false>' (CIN-14)
Loop '/six_step/core/S5_INNER_LOOP' iterated at most 16 times. (LOOP-2)
Loop '/six_step/core/S5_GROUP_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/six_step/core/S2_INNER_LOOP' iterated at most 16 times. (LOOP-2)
Loop '/six_step/core/S2_GROUP_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/six_step/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/six_step/core/S2_OUTER_LOOP' iterated at most 5 times. (LOOP-2)
Loop '/six_step/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/six_step/core/S5_OUTER_LOOP' iterated at most 5 times. (LOOP-2)
Loop '/six_step/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/six_step/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator<=<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
INOUT port 'tw' is only used as an input. (OPT-10)
INOUT port 'revArr' is only used as an input. (OPT-10)
Inlining routine 'operator*<20, false>' (CIN-14)
Inlining routine 'operator<<20, false>' (CIN-14)
Optimizing block '/six_step' ... (CIN-4)
Design 'six_step' was read (SOL-1)
Inlining routine 'operator*<20, false>' (CIN-14)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
INOUT port 'tw_h' is only used as an input. (OPT-10)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/sixstep/Catapult/six_step.v4/CDesignChecker/design_checker.sh'

# Messages from "go libraries"

# Info: Completed transformation 'libraries' on solution 'six_step.v4': elapsed time 0.43 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 326, Real ops = 110, Vars = 75 (SOL-21)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'six_step.v4' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 326, Real ops = 110, Vars = 75 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'six_step.v4': elapsed time 0.35 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
go assembly
# Info: Starting transformation 'assembly' on solution 'six_step.v4' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 340, Real ops = 110, Vars = 82 (SOL-21)
# Info: Completed transformation 'loops' on solution 'six_step.v10': elapsed time 0.09 seconds, memory usage 1904096kB, peak memory usage 1904612kB (SOL-9)
Loop '/six_step/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_INNER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
Loop '/six_step/core/S2_GROUP_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/S5_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/S2_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/x:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
Loop '/six_step/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
Loop '/six_step/core/S5_GROUP_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
Loop '/six_step/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_INNER_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/sixstep/Catapult/six_step.v10/CDesignChecker/design_checker.sh'
# Info: Branching solution 'six_step.v10' at state 'assembly' (PRJ-2)
CU_DESIGN sid10 ADD {} {VERSION v10 SID sid10 BRANCH_SID sid9 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/sixstep/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name six_step}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/six_step/core/main' is left rolled. (LOOP-4)
/six_step/core/S5_INNER_LOOP/PIPELINE_INIT_INTERVAL 3
directive set /six_step/core/S5_INNER_LOOP -PIPELINE_INIT_INTERVAL 3
# Info: Starting transformation 'loops' on solution 'six_step.v10' (SOL-8)
go allocate
/six_step/core/yy:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
/six_step/core/S2_INNER_LOOP/PIPELINE_INIT_INTERVAL 3
directive set /six_step/core/S2_INNER_LOOP -PIPELINE_INIT_INTERVAL 3
CU_DIRECTIVE sid10 SET /six_step/core/xx:rsc {BLOCK_SIZE 32}: Race condition
Loop '/six_step/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
Loop '/six_step/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid10 SET /six_step/x:rsc {BLOCK_SIZE 32}: Race condition
Loop '/six_step/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 340, Real ops = 110, Vars = 82 (SOL-21)
# Info: Completed transformation 'loops' on solution 'six_step.v9': elapsed time 0.07 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
# Info: Branching solution 'six_step.v9' at state 'assembly' (PRJ-2)
CU_DIRECTIVE sid9 SET /six_step/core/S2_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/six_step/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'six_step.v9' (SOL-8)
CU_DESIGN sid9 ADD {} {VERSION v9 SID sid9 BRANCH_SID sid8 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/sixstep/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name six_step}: Race condition
Loop '/six_step/core/S2_GROUP_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid9 SET /six_step/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
directive set /six_step/core/S5_GROUP_LOOP -PIPELINE_INIT_INTERVAL 0
/six_step/core/S2_GROUP_LOOP/PIPELINE_INIT_INTERVAL 0
go allocate
/six_step/core/S5_GROUP_LOOP/PIPELINE_INIT_INTERVAL 0
Loop '/six_step/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_GROUP_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/main' is left rolled. (LOOP-4)
Loop '/six_step/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/sixstep/Catapult/six_step.v9/CDesignChecker/design_checker.sh'
CU_DIRECTIVE sid9 SET /six_step/x:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid9 SET /six_step/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
CU_DIRECTIVE sid9 SET /six_step/core/S5_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
CU_DIRECTIVE sid9 SET /six_step/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
CU_DIRECTIVE sid9 SET /six_step/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid9 SET /six_step/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid9 SET /six_step/x:rsc {BLOCK_SIZE 32}: Race condition
CU_DIRECTIVE sid9 SET /six_step/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
CU_DIRECTIVE sid9 SET /six_step/core/xx:rsc {BLOCK_SIZE 32}: Race condition
# Info: Design complexity at end of 'loops': Total ops = 340, Real ops = 110, Vars = 82 (SOL-21)
# Info: Completed transformation 'loops' on solution 'six_step.v7': elapsed time 0.11 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
Loop '/six_step/core/S2_GROUP_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/main' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/sixstep/Catapult/six_step.v7/CDesignChecker/design_checker.sh'
# Info: Branching solution 'six_step.v7' at state 'assembly' (PRJ-2)
CU_DESIGN sid7 ADD {} {VERSION v7 SID sid7 BRANCH_SID sid6 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/sixstep/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name six_step}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'loops' on solution 'six_step.v7' (SOL-8)
go allocate
Loop '/six_step/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
/six_step/core/S2_GROUP_LOOP/PIPELINE_INIT_INTERVAL 2
/six_step/core/S5_GROUP_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /six_step/core/S5_GROUP_LOOP -PIPELINE_INIT_INTERVAL 2
CU_DIRECTIVE sid7 SET /six_step/core/xx:rsc {BLOCK_SIZE 32}: Race condition
CU_DIRECTIVE sid7 SET /six_step/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
CU_DIRECTIVE sid7 SET /six_step/x:rsc {BLOCK_SIZE 32}: Race condition
CU_DIRECTIVE sid7 SET /six_step/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid7 SET /six_step/core/S5_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
CU_DIRECTIVE sid7 SET /six_step/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
CU_DIRECTIVE sid7 SET /six_step/core/S2_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
CU_DIRECTIVE sid7 SET /six_step/x:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid7 SET /six_step/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
CU_DIRECTIVE sid7 SET /six_step/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
Loop '/six_step/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid7 SET /six_step/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_GROUP_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_INNER_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 340, Real ops = 110, Vars = 82 (SOL-21)
# Info: Completed transformation 'loops' on solution 'six_step.v6': elapsed time 0.10 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/sixstep/Catapult/six_step.v6/CDesignChecker/design_checker.sh'
CU_DIRECTIVE sid6 SET /six_step/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# Info: Branching solution 'six_step.v6' at state 'assembly' (PRJ-2)
CU_DIRECTIVE sid6 SET /six_step/core/S5_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
CU_DIRECTIVE sid6 SET /six_step/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
CU_DESIGN sid6 ADD {} {VERSION v6 SID sid6 BRANCH_SID sid5 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/sixstep/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name six_step}: Race condition
CU_DIRECTIVE sid6 SET /six_step/core/S2_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
CU_DIRECTIVE sid6 SET /six_step/x:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid6 SET /six_step/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
Loop '/six_step/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid6 SET /six_step/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
Loop '/six_step/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_INNER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid6 SET /six_step/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S2_GROUP_LOOP' is left rolled. (LOOP-4)
/six_step/core/xx:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# Info: Starting transformation 'loops' on solution 'six_step.v6' (SOL-8)
go allocate
Loop '/six_step/core/S5_GROUP_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/main' is left rolled. (LOOP-4)
CU_DIRECTIVE sid6 SET /six_step/core/xx:rsc {BLOCK_SIZE 32}: Race condition
Loop '/six_step/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid6 SET /six_step/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
Loop '/six_step/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid6 SET /six_step/x:rsc {BLOCK_SIZE 32}: Race condition
Loop '/six_step/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 340, Real ops = 110, Vars = 82 (SOL-21)
# Info: Completed transformation 'loops' on solution 'six_step.v5': elapsed time 0.12 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
Loop '/six_step/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid5 SET /six_step/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
Loop '/six_step/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid5 SET /six_step/core/S5_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid5 SET /six_step/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid5 SET /six_step/core/S2_INNER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S5_GROUP_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid5 SET /six_step/x:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
Loop '/six_step/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid5 SET /six_step/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
CU_DIRECTIVE sid5 SET /six_step/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid5 SET /six_step/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
Loop '/six_step/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/sixstep/Catapult/six_step.v5/CDesignChecker/design_checker.sh'
# Info: Branching solution 'six_step.v5' at state 'assembly' (PRJ-2)
Loop '/six_step/core/main' is left rolled. (LOOP-4)
CU_DESIGN sid5 ADD {} {VERSION v5 SID sid5 BRANCH_SID sid4 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/sixstep/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name six_step}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/six_step/core/S5_INNER_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /six_step/core/S5_INNER_LOOP -PIPELINE_INIT_INTERVAL 0
/six_step/core/S5_GROUP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /six_step/core/S5_GROUP_LOOP -PIPELINE_INIT_INTERVAL 1
/six_step/core/S2_INNER_LOOP/PIPELINE_INIT_INTERVAL 0
/six_step/core/S2_GROUP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /six_step/core/S2_GROUP_LOOP -PIPELINE_INIT_INTERVAL 1
Loop '/six_step/core/S2_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_GROUP_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid5 SET /six_step/core/xx:rsc {BLOCK_SIZE 32}: Race condition
Loop '/six_step/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'six_step.v5' (SOL-8)
CU_DIRECTIVE sid5 SET /six_step/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL}: Race condition
CU_DIRECTIVE sid5 SET /six_step/x:rsc {BLOCK_SIZE 32}: Race condition
go allocate
Loop '/six_step/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 340, Real ops = 110, Vars = 82 (SOL-21)
# Info: Completed transformation 'loops' on solution 'six_step.v4': elapsed time 0.14 seconds, memory usage 1839076kB, peak memory usage 1904612kB (SOL-9)
Loop '/six_step/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'six_step.v4' (SOL-8)
Loop '/six_step/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
go allocate
Loop '/six_step/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/main' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S5_GROUP_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_INNER_LOOP' is left rolled. (LOOP-4)
Loop '/six_step/core/S2_GROUP_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 2118, Real ops = 110, Vars = 212 (SOL-21)
# Info: Completed transformation 'memories' on solution 'six_step.v10': elapsed time 4.18 seconds, memory usage 1969648kB, peak memory usage 1969648kB (SOL-9)
Memory Resource '/six_step/x:rsc(29)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(28)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(31)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(30)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(25)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(24)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(27)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(26)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/six_step/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/six_step/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
I/O-Port Resource '/six_step/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/six_step/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
Memory Resource '/six_step/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/six_step/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'six_step.v10' (SOL-8)
Memory Resource '/six_step/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(13)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(12)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(15)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(14)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(9)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(8)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(11)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(10)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(21)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(20)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(23)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(22)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(17)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(16)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(19)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(18)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/six_step/x:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/six_step/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(5)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(4)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(7)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(6)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(1)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(0)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(3)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/x:rsc(2)(0)' (from var: x) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/six_step/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/six_step/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/six_step/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 2118, Real ops = 110, Vars = 212 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'six_step.v10': elapsed time 0.38 seconds, memory usage 1969648kB, peak memory usage 1969648kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'six_step.v10' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 6802, Real ops = 920, Vars = 702 (SOL-21)
# Info: Completed transformation 'architect' on solution 'six_step.v10': elapsed time 18.92 seconds, memory usage 1969648kB, peak memory usage 1969648kB (SOL-9)
Design 'six_step' contains '920' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'six_step.v10' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 6802, Real ops = 920, Vars = 702 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'six_step.v10': elapsed time 32.16 seconds, memory usage 2035184kB, peak memory usage 2035184kB (SOL-9)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Info: Starting transformation 'allocate' on solution 'six_step.v10' (SOL-8)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/six_step/core' (CRAAS-1)
Netlist written to file 'schedule.gnt' (NET-4)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Final schedule of SEQUENTIAL '/six_step/core': Latency = 18031, Area (Datapath, Register, Total) = 13224.97, 0.00, 13224.97 (CRAAS-12)
# Info: Optimized LOOP '/six_step/core/S2_INNER_LOOP': Latency = 18105, Area (Datapath, Register, Total) = 13831.97, 0.00, 13831.97 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'six_step.v10': elapsed time 22.40 seconds, memory usage 2035184kB, peak memory usage 2035184kB (SOL-15)
Prescheduled LOOP '/six_step/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/S5_INNER_LOOP' (16 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/six_step/core/S2_INNER_LOOP' (16 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/S34_OUTER_LOOP:for' (13 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/six_step/core' (total length 90593 c-steps) (SCHD-8)
Prescheduled LOOP '/six_step/core/core:rlp' (0 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/six_step/core': Latency = 18021, Area (Datapath, Register, Total) = 18381.97, 0.00, 18381.97 (CRAAS-11)
Prescheduled LOOP '/six_step/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/six_step/core/S1_OUTER_LOOP' (6 c-steps) (SCHD-7)
