subject
rams
roms
ale
latches
steve
pope
writes
article
j
pethybridge
writes
hello
asked
year
ago
still
looking
getting
sick
use
hc
jeff
use
damned
sure
oddball
latched
memory
chips
really
want
use
sorry
im
pedantic
design
circuit
using
reasonably
available
parts
move
important
problems
looking
series
chips
wsi
psdxx
series
mega
address
decoding
logic
various
rom
sizes
upto
mbit
various
ram
sizes
upto
k
io
ports
chip
select
lines
io
buffered
address
lines
cute
chip
pin
plcc
package
second
sourcing
may
problem
though
bryan
ryan
vktkx
melbourne
australia
