Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 25 16:00:53 2018
| Host         : C-1062E59EF5CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UpCounter99_control_sets_placed.rpt
| Design       : UpCounter99
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+------------------+------------------+----------------+
|      Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+---------------+------------------+------------------+----------------+
|  DIVIDER_reg[11]       |               | reset_IBUF       |                1 |              2 |
| ~DIVIDER_reg[11]       |               | reset_IBUF       |                1 |              4 |
| ~DEBOUNCE_count_reg[0] |               | reset_IBUF       |                1 |              8 |
| ~DEBOUNCE_count_reg[0] | BCD[7]        | reset_IBUF       |                1 |              8 |
| ~clk_IBUF_BUFG         |               | reset_IBUF       |                3 |             24 |
+------------------------+---------------+------------------+------------------+----------------+


