$date
	Thu Sep 25 16:02:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_t_ff_sync_reset $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
x!
$end
#5000
0"
#10000
1"
1$
1#
#15000
0!
0"
#20000
1"
0#
#25000
1!
0"
#30000
1"
0$
#35000
0"
#40000
1"
1$
#45000
0!
0"
#50000
1"
1#
#55000
0"
#60000
1"
