; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_relu_threshold_backward_16(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %8 = shl i32 %7, 4, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 1, !dbg !12
  %11 = shl nuw nsw i32 %10, 3, !dbg !12
  %12 = and i32 %9, 64, !dbg !12
  %.lobit = lshr exact i32 %12, 6, !dbg !12
  %13 = or disjoint i32 %.lobit, 2, !dbg !12
  %14 = or disjoint i32 %.lobit, 4, !dbg !12
  %15 = or disjoint i32 %.lobit, 6, !dbg !12
  %16 = or disjoint i32 %.lobit, 8, !dbg !12
  %17 = or disjoint i32 %.lobit, 10, !dbg !12
  %18 = or disjoint i32 %.lobit, 12, !dbg !12
  %19 = or disjoint i32 %.lobit, 14, !dbg !12
  %20 = or disjoint i32 %8, %11, !dbg !13
  %21 = or disjoint i32 %20, 4, !dbg !13
  %22 = or disjoint i32 %8, %.lobit, !dbg !13
  %23 = or disjoint i32 %8, %13, !dbg !13
  %24 = or disjoint i32 %8, %14, !dbg !13
  %25 = or disjoint i32 %8, %15, !dbg !13
  %26 = or disjoint i32 %8, %16, !dbg !13
  %27 = or disjoint i32 %8, %17, !dbg !13
  %28 = or disjoint i32 %8, %18, !dbg !13
  %29 = or disjoint i32 %8, %19, !dbg !13
  %30 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !14
  %31 = shl i32 %30, 6, !dbg !15
  %32 = lshr i32 %9, 1, !dbg !16
  %33 = and i32 %32, 31, !dbg !16
  %34 = lshr exact i32 %12, 1, !dbg !16
  %35 = or disjoint i32 %33, %34, !dbg !16
  %36 = and i32 %9, 63, !dbg !16
  %37 = or disjoint i32 %35, %31, !dbg !17
  %38 = or disjoint i32 %31, %36, !dbg !17
  %39 = icmp slt i32 %37, 45, !dbg !18
  %40 = icmp slt i32 %38, 45, !dbg !18
  %.frozen = freeze i32 %20, !dbg !19
  %41 = sdiv i32 %.frozen, 512, !dbg !19
  %42 = mul i32 %41, 512, !dbg !20
  %.decomposed = sub i32 %.frozen, %42, !dbg !20
  %43 = srem i32 %21, 512, !dbg !20
  %44 = shl i32 %37, 9, !dbg !21
  %45 = mul i32 %41, 23040, !dbg !22
  %46 = add i32 %45, %44, !dbg !23
  %47 = add i32 %46, %.decomposed, !dbg !24
  %48 = add i32 %46, %43, !dbg !24
  %49 = sext i32 %47 to i64, !dbg !25
  %50 = getelementptr float, ptr addrspace(1) %0, i64 %49, !dbg !25
  %51 = sext i32 %48 to i64, !dbg !25
  %52 = getelementptr float, ptr addrspace(1) %0, i64 %51, !dbg !25
  %53 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %50, i1 %39) #2, !dbg !26
  %54 = extractvalue { i32, i32, i32, i32 } %53, 0, !dbg !26
  %55 = extractvalue { i32, i32, i32, i32 } %53, 1, !dbg !26
  %56 = extractvalue { i32, i32, i32, i32 } %53, 2, !dbg !26
  %57 = extractvalue { i32, i32, i32, i32 } %53, 3, !dbg !26
  %58 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %52, i1 %39) #2, !dbg !26
  %59 = extractvalue { i32, i32, i32, i32 } %58, 0, !dbg !26
  %60 = extractvalue { i32, i32, i32, i32 } %58, 1, !dbg !26
  %61 = extractvalue { i32, i32, i32, i32 } %58, 2, !dbg !26
  %62 = extractvalue { i32, i32, i32, i32 } %58, 3, !dbg !26
  %63 = sext i32 %.decomposed to i64, !dbg !27
  %64 = getelementptr float, ptr addrspace(1) %1, i64 %63, !dbg !27
  %65 = sext i32 %43 to i64, !dbg !27
  %66 = getelementptr float, ptr addrspace(1) %1, i64 %65, !dbg !27
  %67 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %64, i1 true) #2, !dbg !28
  %68 = extractvalue { i32, i32, i32, i32 } %67, 0, !dbg !28
  %69 = extractvalue { i32, i32, i32, i32 } %67, 1, !dbg !28
  %70 = extractvalue { i32, i32, i32, i32 } %67, 2, !dbg !28
  %71 = extractvalue { i32, i32, i32, i32 } %67, 3, !dbg !28
  %72 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %66, i1 true) #2, !dbg !28
  %73 = extractvalue { i32, i32, i32, i32 } %72, 0, !dbg !28
  %74 = extractvalue { i32, i32, i32, i32 } %72, 1, !dbg !28
  %75 = extractvalue { i32, i32, i32, i32 } %72, 2, !dbg !28
  %76 = extractvalue { i32, i32, i32, i32 } %72, 3, !dbg !28
  %77 = mul i32 %22, 45, !dbg !29
  %78 = mul i32 %23, 45, !dbg !29
  %79 = mul i32 %24, 45, !dbg !29
  %80 = mul i32 %25, 45, !dbg !29
  %81 = mul i32 %26, 45, !dbg !29
  %82 = mul i32 %27, 45, !dbg !29
  %83 = mul i32 %28, 45, !dbg !29
  %84 = mul i32 %29, 45, !dbg !29
  %85 = add i32 %38, %77, !dbg !30
  %86 = add i32 %38, %78, !dbg !30
  %87 = add i32 %38, %79, !dbg !30
  %88 = add i32 %38, %80, !dbg !30
  %89 = add i32 %38, %81, !dbg !30
  %90 = add i32 %38, %82, !dbg !30
  %91 = add i32 %38, %83, !dbg !30
  %92 = add i32 %38, %84, !dbg !30
  %93 = sext i32 %85 to i64, !dbg !31
  %94 = getelementptr float, ptr addrspace(1) %2, i64 %93, !dbg !31
  %95 = sext i32 %86 to i64, !dbg !31
  %96 = getelementptr float, ptr addrspace(1) %2, i64 %95, !dbg !31
  %97 = sext i32 %87 to i64, !dbg !31
  %98 = getelementptr float, ptr addrspace(1) %2, i64 %97, !dbg !31
  %99 = sext i32 %88 to i64, !dbg !31
  %100 = getelementptr float, ptr addrspace(1) %2, i64 %99, !dbg !31
  %101 = sext i32 %89 to i64, !dbg !31
  %102 = getelementptr float, ptr addrspace(1) %2, i64 %101, !dbg !31
  %103 = sext i32 %90 to i64, !dbg !31
  %104 = getelementptr float, ptr addrspace(1) %2, i64 %103, !dbg !31
  %105 = sext i32 %91 to i64, !dbg !31
  %106 = getelementptr float, ptr addrspace(1) %2, i64 %105, !dbg !31
  %107 = sext i32 %92 to i64, !dbg !31
  %108 = getelementptr float, ptr addrspace(1) %2, i64 %107, !dbg !31
  %109 = shl nuw nsw i32 %10, 9, !dbg !32
  %110 = or disjoint i32 %109, %33, !dbg !32
  %111 = or disjoint i32 %110, %34, !dbg !32
  %112 = and i32 %9, 127, !dbg !32
  %.idx = shl nuw nsw i32 %10, 5, !dbg !32
  %113 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %.idx, !dbg !32
  %114 = getelementptr float, ptr addrspace(3) %113, i32 %111, !dbg !32
  %115 = or disjoint i32 %111, 64, !dbg !32
  %116 = lshr i32 %115, 6, !dbg !32
  %117 = getelementptr float, ptr addrspace(3) @global_smem, i32 %116, !dbg !32
  %118 = getelementptr float, ptr addrspace(3) %117, i32 %115, !dbg !32
  %119 = or disjoint i32 %111, 128, !dbg !32
  %120 = lshr i32 %119, 6, !dbg !32
  %121 = getelementptr float, ptr addrspace(3) @global_smem, i32 %120, !dbg !32
  %122 = getelementptr float, ptr addrspace(3) %121, i32 %119, !dbg !32
  %123 = or disjoint i32 %111, 192, !dbg !32
  %124 = lshr i32 %123, 6, !dbg !32
  %125 = getelementptr float, ptr addrspace(3) @global_smem, i32 %124, !dbg !32
  %126 = getelementptr float, ptr addrspace(3) %125, i32 %123, !dbg !32
  %127 = or disjoint i32 %111, 256, !dbg !32
  %128 = lshr i32 %127, 6, !dbg !32
  %129 = getelementptr float, ptr addrspace(3) @global_smem, i32 %128, !dbg !32
  %130 = getelementptr float, ptr addrspace(3) %129, i32 %127, !dbg !32
  %131 = or disjoint i32 %111, 320, !dbg !32
  %132 = lshr i32 %131, 6, !dbg !32
  %133 = getelementptr float, ptr addrspace(3) @global_smem, i32 %132, !dbg !32
  %134 = getelementptr float, ptr addrspace(3) %133, i32 %131, !dbg !32
  %135 = or disjoint i32 %111, 384, !dbg !32
  %136 = lshr i32 %135, 6, !dbg !32
  %137 = getelementptr float, ptr addrspace(3) @global_smem, i32 %136, !dbg !32
  %138 = getelementptr float, ptr addrspace(3) %137, i32 %135, !dbg !32
  %139 = or disjoint i32 %111, 448, !dbg !32
  %140 = lshr i32 %139, 6, !dbg !32
  %141 = getelementptr float, ptr addrspace(3) @global_smem, i32 %140, !dbg !32
  %142 = getelementptr float, ptr addrspace(3) %141, i32 %139, !dbg !32
  %143 = lshr i32 %112, 6, !dbg !32
  %144 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %143, !dbg !32
  %145 = getelementptr inbounds float, ptr addrspace(3) %144, i32 %112, !dbg !32
  %146 = or disjoint i32 %112, 128, !dbg !32
  %147 = lshr i32 %146, 6, !dbg !32
  %148 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %147, !dbg !32
  %149 = getelementptr inbounds float, ptr addrspace(3) %148, i32 %146, !dbg !32
  %150 = or disjoint i32 %112, 256, !dbg !32
  %151 = lshr i32 %150, 6, !dbg !32
  %152 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %151, !dbg !32
  %153 = getelementptr inbounds float, ptr addrspace(3) %152, i32 %150, !dbg !32
  %154 = or disjoint i32 %112, 384, !dbg !32
  %155 = lshr i32 %154, 6, !dbg !32
  %156 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %155, !dbg !32
  %157 = getelementptr inbounds float, ptr addrspace(3) %156, i32 %154, !dbg !32
  %158 = or disjoint i32 %112, 512, !dbg !32
  %159 = lshr i32 %158, 6, !dbg !32
  %160 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %159, !dbg !32
  %161 = getelementptr inbounds float, ptr addrspace(3) %160, i32 %158, !dbg !32
  %162 = or disjoint i32 %112, 640, !dbg !32
  %163 = lshr i32 %162, 6, !dbg !32
  %164 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %163, !dbg !32
  %165 = getelementptr inbounds float, ptr addrspace(3) %164, i32 %162, !dbg !32
  %166 = or disjoint i32 %112, 768, !dbg !32
  %167 = lshr i32 %166, 6, !dbg !32
  %168 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %167, !dbg !32
  %169 = getelementptr inbounds float, ptr addrspace(3) %168, i32 %166, !dbg !32
  %170 = or disjoint i32 %112, 896, !dbg !32
  %171 = lshr i32 %170, 6, !dbg !32
  %172 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %171, !dbg !32
  %173 = getelementptr inbounds float, ptr addrspace(3) %172, i32 %170, !dbg !32
  %174 = getelementptr i1, ptr addrspace(1) %3, i64 %49, !dbg !33
  %175 = insertelement <4 x i32> poison, i32 %54, i64 0, !dbg !26
  %176 = insertelement <4 x i32> %175, i32 %55, i64 1, !dbg !26
  %177 = insertelement <4 x i32> %176, i32 %56, i64 2, !dbg !26
  %178 = insertelement <4 x i32> %177, i32 %57, i64 3, !dbg !26
  %179 = bitcast <4 x i32> %178 to <4 x float>, !dbg !26
  %180 = insertelement <4 x i32> poison, i32 %68, i64 0, !dbg !28
  %181 = insertelement <4 x i32> %180, i32 %69, i64 1, !dbg !28
  %182 = insertelement <4 x i32> %181, i32 %70, i64 2, !dbg !28
  %183 = insertelement <4 x i32> %182, i32 %71, i64 3, !dbg !28
  %184 = bitcast <4 x i32> %183 to <4 x float>, !dbg !28
  %185 = fadd <4 x float> %179, %184, !dbg !34
  %186 = fcmp olt <4 x float> %185, zeroinitializer, !dbg !35
  %187 = select <4 x i1> %186, <4 x float> zeroinitializer, <4 x float> %185, !dbg !39
  %188 = fcmp ole <4 x float> %187, zeroinitializer, !dbg !40
  %189 = extractelement <4 x float> %187, i64 0, !dbg !32
  %190 = bitcast float %189 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %114, <1 x i32> %190, i1 true) #2, !dbg !32
  %191 = extractelement <4 x float> %187, i64 1, !dbg !32
  %192 = bitcast float %191 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %118, <1 x i32> %192, i1 true) #2, !dbg !32
  %193 = extractelement <4 x float> %187, i64 2, !dbg !32
  %194 = bitcast float %193 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %122, <1 x i32> %194, i1 true) #2, !dbg !32
  %195 = extractelement <4 x float> %187, i64 3, !dbg !32
  %196 = bitcast float %195 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %126, <1 x i32> %196, i1 true) #2, !dbg !32
  %197 = insertelement <4 x i32> poison, i32 %59, i64 0, !dbg !26
  %198 = insertelement <4 x i32> %197, i32 %60, i64 1, !dbg !26
  %199 = insertelement <4 x i32> %198, i32 %61, i64 2, !dbg !26
  %200 = insertelement <4 x i32> %199, i32 %62, i64 3, !dbg !26
  %201 = bitcast <4 x i32> %200 to <4 x float>, !dbg !26
  %202 = insertelement <4 x i32> poison, i32 %73, i64 0, !dbg !28
  %203 = insertelement <4 x i32> %202, i32 %74, i64 1, !dbg !28
  %204 = insertelement <4 x i32> %203, i32 %75, i64 2, !dbg !28
  %205 = insertelement <4 x i32> %204, i32 %76, i64 3, !dbg !28
  %206 = bitcast <4 x i32> %205 to <4 x float>, !dbg !28
  %207 = fadd <4 x float> %201, %206, !dbg !34
  %208 = fcmp olt <4 x float> %207, zeroinitializer, !dbg !35
  %209 = select <4 x i1> %208, <4 x float> zeroinitializer, <4 x float> %207, !dbg !39
  %210 = fcmp ole <4 x float> %209, zeroinitializer, !dbg !40
  %211 = extractelement <4 x float> %209, i64 0, !dbg !32
  %212 = bitcast float %211 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %130, <1 x i32> %212, i1 true) #2, !dbg !32
  %213 = extractelement <4 x float> %209, i64 1, !dbg !32
  %214 = bitcast float %213 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %134, <1 x i32> %214, i1 true) #2, !dbg !32
  %215 = extractelement <4 x float> %209, i64 2, !dbg !32
  %216 = bitcast float %215 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %138, <1 x i32> %216, i1 true) #2, !dbg !32
  %217 = extractelement <4 x float> %209, i64 3, !dbg !32
  %218 = bitcast float %217 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %142, <1 x i32> %218, i1 true) #2, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %219 = load i32, ptr addrspace(3) %145, align 4, !dbg !32
  %220 = load i32, ptr addrspace(3) %149, align 4, !dbg !32
  %221 = load i32, ptr addrspace(3) %153, align 4, !dbg !32
  %222 = load i32, ptr addrspace(3) %157, align 4, !dbg !32
  %223 = load i32, ptr addrspace(3) %161, align 4, !dbg !32
  %224 = load i32, ptr addrspace(3) %165, align 4, !dbg !32
  %225 = load i32, ptr addrspace(3) %169, align 4, !dbg !32
  %226 = load i32, ptr addrspace(3) %173, align 4, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %219, ptr addrspace(1) %94, i1 %40) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %220, ptr addrspace(1) %96, i1 %40) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %221, ptr addrspace(1) %98, i1 %40) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %222, ptr addrspace(1) %100, i1 %40) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %223, ptr addrspace(1) %102, i1 %40) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %224, ptr addrspace(1) %104, i1 %40) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %225, ptr addrspace(1) %106, i1 %40) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %226, ptr addrspace(1) %108, i1 %40) #2, !dbg !32
  %227 = zext <4 x i1> %188 to <4 x i8>, !dbg !41
  %228 = bitcast <4 x i8> %227 to i32, !dbg !41
  %229 = zext <4 x i1> %210 to <4 x i8>, !dbg !41
  %230 = bitcast <4 x i8> %229 to i32, !dbg !41
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %228, i32 %230, ptr addrspace(1) %174, i1 %39) #2, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cdbauw2abvkxbtnbefegg7iyen3r3nc6erh6syh6lxwxyyegsm4v.py", directory: "inductor_cache/db")
!4 = !{ptr @triton_poi_fused_convolution_relu_threshold_backward_16, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_relu_threshold_backward_16, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_relu_threshold_backward_16", linkageName: "triton_poi_fused_convolution_relu_threshold_backward_16", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 32, column: 39, scope: !7)
!22 = !DILocation(line: 32, column: 50, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 44, scope: !7)
!25 = !DILocation(line: 32, column: 30, scope: !7)
!26 = !DILocation(line: 32, column: 55, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 39, column: 33, scope: !7)
!30 = !DILocation(line: 39, column: 30, scope: !7)
!31 = !DILocation(line: 39, column: 25, scope: !7)
!32 = !DILocation(line: 39, column: 44, scope: !7)
!33 = !DILocation(line: 40, column: 25, scope: !7)
!34 = !DILocation(line: 34, column: 18, scope: !7)
!35 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !38)
!36 = distinct !DILexicalBlockFile(scope: !7, file: !37, discriminator: 0)
!37 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!38 = !DILocation(line: 36, column: 40, scope: !7)
!39 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !38)
!40 = !DILocation(line: 38, column: 19, scope: !7)
!41 = !DILocation(line: 40, column: 56, scope: !7)
!42 = !DILocation(line: 40, column: 4, scope: !7)
