Qflow placement logfile created on Sunday 08 June 2025 04:48:58 PM IST
Running blif2cel to generate input files for graywolf
blif2cel.tcl --blif /home/zxcv/Downloads/synthesis/ALU.blif  --lef  /usr/share/qflow/tech/osu050/osu050_stdcells.lef --cel /home/zxcv/Downloads/layout/ALU.cel 
Opened BLIF file (/home/zxcv/Downloads/synthesis/ALU.blif) for reading ...
Opened CEL file (/home/zxcv/Downloads/layout/ALU.cel) for writing...
Loaded /usr/share/qflow/tech/osu050/osu050_stdcells.lef file for reading...
1st pass of blif file /home/zxcv/Downloads/synthesis/ALU.blif. . .
Reading macros and/or technology data from LEF file. . .
LEF file specifies route layer Y pitch as 3
LEF file specifies route layer X pitch as 2.4
Parsing macro AND2X2
Parsing macro AOI21X1
Parsing macro AOI22X1
Parsing macro BUFX2
Parsing macro BUFX4
Parsing macro NOR3X1
Parsing macro DFFPOSX1
Parsing macro INVX1
Parsing macro INVX2
Parsing macro INVX4
Parsing macro NAND2X1
Parsing macro NAND3X1
Parsing macro NOR2X1
Parsing macro OAI21X1
Parsing macro OAI22X1
Parsing macro OR2X2
Parsing macro XOR2X1
Parsing macro MUX2X1
Parsing macro XNOR2X1
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
No ALU.cel1 file found for project. . . no partial blockages to apply to layout.
No ALU.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement
graywolf  ALU

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
Read  450 objects so far...
Read  500 objects so far...
Read  550 objects so far...
Read  600 objects so far...
Read  650 objects so far...
Read  700 objects so far...
Read  750 objects so far...
Read  800 objects so far...
Read  850 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :866
Total cell width   :7.59e+05
Total cell height  :2.60e+06
Total cell area    :2.28e+09
Total core area    :2.28e+09
Average cell height:3.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
Read  450 objects so far...
Read  500 objects so far...
Read  550 objects so far...
Read  600 objects so far...
Read  650 objects so far...
Read  700 objects so far...
Read  750 objects so far...
Read  800 objects so far...
Read  850 objects so far...
Splitting ALU.cel into ALU.scel and ALU.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  200
 tracks = 184 at attempts =  1000
 tracks = 179 at attempts =  2000
 tracks = 176 at attempts =  3000
 tracks = 176 at attempts =  4000
 tracks = 176 at attempts =  5000
 tracks = 175 at attempts =  6000
 tracks = 175 at attempts =  7000
 tracks = 175 at attempts =  8000
 tracks = 175 at attempts =  9000
 tracks = 175 at attempts = 10000
 tracks = 175 at attempts = 11000
 tracks = 175 at attempts = 12000
 tracks = 175 at attempts = 13000
 tracks = 175 at attempts = 14000
 tracks = 175 at attempts = 15000
 tracks = 175 at attempts = 16000
 tracks = 175 at attempts = 17000
 tracks = 175 at attempts = 18000
 tracks = 175 at attempts = 19000
 tracks = 175 at attempts = 20000
 tracks = 175 at attempts = 21000
 tracks = 175 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  188
 tracks = 177 at attempts =  1000
 tracks = 175 at attempts =  2000
 tracks = 175 at attempts =  3000
 tracks = 175 at attempts =  4000
 tracks = 175 at attempts =  5000
 tracks = 174 at attempts =  6000
 tracks = 174 at attempts =  7000
 tracks = 174 at attempts =  8000
 tracks = 173 at attempts =  9000
 tracks = 173 at attempts = 10000
 tracks = 173 at attempts = 11000
 tracks = 173 at attempts = 12000
 tracks = 173 at attempts = 13000
 tracks = 173 at attempts = 14000
 tracks = 173 at attempts = 15000
 tracks = 173 at attempts = 16000
 tracks = 173 at attempts = 17000
 tracks = 173 at attempts = 18000
 tracks = 173 at attempts = 19000
 tracks = 173 at attempts = 20000
 tracks = 173 at attempts = 21000
 tracks = 173 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  190
 tracks = 175 at attempts =  1000
 tracks = 172 at attempts =  2000
 tracks = 171 at attempts =  3000
 tracks = 171 at attempts =  4000
 tracks = 171 at attempts =  5000
 tracks = 171 at attempts =  6000
 tracks = 171 at attempts =  7000
 tracks = 171 at attempts =  8000
 tracks = 171 at attempts =  9000
 tracks = 171 at attempts = 10000
 tracks = 171 at attempts = 11000
 tracks = 171 at attempts = 12000
 tracks = 171 at attempts = 13000
 tracks = 171 at attempts = 14000
 tracks = 171 at attempts = 15000
 tracks = 171 at attempts = 16000
 tracks = 171 at attempts = 17000
 tracks = 171 at attempts = 18000
 tracks = 171 at attempts = 19000
 tracks = 171 at attempts = 20000
 tracks = 171 at attempts = 21000
 tracks = 171 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  224
 tracks = 224 at attempts =  1000
 tracks = 224 at attempts =  2000
 tracks = 224 at attempts =  3000
 tracks = 224 at attempts =  4000
 tracks = 224 at attempts =  5000
 tracks = 224 at attempts =  6000
 tracks = 224 at attempts =  7000
 tracks = 224 at attempts =  8000
 tracks = 224 at attempts =  9000
 tracks = 224 at attempts = 10000
 tracks = 224 at attempts = 11000
 tracks = 224 at attempts = 12000
 tracks = 224 at attempts = 13000
 tracks = 224 at attempts = 14000
 tracks = 224 at attempts = 15000
 tracks = 224 at attempts = 16000
 tracks = 224 at attempts = 17000
 tracks = 224 at attempts = 18000
 tracks = 224 at attempts = 19000
 tracks = 224 at attempts = 20000
 tracks = 224 at attempts = 21000
 tracks = 224 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  196
 tracks = 181 at attempts =  1000
 tracks = 176 at attempts =  2000
 tracks = 176 at attempts =  3000
 tracks = 175 at attempts =  4000
 tracks = 175 at attempts =  5000
 tracks = 175 at attempts =  6000
 tracks = 175 at attempts =  7000
 tracks = 175 at attempts =  8000
 tracks = 175 at attempts =  9000
 tracks = 175 at attempts = 10000
 tracks = 175 at attempts = 11000
 tracks = 175 at attempts = 12000
 tracks = 175 at attempts = 13000
 tracks = 175 at attempts = 14000
 tracks = 175 at attempts = 15000
 tracks = 175 at attempts = 16000
 tracks = 175 at attempts = 17000
 tracks = 175 at attempts = 18000
 tracks = 175 at attempts = 19000
 tracks = 175 at attempts = 20000
 tracks = 175 at attempts = 21000
 tracks = 175 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  198
 tracks = 182 at attempts =  1000
 tracks = 178 at attempts =  2000
 tracks = 177 at attempts =  3000
 tracks = 177 at attempts =  4000
 tracks = 174 at attempts =  5000
 tracks = 173 at attempts =  6000
 tracks = 173 at attempts =  7000
 tracks = 173 at attempts =  8000
 tracks = 173 at attempts =  9000
 tracks = 173 at attempts = 10000
 tracks = 173 at attempts = 11000
 tracks = 173 at attempts = 12000
 tracks = 173 at attempts = 13000
 tracks = 173 at attempts = 14000
 tracks = 173 at attempts = 15000
 tracks = 173 at attempts = 16000
 tracks = 173 at attempts = 17000
 tracks = 173 at attempts = 18000
 tracks = 173 at attempts = 19000
 tracks = 173 at attempts = 20000
 tracks = 173 at attempts = 21000
 tracks = 173 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  197
 tracks = 178 at attempts =  1000
 tracks = 173 at attempts =  2000
 tracks = 172 at attempts =  3000
 tracks = 172 at attempts =  4000
 tracks = 172 at attempts =  5000
 tracks = 172 at attempts =  6000
 tracks = 172 at attempts =  7000
 tracks = 172 at attempts =  8000
 tracks = 172 at attempts =  9000
 tracks = 172 at attempts = 10000
 tracks = 172 at attempts = 11000
 tracks = 172 at attempts = 12000
 tracks = 171 at attempts = 13000
 tracks = 171 at attempts = 14000
 tracks = 171 at attempts = 15000
 tracks = 171 at attempts = 16000
 tracks = 171 at attempts = 17000
 tracks = 171 at attempts = 18000
 tracks = 171 at attempts = 19000
 tracks = 171 at attempts = 20000
 tracks = 171 at attempts = 21000
 tracks = 171 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 48240
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:8   Its length is:47760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  222
 tracks = 222 at attempts =  1000
 tracks = 222 at attempts =  2000
 tracks = 221 at attempts =  3000
 tracks = 221 at attempts =  4000
 tracks = 221 at attempts =  5000
 tracks = 221 at attempts =  6000
 tracks = 221 at attempts =  7000
 tracks = 221 at attempts =  8000
 tracks = 221 at attempts =  9000
 tracks = 221 at attempts = 10000
 tracks = 221 at attempts = 11000
 tracks = 221 at attempts = 12000
 tracks = 221 at attempts = 13000
 tracks = 221 at attempts = 14000
 tracks = 221 at attempts = 15000
 tracks = 221 at attempts = 16000
 tracks = 221 at attempts = 17000
 tracks = 221 at attempts = 18000
 tracks = 221 at attempts = 19000
 tracks = 221 at attempts = 20000
 tracks = 221 at attempts = 21000
 tracks = 221 at attempts = 22000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 171
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getfillcell to determine cell to use for fill.
getfillcell.tcl ALU  /usr/share/qflow/tech/osu050/osu050_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl ALU FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -645.0 ybot = -795.0 xtop = 47925.0 ytop = 48195.0
Core values: 120.0 150.0 47880.0 48150.0
Offsets: 120.0 150.0
3 routing layers
metal1: 165 vertical tracks from -6um with 3um pitch
metal2: 204 vertical tracks from -4.8um with 2.4um pitch
metal3: 83 vertical tracks from -6um with 6um pitch
Summary: Total components = 866
  Fill cells  = 0
  Other cells = 866
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers.tcl  -stripe 8.0 225.0 PG ALU  /usr/share/qflow/tech/osu050/osu050_stdcells.lef FILL
Reading FILL macros from LEF file.
Reading DEF file ALU.def. . .
Number of rows is 16
Longest row has width 478.8 um
addspacers:  No room for stripes, pitch reduced from 22320.0 to 19728.0.
addspacers:  Inserting 2 stripes of width 7.2 um (8.0 um requested)
  Pitch 197.28 um, offset 139.2 um
stretch:  Number of components is 985
Analysis of DEF file:
Number of components = 866
New number of components = 985
Number of rows = 16
Adjusting obstructions for power striping
Warning:  No vertical routing layer at metal 3 or above
Only posts will be placed, and not connected
Done with addspacers.tcl
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  ALU
Reading info file ALU.info. . .
Reading DEF file ALU.def. . .
Recalculating pin positions
Writing DEF file ALU_mod.def. . .
Done with arrangepins.tcl
blifanno.tcl /home/zxcv/Downloads/synthesis/ALU.blif ALU.def /home/zxcv/Downloads/synthesis/ALU_anno.blif
Running blifanno.tcl
Reading DEF file ALU.def. . .
Done with blifanno.tcl

Generating RTL verilog and SPICE netlist file in directory
   /home/zxcv/Downloads/synthesis
Files:
   Verilog: /home/zxcv/Downloads/synthesis/ALU.rtl.v
   Verilog: /home/zxcv/Downloads/synthesis/ALU.rtlnopwr.v
   Verilog: /home/zxcv/Downloads/synthesis/ALU.rtlbb.v
   Spice:   /home/zxcv/Downloads/synthesis/ALU.spc

Running blif2Verilog.
Running blif2BSpice.
Placement script ended on Sunday 08 June 2025 04:50:04 PM IST
