INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.sim/sim_1/synth/timing/xsim/bitserial_nn_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD309
INFO: [VRFC 10-311] analyzing module IBUF_HD310
INFO: [VRFC 10-311] analyzing module IBUF_HD311
INFO: [VRFC 10-311] analyzing module IBUF_HD312
INFO: [VRFC 10-311] analyzing module IBUF_HD313
INFO: [VRFC 10-311] analyzing module IBUF_HD314
INFO: [VRFC 10-311] analyzing module IBUF_HD315
INFO: [VRFC 10-311] analyzing module IBUF_HD316
INFO: [VRFC 10-311] analyzing module IBUF_HD317
INFO: [VRFC 10-311] analyzing module IBUF_HD318
INFO: [VRFC 10-311] analyzing module IBUF_HD319
INFO: [VRFC 10-311] analyzing module IBUF_HD320
INFO: [VRFC 10-311] analyzing module IBUF_HD321
INFO: [VRFC 10-311] analyzing module IBUF_HD322
INFO: [VRFC 10-311] analyzing module IBUF_HD323
INFO: [VRFC 10-311] analyzing module IBUF_HD324
INFO: [VRFC 10-311] analyzing module IBUF_HD325
INFO: [VRFC 10-311] analyzing module IBUF_HD326
INFO: [VRFC 10-311] analyzing module IBUF_HD327
INFO: [VRFC 10-311] analyzing module IBUF_HD328
INFO: [VRFC 10-311] analyzing module IBUF_HD329
INFO: [VRFC 10-311] analyzing module IBUF_HD330
INFO: [VRFC 10-311] analyzing module IBUF_HD331
INFO: [VRFC 10-311] analyzing module IBUF_HD332
INFO: [VRFC 10-311] analyzing module IBUF_HD333
INFO: [VRFC 10-311] analyzing module IBUF_HD334
INFO: [VRFC 10-311] analyzing module IBUF_HD335
INFO: [VRFC 10-311] analyzing module IBUF_HD336
INFO: [VRFC 10-311] analyzing module IBUF_HD337
INFO: [VRFC 10-311] analyzing module IBUF_HD338
INFO: [VRFC 10-311] analyzing module IBUF_HD339
INFO: [VRFC 10-311] analyzing module IBUF_HD340
INFO: [VRFC 10-311] analyzing module IBUF_HD341
INFO: [VRFC 10-311] analyzing module IBUF_HD342
INFO: [VRFC 10-311] analyzing module IBUF_HD343
INFO: [VRFC 10-311] analyzing module IBUF_HD344
INFO: [VRFC 10-311] analyzing module IBUF_HD345
INFO: [VRFC 10-311] analyzing module IBUF_HD346
INFO: [VRFC 10-311] analyzing module IBUF_HD347
INFO: [VRFC 10-311] analyzing module IBUF_HD348
INFO: [VRFC 10-311] analyzing module IBUF_HD349
INFO: [VRFC 10-311] analyzing module IBUF_HD350
INFO: [VRFC 10-311] analyzing module IBUF_HD351
INFO: [VRFC 10-311] analyzing module IBUF_HD352
INFO: [VRFC 10-311] analyzing module IBUF_HD353
INFO: [VRFC 10-311] analyzing module IBUF_HD354
INFO: [VRFC 10-311] analyzing module IBUF_HD355
INFO: [VRFC 10-311] analyzing module IBUF_HD356
INFO: [VRFC 10-311] analyzing module IBUF_HD357
INFO: [VRFC 10-311] analyzing module IBUF_HD358
INFO: [VRFC 10-311] analyzing module IBUF_HD359
INFO: [VRFC 10-311] analyzing module IBUF_HD360
INFO: [VRFC 10-311] analyzing module bitserial_nn
INFO: [VRFC 10-311] analyzing module input_buffer
INFO: [VRFC 10-311] analyzing module mac_engine
INFO: [VRFC 10-311] analyzing module relu_activation
INFO: [VRFC 10-311] analyzing module wmem_hidden
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sim_1/imports/src/bitserial_nn/tb_bitserial_nn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitserial_nn_tb
