#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x138710200 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x600003488900_0 .var "clk", 0 0;
v0x600003488990_0 .net "pc_address", 3 0, L_0x600002d8e680;  1 drivers
v0x600003488a20_0 .net "reg_file", 63 0, L_0x60000378c5a0;  1 drivers
v0x600003488ab0_0 .net "state", 2 0, L_0x600002d8e530;  1 drivers
S_0x1387120f0 .scope module, "uut" "control_unit" 2 12, 3 2 0, S_0x138710200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "cpu_state";
    .port_info 2 /OUTPUT 64 "reg_file_out";
    .port_info 3 /OUTPUT 4 "pc_debug";
P_0x138710530 .param/l "DECODE" 0 3 93, C4<010>;
P_0x138710570 .param/l "DECODE_DONE" 0 3 131, C4<01>;
P_0x1387105b0 .param/l "DECODE_START" 0 3 131, C4<00>;
P_0x1387105f0 .param/l "EXECUTE" 0 3 93, C4<011>;
P_0x138710630 .param/l "EXECUTE_DONE" 0 3 135, C4<01>;
P_0x138710670 .param/l "EXECUTE_START" 0 3 135, C4<00>;
P_0x1387106b0 .param/l "FETCH" 0 3 93, C4<001>;
P_0x1387106f0 .param/l "FETCH_DONE" 0 3 127, C4<10>;
P_0x138710730 .param/l "FETCH_INC" 0 3 127, C4<01>;
P_0x138710770 .param/l "FETCH_LOAD" 0 3 127, C4<00>;
P_0x1387107b0 .param/l "FINISH" 0 3 93, C4<100>;
P_0x1387107f0 .param/l "INIT" 0 3 93, C4<000>;
P_0x138710830 .param/l "INIT_RELEASE_CLR" 0 3 106, C4<1>;
P_0x138710870 .param/l "INIT_SET_CLR" 0 3 106, C4<0>;
L_0x600002d8e530 .functor BUFZ 3, v0x600003488870_0, C4<000>, C4<000>, C4<000>;
L_0x600002d8e680 .functor BUFZ 4, v0x60000348ed00_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600002d8e990 .functor NOT 1, v0x600003488510_0, C4<0>, C4<0>, C4<0>;
L_0x600002d8ea00 .functor AND 1, v0x6000034883f0_0, L_0x600002d8e990, C4<1>, C4<1>;
v0x60000348efd0_0 .net *"_ivl_14", 0 0, L_0x600002d8e990;  1 drivers
v0x60000348f060_0 .var "acc1_data_in", 7 0;
v0x60000348f0f0_0 .net "acc1_data_out", 7 0, v0x60000348d3b0_0;  1 drivers
v0x60000348f180_0 .var "acc1_load_en", 0 0;
v0x60000348f210_0 .var "acc2_data_in", 7 0;
v0x60000348f2a0_0 .net "acc2_data_out", 7 0, v0x60000348d5f0_0;  1 drivers
v0x60000348f330_0 .var "acc2_load_en", 0 0;
v0x60000348f3c0_0 .net "alu_cout", 0 0, v0x60000348e490_0;  1 drivers
v0x60000348f450_0 .var/s "alu_in_a", 7 0;
v0x60000348f4e0_0 .var/s "alu_in_b", 7 0;
v0x60000348f570_0 .var "alu_op", 3 0;
v0x60000348f600_0 .net "alu_overflow", 0 0, L_0x600002d8e920;  1 drivers
v0x60000348f690_0 .net "alu_result", 7 0, v0x60000348e6d0_0;  1 drivers
v0x60000348f720_0 .net "clk", 0 0, v0x600003488900_0;  1 drivers
v0x60000348f7b0_0 .net "cpu_state", 2 0, L_0x600002d8e530;  alias, 1 drivers
v0x60000348f840_0 .var "decode_phase", 1 0;
v0x60000348f8d0_0 .var "execute_phase", 1 0;
v0x60000348f960_0 .var "fetch_phase", 1 0;
v0x60000348f9f0_0 .var "init_phase", 0 0;
v0x60000348fa80_0 .var "ir_instruction_in", 19 0;
v0x60000348fb10_0 .var "ir_load_en", 0 0;
v0x60000348fba0_0 .net "ir_opcode", 3 0, L_0x60000378c640;  1 drivers
v0x60000348fc30_0 .net "ir_operand1", 7 0, L_0x60000378c6e0;  1 drivers
v0x60000348fcc0_0 .net "ir_operand2", 7 0, L_0x60000378c780;  1 drivers
v0x60000348fd50_0 .var "is_done", 2 0;
v0x60000348fde0_0 .var "mem_address", 3 0;
v0x60000348fe70_0 .var "mem_clr", 0 0;
v0x60000348ff00_0 .var/s "mem_data_in", 7 0;
v0x600003488000_0 .net/s "mem_data_out", 7 0, v0x60000348e9a0_0;  1 drivers
v0x600003488090_0 .net "mem_out_valid", 0 0, L_0x600002d8e300;  1 drivers
v0x600003488120_0 .var "mem_rw", 0 0;
v0x6000034881b0_0 .net "mem_slot", 63 0, v0x60000348ea30_0;  1 drivers
v0x600003488240_0 .var "pc_address_input", 3 0;
v0x6000034882d0_0 .net "pc_address_output", 3 0, v0x60000348ed00_0;  1 drivers
v0x600003488360_0 .net "pc_debug", 3 0, L_0x600002d8e680;  alias, 1 drivers
v0x6000034883f0_0 .var "pc_increment", 0 0;
v0x600003488480_0 .net "pc_increment_safe", 0 0, L_0x600002d8ea00;  1 drivers
v0x600003488510_0 .var "pc_jump", 0 0;
v0x6000034885a0_0 .net "pc_overflow", 0 0, v0x60000348eeb0_0;  1 drivers
v0x600003488630_0 .var "pc_reset", 0 0;
v0x6000034886c0 .array "r", 7 0, 7 0;
v0x600003488750_0 .net "reg_file_out", 63 0, L_0x60000378c5a0;  alias, 1 drivers
v0x6000034887e0_0 .var "rom", 159 0;
v0x600003488870_0 .var "state", 2 0;
v0x6000034886c0_0 .array/port v0x6000034886c0, 0;
v0x6000034886c0_1 .array/port v0x6000034886c0, 1;
v0x6000034886c0_2 .array/port v0x6000034886c0, 2;
v0x6000034886c0_3 .array/port v0x6000034886c0, 3;
LS_0x60000378c5a0_0_0 .concat [ 8 8 8 8], v0x6000034886c0_0, v0x6000034886c0_1, v0x6000034886c0_2, v0x6000034886c0_3;
v0x6000034886c0_4 .array/port v0x6000034886c0, 4;
v0x6000034886c0_5 .array/port v0x6000034886c0, 5;
v0x6000034886c0_6 .array/port v0x6000034886c0, 6;
v0x6000034886c0_7 .array/port v0x6000034886c0, 7;
LS_0x60000378c5a0_0_4 .concat [ 8 8 8 8], v0x6000034886c0_4, v0x6000034886c0_5, v0x6000034886c0_6, v0x6000034886c0_7;
L_0x60000378c5a0 .concat [ 32 32 0 0], LS_0x60000378c5a0_0_0, LS_0x60000378c5a0_0_4;
S_0x138710ee0 .scope module, "acc1" "accumulator" 3 82, 4 1 0, S_0x1387120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_en";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x60000348d290_0 .net "clk", 0 0, v0x600003488900_0;  alias, 1 drivers
v0x60000348d320_0 .net "data_in", 7 0, v0x60000348f060_0;  1 drivers
v0x60000348d3b0_0 .var "data_out", 7 0;
v0x60000348d440_0 .net "load_en", 0 0, v0x60000348f180_0;  1 drivers
E_0x600001380300 .event posedge, v0x60000348d290_0;
S_0x138708c70 .scope module, "acc2" "accumulator" 3 85, 4 1 0, S_0x1387120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_en";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x60000348d4d0_0 .net "clk", 0 0, v0x600003488900_0;  alias, 1 drivers
v0x60000348d560_0 .net "data_in", 7 0, v0x60000348f210_0;  1 drivers
v0x60000348d5f0_0 .var "data_out", 7 0;
v0x60000348d680_0 .net "load_en", 0 0, v0x60000348f330_0;  1 drivers
S_0x138708de0 .scope module, "ir" "instruction_register" 3 73, 5 1 0, S_0x1387120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_en";
    .port_info 2 /INPUT 20 "instruction_in";
    .port_info 3 /OUTPUT 4 "opcode";
    .port_info 4 /OUTPUT 8 "operand1";
    .port_info 5 /OUTPUT 8 "operand2";
v0x60000348d7a0_0 .net *"_ivl_5", 19 0, v0x60000348d8c0_0;  1 drivers
v0x60000348d830_0 .net "clk", 0 0, v0x600003488900_0;  alias, 1 drivers
v0x60000348d8c0_0 .var "instruction", 19 0;
v0x60000348d950_0 .net "instruction_in", 19 0, v0x60000348fa80_0;  1 drivers
v0x60000348d9e0_0 .net "load_en", 0 0, v0x60000348fb10_0;  1 drivers
v0x60000348da70_0 .net "opcode", 3 0, L_0x60000378c640;  alias, 1 drivers
v0x60000348db00_0 .net "operand1", 7 0, L_0x60000378c6e0;  alias, 1 drivers
v0x60000348db90_0 .net "operand2", 7 0, L_0x60000378c780;  alias, 1 drivers
L_0x60000378c640 .part v0x60000348d8c0_0, 16, 4;
L_0x60000378c6e0 .part v0x60000348d8c0_0, 8, 8;
L_0x60000378c780 .part v0x60000348d8c0_0, 0, 8;
S_0x138705da0 .scope module, "logic_unit" "alu" 3 47, 6 2 0, S_0x1387120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "operand_a";
    .port_info 1 /INPUT 8 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x600002d8df10 .functor NOT 1, L_0x60000378c460, C4<0>, C4<0>, C4<0>;
L_0x600002d8e3e0 .functor NOT 1, L_0x60000378c500, C4<0>, C4<0>, C4<0>;
L_0x600002d8e4c0 .functor AND 1, L_0x600002d8df10, L_0x600002d8e3e0, C4<1>, C4<1>;
L_0x600002d8e760 .functor AND 1, L_0x600002d8e4c0, L_0x60000378c140, C4<1>, C4<1>;
L_0x600002d8e7d0 .functor AND 1, L_0x60000378c000, L_0x60000378c280, C4<1>, C4<1>;
L_0x600002d8e840 .functor NOT 1, L_0x60000378c3c0, C4<0>, C4<0>, C4<0>;
L_0x600002d8e8b0 .functor AND 1, L_0x600002d8e7d0, L_0x600002d8e840, C4<1>, C4<1>;
L_0x600002d8e920 .functor OR 1, L_0x600002d8e760, L_0x600002d8e8b0, C4<0>, C4<0>;
v0x60000348dcb0_0 .net *"_ivl_1", 0 0, L_0x60000378c460;  1 drivers
v0x60000348dd40_0 .net *"_ivl_11", 0 0, L_0x60000378c140;  1 drivers
v0x60000348ddd0_0 .net *"_ivl_12", 0 0, L_0x600002d8e760;  1 drivers
v0x60000348de60_0 .net *"_ivl_15", 0 0, L_0x60000378c000;  1 drivers
v0x60000348def0_0 .net *"_ivl_17", 0 0, L_0x60000378c280;  1 drivers
v0x60000348df80_0 .net *"_ivl_18", 0 0, L_0x600002d8e7d0;  1 drivers
v0x60000348e010_0 .net *"_ivl_2", 0 0, L_0x600002d8df10;  1 drivers
v0x60000348e0a0_0 .net *"_ivl_21", 0 0, L_0x60000378c3c0;  1 drivers
v0x60000348e130_0 .net *"_ivl_22", 0 0, L_0x600002d8e840;  1 drivers
v0x60000348e1c0_0 .net *"_ivl_24", 0 0, L_0x600002d8e8b0;  1 drivers
v0x60000348e250_0 .net *"_ivl_5", 0 0, L_0x60000378c500;  1 drivers
v0x60000348e2e0_0 .net *"_ivl_6", 0 0, L_0x600002d8e3e0;  1 drivers
v0x60000348e370_0 .net *"_ivl_8", 0 0, L_0x600002d8e4c0;  1 drivers
v0x60000348e400_0 .net "alu_op", 3 0, v0x60000348f570_0;  1 drivers
v0x60000348e490_0 .var "cout", 0 0;
v0x60000348e520_0 .net/s "operand_a", 7 0, v0x60000348f450_0;  1 drivers
v0x60000348e5b0_0 .net/s "operand_b", 7 0, v0x60000348f4e0_0;  1 drivers
v0x60000348e640_0 .net "overflow", 0 0, L_0x600002d8e920;  alias, 1 drivers
v0x60000348e6d0_0 .var/s "result", 7 0;
E_0x6000013803c0 .event anyedge, v0x60000348e400_0, v0x60000348e520_0, v0x60000348e5b0_0;
L_0x60000378c460 .part v0x60000348f450_0, 7, 1;
L_0x60000378c500 .part v0x60000348f4e0_0, 7, 1;
L_0x60000378c140 .part v0x60000348e6d0_0, 7, 1;
L_0x60000378c000 .part v0x60000348f450_0, 7, 1;
L_0x60000378c280 .part v0x60000348f4e0_0, 7, 1;
L_0x60000378c3c0 .part v0x60000348e6d0_0, 7, 1;
S_0x138705f10 .scope module, "mem_card_1" "memory" 3 33, 7 1 0, S_0x1387120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rw";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 4 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 64 "mem_block";
L_0x600002d8e300 .functor NOT 1, v0x600003488120_0, C4<0>, C4<0>, C4<0>;
v0x60000348e760_0 .net "address", 3 0, v0x60000348fde0_0;  1 drivers
v0x60000348e7f0_0 .net "clk", 0 0, v0x600003488900_0;  alias, 1 drivers
v0x60000348e880_0 .net "clr", 0 0, v0x60000348fe70_0;  1 drivers
v0x60000348e910_0 .net/s "data_in", 7 0, v0x60000348ff00_0;  1 drivers
v0x60000348e9a0_0 .var/s "data_out", 7 0;
v0x60000348ea30_0 .var "mem_block", 63 0;
v0x60000348eac0_0 .net "out_valid", 0 0, L_0x600002d8e300;  alias, 1 drivers
v0x60000348eb50_0 .net "rw", 0 0, v0x600003488120_0;  1 drivers
S_0x1387052d0 .scope module, "pc" "program_counter" 3 62, 8 1 0, S_0x1387120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 1 "increment";
    .port_info 4 /INPUT 4 "address_input";
    .port_info 5 /OUTPUT 4 "current_address";
    .port_info 6 /OUTPUT 1 "pc_overflow";
v0x60000348ebe0_0 .net "address_input", 3 0, v0x600003488240_0;  1 drivers
v0x60000348ec70_0 .net "clk", 0 0, v0x600003488900_0;  alias, 1 drivers
v0x60000348ed00_0 .var "current_address", 3 0;
v0x60000348ed90_0 .net "increment", 0 0, L_0x600002d8ea00;  alias, 1 drivers
v0x60000348ee20_0 .net "jump", 0 0, v0x600003488510_0;  1 drivers
v0x60000348eeb0_0 .var "pc_overflow", 0 0;
v0x60000348ef40_0 .net "reset", 0 0, v0x600003488630_0;  1 drivers
E_0x600001380500 .event anyedge, v0x60000348eeb0_0, v0x60000348ed00_0;
    .scope S_0x138705f10;
T_0 ;
    %wait E_0x600001380300;
    %load/vec4 v0x60000348e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60000348ea30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000348eb50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x60000348ea30_0;
    %load/vec4 v0x60000348e760_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %part/u 8;
    %assign/vec4 v0x60000348e9a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x60000348eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x60000348e910_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x60000348e760_0;
    %ix/load 6, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 6;
    %ix/vec4 4;
    %assign/vec4/off/d v0x60000348ea30_0, 4, 5;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x138705da0;
T_1 ;
    %wait E_0x6000013803c0;
    %load/vec4 v0x60000348e400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x60000348e520_0;
    %pad/s 9;
    %load/vec4 v0x60000348e5b0_0;
    %pad/s 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x60000348e6d0_0, 0, 8;
    %store/vec4 v0x60000348e490_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x60000348e520_0;
    %pad/s 9;
    %load/vec4 v0x60000348e5b0_0;
    %pad/s 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x60000348e6d0_0, 0, 8;
    %store/vec4 v0x60000348e490_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x60000348e520_0;
    %load/vec4 v0x60000348e5b0_0;
    %and;
    %store/vec4 v0x60000348e6d0_0, 0, 8;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x60000348e520_0;
    %load/vec4 v0x60000348e5b0_0;
    %or;
    %store/vec4 v0x60000348e6d0_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x60000348e520_0;
    %load/vec4 v0x60000348e5b0_0;
    %xor;
    %store/vec4 v0x60000348e6d0_0, 0, 8;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1387052d0;
T_2 ;
    %wait E_0x600001380300;
    %load/vec4 v0x60000348ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x60000348ee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x60000348ebe0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x60000348ed90_0;
    %flag_set/vec4 10;
    %jmp/0 T_2.4, 10;
    %load/vec4 v0x60000348ed00_0;
    %addi 1, 0, 4;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x60000348ed00_0;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x60000348ed00_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1387052d0;
T_3 ;
    %wait E_0x600001380500;
    %load/vec4 v0x60000348eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x60000348ed00_0;
    %cmpi/e 15, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x60000348eeb0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x138708de0;
T_4 ;
    %wait E_0x600001380300;
    %load/vec4 v0x60000348d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x60000348d950_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x60000348d8c0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x60000348d8c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x138710ee0;
T_5 ;
    %wait E_0x600001380300;
    %load/vec4 v0x60000348d440_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x60000348d320_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x60000348d3b0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x60000348d3b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x138708c70;
T_6 ;
    %wait E_0x600001380300;
    %load/vec4 v0x60000348d680_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x60000348d560_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x60000348d5f0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x60000348d5f0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1387120f0;
T_7 ;
    %wait E_0x600001380300;
    %load/vec4 v0x600003488870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x60000348fd50_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v0x600003488870_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x60000348fd50_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v0x600003488870_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x60000348fd50_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x60000348fd50_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_7.12, 9;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_7.13, 9;
T_7.12 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.13, 9;
 ; End of false expr.
    %blend;
T_7.13;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %assign/vec4 v0x600003488870_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x60000348fd50_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %assign/vec4 v0x600003488870_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003488870_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1387120f0;
T_8 ;
    %pushi/vec4 4026532096, 0, 112;
    %concati/vec4 2953319168, 0, 39;
    %concati/vec4 1, 0, 9;
    %assign/vec4 v0x6000034887e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003488870_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000348fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000348f9f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000348f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000348f840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000348f8d0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x1387120f0;
T_9 ;
    %wait E_0x600001380300;
    %load/vec4 v0x600003488870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x60000348f9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000348fe70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003488630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003488510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000034883f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000348f9f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000348fd50_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000348fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003488630_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x60000348f960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x6000034887e0_0;
    %load/vec4 v0x6000034882d0_0;
    %pad/u 32;
    %muli 20, 0, 32;
    %part/u 20;
    %assign/vec4 v0x60000348fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000348fb10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000348f960_0, 0;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000348fb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000034883f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60000348f960_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000348fd50_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000034883f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000348f960_0, 0;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x60000348f840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %jmp T_9.14;
T_9.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000348f840_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000348fd50_0, 0;
    %load/vec4 v0x60000348fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %jmp T_9.22;
T_9.15 ;
    %ix/getv 4, v0x60000348fc30_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f450_0, 0;
    %ix/getv 4, v0x60000348fcc0_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f4e0_0, 0;
    %load/vec4 v0x60000348fba0_0;
    %assign/vec4 v0x60000348f570_0, 0;
    %jmp T_9.22;
T_9.16 ;
    %ix/getv 4, v0x60000348fc30_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f450_0, 0;
    %ix/getv 4, v0x60000348fcc0_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f4e0_0, 0;
    %load/vec4 v0x60000348fba0_0;
    %assign/vec4 v0x60000348f570_0, 0;
    %jmp T_9.22;
T_9.17 ;
    %ix/getv 4, v0x60000348fc30_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f450_0, 0;
    %ix/getv 4, v0x60000348fcc0_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f4e0_0, 0;
    %load/vec4 v0x60000348fba0_0;
    %assign/vec4 v0x60000348f570_0, 0;
    %jmp T_9.22;
T_9.18 ;
    %ix/getv 4, v0x60000348fc30_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f450_0, 0;
    %ix/getv 4, v0x60000348fcc0_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f4e0_0, 0;
    %load/vec4 v0x60000348fba0_0;
    %assign/vec4 v0x60000348f570_0, 0;
    %jmp T_9.22;
T_9.19 ;
    %ix/getv 4, v0x60000348fc30_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f450_0, 0;
    %ix/getv 4, v0x60000348fcc0_0;
    %load/vec4a v0x6000034886c0, 4;
    %assign/vec4 v0x60000348f4e0_0, 0;
    %load/vec4 v0x60000348fba0_0;
    %assign/vec4 v0x60000348f570_0, 0;
    %jmp T_9.22;
T_9.20 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000348fd50_0, 0;
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000348f840_0, 0;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x60000348f8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %jmp T_9.25;
T_9.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000348f8d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000348fd50_0, 0;
    %load/vec4 v0x60000348fba0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %jmp T_9.33;
T_9.26 ;
    %load/vec4 v0x60000348fcc0_0;
    %ix/getv 3, v0x60000348fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034886c0, 0, 4;
    %jmp T_9.33;
T_9.27 ;
    %load/vec4 v0x60000348f690_0;
    %ix/getv 3, v0x60000348fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034886c0, 0, 4;
    %jmp T_9.33;
T_9.28 ;
    %load/vec4 v0x60000348f690_0;
    %ix/getv 3, v0x60000348fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034886c0, 0, 4;
    %jmp T_9.33;
T_9.29 ;
    %load/vec4 v0x60000348f690_0;
    %ix/getv 3, v0x60000348fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034886c0, 0, 4;
    %jmp T_9.33;
T_9.30 ;
    %load/vec4 v0x60000348f690_0;
    %ix/getv 3, v0x60000348fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034886c0, 0, 4;
    %jmp T_9.33;
T_9.31 ;
    %load/vec4 v0x60000348f690_0;
    %ix/getv 3, v0x60000348fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000034886c0, 0, 4;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000348f8d0_0, 0;
    %jmp T_9.25;
T_9.25 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x138710200;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003488900_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600003488900_0;
    %inv;
    %store/vec4 v0x600003488900_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x138710200;
T_11 ;
    %vpi_call 2 27 "$monitor", "Time: %0t | State: %0d | r0=%0d r1=%0d r2=%0d r3=%0d r4=%0d r5=%0d r6=%0d r7=%0d | pc = %0d", $time, v0x600003488ab0_0, &PV<v0x600003488a20_0, 0, 8>, &PV<v0x600003488a20_0, 8, 8>, &PV<v0x600003488a20_0, 16, 8>, &PV<v0x600003488a20_0, 24, 8>, &PV<v0x600003488a20_0, 32, 8>, &PV<v0x600003488a20_0, 40, 8>, &PV<v0x600003488a20_0, 48, 8>, &PV<v0x600003488a20_0, 56, 8>, v0x600003488990_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x138710200;
T_12 ;
    %wait E_0x600001380300;
    %load/vec4 v0x600003488ab0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 36 "$display", "\012Program halted. Final Register File:" {0 0 0};
    %vpi_call 2 37 "$display", "r0=%0d r1=%0d r2=%0d r3=%0d", &PV<v0x600003488a20_0, 0, 8>, &PV<v0x600003488a20_0, 8, 8>, &PV<v0x600003488a20_0, 16, 8>, &PV<v0x600003488a20_0, 24, 8> {0 0 0};
    %vpi_call 2 39 "$display", "r4=%0d r5=%0d r6=%0d r7=%0d", &PV<v0x600003488a20_0, 32, 8>, &PV<v0x600003488a20_0, 40, 8>, &PV<v0x600003488a20_0, 48, 8>, &PV<v0x600003488a20_0, 56, 8> {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "control_unit.v";
    "accumulator.v";
    "instruction_register.v";
    "alu.v";
    "memory.v";
    "program_counter.v";
