library ieee;
    use ieee.std_logic_1164.all;
    entity andGate is
        port(
             a: in bit;
             b: in bit;
             c: out bit);
        end andGate;
        architecture and_arch of andGate is begin
        c<= a and b;
    end and_arch;
