module bht #(
    parameter ENTRY_LEN = 6    // BTBæ¡ç›®é•¿åº¦
)(
    input               clk,
    input               rst,
    input       [31:0]  PCF,
    input       [31:0]  PCE,
    input       [31:0]  BrNPC,
    input               BranchE,
    input       [6:0]   OpE,
    output  reg [31:0]  PredictedPC,    // é¢„æµ‹ç»“æœ
    output  reg         PredictedF      // é¢„æµ‹ç»“æœæœ‰æ•ˆ
);
// åˆ†æ”¯æŒ‡ä»¤æ“ä½œç ?
localparam BR_OP    = 7'b110_0011;
//BTBæ¡ç›®æ•°é‡
localparam ENTRY_NUM = 1 << ENTRY_LEN;

// Buffer
reg [31:0]  BranchInstrAddress[ ENTRY_NUM - 1 : 0 ];
reg [31:0]  BranchTargeAddress[ ENTRY_NUM - 1 : 0 ];
reg [1:0]   State[ ENTRY_NUM - 1 : 0 ];



//æ ¹æ®PCç¡®å®šç´¢å¼•
wire [ENTRY_LEN-1:0] PCF_Tag=PCF[ENTRY_LEN+1:2];
wire [ENTRY_LEN-1:0] PCE_Tag=PCE[ENTRY_LEN+1:2];


//ç»„åˆé€»è¾‘äº§ç”Ÿé¢„æµ‹è·³è½¬åœ°å€
always @(*)begin
	if( (PCF == BranchInstrAddress[PCF_Tag]) && State[PCF_Tag][1]==1'b1 ) begin
		PredictedF  <= 1'b1;
        PredictedPC <= BranchTargeAddress[PCF_Tag];
    end
	else begin
		PredictedF  <= 1'b0;
        PredictedPC <= 32'b0;
    end
end

// Bufferæ›´æ–°
integer i;
always @(posedge clk or posedge rst) begin
    if( rst ) begin
       for(i=0;i<ENTRY_NUM;i=i+1)   begin
            State[i]                <= 2'b0;
            BranchInstrAddress[i]   <= 32'd0;
            BranchTargeAddress[i]   <= 32'd0;
        end
    end 
	else if(OpE == BR_OP) begin //å¦‚æœæ˜¯åˆ†æ”¯æŒ‡ä»?,æ›´æ–°ç»“æœ
		BranchInstrAddress[PCE_Tag]   <= PCE;
        BranchTargeAddress[PCE_Tag]   <= BrNPC;
		//å®é™…taken
		if(BranchE)begin
			case(State[PCE_Tag])
					2'b00:State[PCE_Tag]<=2'b01;
					2'b01:State[PCE_Tag]<=2'b11;
					2'b10:State[PCE_Tag]<=2'b11;
					2'b11:State[PCE_Tag]<=2'b11;
					default:State[PCE_Tag]<=2'b11;
			endcase
		end
		//å®é™…not taken
		if(!BranchE)begin
			case(State[PCE_Tag])
					2'b00:State[PCE_Tag]<=2'b00;
					2'b01:State[PCE_Tag]<=2'b00;
					2'b10:State[PCE_Tag]<=2'b00;
					2'b11:State[PCE_Tag]<=2'b10;
					default:State[PCE_Tag]<=2'b00;
			endcase
		end
	end
end

endmodule