// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Web Edition"

// DATE "12/06/2014 17:56:27"

// 
// Device: Altera EP3C5E144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vgacam (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	href,
	vref,
	digital,
	xclk,
	poopen,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	r,
	g,
	b,
	switch,
	button);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	href;
input 	vref;
input 	[7:0] digital;
output 	xclk;
output 	poopen;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	[7:0] r;
output 	[7:0] g;
output 	[7:0] b;
input 	[3:0] switch;
input 	button;

// Design Ports Information
// xclk	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// poopen	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[6]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[7]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[4]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[5]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[7]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[0]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[1]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[2]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[3]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// href	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vref	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[7]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[6]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[5]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[4]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[3]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[1]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digital[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vgacam_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \final_project_fpga|cam_cont|x[0]~10_combout ;
wire \final_project_fpga|cam_cont|y[4]~19_combout ;
wire \final_project_fpga|cam_cont|x[8]~29 ;
wire \final_project_fpga|cam_cont|x[9]~30_combout ;
wire \vgaCont|hcnt[1]~12_combout ;
wire \vgaCont|vcnt[8]~26_combout ;
wire \vgaCont|Add3~4_combout ;
wire \vgaCont|Add3~6_combout ;
wire \vgaCont|Add3~15 ;
wire \vgaCont|Add3~16_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \vgaCont|LessThan8~0_combout ;
wire \vgaCont|LessThan8~2_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \final_project_fpga|dataclk~q ;
wire \final_project_fpga|cam_cont|firstVref~q ;
wire \vgaCont|LessThan1~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \final_project_fpga|cam_cont|firstVref~0_combout ;
wire \final_project_fpga|read_y_cr_cb|en~q ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \final_project_fpga|dataclk~0_combout ;
wire \final_project_fpga|counter[0]~0_combout ;
wire \final_project_fpga|read_y_cr_cb|en~0_combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~8 ;
wire \auto_hub|hub_info_reg|word_counter[0]~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[1]~10 ;
wire \auto_hub|hub_info_reg|word_counter[1]~9_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~12 ;
wire \auto_hub|hub_info_reg|word_counter[2]~11_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~16 ;
wire \auto_hub|hub_info_reg|word_counter[3]~15_combout ;
wire \auto_hub|hub_info_reg|word_counter[4]~17_combout ;
wire \auto_hub|irf_reg[1][4]~q ;
wire \auto_hub|tdo_bypass_reg~q ;
wire \auto_hub|tdo~3_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|irf_reg~7_combout ;
wire \auto_hub|node_ena~0_combout ;
wire \auto_hub|node_ena~1_combout ;
wire \auto_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|Equal6~0_combout ;
wire \auto_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|irsr_reg~10_combout ;
wire \auto_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~14_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~19_combout ;
wire \auto_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \switch[0]~input_o ;
wire \switch[1]~input_o ;
wire \switch[2]~input_o ;
wire \switch[3]~input_o ;
wire \final_project_fpga|dataclk~clkctrl_outclk ;
wire \final_project_fpga|xclk~clkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[0]~feeder_combout ;
wire \final_project_fpga|counterlol[0]~0_combout ;
wire \final_project_fpga|lolclk~0_combout ;
wire \final_project_fpga|lolclk~q ;
wire \final_project_fpga|lolclk~clkctrl_outclk ;
wire \final_project_fpga|counterx[0]~0_combout ;
wire \final_project_fpga|xclk~0_combout ;
wire \final_project_fpga|xclk~q ;
wire \final_project_fpga|cam_cont|y[0]~10_combout ;
wire \vref~input_o ;
wire \final_project_fpga|cam_cont|y[3]~18_combout ;
wire \href~input_o ;
wire \final_project_fpga|cam_cont|oldhref~q ;
wire \final_project_fpga|cam_cont|x[9]~18_combout ;
wire \final_project_fpga|cam_cont|y[0]~11 ;
wire \final_project_fpga|cam_cont|y[1]~13 ;
wire \final_project_fpga|cam_cont|y[2]~14_combout ;
wire \final_project_fpga|cam_cont|y[2]~15 ;
wire \final_project_fpga|cam_cont|y[3]~17 ;
wire \final_project_fpga|cam_cont|y[4]~20 ;
wire \final_project_fpga|cam_cont|y[5]~21_combout ;
wire \final_project_fpga|cam_cont|y[5]~22 ;
wire \final_project_fpga|cam_cont|y[6]~23_combout ;
wire \final_project_fpga|cam_cont|y[3]~16_combout ;
wire \final_project_fpga|cam_cont|LessThan1~0_combout ;
wire \final_project_fpga|cam_cont|x[0]~11 ;
wire \final_project_fpga|cam_cont|x[1]~13 ;
wire \final_project_fpga|cam_cont|x[2]~14_combout ;
wire \final_project_fpga|cam_cont|x[9]~19_combout ;
wire \final_project_fpga|cam_cont|x[2]~15 ;
wire \final_project_fpga|cam_cont|x[3]~16_combout ;
wire \final_project_fpga|cam_cont|x[3]~17 ;
wire \final_project_fpga|cam_cont|x[4]~20_combout ;
wire \final_project_fpga|cam_cont|x[4]~21 ;
wire \final_project_fpga|cam_cont|x[5]~22_combout ;
wire \final_project_fpga|cam_cont|x[5]~23 ;
wire \final_project_fpga|cam_cont|x[6]~24_combout ;
wire \final_project_fpga|cam_cont|LessThan0~0_combout ;
wire \final_project_fpga|cam_cont|y[6]~24 ;
wire \final_project_fpga|cam_cont|y[7]~25_combout ;
wire \final_project_fpga|cam_cont|y[7]~26 ;
wire \final_project_fpga|cam_cont|y[8]~27_combout ;
wire \final_project_fpga|cam_cont|y[8]~28 ;
wire \final_project_fpga|cam_cont|y[9]~29_combout ;
wire \final_project_fpga|cam_cont|wren~1_combout ;
wire \final_project_fpga|cam_cont|x[6]~25 ;
wire \final_project_fpga|cam_cont|x[7]~26_combout ;
wire \final_project_fpga|cam_cont|x[7]~27 ;
wire \final_project_fpga|cam_cont|x[8]~28_combout ;
wire \final_project_fpga|cam_cont|wren~0_combout ;
wire \final_project_fpga|cam_cont|wren~2_combout ;
wire \clk~input_o ;
wire \vgapll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk_outclk ;
wire \vgaCont|hcnt[0]~10_combout ;
wire \vgaCont|hcnt[7]~24_combout ;
wire \vgaCont|LessThan0~0_combout ;
wire \vgaCont|LessThan0~1_combout ;
wire \vgaCont|hcnt[0]~11 ;
wire \vgaCont|hcnt[1]~13 ;
wire \vgaCont|hcnt[2]~15 ;
wire \vgaCont|hcnt[3]~16_combout ;
wire \vgaCont|hcnt[3]~17 ;
wire \vgaCont|hcnt[4]~18_combout ;
wire \vgaCont|hcnt[4]~19 ;
wire \vgaCont|hcnt[5]~20_combout ;
wire \vgaCont|hcnt[5]~21 ;
wire \vgaCont|hcnt[6]~22_combout ;
wire \vgaCont|hcnt[6]~23 ;
wire \vgaCont|hcnt[7]~25 ;
wire \vgaCont|hcnt[8]~26_combout ;
wire \vgaCont|hcnt[8]~27 ;
wire \vgaCont|hcnt[9]~28_combout ;
wire \vgaCont|hsync~0_combout ;
wire \vgaCont|hsync~1_combout ;
wire \vgaCont|vcnt[0]~11 ;
wire \vgaCont|vcnt[1]~12_combout ;
wire \vgaCont|vcnt[6]~23 ;
wire \vgaCont|vcnt[7]~24_combout ;
wire \vgaCont|oldhsync~q ;
wire \vgaCont|always0~0_combout ;
wire \vgaCont|vcnt[7]~25 ;
wire \vgaCont|vcnt[8]~27 ;
wire \vgaCont|vcnt[9]~28_combout ;
wire \vgaCont|LessThan1~1_combout ;
wire \vgaCont|vcnt[1]~13 ;
wire \vgaCont|vcnt[2]~15 ;
wire \vgaCont|vcnt[3]~17 ;
wire \vgaCont|vcnt[4]~18_combout ;
wire \vgaCont|vcnt[4]~19 ;
wire \vgaCont|vcnt[5]~20_combout ;
wire \vgaCont|vcnt[5]~21 ;
wire \vgaCont|vcnt[6]~22_combout ;
wire \vgaCont|LessThan9~0_combout ;
wire \vgaCont|vcnt[3]~16_combout ;
wire \vgaCont|vsync~0_combout ;
wire \vgaCont|vsync~1_combout ;
wire \vgaCont|sync_b~combout ;
wire \vgaCont|LessThan6~0_combout ;
wire \vgaCont|rden~0_combout ;
wire \vgaCont|vcnt[2]~14_combout ;
wire \vgaCont|vcnt[0]~10_combout ;
wire \vgaCont|LessThan8~1_combout ;
wire \vgaCont|rden~1_combout ;
wire \vgaCont|rden~2_combout ;
wire \button~input_o ;
wire \vgaCont|LessThan9~1_combout ;
wire \address[13]~0_combout ;
wire \vgaCont|Add3~18_combout ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|irf_proc~0_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|node_ena_proc~1_combout ;
wire \auto_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|shadow_jsm|state~3_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|node_ena_proc~0_combout ;
wire \auto_hub|Equal0~0_combout ;
wire \auto_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[2]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|Equal0~2_combout ;
wire \auto_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|node_ena~2_combout ;
wire \auto_hub|node_ena~3_combout ;
wire \auto_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|reset_ena_reg~q ;
wire \auto_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|clr_reg_proc~0_combout ;
wire \auto_hub|clr_reg~q ;
wire \auto_hub|node_ena[1]~reg0_q ;
wire \auto_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|irf_reg~6_combout ;
wire \auto_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|irf_reg[1][3]~q ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|irsr_reg~4_combout ;
wire \auto_hub|irsr_reg[0]~2_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|irsr_reg~0_combout ;
wire \auto_hub|irf_reg~0_combout ;
wire \auto_hub|irf_reg[1][0]~q ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|irf_reg~5_combout ;
wire \auto_hub|irf_reg[1][2]~q ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42_combout ;
wire \auto_hub|shadow_irf_reg~3_combout ;
wire \auto_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|irf_reg~4_combout ;
wire \auto_hub|irf_reg[1][1]~q ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~40_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|irsr_reg~3_combout ;
wire \auto_hub|tdo~0_combout ;
wire \auto_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|hub_info_reg|WORD_SR[0]~15_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|tdo~1_combout ;
wire \auto_hub|tdo~2_combout ;
wire \auto_hub|tdo~4_combout ;
wire \auto_hub|tdo~5_combout ;
wire \auto_hub|tdo~q ;
wire \auto_hub|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|Equal0~1_combout ;
wire \auto_hub|Equal1~0_combout ;
wire \auto_hub|virtual_ir_scan_reg~q ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ;
wire \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \digital[7]~input_o ;
wire \final_project_fpga|read_y_cr_cb|always0~0_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ;
wire \vgaCont|hcnt[2]~14_combout ;
wire \address[0]~1_combout ;
wire \vgaCont|Add2~0_combout ;
wire \final_project_fpga|cam_cont|x[1]~12_combout ;
wire \vgaCont|Add2~2_combout ;
wire \vgaCont|Add2~1 ;
wire \vgaCont|Add2~3_combout ;
wire \vgaCont|Add2~5_combout ;
wire \vgaCont|Add2~4 ;
wire \vgaCont|Add2~6_combout ;
wire \vgaCont|Add2~8_combout ;
wire \vgaCont|Add2~7 ;
wire \vgaCont|Add2~9_combout ;
wire \vgaCont|Add2~11_combout ;
wire \vgaCont|Add2~10 ;
wire \vgaCont|Add2~12_combout ;
wire \vgaCont|Add2~14_combout ;
wire \vgaCont|Add2~13 ;
wire \vgaCont|Add2~15_combout ;
wire \vgaCont|Add2~17_combout ;
wire \vgaCont|Add3~19_combout ;
wire \final_project_fpga|cam_cont|y[1]~12_combout ;
wire \vgaCont|Add3~20_combout ;
wire \vgaCont|Add3~1_cout ;
wire \vgaCont|Add3~3_cout ;
wire \vgaCont|Add3~5 ;
wire \vgaCont|Add3~7 ;
wire \vgaCont|Add3~8_combout ;
wire \vgaCont|Add3~21_combout ;
wire \vgaCont|Add3~9 ;
wire \vgaCont|Add3~10_combout ;
wire \vgaCont|Add3~22_combout ;
wire \vgaCont|Add3~11 ;
wire \vgaCont|Add3~12_combout ;
wire \vgaCont|Add3~23_combout ;
wire \vgaCont|Add3~13 ;
wire \vgaCont|Add3~14_combout ;
wire \vgaCont|Add3~24_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ;
wire \digital[0]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d2[0]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout ;
wire \digital[1]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[1]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|d2[1]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[9]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout ;
wire \digital[2]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|d2[2]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[10]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout ;
wire \digital[3]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d2[3]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[11]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout ;
wire \digital[4]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|d2[4]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12_combout ;
wire \digital[5]~input_o ;
wire \final_project_fpga|read_y_cr_cb|pixel[13]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13_combout ;
wire \digital[6]~input_o ;
wire \final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout ;
wire \final_project_fpga|read_y_cr_cb|d2[6]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \videoGen|r[0]~0_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \videoGen|r[1]~1_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \videoGen|r[2]~2_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[4]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \videoGen|r[3]~3_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~5_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \videoGen|r[4]~4_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[2]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~6_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \videoGen|r[5]~5_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~7_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \videoGen|r[6]~6_combout ;
wire \final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \videoGen|r[7]~7_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_internal_jtag~TDO ;
wire [9:0] \auto_hub|jtag_ir_reg ;
wire [5:0] \auto_hub|irsr_reg ;
wire [2:0] \auto_hub|hub_mode_reg ;
wire [2:0] \auto_hub|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|shadow_jsm|state ;
wire [4:0] \auto_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|hub_info_reg|WORD_SR ;
wire [4:0] \vgapll|altpll_component|auto_generated|wire_pll1_clk ;
wire [1:0] \final_project_fpga|counterx ;
wire [1:0] \final_project_fpga|counterlol ;
wire [1:0] \final_project_fpga|counter ;
wire [15:0] \final_project_fpga|read_y_cr_cb|pixel ;
wire [7:0] \final_project_fpga|read_y_cr_cb|d2 ;
wire [7:0] \final_project_fpga|read_y_cr_cb|d1 ;
wire [9:0] \final_project_fpga|cam_cont|y ;
wire [9:0] \final_project_fpga|cam_cont|x ;
wire [9:0] \vgaCont|vcnt ;
wire [9:0] \vgaCont|hcnt ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [4:0] \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [13:0] \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;

wire [4:0] \vgapll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;

assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [0] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [1] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [2] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [3] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \vgapll|altpll_component|auto_generated|wire_pll1_clk [4] = \vgapll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

// Location: FF_X18_Y12_N13
dffeas \final_project_fpga|cam_cont|y[4] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[4] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \final_project_fpga|cam_cont|x[9] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[9] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \vgaCont|vcnt[8] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[8] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \final_project_fpga|cam_cont|x[0] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[0] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[0]~10 (
// Equation(s):
// \final_project_fpga|cam_cont|x[0]~10_combout  = \final_project_fpga|cam_cont|x [0] $ (VCC)
// \final_project_fpga|cam_cont|x[0]~11  = CARRY(\final_project_fpga|cam_cont|x [0])

	.dataa(\final_project_fpga|cam_cont|x [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|x[0]~10_combout ),
	.cout(\final_project_fpga|cam_cont|x[0]~11 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[0]~10 .lut_mask = 16'h55AA;
defparam \final_project_fpga|cam_cont|x[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[4]~19 (
// Equation(s):
// \final_project_fpga|cam_cont|y[4]~19_combout  = (\final_project_fpga|cam_cont|y [4] & (\final_project_fpga|cam_cont|y[3]~17  $ (GND))) # (!\final_project_fpga|cam_cont|y [4] & (!\final_project_fpga|cam_cont|y[3]~17  & VCC))
// \final_project_fpga|cam_cont|y[4]~20  = CARRY((\final_project_fpga|cam_cont|y [4] & !\final_project_fpga|cam_cont|y[3]~17 ))

	.dataa(\final_project_fpga|cam_cont|y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[3]~17 ),
	.combout(\final_project_fpga|cam_cont|y[4]~19_combout ),
	.cout(\final_project_fpga|cam_cont|y[4]~20 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[4]~19 .lut_mask = 16'hA50A;
defparam \final_project_fpga|cam_cont|y[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[8]~28 (
// Equation(s):
// \final_project_fpga|cam_cont|x[8]~28_combout  = (\final_project_fpga|cam_cont|x [8] & (\final_project_fpga|cam_cont|x[7]~27  $ (GND))) # (!\final_project_fpga|cam_cont|x [8] & (!\final_project_fpga|cam_cont|x[7]~27  & VCC))
// \final_project_fpga|cam_cont|x[8]~29  = CARRY((\final_project_fpga|cam_cont|x [8] & !\final_project_fpga|cam_cont|x[7]~27 ))

	.dataa(\final_project_fpga|cam_cont|x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[7]~27 ),
	.combout(\final_project_fpga|cam_cont|x[8]~28_combout ),
	.cout(\final_project_fpga|cam_cont|x[8]~29 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[8]~28 .lut_mask = 16'hA50A;
defparam \final_project_fpga|cam_cont|x[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[9]~30 (
// Equation(s):
// \final_project_fpga|cam_cont|x[9]~30_combout  = \final_project_fpga|cam_cont|x[8]~29  $ (\final_project_fpga|cam_cont|x [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|cam_cont|x [9]),
	.cin(\final_project_fpga|cam_cont|x[8]~29 ),
	.combout(\final_project_fpga|cam_cont|x[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[9]~30 .lut_mask = 16'h0FF0;
defparam \final_project_fpga|cam_cont|x[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \vgaCont|hcnt[1] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[1] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneiii_lcell_comb \vgaCont|hcnt[1]~12 (
// Equation(s):
// \vgaCont|hcnt[1]~12_combout  = (\vgaCont|hcnt [1] & (!\vgaCont|hcnt[0]~11 )) # (!\vgaCont|hcnt [1] & ((\vgaCont|hcnt[0]~11 ) # (GND)))
// \vgaCont|hcnt[1]~13  = CARRY((!\vgaCont|hcnt[0]~11 ) # (!\vgaCont|hcnt [1]))

	.dataa(\vgaCont|hcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[0]~11 ),
	.combout(\vgaCont|hcnt[1]~12_combout ),
	.cout(\vgaCont|hcnt[1]~13 ));
// synopsys translate_off
defparam \vgaCont|hcnt[1]~12 .lut_mask = 16'h5A5F;
defparam \vgaCont|hcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneiii_lcell_comb \vgaCont|vcnt[8]~26 (
// Equation(s):
// \vgaCont|vcnt[8]~26_combout  = (\vgaCont|vcnt [8] & (\vgaCont|vcnt[7]~25  $ (GND))) # (!\vgaCont|vcnt [8] & (!\vgaCont|vcnt[7]~25  & VCC))
// \vgaCont|vcnt[8]~27  = CARRY((\vgaCont|vcnt [8] & !\vgaCont|vcnt[7]~25 ))

	.dataa(\vgaCont|vcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[7]~25 ),
	.combout(\vgaCont|vcnt[8]~26_combout ),
	.cout(\vgaCont|vcnt[8]~27 ));
// synopsys translate_off
defparam \vgaCont|vcnt[8]~26 .lut_mask = 16'hA50A;
defparam \vgaCont|vcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneiii_lcell_comb \vgaCont|Add3~4 (
// Equation(s):
// \vgaCont|Add3~4_combout  = (\vgaCont|vcnt [2] & (\vgaCont|Add3~3_cout  $ (GND))) # (!\vgaCont|vcnt [2] & (!\vgaCont|Add3~3_cout  & VCC))
// \vgaCont|Add3~5  = CARRY((\vgaCont|vcnt [2] & !\vgaCont|Add3~3_cout ))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~3_cout ),
	.combout(\vgaCont|Add3~4_combout ),
	.cout(\vgaCont|Add3~5 ));
// synopsys translate_off
defparam \vgaCont|Add3~4 .lut_mask = 16'hC30C;
defparam \vgaCont|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneiii_lcell_comb \vgaCont|Add3~6 (
// Equation(s):
// \vgaCont|Add3~6_combout  = (\vgaCont|vcnt [3] & (\vgaCont|Add3~5  & VCC)) # (!\vgaCont|vcnt [3] & (!\vgaCont|Add3~5 ))
// \vgaCont|Add3~7  = CARRY((!\vgaCont|vcnt [3] & !\vgaCont|Add3~5 ))

	.dataa(\vgaCont|vcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~5 ),
	.combout(\vgaCont|Add3~6_combout ),
	.cout(\vgaCont|Add3~7 ));
// synopsys translate_off
defparam \vgaCont|Add3~6 .lut_mask = 16'hA505;
defparam \vgaCont|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneiii_lcell_comb \vgaCont|Add3~14 (
// Equation(s):
// \vgaCont|Add3~14_combout  = (\vgaCont|vcnt [7] & (\vgaCont|Add3~13  & VCC)) # (!\vgaCont|vcnt [7] & (!\vgaCont|Add3~13 ))
// \vgaCont|Add3~15  = CARRY((!\vgaCont|vcnt [7] & !\vgaCont|Add3~13 ))

	.dataa(\vgaCont|vcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~13 ),
	.combout(\vgaCont|Add3~14_combout ),
	.cout(\vgaCont|Add3~15 ));
// synopsys translate_off
defparam \vgaCont|Add3~14 .lut_mask = 16'hA505;
defparam \vgaCont|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneiii_lcell_comb \vgaCont|Add3~16 (
// Equation(s):
// \vgaCont|Add3~16_combout  = \vgaCont|Add3~15  $ (\vgaCont|vcnt [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgaCont|vcnt [8]),
	.cin(\vgaCont|Add3~15 ),
	.combout(\vgaCont|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~16 .lut_mask = 16'h0FF0;
defparam \vgaCont|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneiii_lcell_comb \vgaCont|LessThan8~0 (
// Equation(s):
// \vgaCont|LessThan8~0_combout  = (!\vgaCont|vcnt [4] & !\vgaCont|vcnt [3])

	.dataa(gnd),
	.datab(\vgaCont|vcnt [4]),
	.datac(\vgaCont|vcnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vgaCont|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan8~0 .lut_mask = 16'h0303;
defparam \vgaCont|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneiii_lcell_comb \vgaCont|LessThan8~2 (
// Equation(s):
// \vgaCont|LessThan8~2_combout  = (!\vgaCont|vcnt [8] & (!\vgaCont|vcnt [9] & (!\vgaCont|vcnt [7] & !\vgaCont|vcnt [6])))

	.dataa(\vgaCont|vcnt [8]),
	.datab(\vgaCont|vcnt [9]),
	.datac(\vgaCont|vcnt [7]),
	.datad(\vgaCont|vcnt [6]),
	.cin(gnd),
	.combout(\vgaCont|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan8~2 .lut_mask = 16'h0001;
defparam \vgaCont|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|irf_reg[1][2]~q ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|irf_reg[1][0]~q ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFC30;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N1
dffeas \final_project_fpga|dataclk (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|dataclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|dataclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|dataclk .is_wysiwyg = "true";
defparam \final_project_fpga|dataclk .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \final_project_fpga|cam_cont|firstVref (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|firstVref~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|firstVref~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|firstVref .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|firstVref .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneiii_lcell_comb \vgaCont|LessThan1~0 (
// Equation(s):
// \vgaCont|LessThan1~0_combout  = (((!\vgaCont|vcnt [1] & !\vgaCont|vcnt [0])) # (!\vgaCont|vcnt [3])) # (!\vgaCont|vcnt [2])

	.dataa(\vgaCont|vcnt [2]),
	.datab(\vgaCont|vcnt [3]),
	.datac(\vgaCont|vcnt [1]),
	.datad(\vgaCont|vcnt [0]),
	.cin(gnd),
	.combout(\vgaCont|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan1~0 .lut_mask = 16'h777F;
defparam \vgaCont|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0 (
// Equation(s):
// \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout  = (\button~input_o  & (\final_project_fpga|cam_cont|y [6] & \final_project_fpga|cam_cont|wren~2_combout ))

	.dataa(\button~input_o ),
	.datab(\final_project_fpga|cam_cont|y [6]),
	.datac(\final_project_fpga|cam_cont|wren~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0 .lut_mask = 16'h8080;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1 (
// Equation(s):
// \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout  = (\button~input_o  & ((!\final_project_fpga|cam_cont|wren~2_combout ) # (!\final_project_fpga|cam_cont|y [6])))

	.dataa(\button~input_o ),
	.datab(\final_project_fpga|cam_cont|y [6]),
	.datac(\final_project_fpga|cam_cont|wren~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1 .lut_mask = 16'h2A2A;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0001;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0CC0;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hC2C0;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hDCCC;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hCC00;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0E0A;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7 .lut_mask = 16'h3C78;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N11
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|node_ena[1]~reg0_q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N3
dffeas \final_project_fpga|counter[0] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|counter[0] .is_wysiwyg = "true";
defparam \final_project_fpga|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneiii_lcell_comb \final_project_fpga|cam_cont|firstVref~0 (
// Equation(s):
// \final_project_fpga|cam_cont|firstVref~0_combout  = (\vref~input_o ) # ((\final_project_fpga|cam_cont|firstVref~q  & ((\final_project_fpga|cam_cont|oldhref~q ) # (!\href~input_o ))))

	.dataa(\vref~input_o ),
	.datab(\final_project_fpga|cam_cont|oldhref~q ),
	.datac(\final_project_fpga|cam_cont|firstVref~q ),
	.datad(\href~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|firstVref~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|firstVref~0 .lut_mask = 16'hEAFA;
defparam \final_project_fpga|cam_cont|firstVref~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \final_project_fpga|read_y_cr_cb|en (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|en .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hFFBF;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 .lut_mask = 16'hF078;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hC00C;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hECCC;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hF4F0;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0F08;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h003F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hA0EC;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hC70E;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h1E1E;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h0D01;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h0200;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'hD888;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'h888F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h5F00;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N0
cycloneiii_lcell_comb \final_project_fpga|dataclk~0 (
// Equation(s):
// \final_project_fpga|dataclk~0_combout  = !\final_project_fpga|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|counter [0]),
	.cin(gnd),
	.combout(\final_project_fpga|dataclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|dataclk~0 .lut_mask = 16'h00FF;
defparam \final_project_fpga|dataclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N2
cycloneiii_lcell_comb \final_project_fpga|counter[0]~0 (
// Equation(s):
// \final_project_fpga|counter[0]~0_combout  = !\final_project_fpga|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\final_project_fpga|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|counter[0]~0 .lut_mask = 16'h0F0F;
defparam \final_project_fpga|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|en~0 (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|en~0_combout  = !\final_project_fpga|read_y_cr_cb|en~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\final_project_fpga|read_y_cr_cb|en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|en~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|en~0 .lut_mask = 16'h0F0F;
defparam \final_project_fpga|read_y_cr_cb|en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \auto_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \auto_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \auto_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \auto_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \auto_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~7 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~7_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[0]~8 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|hub_info_reg|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[1]~9 (
	.dataa(\auto_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[0]~8 ),
	.combout(\auto_hub|hub_info_reg|word_counter[1]~9_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[1]~10 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \auto_hub|hub_info_reg|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[1]~10 ),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~11_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[2]~12 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \auto_hub|hub_info_reg|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[2]~12 ),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[3]~16 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[4]~17 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|hub_info_reg|word_counter[3]~16 ),
	.combout(\auto_hub|hub_info_reg|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \auto_hub|hub_info_reg|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \auto_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \auto_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \auto_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneiii_lcell_comb \auto_hub|tdo~3 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~3 .lut_mask = 16'hF808;
defparam \auto_hub|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \auto_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneiii_lcell_comb \auto_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(\auto_hub|hub_mode_reg [1]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~1 .lut_mask = 16'h0E00;
defparam \auto_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \auto_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \auto_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneiii_lcell_comb \auto_hub|irf_reg~7 (
	.dataa(\auto_hub|shadow_irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~7 .lut_mask = 16'hAFA0;
defparam \auto_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneiii_lcell_comb \auto_hub|node_ena~0 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~0 .lut_mask = 16'hEA2A;
defparam \auto_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneiii_lcell_comb \auto_hub|node_ena~1 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \auto_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneiii_lcell_comb \auto_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \auto_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneiii_lcell_comb \auto_hub|irsr_reg[2]~1 (
	.dataa(gnd),
	.datab(\auto_hub|hub_mode_reg [0]),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[2]~1 .lut_mask = 16'hF3C0;
defparam \auto_hub|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'hA001;
defparam \auto_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0100;
defparam \auto_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~0 .lut_mask = 16'hEE22;
defparam \auto_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg[1][0]~1 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irf_proc~0_combout ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h1333;
defparam \auto_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0500;
defparam \auto_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneiii_lcell_comb \auto_hub|Equal6~0 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal6~0 .lut_mask = 16'h5000;
defparam \auto_hub|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|irsr_reg [4]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~6 .lut_mask = 16'hCA0A;
defparam \auto_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|irf_reg[1][4]~q ),
	.datab(\auto_hub|irsr_reg [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~6 .lut_mask = 16'hACAC;
defparam \auto_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneiii_lcell_comb \auto_hub|irsr_reg~10 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~10 .lut_mask = 16'hFA0A;
defparam \auto_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0505;
defparam \auto_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|Equal6~0_combout ),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(\auto_hub|hub_mode_reg [0]),
	.datad(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0]~7 .lut_mask = 16'h22F0;
defparam \auto_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFFFE;
defparam \auto_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~14 (
	.dataa(\auto_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~14 .lut_mask = 16'hFF20;
defparam \auto_hub|hub_info_reg|word_counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \auto_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hC0E2;
defparam \auto_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFF01;
defparam \auto_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \auto_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hCECC;
defparam \auto_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0032;
defparam \auto_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0E0C;
defparam \auto_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~19 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|hub_info_reg|word_counter[0]~13_combout ),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~19 .lut_mask = 16'hCE0A;
defparam \auto_hub|hub_info_reg|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneiii_clkctrl \final_project_fpga|dataclk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\final_project_fpga|dataclk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\final_project_fpga|dataclk~clkctrl_outclk ));
// synopsys translate_off
defparam \final_project_fpga|dataclk~clkctrl .clock_type = "global clock";
defparam \final_project_fpga|dataclk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiii_clkctrl \final_project_fpga|xclk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\final_project_fpga|xclk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\final_project_fpga|xclk~clkctrl_outclk ));
// synopsys translate_off
defparam \final_project_fpga|xclk~clkctrl .clock_type = "global clock";
defparam \final_project_fpga|xclk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiii_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 16'hF0F0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneiii_io_obuf \xclk~output (
	.i(\final_project_fpga|xclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xclk),
	.obar());
// synopsys translate_off
defparam \xclk~output .bus_hold = "false";
defparam \xclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneiii_io_obuf \poopen~output (
	.i(\final_project_fpga|cam_cont|wren~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(poopen),
	.obar());
// synopsys translate_off
defparam \poopen~output .bus_hold = "false";
defparam \poopen~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneiii_io_obuf \vgaclk~output (
	.i(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneiii_io_obuf \hsync~output (
	.i(\vgaCont|hsync~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneiii_io_obuf \vsync~output (
	.i(\vgaCont|vsync~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneiii_io_obuf \sync_b~output (
	.i(\vgaCont|sync_b~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneiii_io_obuf \r[0]~output (
	.i(\videoGen|r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneiii_io_obuf \r[1]~output (
	.i(\videoGen|r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneiii_io_obuf \r[2]~output (
	.i(\videoGen|r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneiii_io_obuf \r[3]~output (
	.i(\videoGen|r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneiii_io_obuf \r[4]~output (
	.i(\videoGen|r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneiii_io_obuf \r[5]~output (
	.i(\videoGen|r[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneiii_io_obuf \r[6]~output (
	.i(\videoGen|r[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneiii_io_obuf \r[7]~output (
	.i(\videoGen|r[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneiii_io_obuf \g[0]~output (
	.i(\videoGen|r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneiii_io_obuf \g[1]~output (
	.i(\videoGen|r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneiii_io_obuf \g[2]~output (
	.i(\videoGen|r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneiii_io_obuf \g[3]~output (
	.i(\videoGen|r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneiii_io_obuf \g[4]~output (
	.i(\videoGen|r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneiii_io_obuf \g[5]~output (
	.i(\videoGen|r[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneiii_io_obuf \g[6]~output (
	.i(\videoGen|r[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneiii_io_obuf \g[7]~output (
	.i(\videoGen|r[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneiii_io_obuf \b[0]~output (
	.i(\videoGen|r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneiii_io_obuf \b[1]~output (
	.i(\videoGen|r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneiii_io_obuf \b[2]~output (
	.i(\videoGen|r[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneiii_io_obuf \b[3]~output (
	.i(\videoGen|r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneiii_io_obuf \b[4]~output (
	.i(\videoGen|r[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneiii_io_obuf \b[5]~output (
	.i(\videoGen|r[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneiii_io_obuf \b[6]~output (
	.i(\videoGen|r[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneiii_io_obuf \b[7]~output (
	.i(\videoGen|r[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneiii_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneiii_lcell_comb \final_project_fpga|counterlol[0]~0 (
// Equation(s):
// \final_project_fpga|counterlol[0]~0_combout  = !\final_project_fpga|counterlol [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\final_project_fpga|counterlol [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|counterlol[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|counterlol[0]~0 .lut_mask = 16'h0F0F;
defparam \final_project_fpga|counterlol[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N3
dffeas \final_project_fpga|counterlol[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|counterlol[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|counterlol [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|counterlol[0] .is_wysiwyg = "true";
defparam \final_project_fpga|counterlol[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneiii_lcell_comb \final_project_fpga|lolclk~0 (
// Equation(s):
// \final_project_fpga|lolclk~0_combout  = !\final_project_fpga|counterlol [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|counterlol [0]),
	.cin(gnd),
	.combout(\final_project_fpga|lolclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|lolclk~0 .lut_mask = 16'h00FF;
defparam \final_project_fpga|lolclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N17
dffeas \final_project_fpga|lolclk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\final_project_fpga|lolclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|lolclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|lolclk .is_wysiwyg = "true";
defparam \final_project_fpga|lolclk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \final_project_fpga|lolclk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\final_project_fpga|lolclk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\final_project_fpga|lolclk~clkctrl_outclk ));
// synopsys translate_off
defparam \final_project_fpga|lolclk~clkctrl .clock_type = "global clock";
defparam \final_project_fpga|lolclk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneiii_lcell_comb \final_project_fpga|counterx[0]~0 (
// Equation(s):
// \final_project_fpga|counterx[0]~0_combout  = !\final_project_fpga|counterx [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\final_project_fpga|counterx [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|counterx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|counterx[0]~0 .lut_mask = 16'h0F0F;
defparam \final_project_fpga|counterx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N3
dffeas \final_project_fpga|counterx[0] (
	.clk(\final_project_fpga|lolclk~clkctrl_outclk ),
	.d(\final_project_fpga|counterx[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|counterx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|counterx[0] .is_wysiwyg = "true";
defparam \final_project_fpga|counterx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneiii_lcell_comb \final_project_fpga|xclk~0 (
// Equation(s):
// \final_project_fpga|xclk~0_combout  = !\final_project_fpga|counterx [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|counterx [0]),
	.cin(gnd),
	.combout(\final_project_fpga|xclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|xclk~0 .lut_mask = 16'h00FF;
defparam \final_project_fpga|xclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \final_project_fpga|xclk (
	.clk(\final_project_fpga|lolclk~clkctrl_outclk ),
	.d(\final_project_fpga|xclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|xclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|xclk .is_wysiwyg = "true";
defparam \final_project_fpga|xclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[0]~10 (
// Equation(s):
// \final_project_fpga|cam_cont|y[0]~10_combout  = \final_project_fpga|cam_cont|y [0] $ (VCC)
// \final_project_fpga|cam_cont|y[0]~11  = CARRY(\final_project_fpga|cam_cont|y [0])

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|y[0]~10_combout ),
	.cout(\final_project_fpga|cam_cont|y[0]~11 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[0]~10 .lut_mask = 16'h33CC;
defparam \final_project_fpga|cam_cont|y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneiii_io_ibuf \vref~input (
	.i(vref),
	.ibar(gnd),
	.o(\vref~input_o ));
// synopsys translate_off
defparam \vref~input .bus_hold = "false";
defparam \vref~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[3]~18 (
// Equation(s):
// \final_project_fpga|cam_cont|y[3]~18_combout  = (\final_project_fpga|cam_cont|firstVref~q ) # (\vref~input_o )

	.dataa(\final_project_fpga|cam_cont|firstVref~q ),
	.datab(gnd),
	.datac(\vref~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[3]~18 .lut_mask = 16'hFAFA;
defparam \final_project_fpga|cam_cont|y[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneiii_io_ibuf \href~input (
	.i(href),
	.ibar(gnd),
	.o(\href~input_o ));
// synopsys translate_off
defparam \href~input .bus_hold = "false";
defparam \href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \final_project_fpga|cam_cont|oldhref (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\href~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|oldhref~q ),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|oldhref .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|oldhref .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[9]~18 (
// Equation(s):
// \final_project_fpga|cam_cont|x[9]~18_combout  = (\vref~input_o ) # ((\href~input_o  & !\final_project_fpga|cam_cont|oldhref~q ))

	.dataa(\vref~input_o ),
	.datab(\href~input_o ),
	.datac(\final_project_fpga|cam_cont|oldhref~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[9]~18 .lut_mask = 16'hAEAE;
defparam \final_project_fpga|cam_cont|x[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \final_project_fpga|cam_cont|y[0] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[0] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[1]~12 (
// Equation(s):
// \final_project_fpga|cam_cont|y[1]~12_combout  = (\final_project_fpga|cam_cont|y [1] & (!\final_project_fpga|cam_cont|y[0]~11 )) # (!\final_project_fpga|cam_cont|y [1] & ((\final_project_fpga|cam_cont|y[0]~11 ) # (GND)))
// \final_project_fpga|cam_cont|y[1]~13  = CARRY((!\final_project_fpga|cam_cont|y[0]~11 ) # (!\final_project_fpga|cam_cont|y [1]))

	.dataa(\final_project_fpga|cam_cont|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[0]~11 ),
	.combout(\final_project_fpga|cam_cont|y[1]~12_combout ),
	.cout(\final_project_fpga|cam_cont|y[1]~13 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[1]~12 .lut_mask = 16'h5A5F;
defparam \final_project_fpga|cam_cont|y[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[2]~14 (
// Equation(s):
// \final_project_fpga|cam_cont|y[2]~14_combout  = (\final_project_fpga|cam_cont|y [2] & (\final_project_fpga|cam_cont|y[1]~13  $ (GND))) # (!\final_project_fpga|cam_cont|y [2] & (!\final_project_fpga|cam_cont|y[1]~13  & VCC))
// \final_project_fpga|cam_cont|y[2]~15  = CARRY((\final_project_fpga|cam_cont|y [2] & !\final_project_fpga|cam_cont|y[1]~13 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[1]~13 ),
	.combout(\final_project_fpga|cam_cont|y[2]~14_combout ),
	.cout(\final_project_fpga|cam_cont|y[2]~15 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[2]~14 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|y[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \final_project_fpga|cam_cont|y[2] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[2] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[3]~16 (
// Equation(s):
// \final_project_fpga|cam_cont|y[3]~16_combout  = (\final_project_fpga|cam_cont|y [3] & (!\final_project_fpga|cam_cont|y[2]~15 )) # (!\final_project_fpga|cam_cont|y [3] & ((\final_project_fpga|cam_cont|y[2]~15 ) # (GND)))
// \final_project_fpga|cam_cont|y[3]~17  = CARRY((!\final_project_fpga|cam_cont|y[2]~15 ) # (!\final_project_fpga|cam_cont|y [3]))

	.dataa(\final_project_fpga|cam_cont|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[2]~15 ),
	.combout(\final_project_fpga|cam_cont|y[3]~16_combout ),
	.cout(\final_project_fpga|cam_cont|y[3]~17 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[3]~16 .lut_mask = 16'h5A5F;
defparam \final_project_fpga|cam_cont|y[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[5]~21 (
// Equation(s):
// \final_project_fpga|cam_cont|y[5]~21_combout  = (\final_project_fpga|cam_cont|y [5] & (!\final_project_fpga|cam_cont|y[4]~20 )) # (!\final_project_fpga|cam_cont|y [5] & ((\final_project_fpga|cam_cont|y[4]~20 ) # (GND)))
// \final_project_fpga|cam_cont|y[5]~22  = CARRY((!\final_project_fpga|cam_cont|y[4]~20 ) # (!\final_project_fpga|cam_cont|y [5]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[4]~20 ),
	.combout(\final_project_fpga|cam_cont|y[5]~21_combout ),
	.cout(\final_project_fpga|cam_cont|y[5]~22 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[5]~21 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|y[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \final_project_fpga|cam_cont|y[5] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[5] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[6]~23 (
// Equation(s):
// \final_project_fpga|cam_cont|y[6]~23_combout  = (\final_project_fpga|cam_cont|y [6] & (\final_project_fpga|cam_cont|y[5]~22  $ (GND))) # (!\final_project_fpga|cam_cont|y [6] & (!\final_project_fpga|cam_cont|y[5]~22  & VCC))
// \final_project_fpga|cam_cont|y[6]~24  = CARRY((\final_project_fpga|cam_cont|y [6] & !\final_project_fpga|cam_cont|y[5]~22 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[5]~22 ),
	.combout(\final_project_fpga|cam_cont|y[6]~23_combout ),
	.cout(\final_project_fpga|cam_cont|y[6]~24 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[6]~23 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|y[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \final_project_fpga|cam_cont|y[6] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[6] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \final_project_fpga|cam_cont|y[3] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[3] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneiii_lcell_comb \final_project_fpga|cam_cont|LessThan1~0 (
// Equation(s):
// \final_project_fpga|cam_cont|LessThan1~0_combout  = (((!\final_project_fpga|cam_cont|y [3]) # (!\final_project_fpga|cam_cont|y [5])) # (!\final_project_fpga|cam_cont|y [6])) # (!\final_project_fpga|cam_cont|y [4])

	.dataa(\final_project_fpga|cam_cont|y [4]),
	.datab(\final_project_fpga|cam_cont|y [6]),
	.datac(\final_project_fpga|cam_cont|y [5]),
	.datad(\final_project_fpga|cam_cont|y [3]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \final_project_fpga|cam_cont|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[1]~12 (
// Equation(s):
// \final_project_fpga|cam_cont|x[1]~12_combout  = (\final_project_fpga|cam_cont|x [1] & (!\final_project_fpga|cam_cont|x[0]~11 )) # (!\final_project_fpga|cam_cont|x [1] & ((\final_project_fpga|cam_cont|x[0]~11 ) # (GND)))
// \final_project_fpga|cam_cont|x[1]~13  = CARRY((!\final_project_fpga|cam_cont|x[0]~11 ) # (!\final_project_fpga|cam_cont|x [1]))

	.dataa(\final_project_fpga|cam_cont|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[0]~11 ),
	.combout(\final_project_fpga|cam_cont|x[1]~12_combout ),
	.cout(\final_project_fpga|cam_cont|x[1]~13 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[1]~12 .lut_mask = 16'h5A5F;
defparam \final_project_fpga|cam_cont|x[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[2]~14 (
// Equation(s):
// \final_project_fpga|cam_cont|x[2]~14_combout  = (\final_project_fpga|cam_cont|x [2] & (\final_project_fpga|cam_cont|x[1]~13  $ (GND))) # (!\final_project_fpga|cam_cont|x [2] & (!\final_project_fpga|cam_cont|x[1]~13  & VCC))
// \final_project_fpga|cam_cont|x[2]~15  = CARRY((\final_project_fpga|cam_cont|x [2] & !\final_project_fpga|cam_cont|x[1]~13 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[1]~13 ),
	.combout(\final_project_fpga|cam_cont|x[2]~14_combout ),
	.cout(\final_project_fpga|cam_cont|x[2]~15 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[2]~14 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|x[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[9]~19 (
// Equation(s):
// \final_project_fpga|cam_cont|x[9]~19_combout  = (\href~input_o ) # (\vref~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\href~input_o ),
	.datad(\vref~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[9]~19 .lut_mask = 16'hFFF0;
defparam \final_project_fpga|cam_cont|x[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \final_project_fpga|cam_cont|x[2] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[2] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[3]~16 (
// Equation(s):
// \final_project_fpga|cam_cont|x[3]~16_combout  = (\final_project_fpga|cam_cont|x [3] & (!\final_project_fpga|cam_cont|x[2]~15 )) # (!\final_project_fpga|cam_cont|x [3] & ((\final_project_fpga|cam_cont|x[2]~15 ) # (GND)))
// \final_project_fpga|cam_cont|x[3]~17  = CARRY((!\final_project_fpga|cam_cont|x[2]~15 ) # (!\final_project_fpga|cam_cont|x [3]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[2]~15 ),
	.combout(\final_project_fpga|cam_cont|x[3]~16_combout ),
	.cout(\final_project_fpga|cam_cont|x[3]~17 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[3]~16 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|x[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \final_project_fpga|cam_cont|x[3] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[3] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[4]~20 (
// Equation(s):
// \final_project_fpga|cam_cont|x[4]~20_combout  = (\final_project_fpga|cam_cont|x [4] & (\final_project_fpga|cam_cont|x[3]~17  $ (GND))) # (!\final_project_fpga|cam_cont|x [4] & (!\final_project_fpga|cam_cont|x[3]~17  & VCC))
// \final_project_fpga|cam_cont|x[4]~21  = CARRY((\final_project_fpga|cam_cont|x [4] & !\final_project_fpga|cam_cont|x[3]~17 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[3]~17 ),
	.combout(\final_project_fpga|cam_cont|x[4]~20_combout ),
	.cout(\final_project_fpga|cam_cont|x[4]~21 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[4]~20 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|x[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \final_project_fpga|cam_cont|x[4] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[4] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[5]~22 (
// Equation(s):
// \final_project_fpga|cam_cont|x[5]~22_combout  = (\final_project_fpga|cam_cont|x [5] & (!\final_project_fpga|cam_cont|x[4]~21 )) # (!\final_project_fpga|cam_cont|x [5] & ((\final_project_fpga|cam_cont|x[4]~21 ) # (GND)))
// \final_project_fpga|cam_cont|x[5]~23  = CARRY((!\final_project_fpga|cam_cont|x[4]~21 ) # (!\final_project_fpga|cam_cont|x [5]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[4]~21 ),
	.combout(\final_project_fpga|cam_cont|x[5]~22_combout ),
	.cout(\final_project_fpga|cam_cont|x[5]~23 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[5]~22 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|x[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \final_project_fpga|cam_cont|x[5] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[5] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[6]~24 (
// Equation(s):
// \final_project_fpga|cam_cont|x[6]~24_combout  = (\final_project_fpga|cam_cont|x [6] & (\final_project_fpga|cam_cont|x[5]~23  $ (GND))) # (!\final_project_fpga|cam_cont|x [6] & (!\final_project_fpga|cam_cont|x[5]~23  & VCC))
// \final_project_fpga|cam_cont|x[6]~25  = CARRY((\final_project_fpga|cam_cont|x [6] & !\final_project_fpga|cam_cont|x[5]~23 ))

	.dataa(\final_project_fpga|cam_cont|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[5]~23 ),
	.combout(\final_project_fpga|cam_cont|x[6]~24_combout ),
	.cout(\final_project_fpga|cam_cont|x[6]~25 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[6]~24 .lut_mask = 16'hA50A;
defparam \final_project_fpga|cam_cont|x[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \final_project_fpga|cam_cont|x[6] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[6] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneiii_lcell_comb \final_project_fpga|cam_cont|LessThan0~0 (
// Equation(s):
// \final_project_fpga|cam_cont|LessThan0~0_combout  = (((!\final_project_fpga|cam_cont|x [6]) # (!\final_project_fpga|cam_cont|x [3])) # (!\final_project_fpga|cam_cont|x [4])) # (!\final_project_fpga|cam_cont|x [5])

	.dataa(\final_project_fpga|cam_cont|x [5]),
	.datab(\final_project_fpga|cam_cont|x [4]),
	.datac(\final_project_fpga|cam_cont|x [3]),
	.datad(\final_project_fpga|cam_cont|x [6]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \final_project_fpga|cam_cont|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[7]~25 (
// Equation(s):
// \final_project_fpga|cam_cont|y[7]~25_combout  = (\final_project_fpga|cam_cont|y [7] & (!\final_project_fpga|cam_cont|y[6]~24 )) # (!\final_project_fpga|cam_cont|y [7] & ((\final_project_fpga|cam_cont|y[6]~24 ) # (GND)))
// \final_project_fpga|cam_cont|y[7]~26  = CARRY((!\final_project_fpga|cam_cont|y[6]~24 ) # (!\final_project_fpga|cam_cont|y [7]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[6]~24 ),
	.combout(\final_project_fpga|cam_cont|y[7]~25_combout ),
	.cout(\final_project_fpga|cam_cont|y[7]~26 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[7]~25 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|y[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \final_project_fpga|cam_cont|y[7] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[7] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[8]~27 (
// Equation(s):
// \final_project_fpga|cam_cont|y[8]~27_combout  = (\final_project_fpga|cam_cont|y [8] & (\final_project_fpga|cam_cont|y[7]~26  $ (GND))) # (!\final_project_fpga|cam_cont|y [8] & (!\final_project_fpga|cam_cont|y[7]~26  & VCC))
// \final_project_fpga|cam_cont|y[8]~28  = CARRY((\final_project_fpga|cam_cont|y [8] & !\final_project_fpga|cam_cont|y[7]~26 ))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|y[7]~26 ),
	.combout(\final_project_fpga|cam_cont|y[8]~27_combout ),
	.cout(\final_project_fpga|cam_cont|y[8]~28 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[8]~27 .lut_mask = 16'hC30C;
defparam \final_project_fpga|cam_cont|y[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \final_project_fpga|cam_cont|y[8] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[8] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneiii_lcell_comb \final_project_fpga|cam_cont|y[9]~29 (
// Equation(s):
// \final_project_fpga|cam_cont|y[9]~29_combout  = \final_project_fpga|cam_cont|y [9] $ (\final_project_fpga|cam_cont|y[8]~28 )

	.dataa(\final_project_fpga|cam_cont|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\final_project_fpga|cam_cont|y[8]~28 ),
	.combout(\final_project_fpga|cam_cont|y[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[9]~29 .lut_mask = 16'h5A5A;
defparam \final_project_fpga|cam_cont|y[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \final_project_fpga|cam_cont|y[9] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[9] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wren~1 (
// Equation(s):
// \final_project_fpga|cam_cont|wren~1_combout  = (!\final_project_fpga|cam_cont|y [9] & !\final_project_fpga|cam_cont|y [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\final_project_fpga|cam_cont|y [9]),
	.datad(\final_project_fpga|cam_cont|y [8]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wren~1 .lut_mask = 16'h000F;
defparam \final_project_fpga|cam_cont|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneiii_lcell_comb \final_project_fpga|cam_cont|x[7]~26 (
// Equation(s):
// \final_project_fpga|cam_cont|x[7]~26_combout  = (\final_project_fpga|cam_cont|x [7] & (!\final_project_fpga|cam_cont|x[6]~25 )) # (!\final_project_fpga|cam_cont|x [7] & ((\final_project_fpga|cam_cont|x[6]~25 ) # (GND)))
// \final_project_fpga|cam_cont|x[7]~27  = CARRY((!\final_project_fpga|cam_cont|x[6]~25 ) # (!\final_project_fpga|cam_cont|x [7]))

	.dataa(gnd),
	.datab(\final_project_fpga|cam_cont|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\final_project_fpga|cam_cont|x[6]~25 ),
	.combout(\final_project_fpga|cam_cont|x[7]~26_combout ),
	.cout(\final_project_fpga|cam_cont|x[7]~27 ));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[7]~26 .lut_mask = 16'h3C3F;
defparam \final_project_fpga|cam_cont|x[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \final_project_fpga|cam_cont|x[7] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[7] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \final_project_fpga|cam_cont|x[8] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[8] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wren~0 (
// Equation(s):
// \final_project_fpga|cam_cont|wren~0_combout  = (!\final_project_fpga|cam_cont|x [9] & (!\final_project_fpga|cam_cont|x [7] & (!\final_project_fpga|cam_cont|x [8] & !\final_project_fpga|cam_cont|y [7])))

	.dataa(\final_project_fpga|cam_cont|x [9]),
	.datab(\final_project_fpga|cam_cont|x [7]),
	.datac(\final_project_fpga|cam_cont|x [8]),
	.datad(\final_project_fpga|cam_cont|y [7]),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wren~0 .lut_mask = 16'h0001;
defparam \final_project_fpga|cam_cont|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneiii_lcell_comb \final_project_fpga|cam_cont|wren~2 (
// Equation(s):
// \final_project_fpga|cam_cont|wren~2_combout  = (\final_project_fpga|cam_cont|LessThan1~0_combout  & (\final_project_fpga|cam_cont|LessThan0~0_combout  & (\final_project_fpga|cam_cont|wren~1_combout  & \final_project_fpga|cam_cont|wren~0_combout )))

	.dataa(\final_project_fpga|cam_cont|LessThan1~0_combout ),
	.datab(\final_project_fpga|cam_cont|LessThan0~0_combout ),
	.datac(\final_project_fpga|cam_cont|wren~1_combout ),
	.datad(\final_project_fpga|cam_cont|wren~0_combout ),
	.cin(gnd),
	.combout(\final_project_fpga|cam_cont|wren~2_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|cam_cont|wren~2 .lut_mask = 16'h8000;
defparam \final_project_fpga|cam_cont|wren~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneiii_pll \vgapll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\vgapll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\vgapll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\vgapll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \vgapll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \vgapll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_high = 9;
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_low = 9;
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \vgapll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_divide_by = 27;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 17;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \vgapll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \vgapll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 25000;
defparam \vgapll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \vgapll|altpll_component|auto_generated|pll1 .m = 34;
defparam \vgapll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \vgapll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .n = 3;
defparam \vgapll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \vgapll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \vgapll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \vgapll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5891;
defparam \vgapll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \vgapll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \vgapll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 275;
defparam \vgapll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL2E0
cycloneiii_clkctrl \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vgapll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk_outclk ));
// synopsys translate_off
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk .clock_type = "external clock output";
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneiii_lcell_comb \vgaCont|hcnt[0]~10 (
// Equation(s):
// \vgaCont|hcnt[0]~10_combout  = \vgaCont|hcnt [0] $ (VCC)
// \vgaCont|hcnt[0]~11  = CARRY(\vgaCont|hcnt [0])

	.dataa(gnd),
	.datab(\vgaCont|hcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgaCont|hcnt[0]~10_combout ),
	.cout(\vgaCont|hcnt[0]~11 ));
// synopsys translate_off
defparam \vgaCont|hcnt[0]~10 .lut_mask = 16'h33CC;
defparam \vgaCont|hcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneiii_lcell_comb \vgaCont|hcnt[7]~24 (
// Equation(s):
// \vgaCont|hcnt[7]~24_combout  = (\vgaCont|hcnt [7] & (!\vgaCont|hcnt[6]~23 )) # (!\vgaCont|hcnt [7] & ((\vgaCont|hcnt[6]~23 ) # (GND)))
// \vgaCont|hcnt[7]~25  = CARRY((!\vgaCont|hcnt[6]~23 ) # (!\vgaCont|hcnt [7]))

	.dataa(\vgaCont|hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[6]~23 ),
	.combout(\vgaCont|hcnt[7]~24_combout ),
	.cout(\vgaCont|hcnt[7]~25 ));
// synopsys translate_off
defparam \vgaCont|hcnt[7]~24 .lut_mask = 16'h5A5F;
defparam \vgaCont|hcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \vgaCont|hcnt[7] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[7] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneiii_lcell_comb \vgaCont|LessThan0~0 (
// Equation(s):
// \vgaCont|LessThan0~0_combout  = (!\vgaCont|hcnt [6] & (!\vgaCont|hcnt [7] & !\vgaCont|hcnt [5]))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [6]),
	.datac(\vgaCont|hcnt [7]),
	.datad(\vgaCont|hcnt [5]),
	.cin(gnd),
	.combout(\vgaCont|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan0~0 .lut_mask = 16'h0003;
defparam \vgaCont|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneiii_lcell_comb \vgaCont|LessThan0~1 (
// Equation(s):
// \vgaCont|LessThan0~1_combout  = (\vgaCont|hcnt [8] & (\vgaCont|hcnt [9] & !\vgaCont|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [8]),
	.datac(\vgaCont|hcnt [9]),
	.datad(\vgaCont|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan0~1 .lut_mask = 16'h00C0;
defparam \vgaCont|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \vgaCont|hcnt[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[0] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneiii_lcell_comb \vgaCont|hcnt[2]~14 (
// Equation(s):
// \vgaCont|hcnt[2]~14_combout  = (\vgaCont|hcnt [2] & (\vgaCont|hcnt[1]~13  $ (GND))) # (!\vgaCont|hcnt [2] & (!\vgaCont|hcnt[1]~13  & VCC))
// \vgaCont|hcnt[2]~15  = CARRY((\vgaCont|hcnt [2] & !\vgaCont|hcnt[1]~13 ))

	.dataa(\vgaCont|hcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[1]~13 ),
	.combout(\vgaCont|hcnt[2]~14_combout ),
	.cout(\vgaCont|hcnt[2]~15 ));
// synopsys translate_off
defparam \vgaCont|hcnt[2]~14 .lut_mask = 16'hA50A;
defparam \vgaCont|hcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneiii_lcell_comb \vgaCont|hcnt[3]~16 (
// Equation(s):
// \vgaCont|hcnt[3]~16_combout  = (\vgaCont|hcnt [3] & (!\vgaCont|hcnt[2]~15 )) # (!\vgaCont|hcnt [3] & ((\vgaCont|hcnt[2]~15 ) # (GND)))
// \vgaCont|hcnt[3]~17  = CARRY((!\vgaCont|hcnt[2]~15 ) # (!\vgaCont|hcnt [3]))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[2]~15 ),
	.combout(\vgaCont|hcnt[3]~16_combout ),
	.cout(\vgaCont|hcnt[3]~17 ));
// synopsys translate_off
defparam \vgaCont|hcnt[3]~16 .lut_mask = 16'h3C3F;
defparam \vgaCont|hcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \vgaCont|hcnt[3] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[3] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneiii_lcell_comb \vgaCont|hcnt[4]~18 (
// Equation(s):
// \vgaCont|hcnt[4]~18_combout  = (\vgaCont|hcnt [4] & (\vgaCont|hcnt[3]~17  $ (GND))) # (!\vgaCont|hcnt [4] & (!\vgaCont|hcnt[3]~17  & VCC))
// \vgaCont|hcnt[4]~19  = CARRY((\vgaCont|hcnt [4] & !\vgaCont|hcnt[3]~17 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[3]~17 ),
	.combout(\vgaCont|hcnt[4]~18_combout ),
	.cout(\vgaCont|hcnt[4]~19 ));
// synopsys translate_off
defparam \vgaCont|hcnt[4]~18 .lut_mask = 16'hC30C;
defparam \vgaCont|hcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \vgaCont|hcnt[4] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[4] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneiii_lcell_comb \vgaCont|hcnt[5]~20 (
// Equation(s):
// \vgaCont|hcnt[5]~20_combout  = (\vgaCont|hcnt [5] & (!\vgaCont|hcnt[4]~19 )) # (!\vgaCont|hcnt [5] & ((\vgaCont|hcnt[4]~19 ) # (GND)))
// \vgaCont|hcnt[5]~21  = CARRY((!\vgaCont|hcnt[4]~19 ) # (!\vgaCont|hcnt [5]))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[4]~19 ),
	.combout(\vgaCont|hcnt[5]~20_combout ),
	.cout(\vgaCont|hcnt[5]~21 ));
// synopsys translate_off
defparam \vgaCont|hcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \vgaCont|hcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \vgaCont|hcnt[5] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[5] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneiii_lcell_comb \vgaCont|hcnt[6]~22 (
// Equation(s):
// \vgaCont|hcnt[6]~22_combout  = (\vgaCont|hcnt [6] & (\vgaCont|hcnt[5]~21  $ (GND))) # (!\vgaCont|hcnt [6] & (!\vgaCont|hcnt[5]~21  & VCC))
// \vgaCont|hcnt[6]~23  = CARRY((\vgaCont|hcnt [6] & !\vgaCont|hcnt[5]~21 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[5]~21 ),
	.combout(\vgaCont|hcnt[6]~22_combout ),
	.cout(\vgaCont|hcnt[6]~23 ));
// synopsys translate_off
defparam \vgaCont|hcnt[6]~22 .lut_mask = 16'hC30C;
defparam \vgaCont|hcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \vgaCont|hcnt[6] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[6] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneiii_lcell_comb \vgaCont|hcnt[8]~26 (
// Equation(s):
// \vgaCont|hcnt[8]~26_combout  = (\vgaCont|hcnt [8] & (\vgaCont|hcnt[7]~25  $ (GND))) # (!\vgaCont|hcnt [8] & (!\vgaCont|hcnt[7]~25  & VCC))
// \vgaCont|hcnt[8]~27  = CARRY((\vgaCont|hcnt [8] & !\vgaCont|hcnt[7]~25 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|hcnt[7]~25 ),
	.combout(\vgaCont|hcnt[8]~26_combout ),
	.cout(\vgaCont|hcnt[8]~27 ));
// synopsys translate_off
defparam \vgaCont|hcnt[8]~26 .lut_mask = 16'hC30C;
defparam \vgaCont|hcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \vgaCont|hcnt[8] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[8] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneiii_lcell_comb \vgaCont|hcnt[9]~28 (
// Equation(s):
// \vgaCont|hcnt[9]~28_combout  = \vgaCont|hcnt [9] $ (\vgaCont|hcnt[8]~27 )

	.dataa(\vgaCont|hcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vgaCont|hcnt[8]~27 ),
	.combout(\vgaCont|hcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|hcnt[9]~28 .lut_mask = 16'h5A5A;
defparam \vgaCont|hcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \vgaCont|hcnt[9] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[9] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneiii_lcell_comb \vgaCont|hsync~0 (
// Equation(s):
// \vgaCont|hsync~0_combout  = (\vgaCont|hcnt [6] & (((!\vgaCont|hcnt [3] & !\vgaCont|hcnt [4])) # (!\vgaCont|hcnt [5]))) # (!\vgaCont|hcnt [6] & ((\vgaCont|hcnt [3]) # ((\vgaCont|hcnt [4]) # (\vgaCont|hcnt [5]))))

	.dataa(\vgaCont|hcnt [3]),
	.datab(\vgaCont|hcnt [6]),
	.datac(\vgaCont|hcnt [4]),
	.datad(\vgaCont|hcnt [5]),
	.cin(gnd),
	.combout(\vgaCont|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|hsync~0 .lut_mask = 16'h37FE;
defparam \vgaCont|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneiii_lcell_comb \vgaCont|hsync~1 (
// Equation(s):
// \vgaCont|hsync~1_combout  = (\vgaCont|hcnt [9]) # ((\vgaCont|hcnt [7]) # ((\vgaCont|hcnt [8]) # (!\vgaCont|hsync~0_combout )))

	.dataa(\vgaCont|hcnt [9]),
	.datab(\vgaCont|hcnt [7]),
	.datac(\vgaCont|hsync~0_combout ),
	.datad(\vgaCont|hcnt [8]),
	.cin(gnd),
	.combout(\vgaCont|hsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|hsync~1 .lut_mask = 16'hFFEF;
defparam \vgaCont|hsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneiii_lcell_comb \vgaCont|vcnt[0]~10 (
// Equation(s):
// \vgaCont|vcnt[0]~10_combout  = \vgaCont|vcnt [0] $ (VCC)
// \vgaCont|vcnt[0]~11  = CARRY(\vgaCont|vcnt [0])

	.dataa(\vgaCont|vcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgaCont|vcnt[0]~10_combout ),
	.cout(\vgaCont|vcnt[0]~11 ));
// synopsys translate_off
defparam \vgaCont|vcnt[0]~10 .lut_mask = 16'h55AA;
defparam \vgaCont|vcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneiii_lcell_comb \vgaCont|vcnt[1]~12 (
// Equation(s):
// \vgaCont|vcnt[1]~12_combout  = (\vgaCont|vcnt [1] & (!\vgaCont|vcnt[0]~11 )) # (!\vgaCont|vcnt [1] & ((\vgaCont|vcnt[0]~11 ) # (GND)))
// \vgaCont|vcnt[1]~13  = CARRY((!\vgaCont|vcnt[0]~11 ) # (!\vgaCont|vcnt [1]))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[0]~11 ),
	.combout(\vgaCont|vcnt[1]~12_combout ),
	.cout(\vgaCont|vcnt[1]~13 ));
// synopsys translate_off
defparam \vgaCont|vcnt[1]~12 .lut_mask = 16'h3C3F;
defparam \vgaCont|vcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneiii_lcell_comb \vgaCont|vcnt[6]~22 (
// Equation(s):
// \vgaCont|vcnt[6]~22_combout  = (\vgaCont|vcnt [6] & (\vgaCont|vcnt[5]~21  $ (GND))) # (!\vgaCont|vcnt [6] & (!\vgaCont|vcnt[5]~21  & VCC))
// \vgaCont|vcnt[6]~23  = CARRY((\vgaCont|vcnt [6] & !\vgaCont|vcnt[5]~21 ))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[5]~21 ),
	.combout(\vgaCont|vcnt[6]~22_combout ),
	.cout(\vgaCont|vcnt[6]~23 ));
// synopsys translate_off
defparam \vgaCont|vcnt[6]~22 .lut_mask = 16'hC30C;
defparam \vgaCont|vcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneiii_lcell_comb \vgaCont|vcnt[7]~24 (
// Equation(s):
// \vgaCont|vcnt[7]~24_combout  = (\vgaCont|vcnt [7] & (!\vgaCont|vcnt[6]~23 )) # (!\vgaCont|vcnt [7] & ((\vgaCont|vcnt[6]~23 ) # (GND)))
// \vgaCont|vcnt[7]~25  = CARRY((!\vgaCont|vcnt[6]~23 ) # (!\vgaCont|vcnt [7]))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[6]~23 ),
	.combout(\vgaCont|vcnt[7]~24_combout ),
	.cout(\vgaCont|vcnt[7]~25 ));
// synopsys translate_off
defparam \vgaCont|vcnt[7]~24 .lut_mask = 16'h3C3F;
defparam \vgaCont|vcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \vgaCont|oldhsync (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hsync~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|oldhsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|oldhsync .is_wysiwyg = "true";
defparam \vgaCont|oldhsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneiii_lcell_comb \vgaCont|always0~0 (
// Equation(s):
// \vgaCont|always0~0_combout  = (!\vgaCont|oldhsync~q  & \vgaCont|hsync~1_combout )

	.dataa(gnd),
	.datab(\vgaCont|oldhsync~q ),
	.datac(\vgaCont|hsync~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vgaCont|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|always0~0 .lut_mask = 16'h3030;
defparam \vgaCont|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \vgaCont|vcnt[7] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[7] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneiii_lcell_comb \vgaCont|vcnt[9]~28 (
// Equation(s):
// \vgaCont|vcnt[9]~28_combout  = \vgaCont|vcnt[8]~27  $ (\vgaCont|vcnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgaCont|vcnt [9]),
	.cin(\vgaCont|vcnt[8]~27 ),
	.combout(\vgaCont|vcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|vcnt[9]~28 .lut_mask = 16'h0FF0;
defparam \vgaCont|vcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \vgaCont|vcnt[9] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[9] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneiii_lcell_comb \vgaCont|LessThan1~1 (
// Equation(s):
// \vgaCont|LessThan1~1_combout  = (\vgaCont|vcnt [9] & (((\vgaCont|vcnt [4]) # (!\vgaCont|LessThan9~0_combout )) # (!\vgaCont|LessThan1~0_combout )))

	.dataa(\vgaCont|LessThan1~0_combout ),
	.datab(\vgaCont|LessThan9~0_combout ),
	.datac(\vgaCont|vcnt [4]),
	.datad(\vgaCont|vcnt [9]),
	.cin(gnd),
	.combout(\vgaCont|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan1~1 .lut_mask = 16'hF700;
defparam \vgaCont|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \vgaCont|vcnt[1] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[1] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneiii_lcell_comb \vgaCont|vcnt[2]~14 (
// Equation(s):
// \vgaCont|vcnt[2]~14_combout  = (\vgaCont|vcnt [2] & (\vgaCont|vcnt[1]~13  $ (GND))) # (!\vgaCont|vcnt [2] & (!\vgaCont|vcnt[1]~13  & VCC))
// \vgaCont|vcnt[2]~15  = CARRY((\vgaCont|vcnt [2] & !\vgaCont|vcnt[1]~13 ))

	.dataa(\vgaCont|vcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[1]~13 ),
	.combout(\vgaCont|vcnt[2]~14_combout ),
	.cout(\vgaCont|vcnt[2]~15 ));
// synopsys translate_off
defparam \vgaCont|vcnt[2]~14 .lut_mask = 16'hA50A;
defparam \vgaCont|vcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneiii_lcell_comb \vgaCont|vcnt[3]~16 (
// Equation(s):
// \vgaCont|vcnt[3]~16_combout  = (\vgaCont|vcnt [3] & (!\vgaCont|vcnt[2]~15 )) # (!\vgaCont|vcnt [3] & ((\vgaCont|vcnt[2]~15 ) # (GND)))
// \vgaCont|vcnt[3]~17  = CARRY((!\vgaCont|vcnt[2]~15 ) # (!\vgaCont|vcnt [3]))

	.dataa(\vgaCont|vcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[2]~15 ),
	.combout(\vgaCont|vcnt[3]~16_combout ),
	.cout(\vgaCont|vcnt[3]~17 ));
// synopsys translate_off
defparam \vgaCont|vcnt[3]~16 .lut_mask = 16'h5A5F;
defparam \vgaCont|vcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneiii_lcell_comb \vgaCont|vcnt[4]~18 (
// Equation(s):
// \vgaCont|vcnt[4]~18_combout  = (\vgaCont|vcnt [4] & (\vgaCont|vcnt[3]~17  $ (GND))) # (!\vgaCont|vcnt [4] & (!\vgaCont|vcnt[3]~17  & VCC))
// \vgaCont|vcnt[4]~19  = CARRY((\vgaCont|vcnt [4] & !\vgaCont|vcnt[3]~17 ))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[3]~17 ),
	.combout(\vgaCont|vcnt[4]~18_combout ),
	.cout(\vgaCont|vcnt[4]~19 ));
// synopsys translate_off
defparam \vgaCont|vcnt[4]~18 .lut_mask = 16'hC30C;
defparam \vgaCont|vcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \vgaCont|vcnt[4] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[4] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneiii_lcell_comb \vgaCont|vcnt[5]~20 (
// Equation(s):
// \vgaCont|vcnt[5]~20_combout  = (\vgaCont|vcnt [5] & (!\vgaCont|vcnt[4]~19 )) # (!\vgaCont|vcnt [5] & ((\vgaCont|vcnt[4]~19 ) # (GND)))
// \vgaCont|vcnt[5]~21  = CARRY((!\vgaCont|vcnt[4]~19 ) # (!\vgaCont|vcnt [5]))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|vcnt[4]~19 ),
	.combout(\vgaCont|vcnt[5]~20_combout ),
	.cout(\vgaCont|vcnt[5]~21 ));
// synopsys translate_off
defparam \vgaCont|vcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \vgaCont|vcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \vgaCont|vcnt[5] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[5] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \vgaCont|vcnt[6] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[6] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneiii_lcell_comb \vgaCont|LessThan9~0 (
// Equation(s):
// \vgaCont|LessThan9~0_combout  = (!\vgaCont|vcnt [8] & (!\vgaCont|vcnt [6] & (!\vgaCont|vcnt [7] & !\vgaCont|vcnt [5])))

	.dataa(\vgaCont|vcnt [8]),
	.datab(\vgaCont|vcnt [6]),
	.datac(\vgaCont|vcnt [7]),
	.datad(\vgaCont|vcnt [5]),
	.cin(gnd),
	.combout(\vgaCont|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan9~0 .lut_mask = 16'h0001;
defparam \vgaCont|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \vgaCont|vcnt[3] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[3] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneiii_lcell_comb \vgaCont|vsync~0 (
// Equation(s):
// \vgaCont|vsync~0_combout  = (\vgaCont|vcnt [2]) # ((\vgaCont|vcnt [3]) # ((\vgaCont|vcnt [4]) # (!\vgaCont|vcnt [1])))

	.dataa(\vgaCont|vcnt [2]),
	.datab(\vgaCont|vcnt [3]),
	.datac(\vgaCont|vcnt [1]),
	.datad(\vgaCont|vcnt [4]),
	.cin(gnd),
	.combout(\vgaCont|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|vsync~0 .lut_mask = 16'hFFEF;
defparam \vgaCont|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneiii_lcell_comb \vgaCont|vsync~1 (
// Equation(s):
// \vgaCont|vsync~1_combout  = ((\vgaCont|vsync~0_combout ) # (\vgaCont|vcnt [9])) # (!\vgaCont|LessThan9~0_combout )

	.dataa(gnd),
	.datab(\vgaCont|LessThan9~0_combout ),
	.datac(\vgaCont|vsync~0_combout ),
	.datad(\vgaCont|vcnt [9]),
	.cin(gnd),
	.combout(\vgaCont|vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|vsync~1 .lut_mask = 16'hFFF3;
defparam \vgaCont|vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneiii_lcell_comb \vgaCont|sync_b (
// Equation(s):
// \vgaCont|sync_b~combout  = (\vgaCont|vsync~0_combout ) # (((\vgaCont|hsync~1_combout ) # (\vgaCont|vcnt [9])) # (!\vgaCont|LessThan9~0_combout ))

	.dataa(\vgaCont|vsync~0_combout ),
	.datab(\vgaCont|LessThan9~0_combout ),
	.datac(\vgaCont|hsync~1_combout ),
	.datad(\vgaCont|vcnt [9]),
	.cin(gnd),
	.combout(\vgaCont|sync_b~combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|sync_b .lut_mask = 16'hFFFB;
defparam \vgaCont|sync_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneiii_lcell_comb \vgaCont|LessThan6~0 (
// Equation(s):
// \vgaCont|LessThan6~0_combout  = (!\vgaCont|hcnt [6] & (!\vgaCont|hcnt [5] & ((!\vgaCont|hcnt [4]) # (!\vgaCont|hcnt [3]))))

	.dataa(\vgaCont|hcnt [3]),
	.datab(\vgaCont|hcnt [6]),
	.datac(\vgaCont|hcnt [4]),
	.datad(\vgaCont|hcnt [5]),
	.cin(gnd),
	.combout(\vgaCont|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan6~0 .lut_mask = 16'h0013;
defparam \vgaCont|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneiii_lcell_comb \vgaCont|rden~0 (
// Equation(s):
// \vgaCont|rden~0_combout  = (\vgaCont|hcnt [9] & (((!\vgaCont|hcnt [7] & \vgaCont|LessThan6~0_combout )) # (!\vgaCont|hcnt [8]))) # (!\vgaCont|hcnt [9] & ((\vgaCont|hcnt [8]) # ((\vgaCont|hcnt [7] & !\vgaCont|LessThan6~0_combout ))))

	.dataa(\vgaCont|hcnt [9]),
	.datab(\vgaCont|hcnt [8]),
	.datac(\vgaCont|hcnt [7]),
	.datad(\vgaCont|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~0 .lut_mask = 16'h6E76;
defparam \vgaCont|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \vgaCont|vcnt[2] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[2] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \vgaCont|vcnt[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|vcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|vcnt[0] .is_wysiwyg = "true";
defparam \vgaCont|vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneiii_lcell_comb \vgaCont|LessThan8~1 (
// Equation(s):
// \vgaCont|LessThan8~1_combout  = (\vgaCont|LessThan8~0_combout  & (((!\vgaCont|vcnt [1] & !\vgaCont|vcnt [0])) # (!\vgaCont|vcnt [2])))

	.dataa(\vgaCont|LessThan8~0_combout ),
	.datab(\vgaCont|vcnt [2]),
	.datac(\vgaCont|vcnt [1]),
	.datad(\vgaCont|vcnt [0]),
	.cin(gnd),
	.combout(\vgaCont|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan8~1 .lut_mask = 16'h222A;
defparam \vgaCont|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneiii_lcell_comb \vgaCont|rden~1 (
// Equation(s):
// \vgaCont|rden~1_combout  = (\vgaCont|rden~0_combout  & (((!\vgaCont|LessThan8~1_combout  & \vgaCont|vcnt [5])) # (!\vgaCont|LessThan8~2_combout )))

	.dataa(\vgaCont|LessThan8~2_combout ),
	.datab(\vgaCont|rden~0_combout ),
	.datac(\vgaCont|LessThan8~1_combout ),
	.datad(\vgaCont|vcnt [5]),
	.cin(gnd),
	.combout(\vgaCont|rden~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~1 .lut_mask = 16'h4C44;
defparam \vgaCont|rden~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneiii_lcell_comb \vgaCont|rden~2 (
// Equation(s):
// \vgaCont|rden~2_combout  = (\vgaCont|rden~1_combout  & (((\vgaCont|LessThan9~0_combout  & \vgaCont|LessThan8~1_combout )) # (!\vgaCont|vcnt [9])))

	.dataa(\vgaCont|LessThan9~0_combout ),
	.datab(\vgaCont|rden~1_combout ),
	.datac(\vgaCont|LessThan8~1_combout ),
	.datad(\vgaCont|vcnt [9]),
	.cin(gnd),
	.combout(\vgaCont|rden~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|rden~2 .lut_mask = 16'h80CC;
defparam \vgaCont|rden~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneiii_io_ibuf \button~input (
	.i(button),
	.ibar(gnd),
	.o(\button~input_o ));
// synopsys translate_off
defparam \button~input .bus_hold = "false";
defparam \button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneiii_lcell_comb \vgaCont|LessThan9~1 (
// Equation(s):
// \vgaCont|LessThan9~1_combout  = ((\vgaCont|LessThan9~0_combout  & \vgaCont|LessThan8~1_combout )) # (!\vgaCont|vcnt [9])

	.dataa(gnd),
	.datab(\vgaCont|LessThan9~0_combout ),
	.datac(\vgaCont|LessThan8~1_combout ),
	.datad(\vgaCont|vcnt [9]),
	.cin(gnd),
	.combout(\vgaCont|LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|LessThan9~1 .lut_mask = 16'hC0FF;
defparam \vgaCont|LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneiii_lcell_comb \address[13]~0 (
// Equation(s):
// \address[13]~0_combout  = (\button~input_o  & (\final_project_fpga|cam_cont|wren~2_combout )) # (!\button~input_o  & (((\vgaCont|LessThan9~1_combout  & \vgaCont|rden~1_combout ))))

	.dataa(\final_project_fpga|cam_cont|wren~2_combout ),
	.datab(\vgaCont|LessThan9~1_combout ),
	.datac(\button~input_o ),
	.datad(\vgaCont|rden~1_combout ),
	.cin(gnd),
	.combout(\address[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address[13]~0 .lut_mask = 16'hACA0;
defparam \address[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneiii_lcell_comb \vgaCont|Add3~18 (
// Equation(s):
// \vgaCont|Add3~18_combout  = (\address[13]~0_combout  & ((\button~input_o  & ((\final_project_fpga|cam_cont|y [6]))) # (!\button~input_o  & (\vgaCont|Add3~16_combout ))))

	.dataa(\vgaCont|Add3~16_combout ),
	.datab(\final_project_fpga|cam_cont|y [6]),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~18 .lut_mask = 16'hCA00;
defparam \vgaCont|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|Add3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneiii_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneiii_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .lut_mask = 16'h33CC;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneiii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X14_Y21_N0
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N1
dffeas \auto_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N15
dffeas \auto_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \auto_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~5 .lut_mask = 16'hFC00;
defparam \auto_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \auto_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneiii_lcell_comb \auto_hub|irf_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|shadow_jsm|state [7]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_proc~0 .lut_mask = 16'hFC00;
defparam \auto_hub|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \auto_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneiii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \auto_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneiii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N3
dffeas \auto_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneiii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \auto_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneiii_lcell_comb \auto_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \auto_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \auto_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \auto_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \auto_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \auto_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneiii_lcell_comb \auto_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneiii_lcell_comb \auto_hub|Equal0~0 (
	.dataa(\auto_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \auto_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|shadow_jsm|state [11]),
	.datac(\auto_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~10 .lut_mask = 16'hA8A8;
defparam \auto_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \auto_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \auto_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~12 .lut_mask = 16'hF000;
defparam \auto_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \auto_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \auto_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \auto_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \auto_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \auto_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \auto_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneiii_lcell_comb \auto_hub|Equal0~2 (
	.dataa(\auto_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|Equal0~1_combout ),
	.datac(\auto_hub|Equal0~0_combout ),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~2 .lut_mask = 16'h0040;
defparam \auto_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneiii_lcell_comb \auto_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \auto_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneiii_lcell_comb \auto_hub|node_ena~2 (
	.dataa(\auto_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~2 .lut_mask = 16'hEE20;
defparam \auto_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneiii_lcell_comb \auto_hub|node_ena~3 (
	.dataa(\auto_hub|node_ena~1_combout ),
	.datab(\auto_hub|node_ena~2_combout ),
	.datac(\auto_hub|node_ena[1]~reg0_q ),
	.datad(\auto_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~3 .lut_mask = 16'hA000;
defparam \auto_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneiii_lcell_comb \auto_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \auto_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|hub_mode_reg [2]),
	.datad(\auto_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~6 .lut_mask = 16'h88F0;
defparam \auto_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \auto_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneiii_lcell_comb \auto_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \auto_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \auto_hub|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneiii_lcell_comb \auto_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|irsr_reg [5]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneiii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \auto_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|hub_mode_reg [0]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~7 .lut_mask = 16'hB8B8;
defparam \auto_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|irsr_reg [3]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg [5]),
	.datad(\auto_hub|irsr_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~8 .lut_mask = 16'hFFC4;
defparam \auto_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|irsr_reg[3]~6_combout ),
	.datab(\auto_hub|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~9 .lut_mask = 16'hB8F0;
defparam \auto_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \auto_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|irsr_reg [3]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~5 .lut_mask = 16'hACAC;
defparam \auto_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irsr_reg [5]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~0 .lut_mask = 16'h0F0E;
defparam \auto_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|Equal6~0_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|irf_proc~0_combout ),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~2 .lut_mask = 16'h4000;
defparam \auto_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|hub_mode_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~4 .lut_mask = 16'hF8B8;
defparam \auto_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \auto_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|shadow_irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|hub_mode_reg [1]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h1500;
defparam \auto_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \auto_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneiii_lcell_comb \auto_hub|irf_reg~6 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|shadow_irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~6 .lut_mask = 16'hFA50;
defparam \auto_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneiii_lcell_comb \auto_hub|irf_reg[1][0]~2 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~2 .lut_mask = 16'hFFEF;
defparam \auto_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneiii_lcell_comb \auto_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|hub_mode_reg [1]),
	.datac(\auto_hub|irf_proc~0_combout ),
	.datad(\auto_hub|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~3 .lut_mask = 16'h20A0;
defparam \auto_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \auto_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|node_ena[1]~reg0_q ),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneiii_lcell_comb \auto_hub|irsr_reg~4 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~4 .lut_mask = 16'hCACA;
defparam \auto_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneiii_lcell_comb \auto_hub|irsr_reg[0]~2 (
	.dataa(\auto_hub|irsr_reg[2]~1_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[0]~2 .lut_mask = 16'hAC00;
defparam \auto_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \auto_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h5050;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneiii_lcell_comb \auto_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \auto_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneiii_lcell_comb \auto_hub|irf_reg~0 (
	.dataa(\auto_hub|shadow_irf_reg[1][0]~q ),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~0 .lut_mask = 16'hACAC;
defparam \auto_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N3
dffeas \auto_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|node_ena[1]~reg0_q ),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~4 .lut_mask = 16'hFC30;
defparam \auto_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \auto_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneiii_lcell_comb \auto_hub|irf_reg~5 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|shadow_irf_reg[1][2]~q ),
	.datad(\auto_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~5 .lut_mask = 16'hF5A0;
defparam \auto_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \auto_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|irf_reg[1][2]~q ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42 .lut_mask = 16'hEAAA;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~3 .lut_mask = 16'hF3C0;
defparam \auto_hub|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N3
dffeas \auto_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneiii_lcell_comb \auto_hub|irf_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~4 .lut_mask = 16'hFC0C;
defparam \auto_hub|irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \auto_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'h8880;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h2A30;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hC0FF;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hB3A0;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N23
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hA0EC;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N29
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hA0EC;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N1
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N22
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~42_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43 .lut_mask = 16'hCCEC;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h3C3F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38_combout ),
	.cout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39 ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38 .lut_mask = 16'hA50A;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~40 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39 ),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~40 .lut_mask = 16'h5A5A;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~40_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~38_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneiii_lcell_comb \auto_hub|irsr_reg~3 (
	.dataa(\auto_hub|irsr_reg [3]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~3 .lut_mask = 16'hCACA;
defparam \auto_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \auto_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneiii_lcell_comb \auto_hub|tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~0 .lut_mask = 16'hFFFC;
defparam \auto_hub|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneiii_lcell_comb \auto_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'h22AA;
defparam \auto_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR[0]~15 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[0]~15 .lut_mask = 16'hFCEC;
defparam \auto_hub|hub_info_reg|WORD_SR[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \auto_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.datab(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'hBAAA;
defparam \auto_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \auto_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneiii_lcell_comb \auto_hub|tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|tdo~0_combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~1 .lut_mask = 16'h0300;
defparam \auto_hub|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneiii_lcell_comb \auto_hub|tdo~2 (
	.dataa(\auto_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|tdo~1_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~2 .lut_mask = 16'h0E0C;
defparam \auto_hub|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneiii_lcell_comb \auto_hub|tdo~4 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~4 .lut_mask = 16'h0303;
defparam \auto_hub|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneiii_lcell_comb \auto_hub|tdo~5 (
	.dataa(\auto_hub|tdo~3_combout ),
	.datab(\auto_hub|tdo~2_combout ),
	.datac(\auto_hub|tdo~q ),
	.datad(\auto_hub|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~5 .lut_mask = 16'hF011;
defparam \auto_hub|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \auto_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneiii_lcell_comb \auto_hub|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|tdo~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \auto_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \auto_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \auto_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \auto_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \auto_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneiii_lcell_comb \auto_hub|Equal0~1 (
	.dataa(\auto_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_ir_reg [4]),
	.datad(\auto_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~1 .lut_mask = 16'h0200;
defparam \auto_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneiii_lcell_comb \auto_hub|Equal1~0 (
	.dataa(\auto_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|Equal0~1_combout ),
	.datac(\auto_hub|Equal0~0_combout ),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal1~0 .lut_mask = 16'h4000;
defparam \auto_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \auto_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|node_ena[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3030;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 (
// Equation(s):
// \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout  = (\auto_hub|shadow_jsm|state [5] & (\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\auto_hub|irf_reg[1][2]~q  & 
// \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\auto_hub|shadow_jsm|state [5]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|irf_reg[1][2]~q ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .lut_mask = 16'h8000;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiii_clkctrl \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vgapll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneiii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneiii_io_ibuf \digital[7]~input (
	.i(digital[7]),
	.ibar(gnd),
	.o(\digital[7]~input_o ));
// synopsys translate_off
defparam \digital[7]~input .bus_hold = "false";
defparam \digital[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|always0~0 (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|always0~0_combout  = (!\vref~input_o  & \href~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vref~input_o ),
	.datad(\href~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|always0~0 .lut_mask = 16'h0F00;
defparam \final_project_fpga|read_y_cr_cb|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \final_project_fpga|read_y_cr_cb|d1[7] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\digital[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[7] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[7]~0 (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[7]~0_combout  = (!\final_project_fpga|read_y_cr_cb|en~q  & (\href~input_o  & !\vref~input_o ))

	.dataa(\final_project_fpga|read_y_cr_cb|en~q ),
	.datab(gnd),
	.datac(\href~input_o ),
	.datad(\vref~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[7]~0 .lut_mask = 16'h0050;
defparam \final_project_fpga|read_y_cr_cb|pixel[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \final_project_fpga|read_y_cr_cb|pixel[7] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[7] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \vgaCont|hcnt[2] (
	.clk(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vgaCont|hcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|hcnt[2] .is_wysiwyg = "true";
defparam \vgaCont|hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneiii_lcell_comb \address[0]~1 (
// Equation(s):
// \address[0]~1_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|x [0])) # (!\button~input_o  & ((\vgaCont|hcnt [2])))))

	.dataa(\final_project_fpga|cam_cont|x [0]),
	.datab(\vgaCont|hcnt [2]),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~1 .lut_mask = 16'hAC00;
defparam \address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneiii_lcell_comb \vgaCont|Add2~0 (
// Equation(s):
// \vgaCont|Add2~0_combout  = \vgaCont|hcnt [3] $ (VCC)
// \vgaCont|Add2~1  = CARRY(\vgaCont|hcnt [3])

	.dataa(\vgaCont|hcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgaCont|Add2~0_combout ),
	.cout(\vgaCont|Add2~1 ));
// synopsys translate_off
defparam \vgaCont|Add2~0 .lut_mask = 16'h55AA;
defparam \vgaCont|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \final_project_fpga|cam_cont|x[1] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|x[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|x[1] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneiii_lcell_comb \vgaCont|Add2~2 (
// Equation(s):
// \vgaCont|Add2~2_combout  = (\address[13]~0_combout  & ((\button~input_o  & ((\final_project_fpga|cam_cont|x [1]))) # (!\button~input_o  & (\vgaCont|Add2~0_combout ))))

	.dataa(\address[13]~0_combout ),
	.datab(\vgaCont|Add2~0_combout ),
	.datac(\button~input_o ),
	.datad(\final_project_fpga|cam_cont|x [1]),
	.cin(gnd),
	.combout(\vgaCont|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~2 .lut_mask = 16'hA808;
defparam \vgaCont|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneiii_lcell_comb \vgaCont|Add2~3 (
// Equation(s):
// \vgaCont|Add2~3_combout  = (\vgaCont|hcnt [4] & (!\vgaCont|Add2~1 )) # (!\vgaCont|hcnt [4] & ((\vgaCont|Add2~1 ) # (GND)))
// \vgaCont|Add2~4  = CARRY((!\vgaCont|Add2~1 ) # (!\vgaCont|hcnt [4]))

	.dataa(\vgaCont|hcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add2~1 ),
	.combout(\vgaCont|Add2~3_combout ),
	.cout(\vgaCont|Add2~4 ));
// synopsys translate_off
defparam \vgaCont|Add2~3 .lut_mask = 16'h5A5F;
defparam \vgaCont|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneiii_lcell_comb \vgaCont|Add2~5 (
// Equation(s):
// \vgaCont|Add2~5_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|x [2])) # (!\button~input_o  & ((\vgaCont|Add2~3_combout )))))

	.dataa(\button~input_o ),
	.datab(\final_project_fpga|cam_cont|x [2]),
	.datac(\vgaCont|Add2~3_combout ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~5 .lut_mask = 16'hD800;
defparam \vgaCont|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneiii_lcell_comb \vgaCont|Add2~6 (
// Equation(s):
// \vgaCont|Add2~6_combout  = (\vgaCont|hcnt [5] & ((GND) # (!\vgaCont|Add2~4 ))) # (!\vgaCont|hcnt [5] & (\vgaCont|Add2~4  $ (GND)))
// \vgaCont|Add2~7  = CARRY((\vgaCont|hcnt [5]) # (!\vgaCont|Add2~4 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add2~4 ),
	.combout(\vgaCont|Add2~6_combout ),
	.cout(\vgaCont|Add2~7 ));
// synopsys translate_off
defparam \vgaCont|Add2~6 .lut_mask = 16'h3CCF;
defparam \vgaCont|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneiii_lcell_comb \vgaCont|Add2~8 (
// Equation(s):
// \vgaCont|Add2~8_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|x [3])) # (!\button~input_o  & ((\vgaCont|Add2~6_combout )))))

	.dataa(\final_project_fpga|cam_cont|x [3]),
	.datab(\address[13]~0_combout ),
	.datac(\button~input_o ),
	.datad(\vgaCont|Add2~6_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~8 .lut_mask = 16'h8C80;
defparam \vgaCont|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneiii_lcell_comb \vgaCont|Add2~9 (
// Equation(s):
// \vgaCont|Add2~9_combout  = (\vgaCont|hcnt [6] & (\vgaCont|Add2~7  & VCC)) # (!\vgaCont|hcnt [6] & (!\vgaCont|Add2~7 ))
// \vgaCont|Add2~10  = CARRY((!\vgaCont|hcnt [6] & !\vgaCont|Add2~7 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add2~7 ),
	.combout(\vgaCont|Add2~9_combout ),
	.cout(\vgaCont|Add2~10 ));
// synopsys translate_off
defparam \vgaCont|Add2~9 .lut_mask = 16'hC303;
defparam \vgaCont|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneiii_lcell_comb \vgaCont|Add2~11 (
// Equation(s):
// \vgaCont|Add2~11_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|x [4])) # (!\button~input_o  & ((\vgaCont|Add2~9_combout )))))

	.dataa(\final_project_fpga|cam_cont|x [4]),
	.datab(\vgaCont|Add2~9_combout ),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~11 .lut_mask = 16'hAC00;
defparam \vgaCont|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneiii_lcell_comb \vgaCont|Add2~12 (
// Equation(s):
// \vgaCont|Add2~12_combout  = (\vgaCont|hcnt [7] & (\vgaCont|Add2~10  $ (GND))) # (!\vgaCont|hcnt [7] & (!\vgaCont|Add2~10  & VCC))
// \vgaCont|Add2~13  = CARRY((\vgaCont|hcnt [7] & !\vgaCont|Add2~10 ))

	.dataa(gnd),
	.datab(\vgaCont|hcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add2~10 ),
	.combout(\vgaCont|Add2~12_combout ),
	.cout(\vgaCont|Add2~13 ));
// synopsys translate_off
defparam \vgaCont|Add2~12 .lut_mask = 16'hC30C;
defparam \vgaCont|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneiii_lcell_comb \vgaCont|Add2~14 (
// Equation(s):
// \vgaCont|Add2~14_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|x [5])) # (!\button~input_o  & ((\vgaCont|Add2~12_combout )))))

	.dataa(\final_project_fpga|cam_cont|x [5]),
	.datab(\address[13]~0_combout ),
	.datac(\button~input_o ),
	.datad(\vgaCont|Add2~12_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~14 .lut_mask = 16'h8C80;
defparam \vgaCont|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneiii_lcell_comb \vgaCont|Add2~15 (
// Equation(s):
// \vgaCont|Add2~15_combout  = \vgaCont|Add2~13  $ (!\vgaCont|hcnt [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgaCont|hcnt [8]),
	.cin(\vgaCont|Add2~13 ),
	.combout(\vgaCont|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~15 .lut_mask = 16'hF00F;
defparam \vgaCont|Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneiii_lcell_comb \vgaCont|Add2~17 (
// Equation(s):
// \vgaCont|Add2~17_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|x [6])) # (!\button~input_o  & ((\vgaCont|Add2~15_combout )))))

	.dataa(\final_project_fpga|cam_cont|x [6]),
	.datab(\address[13]~0_combout ),
	.datac(\button~input_o ),
	.datad(\vgaCont|Add2~15_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add2~17 .lut_mask = 16'h8C80;
defparam \vgaCont|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneiii_lcell_comb \vgaCont|Add3~19 (
// Equation(s):
// \vgaCont|Add3~19_combout  = (\address[13]~0_combout  & ((\button~input_o  & ((\final_project_fpga|cam_cont|y [0]))) # (!\button~input_o  & (\vgaCont|Add3~4_combout ))))

	.dataa(\vgaCont|Add3~4_combout ),
	.datab(\final_project_fpga|cam_cont|y [0]),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~19 .lut_mask = 16'hCA00;
defparam \vgaCont|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \final_project_fpga|cam_cont|y[1] (
	.clk(\final_project_fpga|dataclk~clkctrl_outclk ),
	.d(\final_project_fpga|cam_cont|y[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\final_project_fpga|cam_cont|y[3]~18_combout ),
	.sload(gnd),
	.ena(\final_project_fpga|cam_cont|x[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|cam_cont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|cam_cont|y[1] .is_wysiwyg = "true";
defparam \final_project_fpga|cam_cont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneiii_lcell_comb \vgaCont|Add3~20 (
// Equation(s):
// \vgaCont|Add3~20_combout  = (\address[13]~0_combout  & ((\button~input_o  & ((\final_project_fpga|cam_cont|y [1]))) # (!\button~input_o  & (\vgaCont|Add3~6_combout ))))

	.dataa(\vgaCont|Add3~6_combout ),
	.datab(\final_project_fpga|cam_cont|y [1]),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~20 .lut_mask = 16'hCA00;
defparam \vgaCont|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneiii_lcell_comb \vgaCont|Add3~1 (
// Equation(s):
// \vgaCont|Add3~1_cout  = CARRY(\vgaCont|vcnt [0])

	.dataa(\vgaCont|vcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vgaCont|Add3~1_cout ));
// synopsys translate_off
defparam \vgaCont|Add3~1 .lut_mask = 16'h00AA;
defparam \vgaCont|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneiii_lcell_comb \vgaCont|Add3~3 (
// Equation(s):
// \vgaCont|Add3~3_cout  = CARRY((!\vgaCont|vcnt [1] & !\vgaCont|Add3~1_cout ))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~1_cout ),
	.combout(),
	.cout(\vgaCont|Add3~3_cout ));
// synopsys translate_off
defparam \vgaCont|Add3~3 .lut_mask = 16'h0003;
defparam \vgaCont|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneiii_lcell_comb \vgaCont|Add3~8 (
// Equation(s):
// \vgaCont|Add3~8_combout  = (\vgaCont|vcnt [4] & ((GND) # (!\vgaCont|Add3~7 ))) # (!\vgaCont|vcnt [4] & (\vgaCont|Add3~7  $ (GND)))
// \vgaCont|Add3~9  = CARRY((\vgaCont|vcnt [4]) # (!\vgaCont|Add3~7 ))

	.dataa(\vgaCont|vcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~7 ),
	.combout(\vgaCont|Add3~8_combout ),
	.cout(\vgaCont|Add3~9 ));
// synopsys translate_off
defparam \vgaCont|Add3~8 .lut_mask = 16'h5AAF;
defparam \vgaCont|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneiii_lcell_comb \vgaCont|Add3~21 (
// Equation(s):
// \vgaCont|Add3~21_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|y [2])) # (!\button~input_o  & ((\vgaCont|Add3~8_combout )))))

	.dataa(\final_project_fpga|cam_cont|y [2]),
	.datab(\vgaCont|Add3~8_combout ),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~21 .lut_mask = 16'hAC00;
defparam \vgaCont|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneiii_lcell_comb \vgaCont|Add3~10 (
// Equation(s):
// \vgaCont|Add3~10_combout  = (\vgaCont|vcnt [5] & (!\vgaCont|Add3~9 )) # (!\vgaCont|vcnt [5] & ((\vgaCont|Add3~9 ) # (GND)))
// \vgaCont|Add3~11  = CARRY((!\vgaCont|Add3~9 ) # (!\vgaCont|vcnt [5]))

	.dataa(gnd),
	.datab(\vgaCont|vcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~9 ),
	.combout(\vgaCont|Add3~10_combout ),
	.cout(\vgaCont|Add3~11 ));
// synopsys translate_off
defparam \vgaCont|Add3~10 .lut_mask = 16'h3C3F;
defparam \vgaCont|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneiii_lcell_comb \vgaCont|Add3~22 (
// Equation(s):
// \vgaCont|Add3~22_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|y [3])) # (!\button~input_o  & ((\vgaCont|Add3~10_combout )))))

	.dataa(\final_project_fpga|cam_cont|y [3]),
	.datab(\vgaCont|Add3~10_combout ),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~22 .lut_mask = 16'hAC00;
defparam \vgaCont|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneiii_lcell_comb \vgaCont|Add3~12 (
// Equation(s):
// \vgaCont|Add3~12_combout  = (\vgaCont|vcnt [6] & ((GND) # (!\vgaCont|Add3~11 ))) # (!\vgaCont|vcnt [6] & (\vgaCont|Add3~11  $ (GND)))
// \vgaCont|Add3~13  = CARRY((\vgaCont|vcnt [6]) # (!\vgaCont|Add3~11 ))

	.dataa(\vgaCont|vcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgaCont|Add3~11 ),
	.combout(\vgaCont|Add3~12_combout ),
	.cout(\vgaCont|Add3~13 ));
// synopsys translate_off
defparam \vgaCont|Add3~12 .lut_mask = 16'h5AAF;
defparam \vgaCont|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneiii_lcell_comb \vgaCont|Add3~23 (
// Equation(s):
// \vgaCont|Add3~23_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|y [4])) # (!\button~input_o  & ((\vgaCont|Add3~12_combout )))))

	.dataa(\final_project_fpga|cam_cont|y [4]),
	.datab(\vgaCont|Add3~12_combout ),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~23 .lut_mask = 16'hAC00;
defparam \vgaCont|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneiii_lcell_comb \vgaCont|Add3~24 (
// Equation(s):
// \vgaCont|Add3~24_combout  = (\address[13]~0_combout  & ((\button~input_o  & (\final_project_fpga|cam_cont|y [5])) # (!\button~input_o  & ((\vgaCont|Add3~14_combout )))))

	.dataa(\final_project_fpga|cam_cont|y [5]),
	.datab(\vgaCont|Add3~14_combout ),
	.datac(\button~input_o ),
	.datad(\address[13]~0_combout ),
	.cin(gnd),
	.combout(\vgaCont|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \vgaCont|Add3~24 .lut_mask = 16'hAC00;
defparam \vgaCont|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [7]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 (
// Equation(s):
// \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout  = (\auto_hub|shadow_jsm|state [5] & (\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\auto_hub|irf_reg[1][2]~q  & 
// !\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\auto_hub|shadow_jsm|state [5]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|irf_reg[1][2]~q ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .lut_mask = 16'h0080;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [7]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .lut_mask = 16'hDD88;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneiii_io_ibuf \digital[0]~input (
	.i(digital[0]),
	.ibar(gnd),
	.o(\digital[0]~input_o ));
// synopsys translate_off
defparam \digital[0]~input .bus_hold = "false";
defparam \digital[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \final_project_fpga|read_y_cr_cb|d1[0] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\digital[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[0] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d2[0]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d2[0]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [0]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[0]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \final_project_fpga|read_y_cr_cb|d2[0] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[0] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \final_project_fpga|read_y_cr_cb|pixel[8] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[8] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [8]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [8]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneiii_io_ibuf \digital[1]~input (
	.i(digital[1]),
	.ibar(gnd),
	.o(\digital[1]~input_o ));
// synopsys translate_off
defparam \digital[1]~input .bus_hold = "false";
defparam \digital[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[1]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[1]~feeder_combout  = \digital[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[1]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[1]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \final_project_fpga|read_y_cr_cb|d1[1] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[1] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d2[1]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d2[1]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [1]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[1]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \final_project_fpga|read_y_cr_cb|d2[1] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[1] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[9]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[9]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d2 [1]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[9]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \final_project_fpga|read_y_cr_cb|pixel[9] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[9] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [9]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [9]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneiii_io_ibuf \digital[2]~input (
	.i(digital[2]),
	.ibar(gnd),
	.o(\digital[2]~input_o ));
// synopsys translate_off
defparam \digital[2]~input .bus_hold = "false";
defparam \digital[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[2]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout  = \digital[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[2]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[2]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \final_project_fpga|read_y_cr_cb|d1[2] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[2] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d2[2]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d2[2]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [2]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[2]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \final_project_fpga|read_y_cr_cb|d2[2] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[2] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[10]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[10]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d2 [2]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[10]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \final_project_fpga|read_y_cr_cb|pixel[10] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[10] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [10]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [10]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneiii_io_ibuf \digital[3]~input (
	.i(digital[3]),
	.ibar(gnd),
	.o(\digital[3]~input_o ));
// synopsys translate_off
defparam \digital[3]~input .bus_hold = "false";
defparam \digital[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \final_project_fpga|read_y_cr_cb|d1[3] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\digital[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[3] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d2[3]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d2[3]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [3]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[3]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \final_project_fpga|read_y_cr_cb|d2[3] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[3] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[11]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[11]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d2 [3]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[11]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \final_project_fpga|read_y_cr_cb|pixel[11] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[11] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [11]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [11]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11 .lut_mask = 16'hDD88;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneiii_io_ibuf \digital[4]~input (
	.i(digital[4]),
	.ibar(gnd),
	.o(\digital[4]~input_o ));
// synopsys translate_off
defparam \digital[4]~input .bus_hold = "false";
defparam \digital[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[4]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout  = \digital[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[4]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[4]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \final_project_fpga|read_y_cr_cb|d1[4] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[4] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d2[4]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d2[4]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [4]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[4]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \final_project_fpga|read_y_cr_cb|d2[4] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[4] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \final_project_fpga|read_y_cr_cb|pixel[12] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [12]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[12] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [12]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [12]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12 .lut_mask = 16'hDD88;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneiii_io_ibuf \digital[5]~input (
	.i(digital[5]),
	.ibar(gnd),
	.o(\digital[5]~input_o ));
// synopsys translate_off
defparam \digital[5]~input .bus_hold = "false";
defparam \digital[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \final_project_fpga|read_y_cr_cb|d1[5] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\digital[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[5] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \final_project_fpga|read_y_cr_cb|d2[5] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[5] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[13]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[13]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d2 [5]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[13]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \final_project_fpga|read_y_cr_cb|pixel[13] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [13]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[13] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [13]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [13]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13 .lut_mask = 16'hDD88;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneiii_io_ibuf \digital[6]~input (
	.i(digital[6]),
	.ibar(gnd),
	.o(\digital[6]~input_o ));
// synopsys translate_off
defparam \digital[6]~input .bus_hold = "false";
defparam \digital[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d1[6]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout  = \digital[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\digital[6]~input_o ),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[6]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \final_project_fpga|read_y_cr_cb|d1[6] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d1[6] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|d2[6]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|d2[6]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [6]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|d2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[6]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|d2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \final_project_fpga|read_y_cr_cb|d2[6] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|d2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[6] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \final_project_fpga|read_y_cr_cb|pixel[14] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [14]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[14] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [14]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [14]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \final_project_fpga|read_y_cr_cb|d2[7] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|d2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|d2[7] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|d2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \final_project_fpga|read_y_cr_cb|pixel[15] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [15]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[15] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [15]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [15]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 .lut_mask = 16'hDD88;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\auto_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h007F;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16 (
	.dataa(gnd),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16 .lut_mask = 16'hF3F3;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneiii_lcell_comb \videoGen|r[0]~0 (
// Equation(s):
// \videoGen|r[0]~0_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))))

	.dataa(\vgaCont|rden~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.cin(gnd),
	.combout(\videoGen|r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[0]~0 .lut_mask = 16'hA280;
defparam \videoGen|r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[6]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [6]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[6]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \final_project_fpga|read_y_cr_cb|pixel[6] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[6] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [6]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [6]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneiii_lcell_comb \videoGen|r[1]~1 (
// Equation(s):
// \videoGen|r[1]~1_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))))

	.dataa(\vgaCont|rden~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.cin(gnd),
	.combout(\videoGen|r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[1]~1 .lut_mask = 16'hA808;
defparam \videoGen|r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \final_project_fpga|read_y_cr_cb|pixel[5] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\final_project_fpga|read_y_cr_cb|d1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[5] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [5]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [5]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~3_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneiii_lcell_comb \videoGen|r[2]~2 (
// Equation(s):
// \videoGen|r[2]~2_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )))))

	.dataa(\vgaCont|rden~2_combout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.cin(gnd),
	.combout(\videoGen|r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[2]~2 .lut_mask = 16'h8A80;
defparam \videoGen|r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[4]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[4]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [4]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[4]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \final_project_fpga|read_y_cr_cb|pixel[4] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[4] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [4]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [4]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .lut_mask = 16'hDD88;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneiii_lcell_comb \videoGen|r[3]~3 (
// Equation(s):
// \videoGen|r[3]~3_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )))))

	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datad(\vgaCont|rden~2_combout ),
	.cin(gnd),
	.combout(\videoGen|r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[3]~3 .lut_mask = 16'hB800;
defparam \videoGen|r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[3]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [3]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[3]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \final_project_fpga|read_y_cr_cb|pixel[3] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[3] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [3]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [3]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~5 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~5 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~5_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneiii_lcell_comb \videoGen|r[4]~4 (
// Equation(s):
// \videoGen|r[4]~4_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))))

	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datad(\vgaCont|rden~2_combout ),
	.cin(gnd),
	.combout(\videoGen|r[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[4]~4 .lut_mask = 16'hE200;
defparam \videoGen|r[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[2]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[2]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [2]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[2]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \final_project_fpga|read_y_cr_cb|pixel[2] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[2] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [2]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [2]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~6 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~6 .lut_mask = 16'hDD88;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~6_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneiii_lcell_comb \videoGen|r[5]~5 (
// Equation(s):
// \videoGen|r[5]~5_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout )) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )))))

	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datad(\vgaCont|rden~2_combout ),
	.cin(gnd),
	.combout(\videoGen|r[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[5]~5 .lut_mask = 16'hB800;
defparam \videoGen|r[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[1]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [1]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[1]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \final_project_fpga|read_y_cr_cb|pixel[1] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[1] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [1]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [1]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~7 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~7 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~7_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneiii_lcell_comb \videoGen|r[6]~6 (
// Equation(s):
// \videoGen|r[6]~6_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout )) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )))))

	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datad(\vgaCont|rden~2_combout ),
	.cin(gnd),
	.combout(\videoGen|r[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[6]~6 .lut_mask = 16'hB800;
defparam \videoGen|r[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneiii_lcell_comb \final_project_fpga|read_y_cr_cb|pixel[0]~feeder (
// Equation(s):
// \final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout  = \final_project_fpga|read_y_cr_cb|d1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\final_project_fpga|read_y_cr_cb|d1 [0]),
	.cin(gnd),
	.combout(\final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[0]~feeder .lut_mask = 16'hFF00;
defparam \final_project_fpga|read_y_cr_cb|pixel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \final_project_fpga|read_y_cr_cb|pixel[0] (
	.clk(\final_project_fpga|xclk~clkctrl_outclk ),
	.d(\final_project_fpga|read_y_cr_cb|pixel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\final_project_fpga|read_y_cr_cb|pixel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\final_project_fpga|read_y_cr_cb|pixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_project_fpga|read_y_cr_cb|pixel[0] .is_wysiwyg = "true";
defparam \final_project_fpga|read_y_cr_cb|pixel[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\vgaCont|Add3~18_combout ),
	.ena1(!\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [0]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneiii_ram_block \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[1]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vgapll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\vgaCont|Add3~18_combout ),
	.ena1(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\final_project_fpga|read_y_cr_cb|pixel [0]}),
	.portaaddr({\vgaCont|Add3~24_combout ,\vgaCont|Add3~23_combout ,\vgaCont|Add3~22_combout ,\vgaCont|Add3~21_combout ,\vgaCont|Add3~20_combout ,\vgaCont|Add3~19_combout ,\vgaCont|Add2~17_combout ,\vgaCont|Add2~14_combout ,\vgaCont|Add2~11_combout ,\vgaCont|Add2~8_combout ,
\vgaCont|Add2~5_combout ,\vgaCont|Add2~2_combout ,\address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 16384;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneiii_lcell_comb \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 16'hEE44;
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.asdata(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \smallram2_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneiii_lcell_comb \videoGen|r[7]~7 (
// Equation(s):
// \videoGen|r[7]~7_combout  = (\vgaCont|rden~2_combout  & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ))) # 
// (!\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))))

	.dataa(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datab(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datac(\smallram2_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\vgaCont|rden~2_combout ),
	.cin(gnd),
	.combout(\videoGen|r[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \videoGen|r[7]~7 .lut_mask = 16'hCA00;
defparam \videoGen|r[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneiii_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneiii_lcell_comb \auto_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneiii_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneiii_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneiii_io_ibuf \switch[2]~input (
	.i(switch[2]),
	.ibar(gnd),
	.o(\switch[2]~input_o ));
// synopsys translate_off
defparam \switch[2]~input .bus_hold = "false";
defparam \switch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneiii_io_ibuf \switch[3]~input (
	.i(switch[3]),
	.ibar(gnd),
	.o(\switch[3]~input_o ));
// synopsys translate_off
defparam \switch[3]~input .bus_hold = "false";
defparam \switch[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
