<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxmonitor</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk_200</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_200</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sys_reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sys_reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYS_RESET_N.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>monitor_clock</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="monitor_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="monitor_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_speed</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>monitor_memory</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="spectnext" spirit:name="monitor_memory" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="spectnext" spirit:name="monitor_memory_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wait_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_wait_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_a_address</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_a_address</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_b_address</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_b_address</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxmonitor</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4076a57a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxmonitor</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4076a57a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8a5f579a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>cpu_speed</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>machine_timing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_wait_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_a_address</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_b_address</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_l</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_r</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>an</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ca</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_200</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sys_reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DIV</spirit:name>
        <spirit:displayName>Div</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DIV">18</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxmonitor.srcs/sources_1/new/zxmonitor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4076a57a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxmonitor.srcs/sources_1/new/zxmonitor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxmonitor_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8a5f579a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxmonitor_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DIV</spirit:name>
      <spirit:displayName>Div</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DIV">18</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxmonitor_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/specnext</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>zxmonitor_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-10T14:51:11Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@192c0b29_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2685a3c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b661365_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a81a385_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@330bf6de_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34be73e8_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f418ef6_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29901bbf_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bc2a9d_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@197be581_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70e20c64_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fb0a6a5_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69514b59_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3311033d_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f42d3c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3770e411_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aa1e078_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78fb5402_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@81c90e0_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a04b122_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b6bdb00_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577e2d9c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@330b1f6a_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b1ed98_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@552e8da3_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6107893f_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fce102f_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b2ebf2_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ce3bf2_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ba5b049_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41be14d3_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@595bac75_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5558ac36_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@304d9440_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42490627_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b1f13db_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d68579_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38293729_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8c4ed39_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543a9923_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@111cff58_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31e3cc2_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ffcbe82_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43392f37_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55700f4d_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@820379c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12c3e93e_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720298b1_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12c0d82_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@317963ad_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71eb14aa_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44662d26_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60566e8c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cab499b_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7946f9c9_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7464bf0_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@445aeaef_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c32bd0c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41fedc34_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42885a7f_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47b57827_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b14dff_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78215a1e_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b061d9c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7b0c16_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@733e5ba6_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16a9a5d7_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7abd625c_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f2c5f4f_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4983fe9_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df4a07f_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39aa321d_ARCHIVE_LOCATION">v:/zxnext/zxmonitor</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3c8daf54"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="395983cb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="04c1221b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="47e1b17a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="562e9e47"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
