# Digital Engineering - Assignment 1

## Team Members


- أحمد علي أحمد عثمان - 20240592
- أدم أحمد شوقي محمد - 20240594
- اسلام محمد سيد محمد - 20240476
- اشرف ابراهيم محمد ابراهيم - 20240465



## Logic Formula


$$
\overline{A} \cdot \overline{B} \cdot C \ + \ A \cdot B
$$

## Truth Table

| $A$ | $B$ | $C$ | $\overline{A}$ | $\overline{B}$ | $\overline{A} \cdot \overline{B} \cdot C$ | $A \cdot B$ | $\overline{A} \cdot \overline{B} \cdot C + A \cdot B$ |
| :-: | :-: | :-: | :------------: | :------------: | ----------------------------------------- | ----------- | ----------------------------------------------------- |
|  0  |  0  |  0  |       1        |       1        | 0                                         | 0           | 0                                                     |
|  0  |  0  |  1  |       1        |       1        | 1                                         | 0           | 1                                                     |
|  0  |  1  |  0  |       1        |       0        | 0                                         | 0           | 0                                                     |
|  0  |  1  |  1  |       1        |       0        | 0                                         | 0           | 0                                                     |
|  1  |  0  |  0  |       0        |       1        | 0                                         | 0           | 0                                                     |
|  1  |  0  |  1  |       0        |       1        | 0                                         | 0           | 0                                                     |
|  1  |  1  |  0  |       0        |       0        | 0                                         | 1           | 1                                                     |
|  1  |  1  |  1  |       0        |       0        | 0                                         | 1           | 1                                                     |

<br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br>

## Logic Gate Design

## Normal Version

![](Ass1-Normal.png)

### NAND-only Version

![](Ass1-NAND.png)

<br><br>

## TinkerCAD Circuit Design

### Normal Version

![](Ass1-TinkerCad.png)

### NAND-only Version

![](Ass1-NAND-TinkerCad.png)