Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 12 11:46:49 2022
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1111 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.095        0.000                      0                 2025        0.018        0.000                      0                 2025        3.000        0.000                       0                  1115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         36.095        0.000                      0                 2025        0.231        0.000                      0                 2025       21.634        0.000                       0                  1111  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       36.103        0.000                      0                 2025        0.231        0.000                      0                 2025       21.634        0.000                       0                  1111  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         36.095        0.000                      0                 2025        0.018        0.000                      0                 2025  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       36.095        0.000                      0                 2025        0.018        0.000                      0                 2025  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.095ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 4.310ns (53.930%)  route 3.682ns (46.070%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  m_fir/s_add_1_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.087    m_fir/s_add_1_reg[46]_i_1_n_6
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                 36.095    

Slack (MET) :             36.190ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 4.215ns (53.375%)  route 3.682ns (46.625%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.992 r  m_fir/s_add_1_reg[46]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.992    m_fir/s_add_1_reg[46]_i_1_n_5
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[46]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 36.190    

Slack (MET) :             36.206ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 4.199ns (53.281%)  route 3.682ns (46.719%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.976 r  m_fir/s_add_1_reg[46]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.976    m_fir/s_add_1_reg[46]_i_1_n_7
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 36.206    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 4.196ns (53.263%)  route 3.682ns (46.737%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 r  m_fir/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.973    m_fir/s_add_1_reg[43]_i_1_n_6
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.230ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 4.175ns (53.138%)  route 3.682ns (46.862%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.952 r  m_fir/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.952    m_fir/s_add_1_reg[43]_i_1_n_4
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                 36.230    

Slack (MET) :             36.304ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 4.101ns (52.692%)  route 3.682ns (47.308%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.878 r  m_fir/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    m_fir/s_add_1_reg[43]_i_1_n_5
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 36.304    

Slack (MET) :             36.320ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 4.085ns (52.595%)  route 3.682ns (47.405%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.862 r  m_fir/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.862    m_fir/s_add_1_reg[43]_i_1_n_7
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                 36.320    

Slack (MET) :             36.323ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 4.082ns (52.577%)  route 3.682ns (47.423%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.859 r  m_fir/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.859    m_fir/s_add_1_reg[39]_i_1_n_6
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 36.323    

Slack (MET) :             36.344ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 4.061ns (52.448%)  route 3.682ns (47.552%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.838 r  m_fir/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.838    m_fir/s_add_1_reg[39]_i_1_n_4
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 36.344    

Slack (MET) :             36.418ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 3.987ns (51.989%)  route 3.682ns (48.011%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.764 r  m_fir/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.764    m_fir/s_add_1_reg[39]_i_1_n_5
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 36.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X6Y45          FDRE                                         r  m_fir/filtered_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  m_fir/filtered_data_reg[5]/Q
                         net (fo=1, routed)           0.155    -0.233    m_fir/filtered_data[5]
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.071    -0.464    m_fir/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X4Y43          FDRE                                         r  m_fir/s_data_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/s_data_reg[0][11]/Q
                         net (fo=1, routed)           0.174    -0.237    m_fir/s_data_reg[0]__0[11]
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.066    -0.473    m_fir/s_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.569    -0.578    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/s_data_reg[0][16]/Q
                         net (fo=1, routed)           0.163    -0.251    m_fir/s_data_reg[0]__0[16]
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.839    -0.816    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.090    -0.488    m_fir/s_data_reg[1][16]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.229    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.043    -0.186 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    m_i2s2/p_1_in[3]
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.131    -0.424    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[21]/Q
                         net (fo=1, routed)           0.198    -0.218    m_i2s2/tx_data_r_reg_n_0_[21]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.274    -0.518    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.411    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.185ns (48.121%)  route 0.199ns (51.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[23]/Q
                         net (fo=1, routed)           0.199    -0.217    m_i2s2/tx_data_r_reg_n_0_[23]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.044    -0.173 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.274    -0.518    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.411    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.568    -0.579    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[0][14]/Q
                         net (fo=1, routed)           0.170    -0.268    m_fir/s_data_reg[0]__0[14]
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.838    -0.817    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.072    -0.507    m_fir/s_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.456%)  route 0.149ns (47.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.597    -0.550    m_i2s2/axis_clk
    SLICE_X2Y43          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.149    -0.238    m_i2s2/rx_data_l_shift[21]
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.868    -0.787    m_i2s2/axis_clk
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.059    -0.478    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.596    -0.551    m_fir/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_fir/filtered_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_fir/filtered_data_reg[13]/Q
                         net (fo=1, routed)           0.164    -0.223    m_fir/filtered_data[13]
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.066    -0.469    m_fir/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/m_axis_tvalid_int_reg/Q
                         net (fo=7, routed)           0.168    -0.243    m_i2s2/axis_tx_valid
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  m_i2s2/m_axis_tvalid_int_i_1/O
                         net (fo=1, routed)           0.000    -0.201    m_fir/m_axis_tvalid_int_reg_0
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
                         clock pessimism              0.237    -0.552    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105    -0.447    m_fir/m_axis_tvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X0Y15      m_fir/s_mult_reg[0]0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X1Y17      m_fir/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y13      m_fir/s_mult_reg[5]__0/CLK
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y17      m_fir/s_mult_reg[1]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X1Y16      m_fir/s_mult_reg[6]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y11      m_fir/s_mult_reg[2]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y16      m_fir/s_mult_reg[3]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y14      m_fir/s_mult_reg[4]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y12      m_fir/s_mult_reg[5]0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y27      m_fir/s_mult_reg[5][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y27      m_fir/s_mult_reg[5][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y31     m_fir/s_mult_reg[5][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y31     m_fir/s_mult_reg[5][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y44      m_fir/filtered_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y28      m_fir/s_mult_reg[5][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y32      m_fir/s_mult_reg[5][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y34     m_fir/s_mult_reg[5][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y28      m_fir/s_mult_reg[5][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.103ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 4.310ns (53.930%)  route 3.682ns (46.070%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  m_fir/s_add_1_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.087    m_fir/s_add_1_reg[46]_i_1_n_6
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                 36.103    

Slack (MET) :             36.198ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 4.215ns (53.375%)  route 3.682ns (46.625%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.992 r  m_fir/s_add_1_reg[46]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.992    m_fir/s_add_1_reg[46]_i_1_n_5
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[46]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 36.198    

Slack (MET) :             36.214ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 4.199ns (53.281%)  route 3.682ns (46.719%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.976 r  m_fir/s_add_1_reg[46]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.976    m_fir/s_add_1_reg[46]_i_1_n_7
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 36.214    

Slack (MET) :             36.217ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 4.196ns (53.263%)  route 3.682ns (46.737%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 r  m_fir/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.973    m_fir/s_add_1_reg[43]_i_1_n_6
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 36.217    

Slack (MET) :             36.238ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 4.175ns (53.138%)  route 3.682ns (46.862%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.952 r  m_fir/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.952    m_fir/s_add_1_reg[43]_i_1_n_4
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                 36.238    

Slack (MET) :             36.312ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 4.101ns (52.692%)  route 3.682ns (47.308%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.878 r  m_fir/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    m_fir/s_add_1_reg[43]_i_1_n_5
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 36.312    

Slack (MET) :             36.328ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 4.085ns (52.595%)  route 3.682ns (47.405%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.862 r  m_fir/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.862    m_fir/s_add_1_reg[43]_i_1_n_7
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                 36.328    

Slack (MET) :             36.331ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 4.082ns (52.577%)  route 3.682ns (47.423%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.859 r  m_fir/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.859    m_fir/s_add_1_reg[39]_i_1_n_6
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 36.331    

Slack (MET) :             36.352ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 4.061ns (52.448%)  route 3.682ns (47.552%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.838 r  m_fir/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.838    m_fir/s_add_1_reg[39]_i_1_n_4
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 36.352    

Slack (MET) :             36.426ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 3.987ns (51.989%)  route 3.682ns (48.011%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.764 r  m_fir/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.764    m_fir/s_add_1_reg[39]_i_1_n_5
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.205    43.129    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.191    m_fir/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 36.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X6Y45          FDRE                                         r  m_fir/filtered_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  m_fir/filtered_data_reg[5]/Q
                         net (fo=1, routed)           0.155    -0.233    m_fir/filtered_data[5]
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.071    -0.464    m_fir/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X4Y43          FDRE                                         r  m_fir/s_data_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/s_data_reg[0][11]/Q
                         net (fo=1, routed)           0.174    -0.237    m_fir/s_data_reg[0]__0[11]
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.066    -0.473    m_fir/s_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.569    -0.578    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/s_data_reg[0][16]/Q
                         net (fo=1, routed)           0.163    -0.251    m_fir/s_data_reg[0]__0[16]
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.839    -0.816    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.090    -0.488    m_fir/s_data_reg[1][16]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.229    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.043    -0.186 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    m_i2s2/p_1_in[3]
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.131    -0.424    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[21]/Q
                         net (fo=1, routed)           0.198    -0.218    m_i2s2/tx_data_r_reg_n_0_[21]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.274    -0.518    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.411    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.185ns (48.121%)  route 0.199ns (51.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[23]/Q
                         net (fo=1, routed)           0.199    -0.217    m_i2s2/tx_data_r_reg_n_0_[23]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.044    -0.173 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.274    -0.518    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.411    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.568    -0.579    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[0][14]/Q
                         net (fo=1, routed)           0.170    -0.268    m_fir/s_data_reg[0]__0[14]
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.838    -0.817    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.072    -0.507    m_fir/s_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.456%)  route 0.149ns (47.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.597    -0.550    m_i2s2/axis_clk
    SLICE_X2Y43          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.149    -0.238    m_i2s2/rx_data_l_shift[21]
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.868    -0.787    m_i2s2/axis_clk
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.059    -0.478    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.596    -0.551    m_fir/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_fir/filtered_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_fir/filtered_data_reg[13]/Q
                         net (fo=1, routed)           0.164    -0.223    m_fir/filtered_data[13]
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.066    -0.469    m_fir/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/m_axis_tvalid_int_reg/Q
                         net (fo=7, routed)           0.168    -0.243    m_i2s2/axis_tx_valid
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  m_i2s2/m_axis_tvalid_int_i_1/O
                         net (fo=1, routed)           0.000    -0.201    m_fir/m_axis_tvalid_int_reg_0
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
                         clock pessimism              0.237    -0.552    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105    -0.447    m_fir/m_axis_tvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X0Y15      m_fir/s_mult_reg[0]0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.267      40.383     DSP48_X1Y17      m_fir/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y13      m_fir/s_mult_reg[5]__0/CLK
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y17      m_fir/s_mult_reg[1]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X1Y16      m_fir/s_mult_reg[6]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y11      m_fir/s_mult_reg[2]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y16      m_fir/s_mult_reg[3]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y14      m_fir/s_mult_reg[4]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.267      42.113     DSP48_X0Y12      m_fir/s_mult_reg[5]0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y27      m_fir/s_mult_reg[5][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y27      m_fir/s_mult_reg[5][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y31     m_fir/s_mult_reg[5][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y31     m_fir/s_mult_reg[5][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y44      m_fir/filtered_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y28      m_fir/s_mult_reg[5][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y31      m_fir/s_mult_reg[5][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y32      m_fir/s_mult_reg[5][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y34     m_fir/s_mult_reg[5][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X9Y28      m_fir/s_mult_reg[5][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.095ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 4.310ns (53.930%)  route 3.682ns (46.070%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  m_fir/s_add_1_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.087    m_fir/s_add_1_reg[46]_i_1_n_6
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                 36.095    

Slack (MET) :             36.190ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 4.215ns (53.375%)  route 3.682ns (46.625%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.992 r  m_fir/s_add_1_reg[46]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.992    m_fir/s_add_1_reg[46]_i_1_n_5
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[46]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 36.190    

Slack (MET) :             36.206ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 4.199ns (53.281%)  route 3.682ns (46.719%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.976 r  m_fir/s_add_1_reg[46]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.976    m_fir/s_add_1_reg[46]_i_1_n_7
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 36.206    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 4.196ns (53.263%)  route 3.682ns (46.737%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 r  m_fir/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.973    m_fir/s_add_1_reg[43]_i_1_n_6
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.230ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 4.175ns (53.138%)  route 3.682ns (46.862%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.952 r  m_fir/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.952    m_fir/s_add_1_reg[43]_i_1_n_4
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                 36.230    

Slack (MET) :             36.304ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 4.101ns (52.692%)  route 3.682ns (47.308%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.878 r  m_fir/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    m_fir/s_add_1_reg[43]_i_1_n_5
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 36.304    

Slack (MET) :             36.320ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 4.085ns (52.595%)  route 3.682ns (47.405%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.862 r  m_fir/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.862    m_fir/s_add_1_reg[43]_i_1_n_7
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                 36.320    

Slack (MET) :             36.323ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 4.082ns (52.577%)  route 3.682ns (47.423%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.859 r  m_fir/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.859    m_fir/s_add_1_reg[39]_i_1_n_6
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 36.323    

Slack (MET) :             36.344ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 4.061ns (52.448%)  route 3.682ns (47.552%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.838 r  m_fir/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.838    m_fir/s_add_1_reg[39]_i_1_n_4
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 36.344    

Slack (MET) :             36.418ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 3.987ns (51.989%)  route 3.682ns (48.011%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.764 r  m_fir/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.764    m_fir/s_add_1_reg[39]_i_1_n_5
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 36.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X6Y45          FDRE                                         r  m_fir/filtered_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  m_fir/filtered_data_reg[5]/Q
                         net (fo=1, routed)           0.155    -0.233    m_fir/filtered_data[5]
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.071    -0.251    m_fir/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X4Y43          FDRE                                         r  m_fir/s_data_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/s_data_reg[0][11]/Q
                         net (fo=1, routed)           0.174    -0.237    m_fir/s_data_reg[0]__0[11]
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.213    -0.326    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.066    -0.260    m_fir/s_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.569    -0.578    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/s_data_reg[0][16]/Q
                         net (fo=1, routed)           0.163    -0.251    m_fir/s_data_reg[0]__0[16]
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.839    -0.816    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.213    -0.365    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.090    -0.275    m_fir/s_data_reg[1][16]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.229    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.043    -0.186 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    m_i2s2/p_1_in[3]
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.213    -0.342    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.131    -0.211    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[21]/Q
                         net (fo=1, routed)           0.198    -0.218    m_i2s2/tx_data_r_reg_n_0_[21]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.274    -0.518    
                         clock uncertainty            0.213    -0.305    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.198    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.185ns (48.121%)  route 0.199ns (51.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[23]/Q
                         net (fo=1, routed)           0.199    -0.217    m_i2s2/tx_data_r_reg_n_0_[23]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.044    -0.173 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.274    -0.518    
                         clock uncertainty            0.213    -0.305    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.198    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.568    -0.579    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[0][14]/Q
                         net (fo=1, routed)           0.170    -0.268    m_fir/s_data_reg[0]__0[14]
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.838    -0.817    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.213    -0.366    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.072    -0.294    m_fir/s_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.456%)  route 0.149ns (47.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.597    -0.550    m_i2s2/axis_clk
    SLICE_X2Y43          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.149    -0.238    m_i2s2/rx_data_l_shift[21]
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.868    -0.787    m_i2s2/axis_clk
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.213    -0.324    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.059    -0.265    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.596    -0.551    m_fir/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_fir/filtered_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_fir/filtered_data_reg[13]/Q
                         net (fo=1, routed)           0.164    -0.223    m_fir/filtered_data[13]
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.066    -0.256    m_fir/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/m_axis_tvalid_int_reg/Q
                         net (fo=7, routed)           0.168    -0.243    m_i2s2/axis_tx_valid
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  m_i2s2/m_axis_tvalid_int_i_1/O
                         net (fo=1, routed)           0.000    -0.201    m_fir/m_axis_tvalid_int_reg_0
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
                         clock pessimism              0.237    -0.552    
                         clock uncertainty            0.213    -0.339    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105    -0.234    m_fir/m_axis_tvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.095ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 4.310ns (53.930%)  route 3.682ns (46.070%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  m_fir/s_add_1_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.087    m_fir/s_add_1_reg[46]_i_1_n_6
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                 36.095    

Slack (MET) :             36.190ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 4.215ns (53.375%)  route 3.682ns (46.625%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.992 r  m_fir/s_add_1_reg[46]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.992    m_fir/s_add_1_reg[46]_i_1_n_5
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[46]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[46]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 36.190    

Slack (MET) :             36.206ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 4.199ns (53.281%)  route 3.682ns (46.719%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  m_fir/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    m_fir/s_add_1_reg[43]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.976 r  m_fir/s_add_1_reg[46]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.976    m_fir/s_add_1_reg[46]_i_1_n_7
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y45         FDRE                                         r  m_fir/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 36.206    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 4.196ns (53.263%)  route 3.682ns (46.737%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 r  m_fir/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.973    m_fir/s_add_1_reg[43]_i_1_n_6
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.230ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 4.175ns (53.138%)  route 3.682ns (46.862%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.952 r  m_fir/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.952    m_fir/s_add_1_reg[43]_i_1_n_4
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                 36.230    

Slack (MET) :             36.304ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 4.101ns (52.692%)  route 3.682ns (47.308%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.878 r  m_fir/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    m_fir/s_add_1_reg[43]_i_1_n_5
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 36.304    

Slack (MET) :             36.320ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 4.085ns (52.595%)  route 3.682ns (47.405%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  m_fir/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.639    m_fir/s_add_1_reg[39]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.862 r  m_fir/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.862    m_fir/s_add_1_reg[43]_i_1_n_7
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y44         FDRE                                         r  m_fir/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                 36.320    

Slack (MET) :             36.323ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 4.082ns (52.577%)  route 3.682ns (47.423%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.859 r  m_fir/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.859    m_fir/s_add_1_reg[39]_i_1_n_6
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[37]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 36.323    

Slack (MET) :             36.344ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 4.061ns (52.448%)  route 3.682ns (47.552%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.838 r  m_fir/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.838    m_fir/s_add_1_reg[39]_i_1_n_4
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[39]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 36.344    

Slack (MET) :             36.418ns  (required time - arrival time)
  Source:                 m_fir/s_add_0_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 3.987ns (51.989%)  route 3.682ns (48.011%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 42.770 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.562    -0.905    m_fir/axis_clk
    SLICE_X34Y37         FDRE                                         r  m_fir/s_add_0_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  m_fir/s_add_0_reg[3][0]/Q
                         net (fo=2, routed)           1.479     1.093    m_fir/s_add_0_reg[3][0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.146     1.239 r  m_fir/s_add_1[23]_i_91/O
                         net (fo=2, routed)           0.454     1.692    m_fir/s_add_1[23]_i_91_n_0
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.328     2.020 r  m_fir/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     2.020    m_fir/s_add_1[23]_i_94_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.553 r  m_fir/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.553    m_fir/s_add_1_reg[23]_i_76_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.670 r  m_fir/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.670    m_fir/s_add_1_reg[23]_i_66_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.787 r  m_fir/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.787    m_fir/s_add_1_reg[23]_i_48_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.904 r  m_fir/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.904    m_fir/s_add_1_reg[23]_i_30_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.123 r  m_fir/s_add_1_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.890     4.013    m_fir/s_add_1_reg[23]_i_20_n_7
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.321     4.334 r  m_fir/s_add_1[23]_i_14/O
                         net (fo=2, routed)           0.859     5.193    m_fir/s_add_1[23]_i_14_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.326     5.519 r  m_fir/s_add_1[23]_i_18/O
                         net (fo=1, routed)           0.000     5.519    m_fir/s_add_1[23]_i_18_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.069 r  m_fir/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    m_fir/s_add_1_reg[23]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  m_fir/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.183    m_fir/s_add_1_reg[23]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  m_fir/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.297    m_fir/s_add_1_reg[27]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  m_fir/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.411    m_fir/s_add_1_reg[31]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  m_fir/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    m_fir/s_add_1_reg[35]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.764 r  m_fir/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.764    m_fir/s_add_1_reg[39]_i_1_n_5
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        1.454    42.770    m_fir/axis_clk
    SLICE_X11Y43         FDRE                                         r  m_fir/s_add_1_reg[38]/C
                         clock pessimism              0.564    43.334    
                         clock uncertainty           -0.213    43.120    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    43.182    m_fir/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.182    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 36.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X6Y45          FDRE                                         r  m_fir/filtered_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  m_fir/filtered_data_reg[5]/Q
                         net (fo=1, routed)           0.155    -0.233    m_fir/filtered_data[5]
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X4Y47          FDRE                                         r  m_fir/m_axis_tdata_reg[5]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.071    -0.251    m_fir/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X4Y43          FDRE                                         r  m_fir/s_data_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/s_data_reg[0][11]/Q
                         net (fo=1, routed)           0.174    -0.237    m_fir/s_data_reg[0]__0[11]
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y43          FDRE                                         r  m_fir/s_data_reg[1][11]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.213    -0.326    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.066    -0.260    m_fir/s_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.569    -0.578    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/s_data_reg[0][16]/Q
                         net (fo=1, routed)           0.163    -0.251    m_fir/s_data_reg[0]__0[16]
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.839    -0.816    m_fir/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/s_data_reg[1][16]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.213    -0.365    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.090    -0.275    m_fir/s_data_reg[1][16]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.592    -0.555    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.229    m_i2s2/tx_data_l_shift[2]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.043    -0.186 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    m_i2s2/p_1_in[3]
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X2Y50          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.213    -0.342    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.131    -0.211    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[21]/Q
                         net (fo=1, routed)           0.198    -0.218    m_i2s2/tx_data_r_reg_n_0_[21]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.274    -0.518    
                         clock uncertainty            0.213    -0.305    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.198    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.185ns (48.121%)  route 0.199ns (51.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.590    -0.557    m_i2s2/axis_clk
    SLICE_X4Y52          FDRE                                         r  m_i2s2/tx_data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  m_i2s2/tx_data_r_reg[23]/Q
                         net (fo=1, routed)           0.199    -0.217    m_i2s2/tx_data_r_reg_n_0_[23]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.044    -0.173 r  m_i2s2/tx_data_r_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    m_i2s2/tx_data_r_shift[23]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.863    -0.792    m_i2s2/axis_clk
    SLICE_X3Y52          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[23]/C
                         clock pessimism              0.274    -0.518    
                         clock uncertainty            0.213    -0.305    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107    -0.198    m_i2s2/tx_data_r_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_fir/s_data_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/s_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.568    -0.579    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_fir/s_data_reg[0][14]/Q
                         net (fo=1, routed)           0.170    -0.268    m_fir/s_data_reg[0]__0[14]
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.838    -0.817    m_fir/axis_clk
    SLICE_X9Y46          FDRE                                         r  m_fir/s_data_reg[1][14]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.213    -0.366    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.072    -0.294    m_fir/s_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.456%)  route 0.149ns (47.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.597    -0.550    m_i2s2/axis_clk
    SLICE_X2Y43          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.149    -0.238    m_i2s2/rx_data_l_shift[21]
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.868    -0.787    m_i2s2/axis_clk
    SLICE_X3Y43          FDRE                                         r  m_i2s2/rx_data_l_reg[21]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.213    -0.324    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.059    -0.265    m_i2s2/rx_data_l_reg[21]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_fir/filtered_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.596    -0.551    m_fir/axis_clk
    SLICE_X6Y47          FDRE                                         r  m_fir/filtered_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  m_fir/filtered_data_reg[13]/Q
                         net (fo=1, routed)           0.164    -0.223    m_fir/filtered_data[13]
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.867    -0.788    m_fir/axis_clk
    SLICE_X7Y48          FDRE                                         r  m_fir/m_axis_tdata_reg[13]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.066    -0.256    m_fir/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.595    -0.552    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  m_fir/m_axis_tvalid_int_reg/Q
                         net (fo=7, routed)           0.168    -0.243    m_i2s2/axis_tx_valid
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  m_i2s2/m_axis_tvalid_int_i_1/O
                         net (fo=1, routed)           0.000    -0.201    m_fir/m_axis_tvalid_int_reg_0
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1113, routed)        0.866    -0.789    m_fir/axis_clk
    SLICE_X5Y46          FDRE                                         r  m_fir/m_axis_tvalid_int_reg/C
                         clock pessimism              0.237    -0.552    
                         clock uncertainty            0.213    -0.339    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105    -0.234    m_fir/m_axis_tvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.033    





