{
	"finish__design__instance__count__class:antenna_cell": 81,
	"finish__design__instance__area__class:antenna_cell": 457.229,
	"finish__design__instance__count__class:buffer": 41,
	"finish__design__instance__area__class:buffer": 2602.25,
	"finish__design__instance__count__class:clock_buffer": 11,
	"finish__design__instance__area__class:clock_buffer": 1721.66,
	"finish__design__instance__count__class:timing_repair_buffer": 100,
	"finish__design__instance__area__class:timing_repair_buffer": 5771.81,
	"finish__design__instance__count__class:inverter": 59,
	"finish__design__instance__area__class:inverter": 1033,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 107.251,
	"finish__design__instance__count__class:sequential_cell": 103,
	"finish__design__instance__area__class:sequential_cell": 10471.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 723,
	"finish__design__instance__area__class:multi_input_combinational_cell": 31125.4,
	"finish__design__instance__count": 1123,
	"finish__design__instance__area": 53289.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.23366,
	"finish__clock__skew__setup": 0.00739017,
	"finish__clock__skew__hold": 0.00739017,
	"finish__timing__drv__max_slew_limit": 0.566241,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.970846,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.195234,
	"finish__power__switching__total": 0.10557,
	"finish__power__leakage__total": 4.23176e-06,
	"finish__power__total": 0.300809,
	"finish__design__io": 100,
	"finish__design__die__area": 7.59609e+06,
	"finish__design__core__area": 7.56337e+06,
	"finish__design__instance__count": 9597,
	"finish__design__instance__area": 101124,
	"finish__design__instance__count__stdcell": 9597,
	"finish__design__instance__area__stdcell": 101124,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0133702,
	"finish__design__instance__utilization__stdcell": 0.0133702,
	"finish__design__rows": 545,
	"finish__design__rows:GF018hv5v_green_sc9": 545,
	"finish__design__sites": 2679765,
	"finish__design__sites:GF018hv5v_green_sc9": 2679765,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}