INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01_decoder
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:38]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:38]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:32]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:33]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:34]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:35]
ERROR: [VRFC 10-2865] module 'lab01_decoder' ignored due to previous errors [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:23]
