Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 14 12:47:57 2023
| Host         : DESKTOP-PPIVJC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.552        0.000                      0                 3138        0.033        0.000                      0                 3138        4.020        0.000                       0                  1607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.552        0.000                      0                 3138        0.033        0.000                      0                 3138        4.020        0.000                       0                  1607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 1.965ns (25.826%)  route 5.644ns (74.174%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.767    10.549    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.478    12.657    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.631    12.101    design_1_i/ready_checker_0/inst/cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 1.965ns (25.826%)  route 5.644ns (74.174%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.767    10.549    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.478    12.657    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.631    12.101    design_1_i/ready_checker_0/inst/cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 1.965ns (25.826%)  route 5.644ns (74.174%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.767    10.549    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.478    12.657    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.631    12.101    design_1_i/ready_checker_0/inst/cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 1.965ns (25.826%)  route 5.644ns (74.174%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.767    10.549    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.478    12.657    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.631    12.101    design_1_i/ready_checker_0/inst/cycles_reg[3]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.965ns (25.937%)  route 5.611ns (74.063%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.734    10.516    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.480    12.659    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[28]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y98         FDRE (Setup_fdre_C_R)       -0.631    12.103    design_1_i/ready_checker_0/inst/cycles_reg[28]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.965ns (25.937%)  route 5.611ns (74.063%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.734    10.516    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.480    12.659    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y98         FDRE (Setup_fdre_C_R)       -0.631    12.103    design_1_i/ready_checker_0/inst/cycles_reg[29]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.965ns (25.937%)  route 5.611ns (74.063%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.734    10.516    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.480    12.659    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[30]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y98         FDRE (Setup_fdre_C_R)       -0.631    12.103    design_1_i/ready_checker_0/inst/cycles_reg[30]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.965ns (25.937%)  route 5.611ns (74.063%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.734    10.516    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.480    12.659    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[31]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y98         FDRE (Setup_fdre_C_R)       -0.631    12.103    design_1_i/ready_checker_0/inst/cycles_reg[31]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.965ns (25.938%)  route 5.611ns (74.062%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.734    10.516    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.480    12.659    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y97         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_R)       -0.631    12.103    design_1_i/ready_checker_0/inst/cycles_reg[24]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.965ns (25.938%)  route 5.611ns (74.062%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.646     2.940    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          1.205     4.601    design_1_i/Dual_Adder_0/i_A[7]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_2/O
                         net (fo=5, routed)           0.618     5.343    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_2
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.120     5.463 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0_i_4/O
                         net (fo=10, routed)          1.015     6.478    design_1_i/Dual_Adder_0/inst/adder1/w_carryChain_4
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.327     6.805 r  design_1_i/Dual_Adder_0/o_Sum_0[15]_INST_0/O
                         net (fo=3, routed)           0.805     7.611    design_1_i/ready_checker_0/inst/i_IN[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.735 r  design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_1_i/ready_checker_0/inst/cycles1_carry__0_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.226 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           1.234     9.459    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.323     9.782 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.734    10.516    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        1.480    12.659    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y97         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[25]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_R)       -0.631    12.103    design_1_i/ready_checker_0/inst/cycles_reg[25]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_1/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (58.935%)  route 0.157ns (41.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.549     0.885    design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128     1.013 f  design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=2, routed)           0.157     1.170    design_1_i/axi_gpio_C_1/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.098     1.268 r  design_1_i/axi_gpio_C_1/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/axi_gpio_C_1/U0/ip2bus_data[31]
    SLICE_X51Y82         FDRE                                         r  design_1_i/axi_gpio_C_1/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.812     1.178    design_1_i/axi_gpio_C_1/U0/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  design_1_i/axi_gpio_C_1/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.092     1.235    design_1_i/axi_gpio_C_1/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.159%)  route 0.171ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.547     0.883    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.171     1.195    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.817     1.183    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_R)        -0.018     1.130    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.159%)  route 0.171ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.547     0.883    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.171     1.195    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.817     1.183    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_R)        -0.018     1.130    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.159%)  route 0.171ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.547     0.883    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.171     1.195    design_1_i/axi_gpio_C_0/U0/gpio_core_1/rst
    SLICE_X49Y83         FDSE                                         r  design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.817     1.183    design_1_i/axi_gpio_C_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y83         FDSE                                         r  design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDSE (Hold_fdse_C_S)        -0.018     1.130    design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.159%)  route 0.171ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.547     0.883    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.171     1.195    design_1_i/axi_gpio_C_0/U0/I_SLAVE_ATTACHMENT/rst
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.817     1.183    design_1_i/axi_gpio_C_0/U0/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_R)        -0.018     1.130    design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.159%)  route 0.171ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.547     0.883    design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_gpio_C_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.171     1.195    design_1_i/axi_gpio_C_0/U0/I_SLAVE_ATTACHMENT/rst
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.817     1.183    design_1_i/axi_gpio_C_0/U0/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_R)        -0.018     1.130    design_1_i/axi_gpio_C_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.317%)  route 0.224ns (63.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.549     0.885    design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y81         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.224     1.237    design_1_i/axi_gpio_C_0/U0/gpio_core_1/gpio_io_i_d2
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.813     1.179    design_1_i/axi_gpio_C_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.022     1.166    design_1_i/axi_gpio_C_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.135%)  route 0.164ns (46.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.164     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.345 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.821%)  route 0.228ns (52.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.548     0.884    design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=6, routed)           0.228     1.276    design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]
    SLICE_X49Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.321 r  design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.816     1.182    design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.091     1.238    design_1_i/axi_gpio_C_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.756%)  route 0.179ns (52.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.179     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1607, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.072     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y90    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y89    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y79    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y81    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y79    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y79    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y82    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y81    design_1_i/axi_gpio_B/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



