// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Wed Mar 27 22:43:32 2019
// Host        : Nelson running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top main_design_inspection_unit_0_0 -prefix
//               main_design_inspection_unit_0_0_ main_design_inspection_unit_0_0_sim_netlist.v
// Design      : main_design_inspection_unit_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module main_design_inspection_unit_0_0_axi_lite_if
   (\slv_rdata_reg[4] ,
    \slv_rdata_reg[0] ,
    \slv_rdata_reg[11] ,
    \slv_rdata_reg[24] ,
    \ENG_WEN_reg[15] ,
    \ENG_WEN_reg[14] ,
    \ENG_WEN_reg[13] ,
    \ENG_WEN_reg[12] ,
    \ENG_WEN_reg[11] ,
    \ENG_WEN_reg[10] ,
    \ENG_WEN_reg[9] ,
    \ENG_WEN_reg[8] ,
    \ENG_WEN_reg[7] ,
    \ENG_WEN_reg[6] ,
    \ENG_WEN_reg[5] ,
    \ENG_WEN_reg[4] ,
    \ENG_WEN_reg[3] ,
    \ENG_WEN_reg[2] ,
    \ENG_WEN_reg[1] ,
    \ENG_WEN_reg[0] ,
    \ENG_REN_reg[15] ,
    \ENG_REN_reg[14] ,
    \ENG_REN_reg[13] ,
    \ENG_REN_reg[12] ,
    \ENG_REN_reg[11] ,
    \ENG_REN_reg[10] ,
    \ENG_REN_reg[9] ,
    \ENG_REN_reg[8] ,
    \ENG_REN_reg[7] ,
    \ENG_REN_reg[6] ,
    \ENG_REN_reg[5] ,
    \ENG_REN_reg[4] ,
    \ENG_REN_reg[3] ,
    \ENG_REN_reg[2] ,
    \ENG_REN_reg[1] ,
    \ENG_REN_reg[0] ,
    S_AXI_LITE_RVALID,
    S_AXI_ARREADY,
    D,
    E,
    \ENG_RADDR_reg[12][0] ,
    \ENG_RADDR_reg[10][0] ,
    \ENG_RADDR_reg[8][0] ,
    \ENG_RADDR_reg[6][0] ,
    \ENG_RADDR_reg[4][0] ,
    \ENG_RADDR_reg[2][0] ,
    \ENG_RADDR_reg[0][0] ,
    \ENG_RADDR_reg[1][0] ,
    \ENG_RADDR_reg[3][0] ,
    \ENG_RADDR_reg[5][0] ,
    \ENG_RADDR_reg[7][0] ,
    \ENG_RADDR_reg[9][0] ,
    \ENG_RADDR_reg[11][0] ,
    \ENG_RADDR_reg[13][0] ,
    \ENG_RADDR_reg[15][0] ,
    \ENG_WDATA_reg[7][0] ,
    \ENG_WDATA_reg[11][0] ,
    \ENG_WDATA_reg[15][0] ,
    \ENG_WDATA_reg[14][0] ,
    \ENG_WDATA_reg[13][0] ,
    \ENG_WDATA_reg[12][0] ,
    \ENG_WDATA_reg[10][0] ,
    \ENG_WDATA_reg[9][0] ,
    \ENG_WDATA_reg[8][0] ,
    \ENG_WDATA_reg[6][0] ,
    \ENG_WDATA_reg[5][0] ,
    \ENG_WDATA_reg[4][0] ,
    \ENG_WDATA_reg[3][0] ,
    \ENG_WDATA_reg[2][0] ,
    \ENG_WDATA_reg[1][0] ,
    \ENG_WDATA_reg[0][0] ,
    \ENG_WADDR_reg[0][7] ,
    \ENG_RADDR_reg[0][7] ,
    eng_slv_rden_reg,
    slv_rdvalid_reg,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    \slv_rdata_reg[31] ,
    FSM_sequential_al_state_reg,
    start_operation_reg,
    eng_slv_wren_reg,
    p_0_in,
    S_AXI_LITE_BVALID,
    Q,
    out,
    S_AXI_LITE_RDATA,
    ENG_WEN1,
    \FSM_sequential_eng_alite_state_reg[1] ,
    \ENG_WEN_reg[15]_0 ,
    \ENG_WEN_reg[14]_0 ,
    \ENG_WEN_reg[13]_0 ,
    \ENG_WEN_reg[12]_0 ,
    \ENG_WEN_reg[11]_0 ,
    \ENG_WEN_reg[10]_0 ,
    \ENG_WEN_reg[9]_0 ,
    \ENG_WEN_reg[8]_0 ,
    \ENG_WEN_reg[7]_0 ,
    \ENG_WEN_reg[6]_0 ,
    \ENG_WEN_reg[5]_0 ,
    \ENG_WEN_reg[4]_0 ,
    \ENG_WEN_reg[3]_0 ,
    \ENG_WEN_reg[2]_0 ,
    \ENG_WEN_reg[1]_0 ,
    \ENG_WEN_reg[0]_0 ,
    \transfer_to_eng_counter_reg[0] ,
    \ENG_REN_reg[15]_0 ,
    \ENG_REN_reg[14]_0 ,
    \ENG_REN_reg[13]_0 ,
    \ENG_REN_reg[12]_0 ,
    \ENG_REN_reg[11]_0 ,
    \ENG_REN_reg[10]_0 ,
    \ENG_REN_reg[9]_0 ,
    \ENG_REN_reg[8]_0 ,
    \ENG_REN_reg[7]_0 ,
    \ENG_REN_reg[6]_0 ,
    \ENG_REN_reg[5]_0 ,
    \ENG_REN_reg[4]_0 ,
    \ENG_REN_reg[3]_0 ,
    \ENG_REN_reg[2]_0 ,
    \ENG_REN_reg[1]_0 ,
    \ENG_REN_reg[0]_0 ,
    S_AXI_LITE_ARESETN,
    dest_out,
    S_AXI_LITE_ARVALID,
    \ENG_RDATA[0]__0 ,
    \ENG_RDATA[1]__0 ,
    \ENG_RDATA[2]__0 ,
    \ENG_RDATA[3]__0 ,
    \ENG_RDATA[4]__0 ,
    \ENG_RDATA[5]__0 ,
    \ENG_RDATA[6]__0 ,
    \ENG_RDATA[7]__0 ,
    \ENG_RDATA[8] ,
    \ENG_RDATA[9] ,
    \ENG_RDATA[10] ,
    \ENG_RDATA[11] ,
    \ENG_RDATA[12] ,
    \ENG_RDATA[13] ,
    \ENG_RDATA[14] ,
    \ENG_RDATA[15] ,
    engine_aresetn,
    ENG_REN1,
    \syncstages_ff_reg[1] ,
    eng_slv_wren_reg_0,
    \transfer_to_eng_counter_reg[3] ,
    \transfer_to_eng_counter_reg[2] ,
    \ENG_WADDR_reg[3][7] ,
    \ENG_WADDR_reg[2][7] ,
    \ENG_WADDR_reg[1][7] ,
    \ENG_WADDR_reg[0][7]_0 ,
    \ENG_WADDR_reg[7][7] ,
    \ENG_WADDR_reg[6][7] ,
    \ENG_WADDR_reg[5][7] ,
    \ENG_WADDR_reg[4][7] ,
    \ENG_WADDR_reg[11][7] ,
    \ENG_WADDR_reg[10][7] ,
    \ENG_WADDR_reg[9][7] ,
    \ENG_WADDR_reg[8][7] ,
    \ENG_WADDR_reg[15][7] ,
    \ENG_WADDR_reg[14][7] ,
    \ENG_WADDR_reg[13][7] ,
    \ENG_WADDR_reg[12][7] ,
    \ENG_RADDR_reg[3][7] ,
    \ENG_RADDR_reg[2][7] ,
    \ENG_RADDR_reg[1][7] ,
    \ENG_RADDR_reg[0][7]_0 ,
    \ENG_RADDR_reg[7][7] ,
    \ENG_RADDR_reg[6][7] ,
    \ENG_RADDR_reg[5][7] ,
    \ENG_RADDR_reg[4][7] ,
    \ENG_RADDR_reg[11][7] ,
    \ENG_RADDR_reg[10][7] ,
    \ENG_RADDR_reg[9][7] ,
    \ENG_RADDR_reg[8][7] ,
    \ENG_RADDR_reg[15][7] ,
    \ENG_RADDR_reg[14][7] ,
    \ENG_RADDR_reg[13][7] ,
    \ENG_RADDR_reg[12][7] ,
    eng_slv_rden,
    slv_rdvalid_reg_0,
    S_AXI_LITE_AWVALID,
    S_AXI_LITE_WVALID,
    in0,
    src_in,
    S_AXI_LITE_ACLK,
    S_AXI_LITE_ARADDR,
    S_AXI_LITE_AWADDR,
    S_AXI_LITE_BREADY,
    S_AXI_LITE_RREADY);
  output \slv_rdata_reg[4] ;
  output \slv_rdata_reg[0] ;
  output \slv_rdata_reg[11] ;
  output \slv_rdata_reg[24] ;
  output \ENG_WEN_reg[15] ;
  output \ENG_WEN_reg[14] ;
  output \ENG_WEN_reg[13] ;
  output \ENG_WEN_reg[12] ;
  output \ENG_WEN_reg[11] ;
  output \ENG_WEN_reg[10] ;
  output \ENG_WEN_reg[9] ;
  output \ENG_WEN_reg[8] ;
  output \ENG_WEN_reg[7] ;
  output \ENG_WEN_reg[6] ;
  output \ENG_WEN_reg[5] ;
  output \ENG_WEN_reg[4] ;
  output \ENG_WEN_reg[3] ;
  output \ENG_WEN_reg[2] ;
  output \ENG_WEN_reg[1] ;
  output \ENG_WEN_reg[0] ;
  output \ENG_REN_reg[15] ;
  output \ENG_REN_reg[14] ;
  output \ENG_REN_reg[13] ;
  output \ENG_REN_reg[12] ;
  output \ENG_REN_reg[11] ;
  output \ENG_REN_reg[10] ;
  output \ENG_REN_reg[9] ;
  output \ENG_REN_reg[8] ;
  output \ENG_REN_reg[7] ;
  output \ENG_REN_reg[6] ;
  output \ENG_REN_reg[5] ;
  output \ENG_REN_reg[4] ;
  output \ENG_REN_reg[3] ;
  output \ENG_REN_reg[2] ;
  output \ENG_REN_reg[1] ;
  output \ENG_REN_reg[0] ;
  output S_AXI_LITE_RVALID;
  output S_AXI_ARREADY;
  output [7:0]D;
  output [0:0]E;
  output [0:0]\ENG_RADDR_reg[12][0] ;
  output [0:0]\ENG_RADDR_reg[10][0] ;
  output [0:0]\ENG_RADDR_reg[8][0] ;
  output [0:0]\ENG_RADDR_reg[6][0] ;
  output [0:0]\ENG_RADDR_reg[4][0] ;
  output [0:0]\ENG_RADDR_reg[2][0] ;
  output [0:0]\ENG_RADDR_reg[0][0] ;
  output [0:0]\ENG_RADDR_reg[1][0] ;
  output [0:0]\ENG_RADDR_reg[3][0] ;
  output [0:0]\ENG_RADDR_reg[5][0] ;
  output [0:0]\ENG_RADDR_reg[7][0] ;
  output [0:0]\ENG_RADDR_reg[9][0] ;
  output [0:0]\ENG_RADDR_reg[11][0] ;
  output [0:0]\ENG_RADDR_reg[13][0] ;
  output [0:0]\ENG_RADDR_reg[15][0] ;
  output [0:0]\ENG_WDATA_reg[7][0] ;
  output [0:0]\ENG_WDATA_reg[11][0] ;
  output [0:0]\ENG_WDATA_reg[15][0] ;
  output [0:0]\ENG_WDATA_reg[14][0] ;
  output [0:0]\ENG_WDATA_reg[13][0] ;
  output [0:0]\ENG_WDATA_reg[12][0] ;
  output [0:0]\ENG_WDATA_reg[10][0] ;
  output [0:0]\ENG_WDATA_reg[9][0] ;
  output [0:0]\ENG_WDATA_reg[8][0] ;
  output [0:0]\ENG_WDATA_reg[6][0] ;
  output [0:0]\ENG_WDATA_reg[5][0] ;
  output [0:0]\ENG_WDATA_reg[4][0] ;
  output [0:0]\ENG_WDATA_reg[3][0] ;
  output [0:0]\ENG_WDATA_reg[2][0] ;
  output [0:0]\ENG_WDATA_reg[1][0] ;
  output [0:0]\ENG_WDATA_reg[0][0] ;
  output [7:0]\ENG_WADDR_reg[0][7] ;
  output [7:0]\ENG_RADDR_reg[0][7] ;
  output eng_slv_rden_reg;
  output slv_rdvalid_reg;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output \slv_rdata_reg[31] ;
  output FSM_sequential_al_state_reg;
  output start_operation_reg;
  output eng_slv_wren_reg;
  output p_0_in;
  output S_AXI_LITE_BVALID;
  input [2:0]Q;
  input out;
  input [2:0]S_AXI_LITE_RDATA;
  input ENG_WEN1;
  input [1:0]\FSM_sequential_eng_alite_state_reg[1] ;
  input \ENG_WEN_reg[15]_0 ;
  input \ENG_WEN_reg[14]_0 ;
  input \ENG_WEN_reg[13]_0 ;
  input \ENG_WEN_reg[12]_0 ;
  input \ENG_WEN_reg[11]_0 ;
  input \ENG_WEN_reg[10]_0 ;
  input \ENG_WEN_reg[9]_0 ;
  input \ENG_WEN_reg[8]_0 ;
  input \ENG_WEN_reg[7]_0 ;
  input \ENG_WEN_reg[6]_0 ;
  input \ENG_WEN_reg[5]_0 ;
  input \ENG_WEN_reg[4]_0 ;
  input \ENG_WEN_reg[3]_0 ;
  input \ENG_WEN_reg[2]_0 ;
  input \ENG_WEN_reg[1]_0 ;
  input \ENG_WEN_reg[0]_0 ;
  input \transfer_to_eng_counter_reg[0] ;
  input \ENG_REN_reg[15]_0 ;
  input \ENG_REN_reg[14]_0 ;
  input \ENG_REN_reg[13]_0 ;
  input \ENG_REN_reg[12]_0 ;
  input \ENG_REN_reg[11]_0 ;
  input \ENG_REN_reg[10]_0 ;
  input \ENG_REN_reg[9]_0 ;
  input \ENG_REN_reg[8]_0 ;
  input \ENG_REN_reg[7]_0 ;
  input \ENG_REN_reg[6]_0 ;
  input \ENG_REN_reg[5]_0 ;
  input \ENG_REN_reg[4]_0 ;
  input \ENG_REN_reg[3]_0 ;
  input \ENG_REN_reg[2]_0 ;
  input \ENG_REN_reg[1]_0 ;
  input \ENG_REN_reg[0]_0 ;
  input S_AXI_LITE_ARESETN;
  input dest_out;
  input S_AXI_LITE_ARVALID;
  input [7:0]\ENG_RDATA[0]__0 ;
  input [7:0]\ENG_RDATA[1]__0 ;
  input [7:0]\ENG_RDATA[2]__0 ;
  input [7:0]\ENG_RDATA[3]__0 ;
  input [7:0]\ENG_RDATA[4]__0 ;
  input [7:0]\ENG_RDATA[5]__0 ;
  input [7:0]\ENG_RDATA[6]__0 ;
  input [7:0]\ENG_RDATA[7]__0 ;
  input [7:0]\ENG_RDATA[8] ;
  input [7:0]\ENG_RDATA[9] ;
  input [7:0]\ENG_RDATA[10] ;
  input [7:0]\ENG_RDATA[11] ;
  input [7:0]\ENG_RDATA[12] ;
  input [7:0]\ENG_RDATA[13] ;
  input [7:0]\ENG_RDATA[14] ;
  input [7:0]\ENG_RDATA[15] ;
  input engine_aresetn;
  input ENG_REN1;
  input \syncstages_ff_reg[1] ;
  input eng_slv_wren_reg_0;
  input [1:0]\transfer_to_eng_counter_reg[3] ;
  input \transfer_to_eng_counter_reg[2] ;
  input [7:0]\ENG_WADDR_reg[3][7] ;
  input [7:0]\ENG_WADDR_reg[2][7] ;
  input [7:0]\ENG_WADDR_reg[1][7] ;
  input [7:0]\ENG_WADDR_reg[0][7]_0 ;
  input [7:0]\ENG_WADDR_reg[7][7] ;
  input [7:0]\ENG_WADDR_reg[6][7] ;
  input [7:0]\ENG_WADDR_reg[5][7] ;
  input [7:0]\ENG_WADDR_reg[4][7] ;
  input [7:0]\ENG_WADDR_reg[11][7] ;
  input [7:0]\ENG_WADDR_reg[10][7] ;
  input [7:0]\ENG_WADDR_reg[9][7] ;
  input [7:0]\ENG_WADDR_reg[8][7] ;
  input [7:0]\ENG_WADDR_reg[15][7] ;
  input [7:0]\ENG_WADDR_reg[14][7] ;
  input [7:0]\ENG_WADDR_reg[13][7] ;
  input [7:0]\ENG_WADDR_reg[12][7] ;
  input [7:0]\ENG_RADDR_reg[3][7] ;
  input [7:0]\ENG_RADDR_reg[2][7] ;
  input [7:0]\ENG_RADDR_reg[1][7] ;
  input [7:0]\ENG_RADDR_reg[0][7]_0 ;
  input [7:0]\ENG_RADDR_reg[7][7] ;
  input [7:0]\ENG_RADDR_reg[6][7] ;
  input [7:0]\ENG_RADDR_reg[5][7] ;
  input [7:0]\ENG_RADDR_reg[4][7] ;
  input [7:0]\ENG_RADDR_reg[11][7] ;
  input [7:0]\ENG_RADDR_reg[10][7] ;
  input [7:0]\ENG_RADDR_reg[9][7] ;
  input [7:0]\ENG_RADDR_reg[8][7] ;
  input [7:0]\ENG_RADDR_reg[15][7] ;
  input [7:0]\ENG_RADDR_reg[14][7] ;
  input [7:0]\ENG_RADDR_reg[13][7] ;
  input [7:0]\ENG_RADDR_reg[12][7] ;
  input eng_slv_rden;
  input slv_rdvalid_reg_0;
  input S_AXI_LITE_AWVALID;
  input S_AXI_LITE_WVALID;
  input in0;
  input src_in;
  input S_AXI_LITE_ACLK;
  input [13:0]S_AXI_LITE_ARADDR;
  input [13:0]S_AXI_LITE_AWADDR;
  input S_AXI_LITE_BREADY;
  input S_AXI_LITE_RREADY;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]ENG_RADDR;
  wire \ENG_RADDR[1][3]_i_14_n_0 ;
  wire \ENG_RADDR[1][3]_i_15_n_0 ;
  wire \ENG_RADDR[1][3]_i_16_n_0 ;
  wire \ENG_RADDR[1][3]_i_17_n_0 ;
  wire \ENG_RADDR[1][3]_i_18_n_0 ;
  wire \ENG_RADDR[1][3]_i_19_n_0 ;
  wire \ENG_RADDR[1][3]_i_20_n_0 ;
  wire \ENG_RADDR[1][3]_i_21_n_0 ;
  wire \ENG_RADDR[1][3]_i_22_n_0 ;
  wire \ENG_RADDR[1][3]_i_23_n_0 ;
  wire \ENG_RADDR[1][3]_i_24_n_0 ;
  wire \ENG_RADDR[1][3]_i_25_n_0 ;
  wire \ENG_RADDR[1][3]_i_26_n_0 ;
  wire \ENG_RADDR[1][3]_i_27_n_0 ;
  wire \ENG_RADDR[1][3]_i_28_n_0 ;
  wire \ENG_RADDR[1][3]_i_29_n_0 ;
  wire \ENG_RADDR[1][4]_i_2_n_0 ;
  wire \ENG_RADDR[1][4]_i_6_n_0 ;
  wire \ENG_RADDR[1][4]_i_7_n_0 ;
  wire \ENG_RADDR[1][4]_i_8_n_0 ;
  wire \ENG_RADDR[1][4]_i_9_n_0 ;
  wire \ENG_RADDR[1][5]_i_2_n_0 ;
  wire \ENG_RADDR[1][5]_i_6_n_0 ;
  wire \ENG_RADDR[1][5]_i_7_n_0 ;
  wire \ENG_RADDR[1][5]_i_8_n_0 ;
  wire \ENG_RADDR[1][5]_i_9_n_0 ;
  wire \ENG_RADDR[1][7]_i_11_n_0 ;
  wire \ENG_RADDR[1][7]_i_12_n_0 ;
  wire \ENG_RADDR[1][7]_i_13_n_0 ;
  wire \ENG_RADDR[1][7]_i_14_n_0 ;
  wire \ENG_RADDR[1][7]_i_15_n_0 ;
  wire \ENG_RADDR[1][7]_i_16_n_0 ;
  wire \ENG_RADDR[1][7]_i_17_n_0 ;
  wire \ENG_RADDR[1][7]_i_18_n_0 ;
  wire \ENG_RADDR[1][7]_i_4_n_0 ;
  wire \ENG_RADDR_reg[0] ;
  wire [0:0]\ENG_RADDR_reg[0][0] ;
  wire [7:0]\ENG_RADDR_reg[0][7] ;
  wire [7:0]\ENG_RADDR_reg[0][7]_0 ;
  wire \ENG_RADDR_reg[10] ;
  wire [0:0]\ENG_RADDR_reg[10][0] ;
  wire [7:0]\ENG_RADDR_reg[10][7] ;
  wire \ENG_RADDR_reg[11] ;
  wire [0:0]\ENG_RADDR_reg[11][0] ;
  wire [7:0]\ENG_RADDR_reg[11][7] ;
  wire \ENG_RADDR_reg[12] ;
  wire [0:0]\ENG_RADDR_reg[12][0] ;
  wire [7:0]\ENG_RADDR_reg[12][7] ;
  wire \ENG_RADDR_reg[13] ;
  wire [0:0]\ENG_RADDR_reg[13][0] ;
  wire [7:0]\ENG_RADDR_reg[13][7] ;
  wire \ENG_RADDR_reg[14] ;
  wire [7:0]\ENG_RADDR_reg[14][7] ;
  wire \ENG_RADDR_reg[15] ;
  wire [0:0]\ENG_RADDR_reg[15][0] ;
  wire [7:0]\ENG_RADDR_reg[15][7] ;
  wire \ENG_RADDR_reg[1] ;
  wire [0:0]\ENG_RADDR_reg[1][0] ;
  wire \ENG_RADDR_reg[1][3]_i_10_n_0 ;
  wire \ENG_RADDR_reg[1][3]_i_11_n_0 ;
  wire \ENG_RADDR_reg[1][3]_i_12_n_0 ;
  wire \ENG_RADDR_reg[1][3]_i_13_n_0 ;
  wire \ENG_RADDR_reg[1][3]_i_6_n_0 ;
  wire \ENG_RADDR_reg[1][3]_i_7_n_0 ;
  wire \ENG_RADDR_reg[1][3]_i_8_n_0 ;
  wire \ENG_RADDR_reg[1][3]_i_9_n_0 ;
  wire \ENG_RADDR_reg[1][4]_i_4_n_0 ;
  wire \ENG_RADDR_reg[1][4]_i_5_n_0 ;
  wire \ENG_RADDR_reg[1][5]_i_4_n_0 ;
  wire \ENG_RADDR_reg[1][5]_i_5_n_0 ;
  wire [7:0]\ENG_RADDR_reg[1][7] ;
  wire \ENG_RADDR_reg[1][7]_i_10_n_0 ;
  wire \ENG_RADDR_reg[1][7]_i_7_n_0 ;
  wire \ENG_RADDR_reg[1][7]_i_8_n_0 ;
  wire \ENG_RADDR_reg[1][7]_i_9_n_0 ;
  wire \ENG_RADDR_reg[2] ;
  wire [0:0]\ENG_RADDR_reg[2][0] ;
  wire [7:0]\ENG_RADDR_reg[2][7] ;
  wire \ENG_RADDR_reg[3] ;
  wire [0:0]\ENG_RADDR_reg[3][0] ;
  wire [7:0]\ENG_RADDR_reg[3][7] ;
  wire \ENG_RADDR_reg[4] ;
  wire [0:0]\ENG_RADDR_reg[4][0] ;
  wire [7:0]\ENG_RADDR_reg[4][7] ;
  wire \ENG_RADDR_reg[5] ;
  wire [0:0]\ENG_RADDR_reg[5][0] ;
  wire [7:0]\ENG_RADDR_reg[5][7] ;
  wire \ENG_RADDR_reg[6] ;
  wire [0:0]\ENG_RADDR_reg[6][0] ;
  wire [7:0]\ENG_RADDR_reg[6][7] ;
  wire \ENG_RADDR_reg[7] ;
  wire [0:0]\ENG_RADDR_reg[7][0] ;
  wire [7:0]\ENG_RADDR_reg[7][7] ;
  wire \ENG_RADDR_reg[8] ;
  wire [0:0]\ENG_RADDR_reg[8][0] ;
  wire [7:0]\ENG_RADDR_reg[8][7] ;
  wire \ENG_RADDR_reg[9] ;
  wire [0:0]\ENG_RADDR_reg[9][0] ;
  wire [7:0]\ENG_RADDR_reg[9][7] ;
  wire [7:0]\ENG_RDATA[0]__0 ;
  wire [7:0]\ENG_RDATA[10] ;
  wire [7:0]\ENG_RDATA[11] ;
  wire [7:0]\ENG_RDATA[12] ;
  wire [7:0]\ENG_RDATA[13] ;
  wire [7:0]\ENG_RDATA[14] ;
  wire [7:0]\ENG_RDATA[15] ;
  wire [7:0]\ENG_RDATA[1]__0 ;
  wire [7:0]\ENG_RDATA[2]__0 ;
  wire [7:0]\ENG_RDATA[3]__0 ;
  wire [7:0]\ENG_RDATA[4]__0 ;
  wire [7:0]\ENG_RDATA[5]__0 ;
  wire [7:0]\ENG_RDATA[6]__0 ;
  wire [7:0]\ENG_RDATA[7]__0 ;
  wire [7:0]\ENG_RDATA[8] ;
  wire [7:0]\ENG_RDATA[9] ;
  wire ENG_REN1;
  wire \ENG_REN[0]_i_2_n_0 ;
  wire \ENG_REN[0]_i_3_n_0 ;
  wire \ENG_REN[10]_i_2_n_0 ;
  wire \ENG_REN[10]_i_3_n_0 ;
  wire \ENG_REN[11]_i_2_n_0 ;
  wire \ENG_REN[12]_i_2_n_0 ;
  wire \ENG_REN[12]_i_3_n_0 ;
  wire \ENG_REN[13]_i_2_n_0 ;
  wire \ENG_REN[13]_i_3_n_0 ;
  wire \ENG_REN[14]_i_2_n_0 ;
  wire \ENG_REN[14]_i_3_n_0 ;
  wire \ENG_REN[15]_i_2_n_0 ;
  wire \ENG_REN[15]_i_3_n_0 ;
  wire \ENG_REN[1]_i_2_n_0 ;
  wire \ENG_REN[1]_i_3_n_0 ;
  wire \ENG_REN[2]_i_2_n_0 ;
  wire \ENG_REN[2]_i_3_n_0 ;
  wire \ENG_REN[3]_i_2_n_0 ;
  wire \ENG_REN[3]_i_3_n_0 ;
  wire \ENG_REN[4]_i_2_n_0 ;
  wire \ENG_REN[4]_i_3_n_0 ;
  wire \ENG_REN[5]_i_2_n_0 ;
  wire \ENG_REN[5]_i_3_n_0 ;
  wire \ENG_REN[6]_i_2_n_0 ;
  wire \ENG_REN[6]_i_3_n_0 ;
  wire \ENG_REN[7]_i_2_n_0 ;
  wire \ENG_REN[8]_i_2_n_0 ;
  wire \ENG_REN[8]_i_3_n_0 ;
  wire \ENG_REN[9]_i_2_n_0 ;
  wire \ENG_REN[9]_i_3_n_0 ;
  wire \ENG_REN_reg[0] ;
  wire \ENG_REN_reg[0]_0 ;
  wire \ENG_REN_reg[10] ;
  wire \ENG_REN_reg[10]_0 ;
  wire \ENG_REN_reg[11] ;
  wire \ENG_REN_reg[11]_0 ;
  wire \ENG_REN_reg[12] ;
  wire \ENG_REN_reg[12]_0 ;
  wire \ENG_REN_reg[13] ;
  wire \ENG_REN_reg[13]_0 ;
  wire \ENG_REN_reg[14] ;
  wire \ENG_REN_reg[14]_0 ;
  wire \ENG_REN_reg[15] ;
  wire \ENG_REN_reg[15]_0 ;
  wire \ENG_REN_reg[1] ;
  wire \ENG_REN_reg[1]_0 ;
  wire \ENG_REN_reg[2] ;
  wire \ENG_REN_reg[2]_0 ;
  wire \ENG_REN_reg[3] ;
  wire \ENG_REN_reg[3]_0 ;
  wire \ENG_REN_reg[4] ;
  wire \ENG_REN_reg[4]_0 ;
  wire \ENG_REN_reg[5] ;
  wire \ENG_REN_reg[5]_0 ;
  wire \ENG_REN_reg[6] ;
  wire \ENG_REN_reg[6]_0 ;
  wire \ENG_REN_reg[7] ;
  wire \ENG_REN_reg[7]_0 ;
  wire \ENG_REN_reg[8] ;
  wire \ENG_REN_reg[8]_0 ;
  wire \ENG_REN_reg[9] ;
  wire \ENG_REN_reg[9]_0 ;
  wire [7:0]ENG_WADDR;
  wire \ENG_WADDR[0][7]_i_2_n_0 ;
  wire \ENG_WADDR[1][3]_i_14_n_0 ;
  wire \ENG_WADDR[1][3]_i_15_n_0 ;
  wire \ENG_WADDR[1][3]_i_16_n_0 ;
  wire \ENG_WADDR[1][3]_i_17_n_0 ;
  wire \ENG_WADDR[1][3]_i_18_n_0 ;
  wire \ENG_WADDR[1][3]_i_19_n_0 ;
  wire \ENG_WADDR[1][3]_i_20_n_0 ;
  wire \ENG_WADDR[1][3]_i_21_n_0 ;
  wire \ENG_WADDR[1][3]_i_22_n_0 ;
  wire \ENG_WADDR[1][3]_i_23_n_0 ;
  wire \ENG_WADDR[1][3]_i_24_n_0 ;
  wire \ENG_WADDR[1][3]_i_25_n_0 ;
  wire \ENG_WADDR[1][3]_i_26_n_0 ;
  wire \ENG_WADDR[1][3]_i_27_n_0 ;
  wire \ENG_WADDR[1][3]_i_28_n_0 ;
  wire \ENG_WADDR[1][3]_i_29_n_0 ;
  wire \ENG_WADDR[1][4]_i_2_n_0 ;
  wire \ENG_WADDR[1][4]_i_6_n_0 ;
  wire \ENG_WADDR[1][4]_i_7_n_0 ;
  wire \ENG_WADDR[1][4]_i_8_n_0 ;
  wire \ENG_WADDR[1][4]_i_9_n_0 ;
  wire \ENG_WADDR[1][5]_i_2_n_0 ;
  wire \ENG_WADDR[1][5]_i_6_n_0 ;
  wire \ENG_WADDR[1][5]_i_7_n_0 ;
  wire \ENG_WADDR[1][5]_i_8_n_0 ;
  wire \ENG_WADDR[1][5]_i_9_n_0 ;
  wire \ENG_WADDR[1][7]_i_12_n_0 ;
  wire \ENG_WADDR[1][7]_i_13_n_0 ;
  wire \ENG_WADDR[1][7]_i_14_n_0 ;
  wire \ENG_WADDR[1][7]_i_15_n_0 ;
  wire \ENG_WADDR[1][7]_i_16_n_0 ;
  wire \ENG_WADDR[1][7]_i_17_n_0 ;
  wire \ENG_WADDR[1][7]_i_18_n_0 ;
  wire \ENG_WADDR[1][7]_i_19_n_0 ;
  wire \ENG_WADDR[1][7]_i_3_n_0 ;
  wire \ENG_WADDR[1][7]_i_4_n_0 ;
  wire \ENG_WADDR[1][7]_i_5_n_0 ;
  wire \ENG_WADDR[2][7]_i_2_n_0 ;
  wire \ENG_WADDR[3][7]_i_2_n_0 ;
  wire [7:0]\ENG_WADDR_reg[0][7] ;
  wire [7:0]\ENG_WADDR_reg[0][7]_0 ;
  wire \ENG_WADDR_reg[10] ;
  wire [7:0]\ENG_WADDR_reg[10][7] ;
  wire [7:0]\ENG_WADDR_reg[11][7] ;
  wire \ENG_WADDR_reg[12] ;
  wire [7:0]\ENG_WADDR_reg[12][7] ;
  wire \ENG_WADDR_reg[13] ;
  wire [7:0]\ENG_WADDR_reg[13][7] ;
  wire \ENG_WADDR_reg[14] ;
  wire [7:0]\ENG_WADDR_reg[14][7] ;
  wire \ENG_WADDR_reg[15] ;
  wire [7:0]\ENG_WADDR_reg[15][7] ;
  wire \ENG_WADDR_reg[1][3]_i_10_n_0 ;
  wire \ENG_WADDR_reg[1][3]_i_11_n_0 ;
  wire \ENG_WADDR_reg[1][3]_i_12_n_0 ;
  wire \ENG_WADDR_reg[1][3]_i_13_n_0 ;
  wire \ENG_WADDR_reg[1][3]_i_6_n_0 ;
  wire \ENG_WADDR_reg[1][3]_i_7_n_0 ;
  wire \ENG_WADDR_reg[1][3]_i_8_n_0 ;
  wire \ENG_WADDR_reg[1][3]_i_9_n_0 ;
  wire \ENG_WADDR_reg[1][4]_i_4_n_0 ;
  wire \ENG_WADDR_reg[1][4]_i_5_n_0 ;
  wire \ENG_WADDR_reg[1][5]_i_4_n_0 ;
  wire \ENG_WADDR_reg[1][5]_i_5_n_0 ;
  wire [7:0]\ENG_WADDR_reg[1][7] ;
  wire \ENG_WADDR_reg[1][7]_i_10_n_0 ;
  wire \ENG_WADDR_reg[1][7]_i_11_n_0 ;
  wire \ENG_WADDR_reg[1][7]_i_8_n_0 ;
  wire \ENG_WADDR_reg[1][7]_i_9_n_0 ;
  wire [7:0]\ENG_WADDR_reg[2][7] ;
  wire [7:0]\ENG_WADDR_reg[3][7] ;
  wire \ENG_WADDR_reg[4] ;
  wire [7:0]\ENG_WADDR_reg[4][7] ;
  wire \ENG_WADDR_reg[5] ;
  wire [7:0]\ENG_WADDR_reg[5][7] ;
  wire \ENG_WADDR_reg[6] ;
  wire [7:0]\ENG_WADDR_reg[6][7] ;
  wire [7:0]\ENG_WADDR_reg[7][7] ;
  wire \ENG_WADDR_reg[8] ;
  wire [7:0]\ENG_WADDR_reg[8][7] ;
  wire \ENG_WADDR_reg[9] ;
  wire [7:0]\ENG_WADDR_reg[9][7] ;
  wire [0:0]\ENG_WDATA_reg[0][0] ;
  wire [0:0]\ENG_WDATA_reg[10][0] ;
  wire [0:0]\ENG_WDATA_reg[11][0] ;
  wire [0:0]\ENG_WDATA_reg[12][0] ;
  wire [0:0]\ENG_WDATA_reg[13][0] ;
  wire [0:0]\ENG_WDATA_reg[14][0] ;
  wire [0:0]\ENG_WDATA_reg[15][0] ;
  wire [0:0]\ENG_WDATA_reg[1][0] ;
  wire [0:0]\ENG_WDATA_reg[2][0] ;
  wire [0:0]\ENG_WDATA_reg[3][0] ;
  wire [0:0]\ENG_WDATA_reg[4][0] ;
  wire [0:0]\ENG_WDATA_reg[5][0] ;
  wire [0:0]\ENG_WDATA_reg[6][0] ;
  wire [0:0]\ENG_WDATA_reg[7][0] ;
  wire [0:0]\ENG_WDATA_reg[8][0] ;
  wire [0:0]\ENG_WDATA_reg[9][0] ;
  wire ENG_WEN1;
  wire \ENG_WEN_reg[0] ;
  wire \ENG_WEN_reg[0]_0 ;
  wire \ENG_WEN_reg[10] ;
  wire \ENG_WEN_reg[10]_0 ;
  wire \ENG_WEN_reg[11] ;
  wire \ENG_WEN_reg[11]_0 ;
  wire \ENG_WEN_reg[12] ;
  wire \ENG_WEN_reg[12]_0 ;
  wire \ENG_WEN_reg[13] ;
  wire \ENG_WEN_reg[13]_0 ;
  wire \ENG_WEN_reg[14] ;
  wire \ENG_WEN_reg[14]_0 ;
  wire \ENG_WEN_reg[15] ;
  wire \ENG_WEN_reg[15]_0 ;
  wire \ENG_WEN_reg[1] ;
  wire \ENG_WEN_reg[1]_0 ;
  wire \ENG_WEN_reg[2] ;
  wire \ENG_WEN_reg[2]_0 ;
  wire \ENG_WEN_reg[3] ;
  wire \ENG_WEN_reg[3]_0 ;
  wire \ENG_WEN_reg[4] ;
  wire \ENG_WEN_reg[4]_0 ;
  wire \ENG_WEN_reg[5] ;
  wire \ENG_WEN_reg[5]_0 ;
  wire \ENG_WEN_reg[6] ;
  wire \ENG_WEN_reg[6]_0 ;
  wire \ENG_WEN_reg[7] ;
  wire \ENG_WEN_reg[7]_0 ;
  wire \ENG_WEN_reg[8] ;
  wire \ENG_WEN_reg[8]_0 ;
  wire \ENG_WEN_reg[9] ;
  wire \ENG_WEN_reg[9]_0 ;
  wire FSM_sequential_al_state_i_2_n_0;
  wire FSM_sequential_al_state_reg;
  wire [1:0]\FSM_sequential_eng_alite_state_reg[1] ;
  wire [2:0]Q;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_LITE_ACLK;
  wire [13:0]S_AXI_LITE_ARADDR;
  wire S_AXI_LITE_ARESETN;
  wire S_AXI_LITE_ARVALID;
  wire [13:0]S_AXI_LITE_AWADDR;
  wire S_AXI_LITE_AWVALID;
  wire S_AXI_LITE_BREADY;
  wire S_AXI_LITE_BVALID;
  wire [2:0]S_AXI_LITE_RDATA;
  wire S_AXI_LITE_RREADY;
  wire S_AXI_LITE_RVALID;
  wire S_AXI_LITE_WVALID;
  wire S_AXI_WREADY;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire dest_out;
  wire \eng_slv_rdata_reg[24]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_2_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[24]_i_9_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_2_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[25]_i_9_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_2_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[26]_i_9_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_2_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[27]_i_9_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_2_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[28]_i_9_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_2_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[29]_i_9_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_2_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[30]_i_9_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_10_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_11_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_12_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_13_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_14_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_3_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_4_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_5_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_6_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_7_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_8_n_0 ;
  wire \eng_slv_rdata_reg[31]_i_9_n_0 ;
  wire eng_slv_rden;
  wire eng_slv_rden_i_2_n_0;
  wire eng_slv_rden_reg;
  wire eng_slv_wren_i_2_n_0;
  wire eng_slv_wren_i_3_n_0;
  wire eng_slv_wren_i_4_n_0;
  wire eng_slv_wren_reg;
  wire eng_slv_wren_reg_0;
  wire engine_aresetn;
  wire in0;
  wire [15:0]in75;
  wire out;
  wire p_0_in;
  wire [15:0]p_0_in__0;
  wire [13:0]slv_araddr;
  wire [13:0]slv_awaddr;
  wire [24:24]slv_rdata;
  wire \slv_rdata[11]_i_2_n_0 ;
  wire \slv_rdata[31]_i_10_n_0 ;
  wire \slv_rdata[31]_i_5_n_0 ;
  wire \slv_rdata[31]_i_6_n_0 ;
  wire \slv_rdata[31]_i_7_n_0 ;
  wire \slv_rdata[31]_i_8_n_0 ;
  wire \slv_rdata[31]_i_9_n_0 ;
  wire \slv_rdata_reg[0] ;
  wire \slv_rdata_reg[11] ;
  wire \slv_rdata_reg[24] ;
  wire \slv_rdata_reg[31] ;
  wire \slv_rdata_reg[4] ;
  wire slv_rden;
  wire slv_rdvalid_i_2_n_0;
  wire slv_rdvalid_reg;
  wire slv_rdvalid_reg_0;
  wire slv_wren;
  wire src_in;
  wire start_operation_reg;
  wire \syncstages_ff_reg[1] ;
  wire \transfer_to_eng_counter_reg[0] ;
  wire \transfer_to_eng_counter_reg[2] ;
  wire [1:0]\transfer_to_eng_counter_reg[3] ;
  wire wait_slv_rdvalid;
  wire wait_slv_rdvalid_i_1_n_0;

  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[0][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[0] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ENG_RADDR[0][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[0] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[10][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[10] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[10][0] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_RADDR[10][7]_i_2 
       (.I0(slv_araddr[6]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[9]),
        .O(\ENG_RADDR_reg[10] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[11][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[11] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[11][0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_RADDR[11][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[11] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[12][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[12] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[12][0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_RADDR[12][7]_i_2 
       (.I0(slv_araddr[6]),
        .I1(slv_araddr[7]),
        .I2(slv_araddr[9]),
        .I3(slv_araddr[8]),
        .O(\ENG_RADDR_reg[12] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[13][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[13] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[13][0] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_RADDR[13][7]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[7]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[9]),
        .O(\ENG_RADDR_reg[13] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[14][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[14] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_RADDR[14][7]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[6]),
        .I2(slv_araddr[9]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[14] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[15][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[15] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[15][0] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ENG_RADDR[15][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENG_RADDR[1][0]_i_1 
       (.I0(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I1(ENG_RADDR[0]),
        .O(\ENG_RADDR_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ENG_RADDR[1][1]_i_1 
       (.I0(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I1(ENG_RADDR[1]),
        .I2(ENG_RADDR[0]),
        .O(\ENG_RADDR_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \ENG_RADDR[1][2]_i_1 
       (.I0(ENG_RADDR[1]),
        .I1(ENG_RADDR[0]),
        .I2(ENG_RADDR[2]),
        .I3(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I4(slv_araddr[0]),
        .O(\ENG_RADDR_reg[0][7] [2]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \ENG_RADDR[1][3]_i_1 
       (.I0(ENG_RADDR[2]),
        .I1(ENG_RADDR[0]),
        .I2(ENG_RADDR[1]),
        .I3(ENG_RADDR[3]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(slv_araddr[1]),
        .O(\ENG_RADDR_reg[0][7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_14 
       (.I0(\ENG_RADDR_reg[3][7] [2]),
        .I1(\ENG_RADDR_reg[2][7] [2]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [2]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [2]),
        .O(\ENG_RADDR[1][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_15 
       (.I0(\ENG_RADDR_reg[7][7] [2]),
        .I1(\ENG_RADDR_reg[6][7] [2]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [2]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [2]),
        .O(\ENG_RADDR[1][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_16 
       (.I0(\ENG_RADDR_reg[11][7] [2]),
        .I1(\ENG_RADDR_reg[10][7] [2]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [2]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [2]),
        .O(\ENG_RADDR[1][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_17 
       (.I0(\ENG_RADDR_reg[15][7] [2]),
        .I1(\ENG_RADDR_reg[14][7] [2]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [2]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [2]),
        .O(\ENG_RADDR[1][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_18 
       (.I0(\ENG_RADDR_reg[3][7] [0]),
        .I1(\ENG_RADDR_reg[2][7] [0]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [0]),
        .O(\ENG_RADDR[1][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_19 
       (.I0(\ENG_RADDR_reg[7][7] [0]),
        .I1(\ENG_RADDR_reg[6][7] [0]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [0]),
        .O(\ENG_RADDR[1][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_20 
       (.I0(\ENG_RADDR_reg[11][7] [0]),
        .I1(\ENG_RADDR_reg[10][7] [0]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [0]),
        .O(\ENG_RADDR[1][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_21 
       (.I0(\ENG_RADDR_reg[15][7] [0]),
        .I1(\ENG_RADDR_reg[14][7] [0]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [0]),
        .O(\ENG_RADDR[1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_22 
       (.I0(\ENG_RADDR_reg[3][7] [1]),
        .I1(\ENG_RADDR_reg[2][7] [1]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [1]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [1]),
        .O(\ENG_RADDR[1][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_23 
       (.I0(\ENG_RADDR_reg[7][7] [1]),
        .I1(\ENG_RADDR_reg[6][7] [1]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [1]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [1]),
        .O(\ENG_RADDR[1][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_24 
       (.I0(\ENG_RADDR_reg[11][7] [1]),
        .I1(\ENG_RADDR_reg[10][7] [1]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [1]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [1]),
        .O(\ENG_RADDR[1][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_25 
       (.I0(\ENG_RADDR_reg[15][7] [1]),
        .I1(\ENG_RADDR_reg[14][7] [1]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [1]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [1]),
        .O(\ENG_RADDR[1][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_26 
       (.I0(\ENG_RADDR_reg[3][7] [3]),
        .I1(\ENG_RADDR_reg[2][7] [3]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [3]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [3]),
        .O(\ENG_RADDR[1][3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_27 
       (.I0(\ENG_RADDR_reg[7][7] [3]),
        .I1(\ENG_RADDR_reg[6][7] [3]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [3]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [3]),
        .O(\ENG_RADDR[1][3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_28 
       (.I0(\ENG_RADDR_reg[11][7] [3]),
        .I1(\ENG_RADDR_reg[10][7] [3]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [3]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [3]),
        .O(\ENG_RADDR[1][3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][3]_i_29 
       (.I0(\ENG_RADDR_reg[15][7] [3]),
        .I1(\ENG_RADDR_reg[14][7] [3]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [3]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [3]),
        .O(\ENG_RADDR[1][3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \ENG_RADDR[1][4]_i_1 
       (.I0(\ENG_RADDR[1][4]_i_2_n_0 ),
        .I1(ENG_RADDR[4]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(slv_araddr[2]),
        .O(\ENG_RADDR_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ENG_RADDR[1][4]_i_2 
       (.I0(ENG_RADDR[3]),
        .I1(ENG_RADDR[1]),
        .I2(ENG_RADDR[0]),
        .I3(ENG_RADDR[2]),
        .O(\ENG_RADDR[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][4]_i_6 
       (.I0(\ENG_RADDR_reg[3][7] [4]),
        .I1(\ENG_RADDR_reg[2][7] [4]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [4]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [4]),
        .O(\ENG_RADDR[1][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][4]_i_7 
       (.I0(\ENG_RADDR_reg[7][7] [4]),
        .I1(\ENG_RADDR_reg[6][7] [4]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [4]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [4]),
        .O(\ENG_RADDR[1][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][4]_i_8 
       (.I0(\ENG_RADDR_reg[11][7] [4]),
        .I1(\ENG_RADDR_reg[10][7] [4]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [4]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [4]),
        .O(\ENG_RADDR[1][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][4]_i_9 
       (.I0(\ENG_RADDR_reg[15][7] [4]),
        .I1(\ENG_RADDR_reg[14][7] [4]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [4]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [4]),
        .O(\ENG_RADDR[1][4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \ENG_RADDR[1][5]_i_1 
       (.I0(\ENG_RADDR[1][5]_i_2_n_0 ),
        .I1(ENG_RADDR[5]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(slv_araddr[3]),
        .O(\ENG_RADDR_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ENG_RADDR[1][5]_i_2 
       (.I0(ENG_RADDR[4]),
        .I1(ENG_RADDR[2]),
        .I2(ENG_RADDR[0]),
        .I3(ENG_RADDR[1]),
        .I4(ENG_RADDR[3]),
        .O(\ENG_RADDR[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][5]_i_6 
       (.I0(\ENG_RADDR_reg[3][7] [5]),
        .I1(\ENG_RADDR_reg[2][7] [5]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [5]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [5]),
        .O(\ENG_RADDR[1][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][5]_i_7 
       (.I0(\ENG_RADDR_reg[7][7] [5]),
        .I1(\ENG_RADDR_reg[6][7] [5]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [5]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [5]),
        .O(\ENG_RADDR[1][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][5]_i_8 
       (.I0(\ENG_RADDR_reg[11][7] [5]),
        .I1(\ENG_RADDR_reg[10][7] [5]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [5]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [5]),
        .O(\ENG_RADDR[1][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][5]_i_9 
       (.I0(\ENG_RADDR_reg[15][7] [5]),
        .I1(\ENG_RADDR_reg[14][7] [5]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [5]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [5]),
        .O(\ENG_RADDR[1][5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \ENG_RADDR[1][6]_i_1 
       (.I0(\ENG_RADDR[1][7]_i_4_n_0 ),
        .I1(ENG_RADDR[6]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(slv_araddr[4]),
        .O(\ENG_RADDR_reg[0][7] [6]));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[1][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[1] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[1][0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_11 
       (.I0(\ENG_RADDR_reg[3][7] [6]),
        .I1(\ENG_RADDR_reg[2][7] [6]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [6]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [6]),
        .O(\ENG_RADDR[1][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_12 
       (.I0(\ENG_RADDR_reg[7][7] [6]),
        .I1(\ENG_RADDR_reg[6][7] [6]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [6]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [6]),
        .O(\ENG_RADDR[1][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_13 
       (.I0(\ENG_RADDR_reg[11][7] [6]),
        .I1(\ENG_RADDR_reg[10][7] [6]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [6]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [6]),
        .O(\ENG_RADDR[1][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_14 
       (.I0(\ENG_RADDR_reg[15][7] [6]),
        .I1(\ENG_RADDR_reg[14][7] [6]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [6]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [6]),
        .O(\ENG_RADDR[1][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_15 
       (.I0(\ENG_RADDR_reg[3][7] [7]),
        .I1(\ENG_RADDR_reg[2][7] [7]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[1][7] [7]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[0][7]_0 [7]),
        .O(\ENG_RADDR[1][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_16 
       (.I0(\ENG_RADDR_reg[7][7] [7]),
        .I1(\ENG_RADDR_reg[6][7] [7]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[5][7] [7]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[4][7] [7]),
        .O(\ENG_RADDR[1][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_17 
       (.I0(\ENG_RADDR_reg[11][7] [7]),
        .I1(\ENG_RADDR_reg[10][7] [7]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[9][7] [7]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[8][7] [7]),
        .O(\ENG_RADDR[1][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_RADDR[1][7]_i_18 
       (.I0(\ENG_RADDR_reg[15][7] [7]),
        .I1(\ENG_RADDR_reg[14][7] [7]),
        .I2(slv_araddr[7]),
        .I3(\ENG_RADDR_reg[13][7] [7]),
        .I4(slv_araddr[6]),
        .I5(\ENG_RADDR_reg[12][7] [7]),
        .O(\ENG_RADDR[1][7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \ENG_RADDR[1][7]_i_2 
       (.I0(\ENG_RADDR[1][7]_i_4_n_0 ),
        .I1(ENG_RADDR[6]),
        .I2(ENG_RADDR[7]),
        .I3(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I4(slv_araddr[5]),
        .O(\ENG_RADDR_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_RADDR[1][7]_i_3 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[1] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ENG_RADDR[1][7]_i_4 
       (.I0(ENG_RADDR[5]),
        .I1(ENG_RADDR[3]),
        .I2(ENG_RADDR[1]),
        .I3(ENG_RADDR[0]),
        .I4(ENG_RADDR[2]),
        .I5(ENG_RADDR[4]),
        .O(\ENG_RADDR[1][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[2][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[2] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_RADDR[2][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .O(\ENG_RADDR_reg[2] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[3][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[3] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_RADDR[3][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[3] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[4][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[4] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[4][0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_RADDR[4][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[6]),
        .I2(slv_araddr[8]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[4] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[5][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[5] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[5][0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_RADDR[5][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[7]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[8]),
        .O(\ENG_RADDR_reg[5] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[6][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[6] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_RADDR[6][7]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[6]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[8]),
        .O(\ENG_RADDR_reg[6] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[7][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[7] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[7][0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_RADDR[7][7]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[8][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[8] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[8][0] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_RADDR[8][7]_i_2 
       (.I0(slv_araddr[6]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[9]),
        .I3(slv_araddr[7]),
        .O(\ENG_RADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h2000200022002000)) 
    \ENG_RADDR[9][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(\ENG_RADDR_reg[9] ),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_RADDR_reg[9][0] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_RADDR[9][7]_i_2 
       (.I0(slv_araddr[7]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[9]),
        .O(\ENG_RADDR_reg[9] ));
  MUXF7 \ENG_RADDR_reg[1][3]_i_10 
       (.I0(\ENG_RADDR[1][3]_i_22_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_23_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_10_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][3]_i_11 
       (.I0(\ENG_RADDR[1][3]_i_24_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_25_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_11_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][3]_i_12 
       (.I0(\ENG_RADDR[1][3]_i_26_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_27_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_12_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][3]_i_13 
       (.I0(\ENG_RADDR[1][3]_i_28_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_29_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_13_n_0 ),
        .S(slv_araddr[8]));
  MUXF8 \ENG_RADDR_reg[1][3]_i_2 
       (.I0(\ENG_RADDR_reg[1][3]_i_6_n_0 ),
        .I1(\ENG_RADDR_reg[1][3]_i_7_n_0 ),
        .O(ENG_RADDR[2]),
        .S(slv_araddr[9]));
  MUXF8 \ENG_RADDR_reg[1][3]_i_3 
       (.I0(\ENG_RADDR_reg[1][3]_i_8_n_0 ),
        .I1(\ENG_RADDR_reg[1][3]_i_9_n_0 ),
        .O(ENG_RADDR[0]),
        .S(slv_araddr[9]));
  MUXF8 \ENG_RADDR_reg[1][3]_i_4 
       (.I0(\ENG_RADDR_reg[1][3]_i_10_n_0 ),
        .I1(\ENG_RADDR_reg[1][3]_i_11_n_0 ),
        .O(ENG_RADDR[1]),
        .S(slv_araddr[9]));
  MUXF8 \ENG_RADDR_reg[1][3]_i_5 
       (.I0(\ENG_RADDR_reg[1][3]_i_12_n_0 ),
        .I1(\ENG_RADDR_reg[1][3]_i_13_n_0 ),
        .O(ENG_RADDR[3]),
        .S(slv_araddr[9]));
  MUXF7 \ENG_RADDR_reg[1][3]_i_6 
       (.I0(\ENG_RADDR[1][3]_i_14_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_15_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_6_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][3]_i_7 
       (.I0(\ENG_RADDR[1][3]_i_16_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_17_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_7_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][3]_i_8 
       (.I0(\ENG_RADDR[1][3]_i_18_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_19_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_8_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][3]_i_9 
       (.I0(\ENG_RADDR[1][3]_i_20_n_0 ),
        .I1(\ENG_RADDR[1][3]_i_21_n_0 ),
        .O(\ENG_RADDR_reg[1][3]_i_9_n_0 ),
        .S(slv_araddr[8]));
  MUXF8 \ENG_RADDR_reg[1][4]_i_3 
       (.I0(\ENG_RADDR_reg[1][4]_i_4_n_0 ),
        .I1(\ENG_RADDR_reg[1][4]_i_5_n_0 ),
        .O(ENG_RADDR[4]),
        .S(slv_araddr[9]));
  MUXF7 \ENG_RADDR_reg[1][4]_i_4 
       (.I0(\ENG_RADDR[1][4]_i_6_n_0 ),
        .I1(\ENG_RADDR[1][4]_i_7_n_0 ),
        .O(\ENG_RADDR_reg[1][4]_i_4_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][4]_i_5 
       (.I0(\ENG_RADDR[1][4]_i_8_n_0 ),
        .I1(\ENG_RADDR[1][4]_i_9_n_0 ),
        .O(\ENG_RADDR_reg[1][4]_i_5_n_0 ),
        .S(slv_araddr[8]));
  MUXF8 \ENG_RADDR_reg[1][5]_i_3 
       (.I0(\ENG_RADDR_reg[1][5]_i_4_n_0 ),
        .I1(\ENG_RADDR_reg[1][5]_i_5_n_0 ),
        .O(ENG_RADDR[5]),
        .S(slv_araddr[9]));
  MUXF7 \ENG_RADDR_reg[1][5]_i_4 
       (.I0(\ENG_RADDR[1][5]_i_6_n_0 ),
        .I1(\ENG_RADDR[1][5]_i_7_n_0 ),
        .O(\ENG_RADDR_reg[1][5]_i_4_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][5]_i_5 
       (.I0(\ENG_RADDR[1][5]_i_8_n_0 ),
        .I1(\ENG_RADDR[1][5]_i_9_n_0 ),
        .O(\ENG_RADDR_reg[1][5]_i_5_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][7]_i_10 
       (.I0(\ENG_RADDR[1][7]_i_17_n_0 ),
        .I1(\ENG_RADDR[1][7]_i_18_n_0 ),
        .O(\ENG_RADDR_reg[1][7]_i_10_n_0 ),
        .S(slv_araddr[8]));
  MUXF8 \ENG_RADDR_reg[1][7]_i_5 
       (.I0(\ENG_RADDR_reg[1][7]_i_7_n_0 ),
        .I1(\ENG_RADDR_reg[1][7]_i_8_n_0 ),
        .O(ENG_RADDR[6]),
        .S(slv_araddr[9]));
  MUXF8 \ENG_RADDR_reg[1][7]_i_6 
       (.I0(\ENG_RADDR_reg[1][7]_i_9_n_0 ),
        .I1(\ENG_RADDR_reg[1][7]_i_10_n_0 ),
        .O(ENG_RADDR[7]),
        .S(slv_araddr[9]));
  MUXF7 \ENG_RADDR_reg[1][7]_i_7 
       (.I0(\ENG_RADDR[1][7]_i_11_n_0 ),
        .I1(\ENG_RADDR[1][7]_i_12_n_0 ),
        .O(\ENG_RADDR_reg[1][7]_i_7_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][7]_i_8 
       (.I0(\ENG_RADDR[1][7]_i_13_n_0 ),
        .I1(\ENG_RADDR[1][7]_i_14_n_0 ),
        .O(\ENG_RADDR_reg[1][7]_i_8_n_0 ),
        .S(slv_araddr[8]));
  MUXF7 \ENG_RADDR_reg[1][7]_i_9 
       (.I0(\ENG_RADDR[1][7]_i_15_n_0 ),
        .I1(\ENG_RADDR[1][7]_i_16_n_0 ),
        .O(\ENG_RADDR_reg[1][7]_i_9_n_0 ),
        .S(slv_araddr[8]));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[0]_i_1 
       (.I0(\ENG_REN[0]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[0]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[0]_0 ),
        .O(\ENG_REN_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ENG_REN[0]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ENG_REN[0]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[10]_i_1 
       (.I0(\ENG_REN[10]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[10]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[10]_0 ),
        .O(\ENG_REN_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ENG_REN[10]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_REN[10]_i_3 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .O(\ENG_REN[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[11]_i_1 
       (.I0(\ENG_REN[11]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_RADDR_reg[11] ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[11]_0 ),
        .O(\ENG_REN_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ENG_REN[11]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[12]_i_1 
       (.I0(\ENG_REN[12]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[12]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[12]_0 ),
        .O(\ENG_REN_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \ENG_REN[12]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ENG_REN[12]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[13]_i_1 
       (.I0(\ENG_REN[13]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[13]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[13]_0 ),
        .O(\ENG_REN_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ENG_REN[13]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ENG_REN[13]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[14]_i_1 
       (.I0(\ENG_REN[14]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[14]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[14]_0 ),
        .O(\ENG_REN_reg[14] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ENG_REN[14]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ENG_REN[14]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .O(\ENG_REN[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[15]_i_1 
       (.I0(\ENG_REN[15]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[15]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[15]_0 ),
        .O(\ENG_REN_reg[15] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ENG_REN[15]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ENG_REN[15]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[1]_i_1 
       (.I0(\ENG_REN[1]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[1]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[1]_0 ),
        .O(\ENG_REN_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ENG_REN[1]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_REN[1]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[2]_i_1 
       (.I0(\ENG_REN[2]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[2]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[2]_0 ),
        .O(\ENG_REN_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ENG_REN[2]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_REN[2]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .O(\ENG_REN[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[3]_i_1 
       (.I0(\ENG_REN[3]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[3]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[3]_0 ),
        .O(\ENG_REN_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \ENG_REN[3]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_REN[3]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[4]_i_1 
       (.I0(\ENG_REN[4]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[4]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[4]_0 ),
        .O(\ENG_REN_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ENG_REN[4]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ENG_REN[4]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[5]_i_1 
       (.I0(\ENG_REN[5]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[5]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[5]_0 ),
        .O(\ENG_REN_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ENG_REN[5]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_REN[5]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[6]_i_1 
       (.I0(\ENG_REN[6]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[6]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[6]_0 ),
        .O(\ENG_REN_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ENG_REN[6]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_REN[6]_i_3 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[7]),
        .I3(slv_araddr[6]),
        .O(\ENG_REN[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[7]_i_1 
       (.I0(\ENG_REN[7]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_RADDR_reg[7] ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[7]_0 ),
        .O(\ENG_REN_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ENG_REN[7]_i_2 
       (.I0(slv_araddr[8]),
        .I1(slv_araddr[9]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[8]_i_1 
       (.I0(\ENG_REN[8]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[8]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[8]_0 ),
        .O(\ENG_REN_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ENG_REN[8]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ENG_REN[8]_i_3 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFEEEE00002222)) 
    \ENG_REN[9]_i_1 
       (.I0(\ENG_REN[9]_i_2_n_0 ),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I2(\ENG_REN[9]_i_3_n_0 ),
        .I3(\transfer_to_eng_counter_reg[0] ),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I5(\ENG_REN_reg[9]_0 ),
        .O(\ENG_REN_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ENG_REN[9]_i_2 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .I4(ENG_REN1),
        .I5(ENG_WEN1),
        .O(\ENG_REN[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_REN[9]_i_3 
       (.I0(slv_araddr[9]),
        .I1(slv_araddr[8]),
        .I2(slv_araddr[6]),
        .I3(slv_araddr[7]),
        .O(\ENG_REN[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    \ENG_WADDR[0][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(ENG_WEN1),
        .I4(\ENG_WADDR[0][7]_i_2_n_0 ),
        .I5(\ENG_WADDR[1][7]_i_4_n_0 ),
        .O(\ENG_WDATA_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ENG_WADDR[0][7]_i_2 
       (.I0(slv_awaddr[7]),
        .I1(slv_awaddr[6]),
        .O(\ENG_WADDR[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[10][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[10] ),
        .O(\ENG_WDATA_reg[10][0] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_WADDR[10][7]_i_2 
       (.I0(slv_awaddr[6]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[7]),
        .I3(slv_awaddr[9]),
        .O(\ENG_WADDR_reg[10] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[11][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(p_0_in__0[11]),
        .O(\ENG_WDATA_reg[11][0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_WADDR[11][7]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[11]));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[12][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[12] ),
        .O(\ENG_WDATA_reg[12][0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_WADDR[12][7]_i_2 
       (.I0(slv_awaddr[6]),
        .I1(slv_awaddr[7]),
        .I2(slv_awaddr[9]),
        .I3(slv_awaddr[8]),
        .O(\ENG_WADDR_reg[12] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[13][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[13] ),
        .O(\ENG_WDATA_reg[13][0] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_WADDR[13][7]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[7]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[9]),
        .O(\ENG_WADDR_reg[13] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[14][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[14] ),
        .O(\ENG_WDATA_reg[14][0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_WADDR[14][7]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[6]),
        .I2(slv_awaddr[9]),
        .I3(slv_awaddr[7]),
        .O(\ENG_WADDR_reg[14] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[15][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[15] ),
        .O(\ENG_WDATA_reg[15][0] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ENG_WADDR[15][7]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(\ENG_WADDR_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENG_WADDR[1][0]_i_1 
       (.I0(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I1(ENG_WADDR[0]),
        .O(\ENG_WADDR_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ENG_WADDR[1][1]_i_1 
       (.I0(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I1(ENG_WADDR[1]),
        .I2(ENG_WADDR[0]),
        .O(\ENG_WADDR_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \ENG_WADDR[1][2]_i_1 
       (.I0(ENG_WADDR[1]),
        .I1(ENG_WADDR[0]),
        .I2(ENG_WADDR[2]),
        .I3(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I4(slv_awaddr[0]),
        .O(\ENG_WADDR_reg[0][7] [2]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \ENG_WADDR[1][3]_i_1 
       (.I0(ENG_WADDR[2]),
        .I1(ENG_WADDR[0]),
        .I2(ENG_WADDR[1]),
        .I3(ENG_WADDR[3]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(slv_awaddr[1]),
        .O(\ENG_WADDR_reg[0][7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_14 
       (.I0(\ENG_WADDR_reg[3][7] [2]),
        .I1(\ENG_WADDR_reg[2][7] [2]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [2]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [2]),
        .O(\ENG_WADDR[1][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_15 
       (.I0(\ENG_WADDR_reg[7][7] [2]),
        .I1(\ENG_WADDR_reg[6][7] [2]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [2]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [2]),
        .O(\ENG_WADDR[1][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_16 
       (.I0(\ENG_WADDR_reg[11][7] [2]),
        .I1(\ENG_WADDR_reg[10][7] [2]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [2]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [2]),
        .O(\ENG_WADDR[1][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_17 
       (.I0(\ENG_WADDR_reg[15][7] [2]),
        .I1(\ENG_WADDR_reg[14][7] [2]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [2]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [2]),
        .O(\ENG_WADDR[1][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_18 
       (.I0(\ENG_WADDR_reg[3][7] [0]),
        .I1(\ENG_WADDR_reg[2][7] [0]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [0]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [0]),
        .O(\ENG_WADDR[1][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_19 
       (.I0(\ENG_WADDR_reg[7][7] [0]),
        .I1(\ENG_WADDR_reg[6][7] [0]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [0]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [0]),
        .O(\ENG_WADDR[1][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_20 
       (.I0(\ENG_WADDR_reg[11][7] [0]),
        .I1(\ENG_WADDR_reg[10][7] [0]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [0]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [0]),
        .O(\ENG_WADDR[1][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_21 
       (.I0(\ENG_WADDR_reg[15][7] [0]),
        .I1(\ENG_WADDR_reg[14][7] [0]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [0]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [0]),
        .O(\ENG_WADDR[1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_22 
       (.I0(\ENG_WADDR_reg[3][7] [1]),
        .I1(\ENG_WADDR_reg[2][7] [1]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [1]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [1]),
        .O(\ENG_WADDR[1][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_23 
       (.I0(\ENG_WADDR_reg[7][7] [1]),
        .I1(\ENG_WADDR_reg[6][7] [1]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [1]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [1]),
        .O(\ENG_WADDR[1][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_24 
       (.I0(\ENG_WADDR_reg[11][7] [1]),
        .I1(\ENG_WADDR_reg[10][7] [1]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [1]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [1]),
        .O(\ENG_WADDR[1][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_25 
       (.I0(\ENG_WADDR_reg[15][7] [1]),
        .I1(\ENG_WADDR_reg[14][7] [1]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [1]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [1]),
        .O(\ENG_WADDR[1][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_26 
       (.I0(\ENG_WADDR_reg[3][7] [3]),
        .I1(\ENG_WADDR_reg[2][7] [3]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [3]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [3]),
        .O(\ENG_WADDR[1][3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_27 
       (.I0(\ENG_WADDR_reg[7][7] [3]),
        .I1(\ENG_WADDR_reg[6][7] [3]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [3]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [3]),
        .O(\ENG_WADDR[1][3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_28 
       (.I0(\ENG_WADDR_reg[11][7] [3]),
        .I1(\ENG_WADDR_reg[10][7] [3]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [3]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [3]),
        .O(\ENG_WADDR[1][3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][3]_i_29 
       (.I0(\ENG_WADDR_reg[15][7] [3]),
        .I1(\ENG_WADDR_reg[14][7] [3]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [3]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [3]),
        .O(\ENG_WADDR[1][3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \ENG_WADDR[1][4]_i_1 
       (.I0(\ENG_WADDR[1][4]_i_2_n_0 ),
        .I1(ENG_WADDR[4]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(slv_awaddr[2]),
        .O(\ENG_WADDR_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ENG_WADDR[1][4]_i_2 
       (.I0(ENG_WADDR[3]),
        .I1(ENG_WADDR[1]),
        .I2(ENG_WADDR[0]),
        .I3(ENG_WADDR[2]),
        .O(\ENG_WADDR[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][4]_i_6 
       (.I0(\ENG_WADDR_reg[3][7] [4]),
        .I1(\ENG_WADDR_reg[2][7] [4]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [4]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [4]),
        .O(\ENG_WADDR[1][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][4]_i_7 
       (.I0(\ENG_WADDR_reg[7][7] [4]),
        .I1(\ENG_WADDR_reg[6][7] [4]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [4]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [4]),
        .O(\ENG_WADDR[1][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][4]_i_8 
       (.I0(\ENG_WADDR_reg[11][7] [4]),
        .I1(\ENG_WADDR_reg[10][7] [4]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [4]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [4]),
        .O(\ENG_WADDR[1][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][4]_i_9 
       (.I0(\ENG_WADDR_reg[15][7] [4]),
        .I1(\ENG_WADDR_reg[14][7] [4]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [4]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [4]),
        .O(\ENG_WADDR[1][4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \ENG_WADDR[1][5]_i_1 
       (.I0(\ENG_WADDR[1][5]_i_2_n_0 ),
        .I1(ENG_WADDR[5]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(slv_awaddr[3]),
        .O(\ENG_WADDR_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ENG_WADDR[1][5]_i_2 
       (.I0(ENG_WADDR[4]),
        .I1(ENG_WADDR[2]),
        .I2(ENG_WADDR[0]),
        .I3(ENG_WADDR[1]),
        .I4(ENG_WADDR[3]),
        .O(\ENG_WADDR[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][5]_i_6 
       (.I0(\ENG_WADDR_reg[3][7] [5]),
        .I1(\ENG_WADDR_reg[2][7] [5]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [5]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [5]),
        .O(\ENG_WADDR[1][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][5]_i_7 
       (.I0(\ENG_WADDR_reg[7][7] [5]),
        .I1(\ENG_WADDR_reg[6][7] [5]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [5]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [5]),
        .O(\ENG_WADDR[1][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][5]_i_8 
       (.I0(\ENG_WADDR_reg[11][7] [5]),
        .I1(\ENG_WADDR_reg[10][7] [5]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [5]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [5]),
        .O(\ENG_WADDR[1][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][5]_i_9 
       (.I0(\ENG_WADDR_reg[15][7] [5]),
        .I1(\ENG_WADDR_reg[14][7] [5]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [5]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [5]),
        .O(\ENG_WADDR[1][5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \ENG_WADDR[1][6]_i_1 
       (.I0(\ENG_WADDR[1][7]_i_5_n_0 ),
        .I1(ENG_WADDR[6]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(slv_awaddr[4]),
        .O(\ENG_WADDR_reg[0][7] [6]));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    \ENG_WADDR[1][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(ENG_WEN1),
        .I4(\ENG_WADDR[1][7]_i_3_n_0 ),
        .I5(\ENG_WADDR[1][7]_i_4_n_0 ),
        .O(\ENG_WDATA_reg[1][0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_12 
       (.I0(\ENG_WADDR_reg[3][7] [6]),
        .I1(\ENG_WADDR_reg[2][7] [6]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [6]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [6]),
        .O(\ENG_WADDR[1][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_13 
       (.I0(\ENG_WADDR_reg[7][7] [6]),
        .I1(\ENG_WADDR_reg[6][7] [6]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [6]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [6]),
        .O(\ENG_WADDR[1][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_14 
       (.I0(\ENG_WADDR_reg[11][7] [6]),
        .I1(\ENG_WADDR_reg[10][7] [6]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [6]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [6]),
        .O(\ENG_WADDR[1][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_15 
       (.I0(\ENG_WADDR_reg[15][7] [6]),
        .I1(\ENG_WADDR_reg[14][7] [6]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [6]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [6]),
        .O(\ENG_WADDR[1][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_16 
       (.I0(\ENG_WADDR_reg[3][7] [7]),
        .I1(\ENG_WADDR_reg[2][7] [7]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[1][7] [7]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[0][7]_0 [7]),
        .O(\ENG_WADDR[1][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_17 
       (.I0(\ENG_WADDR_reg[7][7] [7]),
        .I1(\ENG_WADDR_reg[6][7] [7]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[5][7] [7]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[4][7] [7]),
        .O(\ENG_WADDR[1][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_18 
       (.I0(\ENG_WADDR_reg[11][7] [7]),
        .I1(\ENG_WADDR_reg[10][7] [7]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[9][7] [7]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[8][7] [7]),
        .O(\ENG_WADDR[1][7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ENG_WADDR[1][7]_i_19 
       (.I0(\ENG_WADDR_reg[15][7] [7]),
        .I1(\ENG_WADDR_reg[14][7] [7]),
        .I2(slv_awaddr[7]),
        .I3(\ENG_WADDR_reg[13][7] [7]),
        .I4(slv_awaddr[6]),
        .I5(\ENG_WADDR_reg[12][7] [7]),
        .O(\ENG_WADDR[1][7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \ENG_WADDR[1][7]_i_2 
       (.I0(\ENG_WADDR[1][7]_i_5_n_0 ),
        .I1(ENG_WADDR[6]),
        .I2(ENG_WADDR[7]),
        .I3(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I4(slv_awaddr[5]),
        .O(\ENG_WADDR_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ENG_WADDR[1][7]_i_3 
       (.I0(slv_awaddr[7]),
        .I1(slv_awaddr[6]),
        .O(\ENG_WADDR[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ENG_WADDR[1][7]_i_4 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .O(\ENG_WADDR[1][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ENG_WADDR[1][7]_i_5 
       (.I0(ENG_WADDR[5]),
        .I1(ENG_WADDR[3]),
        .I2(ENG_WADDR[1]),
        .I3(ENG_WADDR[0]),
        .I4(ENG_WADDR[2]),
        .I5(ENG_WADDR[4]),
        .O(\ENG_WADDR[1][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    \ENG_WADDR[2][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(ENG_WEN1),
        .I4(\ENG_WADDR[2][7]_i_2_n_0 ),
        .I5(\ENG_WADDR[1][7]_i_4_n_0 ),
        .O(\ENG_WDATA_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ENG_WADDR[2][7]_i_2 
       (.I0(slv_awaddr[6]),
        .I1(slv_awaddr[7]),
        .O(\ENG_WADDR[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    \ENG_WADDR[3][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(ENG_WEN1),
        .I4(\ENG_WADDR[3][7]_i_2_n_0 ),
        .I5(\ENG_WADDR[1][7]_i_4_n_0 ),
        .O(\ENG_WDATA_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ENG_WADDR[3][7]_i_2 
       (.I0(slv_awaddr[7]),
        .I1(slv_awaddr[6]),
        .O(\ENG_WADDR[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[4][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[4] ),
        .O(\ENG_WDATA_reg[4][0] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_WADDR[4][7]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[6]),
        .I2(slv_awaddr[8]),
        .I3(slv_awaddr[7]),
        .O(\ENG_WADDR_reg[4] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[5][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[5] ),
        .O(\ENG_WDATA_reg[5][0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_WADDR[5][7]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[7]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[8]),
        .O(\ENG_WADDR_reg[5] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[6][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[6] ),
        .O(\ENG_WDATA_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_WADDR[6][7]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[6]),
        .I2(slv_awaddr[7]),
        .I3(slv_awaddr[8]),
        .O(\ENG_WADDR_reg[6] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[7][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(p_0_in__0[7]),
        .O(\ENG_WDATA_reg[7][0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ENG_WADDR[7][7]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[8][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[8] ),
        .O(\ENG_WDATA_reg[8][0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_WADDR[8][7]_i_2 
       (.I0(slv_awaddr[6]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[9]),
        .I3(slv_awaddr[7]),
        .O(\ENG_WADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h2220202000000000)) 
    \ENG_WADDR[9][7]_i_1 
       (.I0(engine_aresetn),
        .I1(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(eng_slv_wren_reg_0),
        .I5(\ENG_WADDR_reg[9] ),
        .O(\ENG_WDATA_reg[9][0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_WADDR[9][7]_i_2 
       (.I0(slv_awaddr[7]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[9]),
        .O(\ENG_WADDR_reg[9] ));
  MUXF7 \ENG_WADDR_reg[1][3]_i_10 
       (.I0(\ENG_WADDR[1][3]_i_22_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_23_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_10_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][3]_i_11 
       (.I0(\ENG_WADDR[1][3]_i_24_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_25_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_11_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][3]_i_12 
       (.I0(\ENG_WADDR[1][3]_i_26_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_27_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_12_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][3]_i_13 
       (.I0(\ENG_WADDR[1][3]_i_28_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_29_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_13_n_0 ),
        .S(slv_awaddr[8]));
  MUXF8 \ENG_WADDR_reg[1][3]_i_2 
       (.I0(\ENG_WADDR_reg[1][3]_i_6_n_0 ),
        .I1(\ENG_WADDR_reg[1][3]_i_7_n_0 ),
        .O(ENG_WADDR[2]),
        .S(slv_awaddr[9]));
  MUXF8 \ENG_WADDR_reg[1][3]_i_3 
       (.I0(\ENG_WADDR_reg[1][3]_i_8_n_0 ),
        .I1(\ENG_WADDR_reg[1][3]_i_9_n_0 ),
        .O(ENG_WADDR[0]),
        .S(slv_awaddr[9]));
  MUXF8 \ENG_WADDR_reg[1][3]_i_4 
       (.I0(\ENG_WADDR_reg[1][3]_i_10_n_0 ),
        .I1(\ENG_WADDR_reg[1][3]_i_11_n_0 ),
        .O(ENG_WADDR[1]),
        .S(slv_awaddr[9]));
  MUXF8 \ENG_WADDR_reg[1][3]_i_5 
       (.I0(\ENG_WADDR_reg[1][3]_i_12_n_0 ),
        .I1(\ENG_WADDR_reg[1][3]_i_13_n_0 ),
        .O(ENG_WADDR[3]),
        .S(slv_awaddr[9]));
  MUXF7 \ENG_WADDR_reg[1][3]_i_6 
       (.I0(\ENG_WADDR[1][3]_i_14_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_15_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_6_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][3]_i_7 
       (.I0(\ENG_WADDR[1][3]_i_16_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_17_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_7_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][3]_i_8 
       (.I0(\ENG_WADDR[1][3]_i_18_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_19_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_8_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][3]_i_9 
       (.I0(\ENG_WADDR[1][3]_i_20_n_0 ),
        .I1(\ENG_WADDR[1][3]_i_21_n_0 ),
        .O(\ENG_WADDR_reg[1][3]_i_9_n_0 ),
        .S(slv_awaddr[8]));
  MUXF8 \ENG_WADDR_reg[1][4]_i_3 
       (.I0(\ENG_WADDR_reg[1][4]_i_4_n_0 ),
        .I1(\ENG_WADDR_reg[1][4]_i_5_n_0 ),
        .O(ENG_WADDR[4]),
        .S(slv_awaddr[9]));
  MUXF7 \ENG_WADDR_reg[1][4]_i_4 
       (.I0(\ENG_WADDR[1][4]_i_6_n_0 ),
        .I1(\ENG_WADDR[1][4]_i_7_n_0 ),
        .O(\ENG_WADDR_reg[1][4]_i_4_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][4]_i_5 
       (.I0(\ENG_WADDR[1][4]_i_8_n_0 ),
        .I1(\ENG_WADDR[1][4]_i_9_n_0 ),
        .O(\ENG_WADDR_reg[1][4]_i_5_n_0 ),
        .S(slv_awaddr[8]));
  MUXF8 \ENG_WADDR_reg[1][5]_i_3 
       (.I0(\ENG_WADDR_reg[1][5]_i_4_n_0 ),
        .I1(\ENG_WADDR_reg[1][5]_i_5_n_0 ),
        .O(ENG_WADDR[5]),
        .S(slv_awaddr[9]));
  MUXF7 \ENG_WADDR_reg[1][5]_i_4 
       (.I0(\ENG_WADDR[1][5]_i_6_n_0 ),
        .I1(\ENG_WADDR[1][5]_i_7_n_0 ),
        .O(\ENG_WADDR_reg[1][5]_i_4_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][5]_i_5 
       (.I0(\ENG_WADDR[1][5]_i_8_n_0 ),
        .I1(\ENG_WADDR[1][5]_i_9_n_0 ),
        .O(\ENG_WADDR_reg[1][5]_i_5_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][7]_i_10 
       (.I0(\ENG_WADDR[1][7]_i_16_n_0 ),
        .I1(\ENG_WADDR[1][7]_i_17_n_0 ),
        .O(\ENG_WADDR_reg[1][7]_i_10_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][7]_i_11 
       (.I0(\ENG_WADDR[1][7]_i_18_n_0 ),
        .I1(\ENG_WADDR[1][7]_i_19_n_0 ),
        .O(\ENG_WADDR_reg[1][7]_i_11_n_0 ),
        .S(slv_awaddr[8]));
  MUXF8 \ENG_WADDR_reg[1][7]_i_6 
       (.I0(\ENG_WADDR_reg[1][7]_i_8_n_0 ),
        .I1(\ENG_WADDR_reg[1][7]_i_9_n_0 ),
        .O(ENG_WADDR[6]),
        .S(slv_awaddr[9]));
  MUXF8 \ENG_WADDR_reg[1][7]_i_7 
       (.I0(\ENG_WADDR_reg[1][7]_i_10_n_0 ),
        .I1(\ENG_WADDR_reg[1][7]_i_11_n_0 ),
        .O(ENG_WADDR[7]),
        .S(slv_awaddr[9]));
  MUXF7 \ENG_WADDR_reg[1][7]_i_8 
       (.I0(\ENG_WADDR[1][7]_i_12_n_0 ),
        .I1(\ENG_WADDR[1][7]_i_13_n_0 ),
        .O(\ENG_WADDR_reg[1][7]_i_8_n_0 ),
        .S(slv_awaddr[8]));
  MUXF7 \ENG_WADDR_reg[1][7]_i_9 
       (.I0(\ENG_WADDR[1][7]_i_14_n_0 ),
        .I1(\ENG_WADDR[1][7]_i_15_n_0 ),
        .O(\ENG_WADDR_reg[1][7]_i_9_n_0 ),
        .S(slv_awaddr[8]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[0]_i_1 
       (.I0(p_0_in__0[0]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[0]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[0]_0 ),
        .O(\ENG_WEN_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ENG_WEN[0]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ENG_WEN[0]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[0][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[0]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[10]_i_1 
       (.I0(p_0_in__0[10]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[10]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[10]_0 ),
        .O(\ENG_WEN_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_WEN[10]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[7]),
        .I3(slv_awaddr[6]),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[10]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[2][7]_i_2_n_0 ),
        .I4(slv_awaddr[8]),
        .I5(slv_awaddr[9]),
        .O(in75[10]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[11]_i_1 
       (.I0(p_0_in__0[11]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[11]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[11]_0 ),
        .O(\ENG_WEN_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[11]_i_2 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[3][7]_i_2_n_0 ),
        .I4(slv_awaddr[8]),
        .I5(slv_awaddr[9]),
        .O(in75[11]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[12]_i_1 
       (.I0(p_0_in__0[12]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[12]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[12]_0 ),
        .O(\ENG_WEN_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ENG_WEN[12]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[12]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ENG_WEN[12]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[0][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[12]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[13]_i_1 
       (.I0(p_0_in__0[13]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[13]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[13]_0 ),
        .O(\ENG_WEN_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ENG_WEN[13]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[13]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ENG_WEN[13]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[1][7]_i_3_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[13]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[14]_i_1 
       (.I0(p_0_in__0[14]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[14]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[14]_0 ),
        .O(\ENG_WEN_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ENG_WEN[14]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[7]),
        .I3(slv_awaddr[6]),
        .O(p_0_in__0[14]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ENG_WEN[14]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[2][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[14]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[15]_i_1 
       (.I0(p_0_in__0[15]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[15]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[15]_0 ),
        .O(\ENG_WEN_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ENG_WEN[15]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[15]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ENG_WEN[15]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[3][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[15]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[1]_i_1 
       (.I0(p_0_in__0[1]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[1]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[1]_0 ),
        .O(\ENG_WEN_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_WEN[1]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ENG_WEN[1]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[1][7]_i_3_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[1]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[2]_i_1 
       (.I0(p_0_in__0[2]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[2]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[2]_0 ),
        .O(\ENG_WEN_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ENG_WEN[2]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[7]),
        .I3(slv_awaddr[6]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ENG_WEN[2]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[2][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[2]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[3]_i_1 
       (.I0(p_0_in__0[3]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[3]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[3]_0 ),
        .O(\ENG_WEN_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ENG_WEN[3]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ENG_WEN[3]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[3][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[3]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[4]_i_1 
       (.I0(p_0_in__0[4]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[4]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[4]_0 ),
        .O(\ENG_WEN_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ENG_WEN[4]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[4]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[0][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[4]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[5]_i_1 
       (.I0(p_0_in__0[5]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[5]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[5]_0 ),
        .O(\ENG_WEN_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_WEN[5]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[5]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[1][7]_i_3_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[5]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[6]_i_1 
       (.I0(p_0_in__0[6]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[6]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[6]_0 ),
        .O(\ENG_WEN_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_WEN[6]_i_2 
       (.I0(slv_awaddr[8]),
        .I1(slv_awaddr[9]),
        .I2(slv_awaddr[7]),
        .I3(slv_awaddr[6]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[6]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[2][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[6]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[7]_i_1 
       (.I0(p_0_in__0[7]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[7]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[7]_0 ),
        .O(\ENG_WEN_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[7]_i_2 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[3][7]_i_2_n_0 ),
        .I4(slv_awaddr[9]),
        .I5(slv_awaddr[8]),
        .O(in75[7]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[8]_i_1 
       (.I0(p_0_in__0[8]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[8]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[8]_0 ),
        .O(\ENG_WEN_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ENG_WEN[8]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[8]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[0][7]_i_2_n_0 ),
        .I4(slv_awaddr[8]),
        .I5(slv_awaddr[9]),
        .O(in75[8]));
  LUT6 #(
    .INIT(64'hF0FFF8F800000808)) 
    \ENG_WEN[9]_i_1 
       (.I0(p_0_in__0[9]),
        .I1(ENG_WEN1),
        .I2(\FSM_sequential_eng_alite_state_reg[1] [1]),
        .I3(in75[9]),
        .I4(\FSM_sequential_eng_alite_state_reg[1] [0]),
        .I5(\ENG_WEN_reg[9]_0 ),
        .O(\ENG_WEN_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ENG_WEN[9]_i_2 
       (.I0(slv_awaddr[9]),
        .I1(slv_awaddr[8]),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ENG_WEN[9]_i_3 
       (.I0(\transfer_to_eng_counter_reg[3] [0]),
        .I1(\transfer_to_eng_counter_reg[2] ),
        .I2(\transfer_to_eng_counter_reg[3] [1]),
        .I3(\ENG_WADDR[1][7]_i_3_n_0 ),
        .I4(slv_awaddr[8]),
        .I5(slv_awaddr[9]),
        .O(in75[9]));
  LUT4 #(
    .INIT(16'h7774)) 
    FSM_sequential_al_state_i_1
       (.I0(dest_out),
        .I1(out),
        .I2(FSM_sequential_al_state_i_2_n_0),
        .I3(in0),
        .O(FSM_sequential_al_state_reg));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    FSM_sequential_al_state_i_2
       (.I0(eng_slv_wren_i_2_n_0),
        .I1(slv_wren),
        .I2(S_AXI_LITE_RVALID),
        .I3(S_AXI_LITE_ARVALID),
        .I4(S_AXI_ARREADY),
        .I5(eng_slv_rden_i_2_n_0),
        .O(FSM_sequential_al_state_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(S_AXI_LITE_ARVALID),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(S_AXI_LITE_ARESETN),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(S_AXI_LITE_WVALID),
        .I1(S_AXI_LITE_AWVALID),
        .I2(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(S_AXI_LITE_WVALID),
        .I1(S_AXI_LITE_AWVALID),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .I4(S_AXI_LITE_BREADY),
        .I5(S_AXI_LITE_BVALID),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(S_AXI_LITE_BVALID),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h8BAA8B888B888B88)) 
    axi_rvalid_i_1
       (.I0(slv_rdvalid_reg_0),
        .I1(wait_slv_rdvalid),
        .I2(S_AXI_LITE_RREADY),
        .I3(S_AXI_LITE_RVALID),
        .I4(S_AXI_ARREADY),
        .I5(S_AXI_LITE_ARVALID),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(S_AXI_LITE_RVALID),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(S_AXI_LITE_WVALID),
        .I1(S_AXI_LITE_AWVALID),
        .I2(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[24]_i_1 
       (.I0(\eng_slv_rdata_reg[24]_i_2_n_0 ),
        .I1(\eng_slv_rdata_reg[24]_i_3_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[24]_i_4_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[24]_i_5_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[25]_i_1 
       (.I0(\eng_slv_rdata_reg[25]_i_2_n_0 ),
        .I1(\eng_slv_rdata_reg[25]_i_3_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[25]_i_4_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[25]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[26]_i_1 
       (.I0(\eng_slv_rdata_reg[26]_i_2_n_0 ),
        .I1(\eng_slv_rdata_reg[26]_i_3_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[26]_i_4_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[26]_i_5_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[27]_i_1 
       (.I0(\eng_slv_rdata_reg[27]_i_2_n_0 ),
        .I1(\eng_slv_rdata_reg[27]_i_3_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[27]_i_4_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[27]_i_5_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[28]_i_1 
       (.I0(\eng_slv_rdata_reg[28]_i_2_n_0 ),
        .I1(\eng_slv_rdata_reg[28]_i_3_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[28]_i_4_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[28]_i_5_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[29]_i_1 
       (.I0(\eng_slv_rdata_reg[29]_i_2_n_0 ),
        .I1(\eng_slv_rdata_reg[29]_i_3_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[29]_i_4_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[29]_i_5_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[30]_i_1 
       (.I0(\eng_slv_rdata_reg[30]_i_2_n_0 ),
        .I1(\eng_slv_rdata_reg[30]_i_3_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[30]_i_4_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[30]_i_5_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eng_slv_rdata[31]_i_2 
       (.I0(\eng_slv_rdata_reg[31]_i_3_n_0 ),
        .I1(\eng_slv_rdata_reg[31]_i_4_n_0 ),
        .I2(slv_araddr[9]),
        .I3(\eng_slv_rdata_reg[31]_i_5_n_0 ),
        .I4(slv_araddr[8]),
        .I5(\eng_slv_rdata_reg[31]_i_6_n_0 ),
        .O(D[7]));
  MUXF7 \eng_slv_rdata_reg[24]_i_10 
       (.I0(\ENG_RDATA[4]__0 [0]),
        .I1(\ENG_RDATA[5]__0 [0]),
        .O(\eng_slv_rdata_reg[24]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[24]_i_11 
       (.I0(\ENG_RDATA[6]__0 [0]),
        .I1(\ENG_RDATA[7]__0 [0]),
        .O(\eng_slv_rdata_reg[24]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[24]_i_12 
       (.I0(\ENG_RDATA[0]__0 [0]),
        .I1(\ENG_RDATA[1]__0 [0]),
        .O(\eng_slv_rdata_reg[24]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[24]_i_13 
       (.I0(\ENG_RDATA[2]__0 [0]),
        .I1(\ENG_RDATA[3]__0 [0]),
        .O(\eng_slv_rdata_reg[24]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[24]_i_2 
       (.I0(\eng_slv_rdata_reg[24]_i_6_n_0 ),
        .I1(\eng_slv_rdata_reg[24]_i_7_n_0 ),
        .O(\eng_slv_rdata_reg[24]_i_2_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[24]_i_3 
       (.I0(\eng_slv_rdata_reg[24]_i_8_n_0 ),
        .I1(\eng_slv_rdata_reg[24]_i_9_n_0 ),
        .O(\eng_slv_rdata_reg[24]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[24]_i_4 
       (.I0(\eng_slv_rdata_reg[24]_i_10_n_0 ),
        .I1(\eng_slv_rdata_reg[24]_i_11_n_0 ),
        .O(\eng_slv_rdata_reg[24]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[24]_i_5 
       (.I0(\eng_slv_rdata_reg[24]_i_12_n_0 ),
        .I1(\eng_slv_rdata_reg[24]_i_13_n_0 ),
        .O(\eng_slv_rdata_reg[24]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[24]_i_6 
       (.I0(\ENG_RDATA[12] [0]),
        .I1(\ENG_RDATA[13] [0]),
        .O(\eng_slv_rdata_reg[24]_i_6_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[24]_i_7 
       (.I0(\ENG_RDATA[14] [0]),
        .I1(\ENG_RDATA[15] [0]),
        .O(\eng_slv_rdata_reg[24]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[24]_i_8 
       (.I0(\ENG_RDATA[8] [0]),
        .I1(\ENG_RDATA[9] [0]),
        .O(\eng_slv_rdata_reg[24]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[24]_i_9 
       (.I0(\ENG_RDATA[10] [0]),
        .I1(\ENG_RDATA[11] [0]),
        .O(\eng_slv_rdata_reg[24]_i_9_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[25]_i_10 
       (.I0(\ENG_RDATA[4]__0 [1]),
        .I1(\ENG_RDATA[5]__0 [1]),
        .O(\eng_slv_rdata_reg[25]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[25]_i_11 
       (.I0(\ENG_RDATA[6]__0 [1]),
        .I1(\ENG_RDATA[7]__0 [1]),
        .O(\eng_slv_rdata_reg[25]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[25]_i_12 
       (.I0(\ENG_RDATA[0]__0 [1]),
        .I1(\ENG_RDATA[1]__0 [1]),
        .O(\eng_slv_rdata_reg[25]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[25]_i_13 
       (.I0(\ENG_RDATA[2]__0 [1]),
        .I1(\ENG_RDATA[3]__0 [1]),
        .O(\eng_slv_rdata_reg[25]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[25]_i_2 
       (.I0(\eng_slv_rdata_reg[25]_i_6_n_0 ),
        .I1(\eng_slv_rdata_reg[25]_i_7_n_0 ),
        .O(\eng_slv_rdata_reg[25]_i_2_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[25]_i_3 
       (.I0(\eng_slv_rdata_reg[25]_i_8_n_0 ),
        .I1(\eng_slv_rdata_reg[25]_i_9_n_0 ),
        .O(\eng_slv_rdata_reg[25]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[25]_i_4 
       (.I0(\eng_slv_rdata_reg[25]_i_10_n_0 ),
        .I1(\eng_slv_rdata_reg[25]_i_11_n_0 ),
        .O(\eng_slv_rdata_reg[25]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[25]_i_5 
       (.I0(\eng_slv_rdata_reg[25]_i_12_n_0 ),
        .I1(\eng_slv_rdata_reg[25]_i_13_n_0 ),
        .O(\eng_slv_rdata_reg[25]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[25]_i_6 
       (.I0(\ENG_RDATA[12] [1]),
        .I1(\ENG_RDATA[13] [1]),
        .O(\eng_slv_rdata_reg[25]_i_6_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[25]_i_7 
       (.I0(\ENG_RDATA[14] [1]),
        .I1(\ENG_RDATA[15] [1]),
        .O(\eng_slv_rdata_reg[25]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[25]_i_8 
       (.I0(\ENG_RDATA[8] [1]),
        .I1(\ENG_RDATA[9] [1]),
        .O(\eng_slv_rdata_reg[25]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[25]_i_9 
       (.I0(\ENG_RDATA[10] [1]),
        .I1(\ENG_RDATA[11] [1]),
        .O(\eng_slv_rdata_reg[25]_i_9_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[26]_i_10 
       (.I0(\ENG_RDATA[4]__0 [2]),
        .I1(\ENG_RDATA[5]__0 [2]),
        .O(\eng_slv_rdata_reg[26]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[26]_i_11 
       (.I0(\ENG_RDATA[6]__0 [2]),
        .I1(\ENG_RDATA[7]__0 [2]),
        .O(\eng_slv_rdata_reg[26]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[26]_i_12 
       (.I0(\ENG_RDATA[0]__0 [2]),
        .I1(\ENG_RDATA[1]__0 [2]),
        .O(\eng_slv_rdata_reg[26]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[26]_i_13 
       (.I0(\ENG_RDATA[2]__0 [2]),
        .I1(\ENG_RDATA[3]__0 [2]),
        .O(\eng_slv_rdata_reg[26]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[26]_i_2 
       (.I0(\eng_slv_rdata_reg[26]_i_6_n_0 ),
        .I1(\eng_slv_rdata_reg[26]_i_7_n_0 ),
        .O(\eng_slv_rdata_reg[26]_i_2_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[26]_i_3 
       (.I0(\eng_slv_rdata_reg[26]_i_8_n_0 ),
        .I1(\eng_slv_rdata_reg[26]_i_9_n_0 ),
        .O(\eng_slv_rdata_reg[26]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[26]_i_4 
       (.I0(\eng_slv_rdata_reg[26]_i_10_n_0 ),
        .I1(\eng_slv_rdata_reg[26]_i_11_n_0 ),
        .O(\eng_slv_rdata_reg[26]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[26]_i_5 
       (.I0(\eng_slv_rdata_reg[26]_i_12_n_0 ),
        .I1(\eng_slv_rdata_reg[26]_i_13_n_0 ),
        .O(\eng_slv_rdata_reg[26]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[26]_i_6 
       (.I0(\ENG_RDATA[12] [2]),
        .I1(\ENG_RDATA[13] [2]),
        .O(\eng_slv_rdata_reg[26]_i_6_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[26]_i_7 
       (.I0(\ENG_RDATA[14] [2]),
        .I1(\ENG_RDATA[15] [2]),
        .O(\eng_slv_rdata_reg[26]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[26]_i_8 
       (.I0(\ENG_RDATA[8] [2]),
        .I1(\ENG_RDATA[9] [2]),
        .O(\eng_slv_rdata_reg[26]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[26]_i_9 
       (.I0(\ENG_RDATA[10] [2]),
        .I1(\ENG_RDATA[11] [2]),
        .O(\eng_slv_rdata_reg[26]_i_9_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[27]_i_10 
       (.I0(\ENG_RDATA[4]__0 [3]),
        .I1(\ENG_RDATA[5]__0 [3]),
        .O(\eng_slv_rdata_reg[27]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[27]_i_11 
       (.I0(\ENG_RDATA[6]__0 [3]),
        .I1(\ENG_RDATA[7]__0 [3]),
        .O(\eng_slv_rdata_reg[27]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[27]_i_12 
       (.I0(\ENG_RDATA[0]__0 [3]),
        .I1(\ENG_RDATA[1]__0 [3]),
        .O(\eng_slv_rdata_reg[27]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[27]_i_13 
       (.I0(\ENG_RDATA[2]__0 [3]),
        .I1(\ENG_RDATA[3]__0 [3]),
        .O(\eng_slv_rdata_reg[27]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[27]_i_2 
       (.I0(\eng_slv_rdata_reg[27]_i_6_n_0 ),
        .I1(\eng_slv_rdata_reg[27]_i_7_n_0 ),
        .O(\eng_slv_rdata_reg[27]_i_2_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[27]_i_3 
       (.I0(\eng_slv_rdata_reg[27]_i_8_n_0 ),
        .I1(\eng_slv_rdata_reg[27]_i_9_n_0 ),
        .O(\eng_slv_rdata_reg[27]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[27]_i_4 
       (.I0(\eng_slv_rdata_reg[27]_i_10_n_0 ),
        .I1(\eng_slv_rdata_reg[27]_i_11_n_0 ),
        .O(\eng_slv_rdata_reg[27]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[27]_i_5 
       (.I0(\eng_slv_rdata_reg[27]_i_12_n_0 ),
        .I1(\eng_slv_rdata_reg[27]_i_13_n_0 ),
        .O(\eng_slv_rdata_reg[27]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[27]_i_6 
       (.I0(\ENG_RDATA[12] [3]),
        .I1(\ENG_RDATA[13] [3]),
        .O(\eng_slv_rdata_reg[27]_i_6_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[27]_i_7 
       (.I0(\ENG_RDATA[14] [3]),
        .I1(\ENG_RDATA[15] [3]),
        .O(\eng_slv_rdata_reg[27]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[27]_i_8 
       (.I0(\ENG_RDATA[8] [3]),
        .I1(\ENG_RDATA[9] [3]),
        .O(\eng_slv_rdata_reg[27]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[27]_i_9 
       (.I0(\ENG_RDATA[10] [3]),
        .I1(\ENG_RDATA[11] [3]),
        .O(\eng_slv_rdata_reg[27]_i_9_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[28]_i_10 
       (.I0(\ENG_RDATA[4]__0 [4]),
        .I1(\ENG_RDATA[5]__0 [4]),
        .O(\eng_slv_rdata_reg[28]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[28]_i_11 
       (.I0(\ENG_RDATA[6]__0 [4]),
        .I1(\ENG_RDATA[7]__0 [4]),
        .O(\eng_slv_rdata_reg[28]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[28]_i_12 
       (.I0(\ENG_RDATA[0]__0 [4]),
        .I1(\ENG_RDATA[1]__0 [4]),
        .O(\eng_slv_rdata_reg[28]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[28]_i_13 
       (.I0(\ENG_RDATA[2]__0 [4]),
        .I1(\ENG_RDATA[3]__0 [4]),
        .O(\eng_slv_rdata_reg[28]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[28]_i_2 
       (.I0(\eng_slv_rdata_reg[28]_i_6_n_0 ),
        .I1(\eng_slv_rdata_reg[28]_i_7_n_0 ),
        .O(\eng_slv_rdata_reg[28]_i_2_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[28]_i_3 
       (.I0(\eng_slv_rdata_reg[28]_i_8_n_0 ),
        .I1(\eng_slv_rdata_reg[28]_i_9_n_0 ),
        .O(\eng_slv_rdata_reg[28]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[28]_i_4 
       (.I0(\eng_slv_rdata_reg[28]_i_10_n_0 ),
        .I1(\eng_slv_rdata_reg[28]_i_11_n_0 ),
        .O(\eng_slv_rdata_reg[28]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[28]_i_5 
       (.I0(\eng_slv_rdata_reg[28]_i_12_n_0 ),
        .I1(\eng_slv_rdata_reg[28]_i_13_n_0 ),
        .O(\eng_slv_rdata_reg[28]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[28]_i_6 
       (.I0(\ENG_RDATA[12] [4]),
        .I1(\ENG_RDATA[13] [4]),
        .O(\eng_slv_rdata_reg[28]_i_6_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[28]_i_7 
       (.I0(\ENG_RDATA[14] [4]),
        .I1(\ENG_RDATA[15] [4]),
        .O(\eng_slv_rdata_reg[28]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[28]_i_8 
       (.I0(\ENG_RDATA[8] [4]),
        .I1(\ENG_RDATA[9] [4]),
        .O(\eng_slv_rdata_reg[28]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[28]_i_9 
       (.I0(\ENG_RDATA[10] [4]),
        .I1(\ENG_RDATA[11] [4]),
        .O(\eng_slv_rdata_reg[28]_i_9_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[29]_i_10 
       (.I0(\ENG_RDATA[4]__0 [5]),
        .I1(\ENG_RDATA[5]__0 [5]),
        .O(\eng_slv_rdata_reg[29]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[29]_i_11 
       (.I0(\ENG_RDATA[6]__0 [5]),
        .I1(\ENG_RDATA[7]__0 [5]),
        .O(\eng_slv_rdata_reg[29]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[29]_i_12 
       (.I0(\ENG_RDATA[0]__0 [5]),
        .I1(\ENG_RDATA[1]__0 [5]),
        .O(\eng_slv_rdata_reg[29]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[29]_i_13 
       (.I0(\ENG_RDATA[2]__0 [5]),
        .I1(\ENG_RDATA[3]__0 [5]),
        .O(\eng_slv_rdata_reg[29]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[29]_i_2 
       (.I0(\eng_slv_rdata_reg[29]_i_6_n_0 ),
        .I1(\eng_slv_rdata_reg[29]_i_7_n_0 ),
        .O(\eng_slv_rdata_reg[29]_i_2_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[29]_i_3 
       (.I0(\eng_slv_rdata_reg[29]_i_8_n_0 ),
        .I1(\eng_slv_rdata_reg[29]_i_9_n_0 ),
        .O(\eng_slv_rdata_reg[29]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[29]_i_4 
       (.I0(\eng_slv_rdata_reg[29]_i_10_n_0 ),
        .I1(\eng_slv_rdata_reg[29]_i_11_n_0 ),
        .O(\eng_slv_rdata_reg[29]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[29]_i_5 
       (.I0(\eng_slv_rdata_reg[29]_i_12_n_0 ),
        .I1(\eng_slv_rdata_reg[29]_i_13_n_0 ),
        .O(\eng_slv_rdata_reg[29]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[29]_i_6 
       (.I0(\ENG_RDATA[12] [5]),
        .I1(\ENG_RDATA[13] [5]),
        .O(\eng_slv_rdata_reg[29]_i_6_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[29]_i_7 
       (.I0(\ENG_RDATA[14] [5]),
        .I1(\ENG_RDATA[15] [5]),
        .O(\eng_slv_rdata_reg[29]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[29]_i_8 
       (.I0(\ENG_RDATA[8] [5]),
        .I1(\ENG_RDATA[9] [5]),
        .O(\eng_slv_rdata_reg[29]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[29]_i_9 
       (.I0(\ENG_RDATA[10] [5]),
        .I1(\ENG_RDATA[11] [5]),
        .O(\eng_slv_rdata_reg[29]_i_9_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[30]_i_10 
       (.I0(\ENG_RDATA[4]__0 [6]),
        .I1(\ENG_RDATA[5]__0 [6]),
        .O(\eng_slv_rdata_reg[30]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[30]_i_11 
       (.I0(\ENG_RDATA[6]__0 [6]),
        .I1(\ENG_RDATA[7]__0 [6]),
        .O(\eng_slv_rdata_reg[30]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[30]_i_12 
       (.I0(\ENG_RDATA[0]__0 [6]),
        .I1(\ENG_RDATA[1]__0 [6]),
        .O(\eng_slv_rdata_reg[30]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[30]_i_13 
       (.I0(\ENG_RDATA[2]__0 [6]),
        .I1(\ENG_RDATA[3]__0 [6]),
        .O(\eng_slv_rdata_reg[30]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[30]_i_2 
       (.I0(\eng_slv_rdata_reg[30]_i_6_n_0 ),
        .I1(\eng_slv_rdata_reg[30]_i_7_n_0 ),
        .O(\eng_slv_rdata_reg[30]_i_2_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[30]_i_3 
       (.I0(\eng_slv_rdata_reg[30]_i_8_n_0 ),
        .I1(\eng_slv_rdata_reg[30]_i_9_n_0 ),
        .O(\eng_slv_rdata_reg[30]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[30]_i_4 
       (.I0(\eng_slv_rdata_reg[30]_i_10_n_0 ),
        .I1(\eng_slv_rdata_reg[30]_i_11_n_0 ),
        .O(\eng_slv_rdata_reg[30]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[30]_i_5 
       (.I0(\eng_slv_rdata_reg[30]_i_12_n_0 ),
        .I1(\eng_slv_rdata_reg[30]_i_13_n_0 ),
        .O(\eng_slv_rdata_reg[30]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[30]_i_6 
       (.I0(\ENG_RDATA[12] [6]),
        .I1(\ENG_RDATA[13] [6]),
        .O(\eng_slv_rdata_reg[30]_i_6_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[30]_i_7 
       (.I0(\ENG_RDATA[14] [6]),
        .I1(\ENG_RDATA[15] [6]),
        .O(\eng_slv_rdata_reg[30]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[30]_i_8 
       (.I0(\ENG_RDATA[8] [6]),
        .I1(\ENG_RDATA[9] [6]),
        .O(\eng_slv_rdata_reg[30]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[30]_i_9 
       (.I0(\ENG_RDATA[10] [6]),
        .I1(\ENG_RDATA[11] [6]),
        .O(\eng_slv_rdata_reg[30]_i_9_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[31]_i_10 
       (.I0(\ENG_RDATA[10] [7]),
        .I1(\ENG_RDATA[11] [7]),
        .O(\eng_slv_rdata_reg[31]_i_10_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[31]_i_11 
       (.I0(\ENG_RDATA[4]__0 [7]),
        .I1(\ENG_RDATA[5]__0 [7]),
        .O(\eng_slv_rdata_reg[31]_i_11_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[31]_i_12 
       (.I0(\ENG_RDATA[6]__0 [7]),
        .I1(\ENG_RDATA[7]__0 [7]),
        .O(\eng_slv_rdata_reg[31]_i_12_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[31]_i_13 
       (.I0(\ENG_RDATA[0]__0 [7]),
        .I1(\ENG_RDATA[1]__0 [7]),
        .O(\eng_slv_rdata_reg[31]_i_13_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[31]_i_14 
       (.I0(\ENG_RDATA[2]__0 [7]),
        .I1(\ENG_RDATA[3]__0 [7]),
        .O(\eng_slv_rdata_reg[31]_i_14_n_0 ),
        .S(slv_araddr[6]));
  MUXF8 \eng_slv_rdata_reg[31]_i_3 
       (.I0(\eng_slv_rdata_reg[31]_i_7_n_0 ),
        .I1(\eng_slv_rdata_reg[31]_i_8_n_0 ),
        .O(\eng_slv_rdata_reg[31]_i_3_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[31]_i_4 
       (.I0(\eng_slv_rdata_reg[31]_i_9_n_0 ),
        .I1(\eng_slv_rdata_reg[31]_i_10_n_0 ),
        .O(\eng_slv_rdata_reg[31]_i_4_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[31]_i_5 
       (.I0(\eng_slv_rdata_reg[31]_i_11_n_0 ),
        .I1(\eng_slv_rdata_reg[31]_i_12_n_0 ),
        .O(\eng_slv_rdata_reg[31]_i_5_n_0 ),
        .S(slv_araddr[7]));
  MUXF8 \eng_slv_rdata_reg[31]_i_6 
       (.I0(\eng_slv_rdata_reg[31]_i_13_n_0 ),
        .I1(\eng_slv_rdata_reg[31]_i_14_n_0 ),
        .O(\eng_slv_rdata_reg[31]_i_6_n_0 ),
        .S(slv_araddr[7]));
  MUXF7 \eng_slv_rdata_reg[31]_i_7 
       (.I0(\ENG_RDATA[12] [7]),
        .I1(\ENG_RDATA[13] [7]),
        .O(\eng_slv_rdata_reg[31]_i_7_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[31]_i_8 
       (.I0(\ENG_RDATA[14] [7]),
        .I1(\ENG_RDATA[15] [7]),
        .O(\eng_slv_rdata_reg[31]_i_8_n_0 ),
        .S(slv_araddr[6]));
  MUXF7 \eng_slv_rdata_reg[31]_i_9 
       (.I0(\ENG_RDATA[8] [7]),
        .I1(\ENG_RDATA[9] [7]),
        .O(\eng_slv_rdata_reg[31]_i_9_n_0 ),
        .S(slv_araddr[6]));
  LUT5 #(
    .INIT(32'hFF400040)) 
    eng_slv_rden_i_1
       (.I0(slv_wren),
        .I1(slv_rden),
        .I2(eng_slv_rden_i_2_n_0),
        .I3(out),
        .I4(eng_slv_rden),
        .O(eng_slv_rden_reg));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    eng_slv_rden_i_2
       (.I0(\slv_rdata[31]_i_8_n_0 ),
        .I1(slv_araddr[1]),
        .I2(slv_araddr[3]),
        .I3(slv_araddr[2]),
        .I4(\slv_rdata[31]_i_7_n_0 ),
        .O(eng_slv_rden_i_2_n_0));
  LUT4 #(
    .INIT(16'hF808)) 
    eng_slv_wren_i_1
       (.I0(eng_slv_wren_i_2_n_0),
        .I1(slv_wren),
        .I2(out),
        .I3(eng_slv_wren_reg_0),
        .O(eng_slv_wren_reg));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    eng_slv_wren_i_2
       (.I0(eng_slv_wren_i_3_n_0),
        .I1(eng_slv_wren_i_4_n_0),
        .I2(slv_awaddr[6]),
        .I3(slv_awaddr[7]),
        .I4(slv_awaddr[4]),
        .I5(slv_awaddr[5]),
        .O(eng_slv_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    eng_slv_wren_i_3
       (.I0(slv_awaddr[13]),
        .I1(slv_awaddr[12]),
        .I2(slv_awaddr[9]),
        .I3(slv_awaddr[8]),
        .I4(slv_awaddr[11]),
        .I5(slv_awaddr[10]),
        .O(eng_slv_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    eng_slv_wren_i_4
       (.I0(slv_awaddr[2]),
        .I1(slv_awaddr[3]),
        .I2(slv_awaddr[0]),
        .I3(slv_awaddr[1]),
        .O(eng_slv_wren_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[0] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[0]),
        .Q(slv_araddr[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[10] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[10]),
        .Q(slv_araddr[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[11] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[11]),
        .Q(slv_araddr[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[12] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[12]),
        .Q(slv_araddr[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[13] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[13]),
        .Q(slv_araddr[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[1] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[1]),
        .Q(slv_araddr[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[2] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[2]),
        .Q(slv_araddr[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[3] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[3]),
        .Q(slv_araddr[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[4] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[4]),
        .Q(slv_araddr[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[5] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[5]),
        .Q(slv_araddr[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[6] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[6]),
        .Q(slv_araddr[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[7] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[7]),
        .Q(slv_araddr[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[8] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[8]),
        .Q(slv_araddr[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_araddr_reg[9] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_arready0),
        .D(S_AXI_LITE_ARADDR[9]),
        .Q(slv_araddr[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[0] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[0]),
        .Q(slv_awaddr[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[10] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[10]),
        .Q(slv_awaddr[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[11] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[11]),
        .Q(slv_awaddr[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[12] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[12]),
        .Q(slv_awaddr[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[13] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[13]),
        .Q(slv_awaddr[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[1] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[1]),
        .Q(slv_awaddr[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[2] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[2]),
        .Q(slv_awaddr[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[3] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[3]),
        .Q(slv_awaddr[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[4] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[4]),
        .Q(slv_awaddr[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[5] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[5]),
        .Q(slv_awaddr[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[6] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[6]),
        .Q(slv_awaddr[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[7] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[7]),
        .Q(slv_awaddr[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[8] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[8]),
        .Q(slv_awaddr[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_awaddr_reg[9] 
       (.C(S_AXI_LITE_ACLK),
        .CE(axi_awready0),
        .D(S_AXI_LITE_AWADDR[9]),
        .Q(slv_awaddr[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \slv_rdata[11]_i_1 
       (.I0(Q[1]),
        .I1(out),
        .I2(\slv_rdata[11]_i_2_n_0 ),
        .I3(\slv_rdata_reg[0] ),
        .I4(S_AXI_LITE_RDATA[1]),
        .O(\slv_rdata_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_rdata[11]_i_2 
       (.I0(\slv_rdata[31]_i_10_n_0 ),
        .I1(slv_araddr[2]),
        .I2(slv_araddr[3]),
        .I3(slv_araddr[13]),
        .I4(slv_araddr[1]),
        .I5(\slv_rdata[31]_i_8_n_0 ),
        .O(\slv_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \slv_rdata[24]_i_1 
       (.I0(Q[2]),
        .I1(out),
        .I2(slv_rdata),
        .I3(\slv_rdata_reg[0] ),
        .I4(S_AXI_LITE_RDATA[2]),
        .O(\slv_rdata_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \slv_rdata[24]_i_2 
       (.I0(\slv_rdata[31]_i_7_n_0 ),
        .I1(slv_araddr[2]),
        .I2(slv_araddr[3]),
        .I3(slv_araddr[1]),
        .I4(slv_araddr[0]),
        .I5(\slv_rdata[31]_i_8_n_0 ),
        .O(slv_rdata));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_rdata[31]_i_1 
       (.I0(\slv_rdata_reg[0] ),
        .I1(out),
        .O(\slv_rdata_reg[31] ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \slv_rdata[31]_i_10 
       (.I0(slv_araddr[12]),
        .I1(slv_araddr[0]),
        .I2(slv_araddr[9]),
        .I3(slv_araddr[8]),
        .I4(slv_araddr[11]),
        .I5(slv_araddr[10]),
        .O(\slv_rdata[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA200000002000)) 
    \slv_rdata[31]_i_2 
       (.I0(S_AXI_LITE_ARESETN),
        .I1(slv_wren),
        .I2(slv_rden),
        .I3(\slv_rdata[31]_i_5_n_0 ),
        .I4(out),
        .I5(dest_out),
        .O(\slv_rdata_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_rdata[31]_i_3 
       (.I0(S_AXI_AWREADY),
        .I1(S_AXI_WREADY),
        .I2(S_AXI_LITE_WVALID),
        .I3(S_AXI_LITE_AWVALID),
        .O(slv_wren));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \slv_rdata[31]_i_4 
       (.I0(S_AXI_ARREADY),
        .I1(S_AXI_LITE_ARVALID),
        .I2(S_AXI_LITE_RVALID),
        .O(slv_rden));
  LUT5 #(
    .INIT(32'h0101010F)) 
    \slv_rdata[31]_i_5 
       (.I0(\slv_rdata[31]_i_6_n_0 ),
        .I1(\slv_rdata[31]_i_7_n_0 ),
        .I2(\slv_rdata[31]_i_8_n_0 ),
        .I3(\slv_rdata[31]_i_9_n_0 ),
        .I4(\slv_rdata[31]_i_10_n_0 ),
        .O(\slv_rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_rdata[31]_i_6 
       (.I0(slv_araddr[2]),
        .I1(slv_araddr[3]),
        .I2(slv_araddr[0]),
        .I3(slv_araddr[1]),
        .O(\slv_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \slv_rdata[31]_i_7 
       (.I0(slv_araddr[13]),
        .I1(slv_araddr[12]),
        .I2(slv_araddr[9]),
        .I3(slv_araddr[8]),
        .I4(slv_araddr[11]),
        .I5(slv_araddr[10]),
        .O(\slv_rdata[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_rdata[31]_i_8 
       (.I0(slv_araddr[6]),
        .I1(slv_araddr[7]),
        .I2(slv_araddr[4]),
        .I3(slv_araddr[5]),
        .O(\slv_rdata[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_rdata[31]_i_9 
       (.I0(slv_araddr[2]),
        .I1(slv_araddr[3]),
        .I2(slv_araddr[13]),
        .I3(slv_araddr[1]),
        .O(\slv_rdata[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \slv_rdata[4]_i_1 
       (.I0(Q[0]),
        .I1(out),
        .I2(slv_rdata),
        .I3(\slv_rdata_reg[0] ),
        .I4(S_AXI_LITE_RDATA[0]),
        .O(\slv_rdata_reg[4] ));
  LUT6 #(
    .INIT(64'hAAFFC0C0AA00C0C0)) 
    slv_rdvalid_i_1
       (.I0(eng_slv_rden),
        .I1(slv_rdvalid_i_2_n_0),
        .I2(\slv_rdata[31]_i_5_n_0 ),
        .I3(dest_out),
        .I4(out),
        .I5(slv_rdvalid_reg_0),
        .O(slv_rdvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    slv_rdvalid_i_2
       (.I0(slv_rden),
        .I1(S_AXI_LITE_AWVALID),
        .I2(S_AXI_LITE_WVALID),
        .I3(S_AXI_WREADY),
        .I4(S_AXI_AWREADY),
        .O(slv_rdvalid_i_2_n_0));
  LUT6 #(
    .INIT(64'h5544554455400040)) 
    start_operation_i_1
       (.I0(out),
        .I1(slv_rden),
        .I2(eng_slv_rden_i_2_n_0),
        .I3(slv_wren),
        .I4(eng_slv_wren_i_2_n_0),
        .I5(src_in),
        .O(start_operation_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h45444444)) 
    wait_slv_rdvalid_i_1
       (.I0(slv_rdvalid_reg_0),
        .I1(wait_slv_rdvalid),
        .I2(S_AXI_LITE_RVALID),
        .I3(S_AXI_LITE_ARVALID),
        .I4(S_AXI_ARREADY),
        .O(wait_slv_rdvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wait_slv_rdvalid_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(wait_slv_rdvalid_i_1_n_0),
        .Q(wait_slv_rdvalid),
        .R(p_0_in));
endmodule

module main_design_inspection_unit_0_0_engine
   (debug_engine_match,
    \ENG_RDATA[15] ,
    engine_clock,
    \ENG_WEN_reg[15] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[15][7] ,
    \ENG_RADDR_reg[15][7] ,
    \ENG_REN_reg[15] ,
    \ENG_RADDR_reg[15][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[15] ;
  input engine_clock;
  input \ENG_WEN_reg[15] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[15][7] ;
  input [7:0]\ENG_RADDR_reg[15][7] ;
  input \ENG_REN_reg[15] ;
  input \ENG_RADDR_reg[15][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[15][6] ;
  wire [7:0]\ENG_RADDR_reg[15][7] ;
  wire [7:0]\ENG_RDATA[15] ;
  wire \ENG_REN_reg[15] ;
  wire [7:0]\ENG_WDATA_reg[15][7] ;
  wire \ENG_WEN_reg[15] ;
  wire FSM_sequential_sm_state_i_1__14_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__14_n_0;
  wire PATTERN_FOUNDED_i_1__14_n_0;
  wire PATTERN_FOUNDED_i_3__14_n_0;
  wire PATTERN_FOUNDED_i_5__14_n_0;
  wire PATTERN_FOUNDED_i_6__14_n_0;
  wire PATTERN_FOUNDED_i_7__14_n_0;
  wire PATTERN_FOUNDED_i_8__14_n_0;
  wire PATTERN_FOUNDED_i_9__14_n_0;
  wire PATTERN_FOUNDED_reg_i_2__14_n_3;
  wire PATTERN_FOUNDED_reg_i_4__14_n_0;
  wire PATTERN_FOUNDED_reg_i_4__14_n_1;
  wire PATTERN_FOUNDED_reg_i_4__14_n_2;
  wire PATTERN_FOUNDED_reg_i_4__14_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__14_n_0 ;
  wire \_ram_addrb[1]_i_1__14_n_0 ;
  wire \_ram_addrb[2]_i_1__14_n_0 ;
  wire \_ram_addrb[3]_i_1__14_n_0 ;
  wire \_ram_addrb[4]_i_1__14_n_0 ;
  wire \_ram_addrb[5]_i_1__14_n_0 ;
  wire \_ram_addrb[5]_i_2__14_n_0 ;
  wire \_ram_addrb[6]_i_1__14_n_0 ;
  wire \_ram_addrb[7]_i_2__14_n_0 ;
  wire \_ram_addrb[7]_i_3__14_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__14_n_0 ;
  wire \back_value[7]_i_1__14_n_0 ;
  wire \back_value[7]_i_3__14_n_0 ;
  wire \back_value[7]_i_4__14_n_0 ;
  wire \back_value[7]_i_5__14_n_0 ;
  wire \back_value[7]_i_6__14_n_0 ;
  wire \back_value[7]_i_7__14_n_0 ;
  wire \back_value[7]_i_8__14_n_0 ;
  wire \back_value[7]_i_9__14_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__14_n_0 ;
  wire \config_reg[0]_i_2__14_n_0 ;
  wire \config_reg[0]_i_3__14_n_0 ;
  wire \config_reg[12]_i_3__14_n_0 ;
  wire \config_reg[15]_i_1__14_n_0 ;
  wire \config_reg[15]_i_3__14_n_0 ;
  wire \config_reg[15]_i_4__14_n_0 ;
  wire \config_reg[1]_i_1__14_n_0 ;
  wire \config_reg[1]_i_2__14_n_0 ;
  wire \config_reg[23]_i_10__14_n_0 ;
  wire \config_reg[23]_i_1__14_n_0 ;
  wire \config_reg[23]_i_3__14_n_0 ;
  wire \config_reg[23]_i_4__14_n_0 ;
  wire \config_reg[23]_i_5__14_n_0 ;
  wire \config_reg[23]_i_6__14_n_0 ;
  wire \config_reg[23]_i_8__14_n_0 ;
  wire \config_reg[23]_i_9__14_n_0 ;
  wire \config_reg[2]_i_1__14_n_0 ;
  wire \config_reg[3]_i_1__14_n_0 ;
  wire \config_reg[4]_i_1__14_n_0 ;
  wire \config_reg[5]_i_1__14_n_0 ;
  wire \config_reg[6]_i_1__14_n_0 ;
  wire \config_reg[7]_i_1__14_n_0 ;
  wire \config_reg[7]_i_2__14_n_0 ;
  wire \config_reg_reg[12]_i_2__14_n_0 ;
  wire \config_reg_reg[12]_i_2__14_n_1 ;
  wire \config_reg_reg[12]_i_2__14_n_2 ;
  wire \config_reg_reg[12]_i_2__14_n_3 ;
  wire \config_reg_reg[16]_i_2__14_n_0 ;
  wire \config_reg_reg[16]_i_2__14_n_1 ;
  wire \config_reg_reg[16]_i_2__14_n_2 ;
  wire \config_reg_reg[16]_i_2__14_n_3 ;
  wire \config_reg_reg[20]_i_2__14_n_0 ;
  wire \config_reg_reg[20]_i_2__14_n_1 ;
  wire \config_reg_reg[20]_i_2__14_n_2 ;
  wire \config_reg_reg[20]_i_2__14_n_3 ;
  wire \config_reg_reg[23]_i_7__14_n_2 ;
  wire \config_reg_reg[23]_i_7__14_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_33_n_0 ;
  wire \eng_slv_rdata[25]_i_33_n_0 ;
  wire \eng_slv_rdata[26]_i_33_n_0 ;
  wire \eng_slv_rdata[27]_i_33_n_0 ;
  wire \eng_slv_rdata[28]_i_33_n_0 ;
  wire \eng_slv_rdata[29]_i_33_n_0 ;
  wire \eng_slv_rdata[30]_i_33_n_0 ;
  wire \eng_slv_rdata[31]_i_38_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__14_n_0;
  wire pattern_lenght_changed_i_2__14_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__14_n_0 ;
  wire \ram_addra[0]_i_2__14_n_0 ;
  wire \ram_addra[0]_i_3__14_n_0 ;
  wire \ram_addra[0]_i_4__14_n_0 ;
  wire \ram_addra[1]_i_1__14_n_0 ;
  wire \ram_addra[2]_i_1__14_n_0 ;
  wire \ram_addra[2]_i_2__14_n_0 ;
  wire \ram_addra[3]_i_1__14_n_0 ;
  wire \ram_addra[3]_i_2__14_n_0 ;
  wire \ram_addra[4]_i_1__14_n_0 ;
  wire \ram_addra[4]_i_2__14_n_0 ;
  wire \ram_addra[5]_i_1__14_n_0 ;
  wire \ram_addra[5]_i_2__14_n_0 ;
  wire \ram_addra[6]_i_1__14_n_0 ;
  wire \ram_addra[6]_i_2__14_n_0 ;
  wire \ram_addra[7]_i_1__14_n_0 ;
  wire \ram_addra[7]_i_2__14_n_0 ;
  wire \ram_addra[7]_i_3__14_n_0 ;
  wire \ram_addra[7]_i_4__14_n_0 ;
  wire \ram_addra[7]_i_5__14_n_0 ;
  wire \ram_addra[7]_i_6__14_n_0 ;
  wire \ram_addra[7]_i_7__14_n_0 ;
  wire \ram_addra[7]_i_8__14_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__14_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__14_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__14_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__14_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__14_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__14_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__14
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__14_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__14_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__14_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__14
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__14_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__14
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__14_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__14
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__14
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__14_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__14
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__14_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__14
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__14_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__14
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__14
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__14_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__14
       (.CI(PATTERN_FOUNDED_reg_i_4__14_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__14_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__14_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__14_n_0,PATTERN_FOUNDED_i_6__14_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__14
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__14_n_0,PATTERN_FOUNDED_reg_i_4__14_n_1,PATTERN_FOUNDED_reg_i_4__14_n_2,PATTERN_FOUNDED_reg_i_4__14_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__14_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__14_n_0,PATTERN_FOUNDED_i_8__14_n_0,PATTERN_FOUNDED_i_9__14_n_0,PATTERN_FOUNDED_i_10__14_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__14 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__14_n_0 ),
        .O(\_ram_addrb[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__14 
       (.I0(\back_value[7]_i_3__14_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__14 
       (.I0(\back_value[7]_i_3__14_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__14 
       (.I0(\back_value[7]_i_3__14_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__14 
       (.I0(\back_value[7]_i_3__14_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__14 
       (.I0(\back_value[7]_i_3__14_n_0 ),
        .I1(\_ram_addrb[5]_i_2__14_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__14 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__14 
       (.I0(\back_value[7]_i_3__14_n_0 ),
        .I1(\_ram_addrb[7]_i_3__14_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__14 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__14 
       (.I0(\back_value[7]_i_3__14_n_0 ),
        .I1(\_ram_addrb[7]_i_3__14_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__14 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__14_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__14_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__14_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__14_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__14_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__14_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__14_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__14_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__14_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__14 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__14 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__14 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__14 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__14 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__14 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__14 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__14 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__14_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__14 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__14 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__14_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__14 
       (.I0(\back_value[7]_i_4__14_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__14_n_0 ),
        .I4(\back_value[7]_i_6__14_n_0 ),
        .I5(\ram_addra[7]_i_3__14_n_0 ),
        .O(\back_value[7]_i_3__14_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__14 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__14 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [3]),
        .I3(\ENG_WEN_reg[15] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__14 
       (.I0(\back_value[7]_i_7__14_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__14_n_0 ),
        .I4(\back_value[7]_i_9__14_n_0 ),
        .I5(\back_value[7]_i_10__14_n_0 ),
        .O(\back_value[7]_i_6__14_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__14 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__14_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__14 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__14_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__14 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__14_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__14 
       (.I0(\config_reg[0]_i_2__14_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__14_n_0 ),
        .I3(\ENG_WEN_reg[15] ),
        .O(\config_reg[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__14 
       (.I0(\ENG_WDATA_reg[15][7] [0]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__14_n_0 ),
        .I4(\config_reg[23]_i_6__14_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__14_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [2]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [3]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [4]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__14 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__14_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [5]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [6]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__14 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__14_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__14_n_0 ),
        .O(\config_reg[15]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__14 
       (.I0(\ENG_WDATA_reg[15][7] [7]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__14 
       (.I0(\config_reg[15]_i_4__14_n_0 ),
        .I1(\config_reg[23]_i_8__14_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[15] ),
        .O(\config_reg[15]_i_3__14_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__14 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__14_n_0 ),
        .O(\config_reg[15]_i_4__14_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__14 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[15][7] [0]),
        .I2(\ENG_WEN_reg[15] ),
        .I3(\config_reg[23]_i_6__14_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [1]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [2]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [3]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__14 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__14_n_0 ),
        .I2(\config_reg[1]_i_2__14_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__14_n_0 ),
        .I5(\ENG_WEN_reg[15] ),
        .O(\config_reg[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__14 
       (.I0(\ENG_WDATA_reg[15][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__14_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [4]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [5]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [6]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__14 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__14 
       (.I0(\config_reg[23]_i_3__14_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[15] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__14_n_0 ),
        .I5(\config_reg[23]_i_5__14_n_0 ),
        .O(\config_reg[23]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__14 
       (.I0(\ENG_WDATA_reg[15][7] [7]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__14 
       (.I0(\config_reg[23]_i_8__14_n_0 ),
        .I1(\config_reg[23]_i_9__14_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__14 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[15] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__14 
       (.I0(\ENG_WEN_reg[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__14_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__14 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__14 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__14_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__14_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__14 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__14 
       (.I0(\config_reg[23]_i_4__14_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__14 
       (.I0(\ENG_WDATA_reg[15][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__14_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [0]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__14 
       (.I0(\ENG_WDATA_reg[15][7] [1]),
        .I1(\config_reg[23]_i_6__14_n_0 ),
        .I2(\ENG_WEN_reg[15] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__14_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__14 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__14_n_0 ,\config_reg_reg[12]_i_2__14_n_1 ,\config_reg_reg[12]_i_2__14_n_2 ,\config_reg_reg[12]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__14_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__14 
       (.CI(\config_reg_reg[12]_i_2__14_n_0 ),
        .CO({\config_reg_reg[16]_i_2__14_n_0 ,\config_reg_reg[16]_i_2__14_n_1 ,\config_reg_reg[16]_i_2__14_n_2 ,\config_reg_reg[16]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__14_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__14 
       (.CI(\config_reg_reg[16]_i_2__14_n_0 ),
        .CO({\config_reg_reg[20]_i_2__14_n_0 ,\config_reg_reg[20]_i_2__14_n_1 ,\config_reg_reg[20]_i_2__14_n_2 ,\config_reg_reg[20]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__14_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__14 
       (.CI(\config_reg_reg[20]_i_2__14_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__14_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__14_n_2 ,\config_reg_reg[23]_i_7__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__14_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__14_n_0 ),
        .D(\config_reg[2]_i_1__14_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__14_n_0 ),
        .D(\config_reg[3]_i_1__14_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__14_n_0 ),
        .D(\config_reg[4]_i_1__14_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__14_n_0 ),
        .D(\config_reg[5]_i_1__14_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__14_n_0 ),
        .D(\config_reg[6]_i_1__14_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__14_n_0 ),
        .D(\config_reg[7]_i_2__14_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__14_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_17 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[24]_i_33_n_0 ),
        .O(\ENG_RDATA[15] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_33 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[15][7] [0]),
        .I4(\ENG_RADDR_reg[15][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_17 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[25]_i_33_n_0 ),
        .O(\ENG_RDATA[15] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_33 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[15][7] [0]),
        .I4(\ENG_RADDR_reg[15][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_17 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[26]_i_33_n_0 ),
        .O(\ENG_RDATA[15] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_33 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[15][7] [0]),
        .I4(\ENG_RADDR_reg[15][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_17 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[27]_i_33_n_0 ),
        .O(\ENG_RDATA[15] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_33 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[15][7] [0]),
        .I4(\ENG_RADDR_reg[15][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_17 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[28]_i_33_n_0 ),
        .O(\ENG_RDATA[15] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_33 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[15][7] [1]),
        .I4(\ENG_RADDR_reg[15][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_17 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[29]_i_33_n_0 ),
        .O(\ENG_RDATA[15] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_33 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[15][7] [0]),
        .I4(\ENG_RADDR_reg[15][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_17 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[30]_i_33_n_0 ),
        .O(\ENG_RDATA[15] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_33 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[15][7] [0]),
        .I4(\ENG_RADDR_reg[15][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_18 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[15][6] ),
        .I2(\eng_slv_rdata[31]_i_38_n_0 ),
        .O(\ENG_RDATA[15] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_38 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[15][7] [0]),
        .I4(\ENG_RADDR_reg[15][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__14
       (.I0(\config_reg[23]_i_3__14_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[15] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__14_n_0 ),
        .I5(pattern_lenght_changed_i_2__14_n_0),
        .O(pattern_lenght_changed_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__14
       (.I0(\ENG_WEN_reg[15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__14_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__14 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__14_n_0 ),
        .I2(\ram_addra[0]_i_2__14_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__14_n_0 ),
        .O(\ram_addra[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__14 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__14_n_0 ),
        .I5(\ram_addra[0]_i_4__14_n_0 ),
        .O(\ram_addra[0]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__14 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__14 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__14_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__14 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__14_n_0 ),
        .I4(\ram_addra[7]_i_4__14_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__14 
       (.I0(\ram_addra[2]_i_2__14_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__14_n_0 ),
        .I3(\ram_addra[7]_i_4__14_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__14 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__14 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__14_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__14_n_0 ),
        .I4(\ram_addra[7]_i_4__14_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__14 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__14 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__14_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__14_n_0 ),
        .I4(\ram_addra[7]_i_4__14_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__14 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__14 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__14_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__14_n_0 ),
        .I4(\ram_addra[7]_i_4__14_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__14 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__14 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__14_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__14_n_0 ),
        .I4(\ram_addra[7]_i_4__14_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__14 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__14 
       (.I0(\ram_addra[7]_i_2__14_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__14_n_0 ),
        .I4(\ram_addra[7]_i_4__14_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__14 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__14_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__14 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__14_n_0 ),
        .I5(\ram_addra[7]_i_6__14_n_0 ),
        .O(\ram_addra[7]_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__14 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__14_n_0 ),
        .I5(\ram_addra[7]_i_8__14_n_0 ),
        .O(\ram_addra[7]_i_4__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__14 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__14 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__14 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__14 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__14_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__14_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__14_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__14_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__14_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__14_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__14_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__14_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__14
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__14_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__14 
       (.I0(\config_reg[23]_i_4__14_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[15][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[15] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__14
       (.I0(\ENG_WDATA_reg[15][7] [6]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__14
       (.I0(\ENG_WDATA_reg[15][7] [5]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__14
       (.I0(\ENG_WDATA_reg[15][7] [4]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__14
       (.I0(\ENG_WDATA_reg[15][7] [3]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__14
       (.I0(\ENG_WDATA_reg[15][7] [2]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__14
       (.I0(\ENG_WDATA_reg[15][7] [1]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__14
       (.I0(\ENG_WDATA_reg[15][7] [0]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__14
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [7]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__14
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [6]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__14
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [5]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__14
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [4]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__14
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [3]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__14
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [2]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__14
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [1]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__14
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(\ENG_RADDR_reg[15][7] [0]),
        .I3(\ENG_REN_reg[15] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__14
       (.I0(\ENG_WDATA_reg[15][7] [7]),
        .I1(\ENG_WEN_reg[15] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__1
   (debug_engine_match,
    \ENG_RDATA[0]__0 ,
    engine_clock,
    \ENG_WEN_reg[0] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[0][7] ,
    \ENG_RADDR_reg[0][7] ,
    \ENG_REN_reg[0] ,
    \ENG_RADDR_reg[0][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[0]__0 ;
  input engine_clock;
  input \ENG_WEN_reg[0] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[0][7] ;
  input [7:0]\ENG_RADDR_reg[0][7] ;
  input \ENG_REN_reg[0] ;
  input \ENG_RADDR_reg[0][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[0][6] ;
  wire [7:0]\ENG_RADDR_reg[0][7] ;
  wire [7:0]\ENG_RDATA[0]__0 ;
  wire \ENG_REN_reg[0] ;
  wire [7:0]\ENG_WDATA_reg[0][7] ;
  wire \ENG_WEN_reg[0] ;
  wire FSM_sequential_sm_state_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10_n_0;
  wire PATTERN_FOUNDED_i_1_n_0;
  wire PATTERN_FOUNDED_i_3_n_0;
  wire PATTERN_FOUNDED_i_5_n_0;
  wire PATTERN_FOUNDED_i_6_n_0;
  wire PATTERN_FOUNDED_i_7_n_0;
  wire PATTERN_FOUNDED_i_8_n_0;
  wire PATTERN_FOUNDED_i_9_n_0;
  wire PATTERN_FOUNDED_reg_i_2_n_3;
  wire PATTERN_FOUNDED_reg_i_4_n_0;
  wire PATTERN_FOUNDED_reg_i_4_n_1;
  wire PATTERN_FOUNDED_reg_i_4_n_2;
  wire PATTERN_FOUNDED_reg_i_4_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1_n_0 ;
  wire \_ram_addrb[1]_i_1_n_0 ;
  wire \_ram_addrb[2]_i_1_n_0 ;
  wire \_ram_addrb[3]_i_1_n_0 ;
  wire \_ram_addrb[4]_i_1_n_0 ;
  wire \_ram_addrb[5]_i_1_n_0 ;
  wire \_ram_addrb[5]_i_2_n_0 ;
  wire \_ram_addrb[6]_i_1_n_0 ;
  wire \_ram_addrb[7]_i_2_n_0 ;
  wire \_ram_addrb[7]_i_3_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10_n_0 ;
  wire \back_value[7]_i_1_n_0 ;
  wire \back_value[7]_i_3_n_0 ;
  wire \back_value[7]_i_4_n_0 ;
  wire \back_value[7]_i_5_n_0 ;
  wire \back_value[7]_i_6_n_0 ;
  wire \back_value[7]_i_7_n_0 ;
  wire \back_value[7]_i_8_n_0 ;
  wire \back_value[7]_i_9_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1_n_0 ;
  wire \config_reg[0]_i_2_n_0 ;
  wire \config_reg[0]_i_3_n_0 ;
  wire \config_reg[12]_i_3_n_0 ;
  wire \config_reg[15]_i_1_n_0 ;
  wire \config_reg[15]_i_3_n_0 ;
  wire \config_reg[15]_i_4_n_0 ;
  wire \config_reg[1]_i_1_n_0 ;
  wire \config_reg[1]_i_2_n_0 ;
  wire \config_reg[23]_i_10_n_0 ;
  wire \config_reg[23]_i_1_n_0 ;
  wire \config_reg[23]_i_3_n_0 ;
  wire \config_reg[23]_i_4_n_0 ;
  wire \config_reg[23]_i_5_n_0 ;
  wire \config_reg[23]_i_6_n_0 ;
  wire \config_reg[23]_i_8_n_0 ;
  wire \config_reg[23]_i_9_n_0 ;
  wire \config_reg[2]_i_1_n_0 ;
  wire \config_reg[3]_i_1_n_0 ;
  wire \config_reg[4]_i_1_n_0 ;
  wire \config_reg[5]_i_1_n_0 ;
  wire \config_reg[6]_i_1_n_0 ;
  wire \config_reg[7]_i_1_n_0 ;
  wire \config_reg[7]_i_2_n_0 ;
  wire \config_reg_reg[12]_i_2_n_0 ;
  wire \config_reg_reg[12]_i_2_n_1 ;
  wire \config_reg_reg[12]_i_2_n_2 ;
  wire \config_reg_reg[12]_i_2_n_3 ;
  wire \config_reg_reg[16]_i_2_n_0 ;
  wire \config_reg_reg[16]_i_2_n_1 ;
  wire \config_reg_reg[16]_i_2_n_2 ;
  wire \config_reg_reg[16]_i_2_n_3 ;
  wire \config_reg_reg[20]_i_2_n_0 ;
  wire \config_reg_reg[20]_i_2_n_1 ;
  wire \config_reg_reg[20]_i_2_n_2 ;
  wire \config_reg_reg[20]_i_2_n_3 ;
  wire \config_reg_reg[23]_i_7_n_2 ;
  wire \config_reg_reg[23]_i_7_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_42_n_0 ;
  wire \eng_slv_rdata[25]_i_42_n_0 ;
  wire \eng_slv_rdata[26]_i_42_n_0 ;
  wire \eng_slv_rdata[27]_i_42_n_0 ;
  wire \eng_slv_rdata[28]_i_42_n_0 ;
  wire \eng_slv_rdata[29]_i_42_n_0 ;
  wire \eng_slv_rdata[30]_i_42_n_0 ;
  wire \eng_slv_rdata[31]_i_56_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1_n_0;
  wire pattern_lenght_changed_i_2_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1_n_0 ;
  wire \ram_addra[0]_i_2_n_0 ;
  wire \ram_addra[0]_i_3_n_0 ;
  wire \ram_addra[0]_i_4_n_0 ;
  wire \ram_addra[1]_i_1_n_0 ;
  wire \ram_addra[2]_i_1_n_0 ;
  wire \ram_addra[2]_i_2_n_0 ;
  wire \ram_addra[3]_i_1_n_0 ;
  wire \ram_addra[3]_i_2_n_0 ;
  wire \ram_addra[4]_i_1_n_0 ;
  wire \ram_addra[4]_i_2_n_0 ;
  wire \ram_addra[5]_i_1_n_0 ;
  wire \ram_addra[5]_i_2_n_0 ;
  wire \ram_addra[6]_i_1_n_0 ;
  wire \ram_addra[6]_i_2_n_0 ;
  wire \ram_addra[7]_i_1_n_0 ;
  wire \ram_addra[7]_i_2_n_0 ;
  wire \ram_addra[7]_i_3_n_0 ;
  wire \ram_addra[7]_i_4_n_0 ;
  wire \ram_addra[7]_i_5_n_0 ;
  wire \ram_addra[7]_i_6_n_0 ;
  wire \ram_addra[7]_i_7_n_0 ;
  wire \ram_addra[7]_i_8_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2
       (.CI(PATTERN_FOUNDED_reg_i_4_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5_n_0,PATTERN_FOUNDED_i_6_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4_n_0,PATTERN_FOUNDED_reg_i_4_n_1,PATTERN_FOUNDED_reg_i_4_n_2,PATTERN_FOUNDED_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7_n_0,PATTERN_FOUNDED_i_8_n_0,PATTERN_FOUNDED_i_9_n_0,PATTERN_FOUNDED_i_10_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3_n_0 ),
        .O(\_ram_addrb[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1 
       (.I0(\back_value[7]_i_3_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1 
       (.I0(\back_value[7]_i_3_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1 
       (.I0(\back_value[7]_i_3_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1 
       (.I0(\back_value[7]_i_3_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1 
       (.I0(\back_value[7]_i_3_n_0 ),
        .I1(\_ram_addrb[5]_i_2_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1 
       (.I0(\back_value[7]_i_3_n_0 ),
        .I1(\_ram_addrb[7]_i_3_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2 
       (.I0(\back_value[7]_i_3_n_0 ),
        .I1(\_ram_addrb[7]_i_3_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3 
       (.I0(\back_value[7]_i_4_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5_n_0 ),
        .I4(\back_value[7]_i_6_n_0 ),
        .I5(\ram_addra[7]_i_3_n_0 ),
        .O(\back_value[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [3]),
        .I3(\ENG_WEN_reg[0] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6 
       (.I0(\back_value[7]_i_7_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8_n_0 ),
        .I4(\back_value[7]_i_9_n_0 ),
        .I5(\back_value[7]_i_10_n_0 ),
        .O(\back_value[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1 
       (.I0(\config_reg[0]_i_2_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3_n_0 ),
        .I3(\ENG_WEN_reg[0] ),
        .O(\config_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2 
       (.I0(\ENG_WDATA_reg[0][7] [0]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3_n_0 ),
        .I4(\config_reg[23]_i_6_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [2]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [3]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [4]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [5]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [6]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3_n_0 ),
        .O(\config_reg[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2 
       (.I0(\ENG_WDATA_reg[0][7] [7]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3 
       (.I0(\config_reg[15]_i_4_n_0 ),
        .I1(\config_reg[23]_i_8_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[0] ),
        .O(\config_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9_n_0 ),
        .O(\config_reg[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[0][7] [0]),
        .I2(\ENG_WEN_reg[0] ),
        .I3(\config_reg[23]_i_6_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [1]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [2]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [3]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1_n_0 ),
        .I2(\config_reg[1]_i_2_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3_n_0 ),
        .I5(\ENG_WEN_reg[0] ),
        .O(\config_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2 
       (.I0(\ENG_WDATA_reg[0][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [4]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [5]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [6]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1 
       (.I0(\config_reg[23]_i_3_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[0] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4_n_0 ),
        .I5(\config_reg[23]_i_5_n_0 ),
        .O(\config_reg[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2 
       (.I0(\ENG_WDATA_reg[0][7] [7]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3 
       (.I0(\config_reg[23]_i_8_n_0 ),
        .I1(\config_reg[23]_i_9_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[0] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5 
       (.I0(\ENG_WEN_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1 
       (.I0(\config_reg[23]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2 
       (.I0(\ENG_WDATA_reg[0][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [0]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1 
       (.I0(\ENG_WDATA_reg[0][7] [1]),
        .I1(\config_reg[23]_i_6_n_0 ),
        .I2(\ENG_WEN_reg[0] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2_n_0 ,\config_reg_reg[12]_i_2_n_1 ,\config_reg_reg[12]_i_2_n_2 ,\config_reg_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2 
       (.CI(\config_reg_reg[12]_i_2_n_0 ),
        .CO({\config_reg_reg[16]_i_2_n_0 ,\config_reg_reg[16]_i_2_n_1 ,\config_reg_reg[16]_i_2_n_2 ,\config_reg_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2 
       (.CI(\config_reg_reg[16]_i_2_n_0 ),
        .CO({\config_reg_reg[20]_i_2_n_0 ,\config_reg_reg[20]_i_2_n_1 ,\config_reg_reg[20]_i_2_n_2 ,\config_reg_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7 
       (.CI(\config_reg_reg[20]_i_2_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7_n_2 ,\config_reg_reg[23]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1_n_0 ),
        .D(\config_reg[2]_i_1_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1_n_0 ),
        .D(\config_reg[3]_i_1_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1_n_0 ),
        .D(\config_reg[4]_i_1_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1_n_0 ),
        .D(\config_reg[5]_i_1_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1_n_0 ),
        .D(\config_reg[6]_i_1_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1_n_0 ),
        .D(\config_reg[7]_i_2_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_26 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[24]_i_42_n_0 ),
        .O(\ENG_RDATA[0]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_42 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[0][7] [0]),
        .I4(\ENG_RADDR_reg[0][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_26 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[25]_i_42_n_0 ),
        .O(\ENG_RDATA[0]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_42 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[0][7] [0]),
        .I4(\ENG_RADDR_reg[0][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_26 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[26]_i_42_n_0 ),
        .O(\ENG_RDATA[0]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_42 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[0][7] [0]),
        .I4(\ENG_RADDR_reg[0][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_26 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[27]_i_42_n_0 ),
        .O(\ENG_RDATA[0]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_42 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[0][7] [0]),
        .I4(\ENG_RADDR_reg[0][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_26 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[28]_i_42_n_0 ),
        .O(\ENG_RDATA[0]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_42 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[0][7] [1]),
        .I4(\ENG_RADDR_reg[0][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_26 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[29]_i_42_n_0 ),
        .O(\ENG_RDATA[0]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_42 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[0][7] [0]),
        .I4(\ENG_RADDR_reg[0][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_26 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[30]_i_42_n_0 ),
        .O(\ENG_RDATA[0]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_42 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[0][7] [0]),
        .I4(\ENG_RADDR_reg[0][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_27 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[0][6] ),
        .I2(\eng_slv_rdata[31]_i_56_n_0 ),
        .O(\ENG_RDATA[0]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_56 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[0][7] [0]),
        .I4(\ENG_RADDR_reg[0][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1
       (.I0(\config_reg[23]_i_3_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[0] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4_n_0 ),
        .I5(pattern_lenght_changed_i_2_n_0),
        .O(pattern_lenght_changed_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2
       (.I0(\ENG_WEN_reg[0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4_n_0 ),
        .I2(\ram_addra[0]_i_2_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3_n_0 ),
        .O(\ram_addra[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3_n_0 ),
        .I5(\ram_addra[0]_i_4_n_0 ),
        .O(\ram_addra[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3_n_0 ),
        .I4(\ram_addra[7]_i_4_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1 
       (.I0(\ram_addra[2]_i_2_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3_n_0 ),
        .I3(\ram_addra[7]_i_4_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3_n_0 ),
        .I4(\ram_addra[7]_i_4_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3_n_0 ),
        .I4(\ram_addra[7]_i_4_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3_n_0 ),
        .I4(\ram_addra[7]_i_4_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3_n_0 ),
        .I4(\ram_addra[7]_i_4_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1 
       (.I0(\ram_addra[7]_i_2_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3_n_0 ),
        .I4(\ram_addra[7]_i_4_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5_n_0 ),
        .I5(\ram_addra[7]_i_6_n_0 ),
        .O(\ram_addra[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7_n_0 ),
        .I5(\ram_addra[7]_i_8_n_0 ),
        .O(\ram_addra[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1 
       (.I0(\config_reg[23]_i_4_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[0][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__16 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[0] ),
        .web(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [7]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10
       (.I0(\ENG_WDATA_reg[0][7] [6]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11
       (.I0(\ENG_WDATA_reg[0][7] [5]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12
       (.I0(\ENG_WDATA_reg[0][7] [4]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13
       (.I0(\ENG_WDATA_reg[0][7] [3]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14
       (.I0(\ENG_WDATA_reg[0][7] [2]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15
       (.I0(\ENG_WDATA_reg[0][7] [1]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16
       (.I0(\ENG_WDATA_reg[0][7] [0]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [6]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [5]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [4]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [3]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [2]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [1]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(\ENG_RADDR_reg[0][7] [0]),
        .I3(\ENG_REN_reg[0] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9
       (.I0(\ENG_WDATA_reg[0][7] [7]),
        .I1(\ENG_WEN_reg[0] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__10
   (debug_engine_match,
    \ENG_RDATA[9] ,
    engine_clock,
    \ENG_WEN_reg[9] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[9][7] ,
    \ENG_RADDR_reg[9][7] ,
    \ENG_REN_reg[9] ,
    \ENG_RADDR_reg[9][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[9] ;
  input engine_clock;
  input \ENG_WEN_reg[9] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[9][7] ;
  input [7:0]\ENG_RADDR_reg[9][7] ;
  input \ENG_REN_reg[9] ;
  input \ENG_RADDR_reg[9][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[9][6] ;
  wire [7:0]\ENG_RADDR_reg[9][7] ;
  wire [7:0]\ENG_RDATA[9] ;
  wire \ENG_REN_reg[9] ;
  wire [7:0]\ENG_WDATA_reg[9][7] ;
  wire \ENG_WEN_reg[9] ;
  wire FSM_sequential_sm_state_i_1__8_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__8_n_0;
  wire PATTERN_FOUNDED_i_1__8_n_0;
  wire PATTERN_FOUNDED_i_3__8_n_0;
  wire PATTERN_FOUNDED_i_5__8_n_0;
  wire PATTERN_FOUNDED_i_6__8_n_0;
  wire PATTERN_FOUNDED_i_7__8_n_0;
  wire PATTERN_FOUNDED_i_8__8_n_0;
  wire PATTERN_FOUNDED_i_9__8_n_0;
  wire PATTERN_FOUNDED_reg_i_2__8_n_3;
  wire PATTERN_FOUNDED_reg_i_4__8_n_0;
  wire PATTERN_FOUNDED_reg_i_4__8_n_1;
  wire PATTERN_FOUNDED_reg_i_4__8_n_2;
  wire PATTERN_FOUNDED_reg_i_4__8_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__8_n_0 ;
  wire \_ram_addrb[1]_i_1__8_n_0 ;
  wire \_ram_addrb[2]_i_1__8_n_0 ;
  wire \_ram_addrb[3]_i_1__8_n_0 ;
  wire \_ram_addrb[4]_i_1__8_n_0 ;
  wire \_ram_addrb[5]_i_1__8_n_0 ;
  wire \_ram_addrb[5]_i_2__8_n_0 ;
  wire \_ram_addrb[6]_i_1__8_n_0 ;
  wire \_ram_addrb[7]_i_2__8_n_0 ;
  wire \_ram_addrb[7]_i_3__8_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__8_n_0 ;
  wire \back_value[7]_i_1__8_n_0 ;
  wire \back_value[7]_i_3__8_n_0 ;
  wire \back_value[7]_i_4__8_n_0 ;
  wire \back_value[7]_i_5__8_n_0 ;
  wire \back_value[7]_i_6__8_n_0 ;
  wire \back_value[7]_i_7__8_n_0 ;
  wire \back_value[7]_i_8__8_n_0 ;
  wire \back_value[7]_i_9__8_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__8_n_0 ;
  wire \config_reg[0]_i_2__8_n_0 ;
  wire \config_reg[0]_i_3__8_n_0 ;
  wire \config_reg[12]_i_3__8_n_0 ;
  wire \config_reg[15]_i_1__8_n_0 ;
  wire \config_reg[15]_i_3__8_n_0 ;
  wire \config_reg[15]_i_4__8_n_0 ;
  wire \config_reg[1]_i_1__8_n_0 ;
  wire \config_reg[1]_i_2__8_n_0 ;
  wire \config_reg[23]_i_10__8_n_0 ;
  wire \config_reg[23]_i_1__8_n_0 ;
  wire \config_reg[23]_i_3__8_n_0 ;
  wire \config_reg[23]_i_4__8_n_0 ;
  wire \config_reg[23]_i_5__8_n_0 ;
  wire \config_reg[23]_i_6__8_n_0 ;
  wire \config_reg[23]_i_8__8_n_0 ;
  wire \config_reg[23]_i_9__8_n_0 ;
  wire \config_reg[2]_i_1__8_n_0 ;
  wire \config_reg[3]_i_1__8_n_0 ;
  wire \config_reg[4]_i_1__8_n_0 ;
  wire \config_reg[5]_i_1__8_n_0 ;
  wire \config_reg[6]_i_1__8_n_0 ;
  wire \config_reg[7]_i_1__8_n_0 ;
  wire \config_reg[7]_i_2__8_n_0 ;
  wire \config_reg_reg[12]_i_2__8_n_0 ;
  wire \config_reg_reg[12]_i_2__8_n_1 ;
  wire \config_reg_reg[12]_i_2__8_n_2 ;
  wire \config_reg_reg[12]_i_2__8_n_3 ;
  wire \config_reg_reg[16]_i_2__8_n_0 ;
  wire \config_reg_reg[16]_i_2__8_n_1 ;
  wire \config_reg_reg[16]_i_2__8_n_2 ;
  wire \config_reg_reg[16]_i_2__8_n_3 ;
  wire \config_reg_reg[20]_i_2__8_n_0 ;
  wire \config_reg_reg[20]_i_2__8_n_1 ;
  wire \config_reg_reg[20]_i_2__8_n_2 ;
  wire \config_reg_reg[20]_i_2__8_n_3 ;
  wire \config_reg_reg[23]_i_7__8_n_2 ;
  wire \config_reg_reg[23]_i_7__8_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_35_n_0 ;
  wire \eng_slv_rdata[25]_i_35_n_0 ;
  wire \eng_slv_rdata[26]_i_35_n_0 ;
  wire \eng_slv_rdata[27]_i_35_n_0 ;
  wire \eng_slv_rdata[28]_i_35_n_0 ;
  wire \eng_slv_rdata[29]_i_35_n_0 ;
  wire \eng_slv_rdata[30]_i_35_n_0 ;
  wire \eng_slv_rdata[31]_i_42_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__8_n_0;
  wire pattern_lenght_changed_i_2__8_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__8_n_0 ;
  wire \ram_addra[0]_i_2__8_n_0 ;
  wire \ram_addra[0]_i_3__8_n_0 ;
  wire \ram_addra[0]_i_4__8_n_0 ;
  wire \ram_addra[1]_i_1__8_n_0 ;
  wire \ram_addra[2]_i_1__8_n_0 ;
  wire \ram_addra[2]_i_2__8_n_0 ;
  wire \ram_addra[3]_i_1__8_n_0 ;
  wire \ram_addra[3]_i_2__8_n_0 ;
  wire \ram_addra[4]_i_1__8_n_0 ;
  wire \ram_addra[4]_i_2__8_n_0 ;
  wire \ram_addra[5]_i_1__8_n_0 ;
  wire \ram_addra[5]_i_2__8_n_0 ;
  wire \ram_addra[6]_i_1__8_n_0 ;
  wire \ram_addra[6]_i_2__8_n_0 ;
  wire \ram_addra[7]_i_1__8_n_0 ;
  wire \ram_addra[7]_i_2__8_n_0 ;
  wire \ram_addra[7]_i_3__8_n_0 ;
  wire \ram_addra[7]_i_4__8_n_0 ;
  wire \ram_addra[7]_i_5__8_n_0 ;
  wire \ram_addra[7]_i_6__8_n_0 ;
  wire \ram_addra[7]_i_7__8_n_0 ;
  wire \ram_addra[7]_i_8__8_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__8_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__8_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__8_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__8_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__8_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__8_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__8
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__8_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__8_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__8_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__8
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__8_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__8
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__8_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__8
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__8
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__8
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__8
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__8_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__8
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__8
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__8_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__8
       (.CI(PATTERN_FOUNDED_reg_i_4__8_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__8_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__8_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__8_n_0,PATTERN_FOUNDED_i_6__8_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__8
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__8_n_0,PATTERN_FOUNDED_reg_i_4__8_n_1,PATTERN_FOUNDED_reg_i_4__8_n_2,PATTERN_FOUNDED_reg_i_4__8_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__8_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__8_n_0,PATTERN_FOUNDED_i_8__8_n_0,PATTERN_FOUNDED_i_9__8_n_0,PATTERN_FOUNDED_i_10__8_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__8 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__8_n_0 ),
        .O(\_ram_addrb[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__8 
       (.I0(\back_value[7]_i_3__8_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__8 
       (.I0(\back_value[7]_i_3__8_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__8 
       (.I0(\back_value[7]_i_3__8_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__8 
       (.I0(\back_value[7]_i_3__8_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__8 
       (.I0(\back_value[7]_i_3__8_n_0 ),
        .I1(\_ram_addrb[5]_i_2__8_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__8 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__8 
       (.I0(\back_value[7]_i_3__8_n_0 ),
        .I1(\_ram_addrb[7]_i_3__8_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__8 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__8 
       (.I0(\back_value[7]_i_3__8_n_0 ),
        .I1(\_ram_addrb[7]_i_3__8_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__8 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__8_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__8_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__8_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__8_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__8_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__8_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__8_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__8_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__8_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__8 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__8 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__8 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__8 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__8 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__8 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__8 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__8 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__8_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__8 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__8 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__8_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__8 
       (.I0(\back_value[7]_i_4__8_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__8_n_0 ),
        .I4(\back_value[7]_i_6__8_n_0 ),
        .I5(\ram_addra[7]_i_3__8_n_0 ),
        .O(\back_value[7]_i_3__8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__8 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__8 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [3]),
        .I3(\ENG_WEN_reg[9] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__8 
       (.I0(\back_value[7]_i_7__8_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__8_n_0 ),
        .I4(\back_value[7]_i_9__8_n_0 ),
        .I5(\back_value[7]_i_10__8_n_0 ),
        .O(\back_value[7]_i_6__8_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__8 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__8_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__8 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__8_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__8 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__8_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__8 
       (.I0(\config_reg[0]_i_2__8_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__8_n_0 ),
        .I3(\ENG_WEN_reg[9] ),
        .O(\config_reg[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__8 
       (.I0(\ENG_WDATA_reg[9][7] [0]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__8_n_0 ),
        .I4(\config_reg[23]_i_6__8_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__8_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [2]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [3]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [4]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__8 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__8_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [5]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [6]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__8 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__8_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__8_n_0 ),
        .O(\config_reg[15]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__8 
       (.I0(\ENG_WDATA_reg[9][7] [7]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__8 
       (.I0(\config_reg[15]_i_4__8_n_0 ),
        .I1(\config_reg[23]_i_8__8_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[9] ),
        .O(\config_reg[15]_i_3__8_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__8 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__8_n_0 ),
        .O(\config_reg[15]_i_4__8_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__8 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[9][7] [0]),
        .I2(\ENG_WEN_reg[9] ),
        .I3(\config_reg[23]_i_6__8_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [1]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [2]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [3]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__8 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__8_n_0 ),
        .I2(\config_reg[1]_i_2__8_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__8_n_0 ),
        .I5(\ENG_WEN_reg[9] ),
        .O(\config_reg[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__8 
       (.I0(\ENG_WDATA_reg[9][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [4]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [5]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [6]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__8 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__8 
       (.I0(\config_reg[23]_i_3__8_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[9] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__8_n_0 ),
        .I5(\config_reg[23]_i_5__8_n_0 ),
        .O(\config_reg[23]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__8 
       (.I0(\ENG_WDATA_reg[9][7] [7]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__8 
       (.I0(\config_reg[23]_i_8__8_n_0 ),
        .I1(\config_reg[23]_i_9__8_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__8 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[9] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__8 
       (.I0(\ENG_WEN_reg[9] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__8_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__8 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__8 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__8_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__8_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__8 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__8 
       (.I0(\config_reg[23]_i_4__8_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__8 
       (.I0(\ENG_WDATA_reg[9][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [0]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__8 
       (.I0(\ENG_WDATA_reg[9][7] [1]),
        .I1(\config_reg[23]_i_6__8_n_0 ),
        .I2(\ENG_WEN_reg[9] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__8_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__8 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__8_n_0 ,\config_reg_reg[12]_i_2__8_n_1 ,\config_reg_reg[12]_i_2__8_n_2 ,\config_reg_reg[12]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__8_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__8 
       (.CI(\config_reg_reg[12]_i_2__8_n_0 ),
        .CO({\config_reg_reg[16]_i_2__8_n_0 ,\config_reg_reg[16]_i_2__8_n_1 ,\config_reg_reg[16]_i_2__8_n_2 ,\config_reg_reg[16]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__8_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__8 
       (.CI(\config_reg_reg[16]_i_2__8_n_0 ),
        .CO({\config_reg_reg[20]_i_2__8_n_0 ,\config_reg_reg[20]_i_2__8_n_1 ,\config_reg_reg[20]_i_2__8_n_2 ,\config_reg_reg[20]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__8_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__8 
       (.CI(\config_reg_reg[20]_i_2__8_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__8_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__8_n_2 ,\config_reg_reg[23]_i_7__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__8_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__8_n_0 ),
        .D(\config_reg[2]_i_1__8_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__8_n_0 ),
        .D(\config_reg[3]_i_1__8_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__8_n_0 ),
        .D(\config_reg[4]_i_1__8_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__8_n_0 ),
        .D(\config_reg[5]_i_1__8_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__8_n_0 ),
        .D(\config_reg[6]_i_1__8_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__8_n_0 ),
        .D(\config_reg[7]_i_2__8_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__8_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_19 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[24]_i_35_n_0 ),
        .O(\ENG_RDATA[9] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_35 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(\ENG_RADDR_reg[9][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_19 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[25]_i_35_n_0 ),
        .O(\ENG_RDATA[9] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_35 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(\ENG_RADDR_reg[9][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_19 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[26]_i_35_n_0 ),
        .O(\ENG_RDATA[9] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_35 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(\ENG_RADDR_reg[9][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_19 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[27]_i_35_n_0 ),
        .O(\ENG_RDATA[9] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_35 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(\ENG_RADDR_reg[9][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_19 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[28]_i_35_n_0 ),
        .O(\ENG_RDATA[9] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_35 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[9][7] [1]),
        .I4(\ENG_RADDR_reg[9][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_19 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[29]_i_35_n_0 ),
        .O(\ENG_RDATA[9] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_35 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(\ENG_RADDR_reg[9][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_19 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[30]_i_35_n_0 ),
        .O(\ENG_RDATA[9] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_35 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(\ENG_RADDR_reg[9][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_20 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[9][6] ),
        .I2(\eng_slv_rdata[31]_i_42_n_0 ),
        .O(\ENG_RDATA[9] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_42 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[9][7] [0]),
        .I4(\ENG_RADDR_reg[9][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__8
       (.I0(\config_reg[23]_i_3__8_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[9] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__8_n_0 ),
        .I5(pattern_lenght_changed_i_2__8_n_0),
        .O(pattern_lenght_changed_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__8
       (.I0(\ENG_WEN_reg[9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__8_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__8 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__8_n_0 ),
        .I2(\ram_addra[0]_i_2__8_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__8_n_0 ),
        .O(\ram_addra[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__8 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__8_n_0 ),
        .I5(\ram_addra[0]_i_4__8_n_0 ),
        .O(\ram_addra[0]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__8 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__8 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__8 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__8_n_0 ),
        .I4(\ram_addra[7]_i_4__8_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__8 
       (.I0(\ram_addra[2]_i_2__8_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__8_n_0 ),
        .I3(\ram_addra[7]_i_4__8_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__8 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__8 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__8_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__8_n_0 ),
        .I4(\ram_addra[7]_i_4__8_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__8 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__8 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__8_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__8_n_0 ),
        .I4(\ram_addra[7]_i_4__8_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__8 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__8 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__8_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__8_n_0 ),
        .I4(\ram_addra[7]_i_4__8_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__8 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__8 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__8_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__8_n_0 ),
        .I4(\ram_addra[7]_i_4__8_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__8 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__8 
       (.I0(\ram_addra[7]_i_2__8_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__8_n_0 ),
        .I4(\ram_addra[7]_i_4__8_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__8 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__8_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__8 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__8_n_0 ),
        .I5(\ram_addra[7]_i_6__8_n_0 ),
        .O(\ram_addra[7]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__8 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__8_n_0 ),
        .I5(\ram_addra[7]_i_8__8_n_0 ),
        .O(\ram_addra[7]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__8 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__8 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__8 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__8 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__8_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__8_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__8_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__8_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__8_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__8_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__8_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__8_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__8
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__8_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__8 
       (.I0(\config_reg[23]_i_4__8_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[9][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__25 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[9] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__8
       (.I0(\ENG_WDATA_reg[9][7] [6]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__8
       (.I0(\ENG_WDATA_reg[9][7] [5]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__8
       (.I0(\ENG_WDATA_reg[9][7] [4]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__8
       (.I0(\ENG_WDATA_reg[9][7] [3]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__8
       (.I0(\ENG_WDATA_reg[9][7] [2]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__8
       (.I0(\ENG_WDATA_reg[9][7] [1]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__8
       (.I0(\ENG_WDATA_reg[9][7] [0]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__8
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [7]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__8
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [6]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__8
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [5]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__8
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [4]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__8
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [3]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__8
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [2]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__8
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [1]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__8
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(\ENG_RADDR_reg[9][7] [0]),
        .I3(\ENG_REN_reg[9] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__8
       (.I0(\ENG_WDATA_reg[9][7] [7]),
        .I1(\ENG_WEN_reg[9] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__11
   (debug_engine_match,
    \ENG_RDATA[10] ,
    engine_clock,
    \ENG_WEN_reg[10] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[10][7] ,
    \ENG_RADDR_reg[10][7] ,
    \ENG_REN_reg[10] ,
    \ENG_RADDR_reg[10][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[10] ;
  input engine_clock;
  input \ENG_WEN_reg[10] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[10][7] ;
  input [7:0]\ENG_RADDR_reg[10][7] ;
  input \ENG_REN_reg[10] ;
  input \ENG_RADDR_reg[10][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[10][6] ;
  wire [7:0]\ENG_RADDR_reg[10][7] ;
  wire [7:0]\ENG_RDATA[10] ;
  wire \ENG_REN_reg[10] ;
  wire [7:0]\ENG_WDATA_reg[10][7] ;
  wire \ENG_WEN_reg[10] ;
  wire FSM_sequential_sm_state_i_1__9_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__9_n_0;
  wire PATTERN_FOUNDED_i_1__9_n_0;
  wire PATTERN_FOUNDED_i_3__9_n_0;
  wire PATTERN_FOUNDED_i_5__9_n_0;
  wire PATTERN_FOUNDED_i_6__9_n_0;
  wire PATTERN_FOUNDED_i_7__9_n_0;
  wire PATTERN_FOUNDED_i_8__9_n_0;
  wire PATTERN_FOUNDED_i_9__9_n_0;
  wire PATTERN_FOUNDED_reg_i_2__9_n_3;
  wire PATTERN_FOUNDED_reg_i_4__9_n_0;
  wire PATTERN_FOUNDED_reg_i_4__9_n_1;
  wire PATTERN_FOUNDED_reg_i_4__9_n_2;
  wire PATTERN_FOUNDED_reg_i_4__9_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__9_n_0 ;
  wire \_ram_addrb[1]_i_1__9_n_0 ;
  wire \_ram_addrb[2]_i_1__9_n_0 ;
  wire \_ram_addrb[3]_i_1__9_n_0 ;
  wire \_ram_addrb[4]_i_1__9_n_0 ;
  wire \_ram_addrb[5]_i_1__9_n_0 ;
  wire \_ram_addrb[5]_i_2__9_n_0 ;
  wire \_ram_addrb[6]_i_1__9_n_0 ;
  wire \_ram_addrb[7]_i_2__9_n_0 ;
  wire \_ram_addrb[7]_i_3__9_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__9_n_0 ;
  wire \back_value[7]_i_1__9_n_0 ;
  wire \back_value[7]_i_3__9_n_0 ;
  wire \back_value[7]_i_4__9_n_0 ;
  wire \back_value[7]_i_5__9_n_0 ;
  wire \back_value[7]_i_6__9_n_0 ;
  wire \back_value[7]_i_7__9_n_0 ;
  wire \back_value[7]_i_8__9_n_0 ;
  wire \back_value[7]_i_9__9_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__9_n_0 ;
  wire \config_reg[0]_i_2__9_n_0 ;
  wire \config_reg[0]_i_3__9_n_0 ;
  wire \config_reg[12]_i_3__9_n_0 ;
  wire \config_reg[15]_i_1__9_n_0 ;
  wire \config_reg[15]_i_3__9_n_0 ;
  wire \config_reg[15]_i_4__9_n_0 ;
  wire \config_reg[1]_i_1__9_n_0 ;
  wire \config_reg[1]_i_2__9_n_0 ;
  wire \config_reg[23]_i_10__9_n_0 ;
  wire \config_reg[23]_i_1__9_n_0 ;
  wire \config_reg[23]_i_3__9_n_0 ;
  wire \config_reg[23]_i_4__9_n_0 ;
  wire \config_reg[23]_i_5__9_n_0 ;
  wire \config_reg[23]_i_6__9_n_0 ;
  wire \config_reg[23]_i_8__9_n_0 ;
  wire \config_reg[23]_i_9__9_n_0 ;
  wire \config_reg[2]_i_1__9_n_0 ;
  wire \config_reg[3]_i_1__9_n_0 ;
  wire \config_reg[4]_i_1__9_n_0 ;
  wire \config_reg[5]_i_1__9_n_0 ;
  wire \config_reg[6]_i_1__9_n_0 ;
  wire \config_reg[7]_i_1__9_n_0 ;
  wire \config_reg[7]_i_2__9_n_0 ;
  wire \config_reg_reg[12]_i_2__9_n_0 ;
  wire \config_reg_reg[12]_i_2__9_n_1 ;
  wire \config_reg_reg[12]_i_2__9_n_2 ;
  wire \config_reg_reg[12]_i_2__9_n_3 ;
  wire \config_reg_reg[16]_i_2__9_n_0 ;
  wire \config_reg_reg[16]_i_2__9_n_1 ;
  wire \config_reg_reg[16]_i_2__9_n_2 ;
  wire \config_reg_reg[16]_i_2__9_n_3 ;
  wire \config_reg_reg[20]_i_2__9_n_0 ;
  wire \config_reg_reg[20]_i_2__9_n_1 ;
  wire \config_reg_reg[20]_i_2__9_n_2 ;
  wire \config_reg_reg[20]_i_2__9_n_3 ;
  wire \config_reg_reg[23]_i_7__9_n_2 ;
  wire \config_reg_reg[23]_i_7__9_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_36_n_0 ;
  wire \eng_slv_rdata[25]_i_36_n_0 ;
  wire \eng_slv_rdata[26]_i_36_n_0 ;
  wire \eng_slv_rdata[27]_i_36_n_0 ;
  wire \eng_slv_rdata[28]_i_36_n_0 ;
  wire \eng_slv_rdata[29]_i_36_n_0 ;
  wire \eng_slv_rdata[30]_i_36_n_0 ;
  wire \eng_slv_rdata[31]_i_44_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__9_n_0;
  wire pattern_lenght_changed_i_2__9_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__9_n_0 ;
  wire \ram_addra[0]_i_2__9_n_0 ;
  wire \ram_addra[0]_i_3__9_n_0 ;
  wire \ram_addra[0]_i_4__9_n_0 ;
  wire \ram_addra[1]_i_1__9_n_0 ;
  wire \ram_addra[2]_i_1__9_n_0 ;
  wire \ram_addra[2]_i_2__9_n_0 ;
  wire \ram_addra[3]_i_1__9_n_0 ;
  wire \ram_addra[3]_i_2__9_n_0 ;
  wire \ram_addra[4]_i_1__9_n_0 ;
  wire \ram_addra[4]_i_2__9_n_0 ;
  wire \ram_addra[5]_i_1__9_n_0 ;
  wire \ram_addra[5]_i_2__9_n_0 ;
  wire \ram_addra[6]_i_1__9_n_0 ;
  wire \ram_addra[6]_i_2__9_n_0 ;
  wire \ram_addra[7]_i_1__9_n_0 ;
  wire \ram_addra[7]_i_2__9_n_0 ;
  wire \ram_addra[7]_i_3__9_n_0 ;
  wire \ram_addra[7]_i_4__9_n_0 ;
  wire \ram_addra[7]_i_5__9_n_0 ;
  wire \ram_addra[7]_i_6__9_n_0 ;
  wire \ram_addra[7]_i_7__9_n_0 ;
  wire \ram_addra[7]_i_8__9_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__9_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__9_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__9_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__9_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__9_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__9_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__9
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__9_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__9_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__9_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__9
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__9_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__9
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__9_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__9
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__9
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__9_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__9
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__9_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__9
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__9_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__9
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__9
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__9_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__9
       (.CI(PATTERN_FOUNDED_reg_i_4__9_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__9_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__9_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__9_n_0,PATTERN_FOUNDED_i_6__9_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__9
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__9_n_0,PATTERN_FOUNDED_reg_i_4__9_n_1,PATTERN_FOUNDED_reg_i_4__9_n_2,PATTERN_FOUNDED_reg_i_4__9_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__9_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__9_n_0,PATTERN_FOUNDED_i_8__9_n_0,PATTERN_FOUNDED_i_9__9_n_0,PATTERN_FOUNDED_i_10__9_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__9 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__9_n_0 ),
        .O(\_ram_addrb[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__9 
       (.I0(\back_value[7]_i_3__9_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__9 
       (.I0(\back_value[7]_i_3__9_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__9 
       (.I0(\back_value[7]_i_3__9_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__9 
       (.I0(\back_value[7]_i_3__9_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__9 
       (.I0(\back_value[7]_i_3__9_n_0 ),
        .I1(\_ram_addrb[5]_i_2__9_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__9 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__9 
       (.I0(\back_value[7]_i_3__9_n_0 ),
        .I1(\_ram_addrb[7]_i_3__9_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__9 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__9 
       (.I0(\back_value[7]_i_3__9_n_0 ),
        .I1(\_ram_addrb[7]_i_3__9_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__9 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__9_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__9_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__9_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__9_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__9_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__9_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__9_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__9_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__9_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__9 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__9 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__9 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__9 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__9 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__9 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__9 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__9 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__9_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__9 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__9 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__9_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__9 
       (.I0(\back_value[7]_i_4__9_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__9_n_0 ),
        .I4(\back_value[7]_i_6__9_n_0 ),
        .I5(\ram_addra[7]_i_3__9_n_0 ),
        .O(\back_value[7]_i_3__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__9 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__9 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [3]),
        .I3(\ENG_WEN_reg[10] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__9 
       (.I0(\back_value[7]_i_7__9_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__9_n_0 ),
        .I4(\back_value[7]_i_9__9_n_0 ),
        .I5(\back_value[7]_i_10__9_n_0 ),
        .O(\back_value[7]_i_6__9_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__9 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__9_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__9 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__9_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__9 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__9_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__9 
       (.I0(\config_reg[0]_i_2__9_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__9_n_0 ),
        .I3(\ENG_WEN_reg[10] ),
        .O(\config_reg[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__9 
       (.I0(\ENG_WDATA_reg[10][7] [0]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__9_n_0 ),
        .I4(\config_reg[23]_i_6__9_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [2]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [3]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [4]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__9 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [5]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [6]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__9 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__9_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__9_n_0 ),
        .O(\config_reg[15]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__9 
       (.I0(\ENG_WDATA_reg[10][7] [7]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__9 
       (.I0(\config_reg[15]_i_4__9_n_0 ),
        .I1(\config_reg[23]_i_8__9_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[10] ),
        .O(\config_reg[15]_i_3__9_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__9 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__9_n_0 ),
        .O(\config_reg[15]_i_4__9_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__9 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[10][7] [0]),
        .I2(\ENG_WEN_reg[10] ),
        .I3(\config_reg[23]_i_6__9_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [1]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [2]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [3]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__9 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__9_n_0 ),
        .I2(\config_reg[1]_i_2__9_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__9_n_0 ),
        .I5(\ENG_WEN_reg[10] ),
        .O(\config_reg[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__9 
       (.I0(\ENG_WDATA_reg[10][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [4]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [5]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [6]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__9 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__9 
       (.I0(\config_reg[23]_i_3__9_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[10] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__9_n_0 ),
        .I5(\config_reg[23]_i_5__9_n_0 ),
        .O(\config_reg[23]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__9 
       (.I0(\ENG_WDATA_reg[10][7] [7]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__9 
       (.I0(\config_reg[23]_i_8__9_n_0 ),
        .I1(\config_reg[23]_i_9__9_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__9 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[10] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__9 
       (.I0(\ENG_WEN_reg[10] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__9_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__9 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__9 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__9_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__9_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__9 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__9 
       (.I0(\config_reg[23]_i_4__9_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__9 
       (.I0(\ENG_WDATA_reg[10][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [0]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__9 
       (.I0(\ENG_WDATA_reg[10][7] [1]),
        .I1(\config_reg[23]_i_6__9_n_0 ),
        .I2(\ENG_WEN_reg[10] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__9_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__9 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__9_n_0 ,\config_reg_reg[12]_i_2__9_n_1 ,\config_reg_reg[12]_i_2__9_n_2 ,\config_reg_reg[12]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__9_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__9 
       (.CI(\config_reg_reg[12]_i_2__9_n_0 ),
        .CO({\config_reg_reg[16]_i_2__9_n_0 ,\config_reg_reg[16]_i_2__9_n_1 ,\config_reg_reg[16]_i_2__9_n_2 ,\config_reg_reg[16]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__9_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__9 
       (.CI(\config_reg_reg[16]_i_2__9_n_0 ),
        .CO({\config_reg_reg[20]_i_2__9_n_0 ,\config_reg_reg[20]_i_2__9_n_1 ,\config_reg_reg[20]_i_2__9_n_2 ,\config_reg_reg[20]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__9_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__9 
       (.CI(\config_reg_reg[20]_i_2__9_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__9_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__9_n_2 ,\config_reg_reg[23]_i_7__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__9_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__9_n_0 ),
        .D(\config_reg[2]_i_1__9_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__9_n_0 ),
        .D(\config_reg[3]_i_1__9_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__9_n_0 ),
        .D(\config_reg[4]_i_1__9_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__9_n_0 ),
        .D(\config_reg[5]_i_1__9_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__9_n_0 ),
        .D(\config_reg[6]_i_1__9_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__9_n_0 ),
        .D(\config_reg[7]_i_2__9_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__9_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_20 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[24]_i_36_n_0 ),
        .O(\ENG_RDATA[10] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_36 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[10][7] [0]),
        .I4(\ENG_RADDR_reg[10][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_20 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[25]_i_36_n_0 ),
        .O(\ENG_RDATA[10] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_36 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[10][7] [0]),
        .I4(\ENG_RADDR_reg[10][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_20 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[26]_i_36_n_0 ),
        .O(\ENG_RDATA[10] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_36 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[10][7] [0]),
        .I4(\ENG_RADDR_reg[10][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_20 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[27]_i_36_n_0 ),
        .O(\ENG_RDATA[10] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_36 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[10][7] [0]),
        .I4(\ENG_RADDR_reg[10][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_20 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[28]_i_36_n_0 ),
        .O(\ENG_RDATA[10] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_36 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[10][7] [1]),
        .I4(\ENG_RADDR_reg[10][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_20 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[29]_i_36_n_0 ),
        .O(\ENG_RDATA[10] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_36 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[10][7] [0]),
        .I4(\ENG_RADDR_reg[10][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_20 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[30]_i_36_n_0 ),
        .O(\ENG_RDATA[10] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_36 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[10][7] [0]),
        .I4(\ENG_RADDR_reg[10][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_21 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[10][6] ),
        .I2(\eng_slv_rdata[31]_i_44_n_0 ),
        .O(\ENG_RDATA[10] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_44 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[10][7] [0]),
        .I4(\ENG_RADDR_reg[10][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__9
       (.I0(\config_reg[23]_i_3__9_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[10] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__9_n_0 ),
        .I5(pattern_lenght_changed_i_2__9_n_0),
        .O(pattern_lenght_changed_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__9
       (.I0(\ENG_WEN_reg[10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__9_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__9 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__9_n_0 ),
        .I2(\ram_addra[0]_i_2__9_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__9_n_0 ),
        .O(\ram_addra[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__9 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__9_n_0 ),
        .I5(\ram_addra[0]_i_4__9_n_0 ),
        .O(\ram_addra[0]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__9 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__9 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__9 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__9_n_0 ),
        .I4(\ram_addra[7]_i_4__9_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__9 
       (.I0(\ram_addra[2]_i_2__9_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__9_n_0 ),
        .I3(\ram_addra[7]_i_4__9_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__9 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__9 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__9_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__9_n_0 ),
        .I4(\ram_addra[7]_i_4__9_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__9 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__9 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__9_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__9_n_0 ),
        .I4(\ram_addra[7]_i_4__9_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__9 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__9 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__9_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__9_n_0 ),
        .I4(\ram_addra[7]_i_4__9_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__9 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__9 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__9_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__9_n_0 ),
        .I4(\ram_addra[7]_i_4__9_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__9 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__9 
       (.I0(\ram_addra[7]_i_2__9_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__9_n_0 ),
        .I4(\ram_addra[7]_i_4__9_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__9 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__9_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__9 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__9_n_0 ),
        .I5(\ram_addra[7]_i_6__9_n_0 ),
        .O(\ram_addra[7]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__9 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__9_n_0 ),
        .I5(\ram_addra[7]_i_8__9_n_0 ),
        .O(\ram_addra[7]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__9 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__9 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__9 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__9 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__9_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__9_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__9_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__9_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__9_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__9_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__9_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__9_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__9
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__9_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__9 
       (.I0(\config_reg[23]_i_4__9_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[10][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__26 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[10] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__9
       (.I0(\ENG_WDATA_reg[10][7] [6]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__9
       (.I0(\ENG_WDATA_reg[10][7] [5]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__9
       (.I0(\ENG_WDATA_reg[10][7] [4]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__9
       (.I0(\ENG_WDATA_reg[10][7] [3]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__9
       (.I0(\ENG_WDATA_reg[10][7] [2]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__9
       (.I0(\ENG_WDATA_reg[10][7] [1]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__9
       (.I0(\ENG_WDATA_reg[10][7] [0]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__9
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [7]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__9
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [6]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__9
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [5]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__9
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [4]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__9
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [3]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__9
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [2]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__9
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [1]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__9
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(\ENG_RADDR_reg[10][7] [0]),
        .I3(\ENG_REN_reg[10] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__9
       (.I0(\ENG_WDATA_reg[10][7] [7]),
        .I1(\ENG_WEN_reg[10] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__12
   (debug_engine_match,
    \ENG_RDATA[11] ,
    engine_clock,
    \ENG_WEN_reg[11] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[11][7] ,
    \ENG_RADDR_reg[11][7] ,
    \ENG_REN_reg[11] ,
    \ENG_RADDR_reg[11][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[11] ;
  input engine_clock;
  input \ENG_WEN_reg[11] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[11][7] ;
  input [7:0]\ENG_RADDR_reg[11][7] ;
  input \ENG_REN_reg[11] ;
  input \ENG_RADDR_reg[11][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[11][6] ;
  wire [7:0]\ENG_RADDR_reg[11][7] ;
  wire [7:0]\ENG_RDATA[11] ;
  wire \ENG_REN_reg[11] ;
  wire [7:0]\ENG_WDATA_reg[11][7] ;
  wire \ENG_WEN_reg[11] ;
  wire FSM_sequential_sm_state_i_1__10_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__10_n_0;
  wire PATTERN_FOUNDED_i_1__10_n_0;
  wire PATTERN_FOUNDED_i_3__10_n_0;
  wire PATTERN_FOUNDED_i_5__10_n_0;
  wire PATTERN_FOUNDED_i_6__10_n_0;
  wire PATTERN_FOUNDED_i_7__10_n_0;
  wire PATTERN_FOUNDED_i_8__10_n_0;
  wire PATTERN_FOUNDED_i_9__10_n_0;
  wire PATTERN_FOUNDED_reg_i_2__10_n_3;
  wire PATTERN_FOUNDED_reg_i_4__10_n_0;
  wire PATTERN_FOUNDED_reg_i_4__10_n_1;
  wire PATTERN_FOUNDED_reg_i_4__10_n_2;
  wire PATTERN_FOUNDED_reg_i_4__10_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__10_n_0 ;
  wire \_ram_addrb[1]_i_1__10_n_0 ;
  wire \_ram_addrb[2]_i_1__10_n_0 ;
  wire \_ram_addrb[3]_i_1__10_n_0 ;
  wire \_ram_addrb[4]_i_1__10_n_0 ;
  wire \_ram_addrb[5]_i_1__10_n_0 ;
  wire \_ram_addrb[5]_i_2__10_n_0 ;
  wire \_ram_addrb[6]_i_1__10_n_0 ;
  wire \_ram_addrb[7]_i_2__10_n_0 ;
  wire \_ram_addrb[7]_i_3__10_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__10_n_0 ;
  wire \back_value[7]_i_1__10_n_0 ;
  wire \back_value[7]_i_3__10_n_0 ;
  wire \back_value[7]_i_4__10_n_0 ;
  wire \back_value[7]_i_5__10_n_0 ;
  wire \back_value[7]_i_6__10_n_0 ;
  wire \back_value[7]_i_7__10_n_0 ;
  wire \back_value[7]_i_8__10_n_0 ;
  wire \back_value[7]_i_9__10_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__10_n_0 ;
  wire \config_reg[0]_i_2__10_n_0 ;
  wire \config_reg[0]_i_3__10_n_0 ;
  wire \config_reg[12]_i_3__10_n_0 ;
  wire \config_reg[15]_i_1__10_n_0 ;
  wire \config_reg[15]_i_3__10_n_0 ;
  wire \config_reg[15]_i_4__10_n_0 ;
  wire \config_reg[1]_i_1__10_n_0 ;
  wire \config_reg[1]_i_2__10_n_0 ;
  wire \config_reg[23]_i_10__10_n_0 ;
  wire \config_reg[23]_i_1__10_n_0 ;
  wire \config_reg[23]_i_3__10_n_0 ;
  wire \config_reg[23]_i_4__10_n_0 ;
  wire \config_reg[23]_i_5__10_n_0 ;
  wire \config_reg[23]_i_6__10_n_0 ;
  wire \config_reg[23]_i_8__10_n_0 ;
  wire \config_reg[23]_i_9__10_n_0 ;
  wire \config_reg[2]_i_1__10_n_0 ;
  wire \config_reg[3]_i_1__10_n_0 ;
  wire \config_reg[4]_i_1__10_n_0 ;
  wire \config_reg[5]_i_1__10_n_0 ;
  wire \config_reg[6]_i_1__10_n_0 ;
  wire \config_reg[7]_i_1__10_n_0 ;
  wire \config_reg[7]_i_2__10_n_0 ;
  wire \config_reg_reg[12]_i_2__10_n_0 ;
  wire \config_reg_reg[12]_i_2__10_n_1 ;
  wire \config_reg_reg[12]_i_2__10_n_2 ;
  wire \config_reg_reg[12]_i_2__10_n_3 ;
  wire \config_reg_reg[16]_i_2__10_n_0 ;
  wire \config_reg_reg[16]_i_2__10_n_1 ;
  wire \config_reg_reg[16]_i_2__10_n_2 ;
  wire \config_reg_reg[16]_i_2__10_n_3 ;
  wire \config_reg_reg[20]_i_2__10_n_0 ;
  wire \config_reg_reg[20]_i_2__10_n_1 ;
  wire \config_reg_reg[20]_i_2__10_n_2 ;
  wire \config_reg_reg[20]_i_2__10_n_3 ;
  wire \config_reg_reg[23]_i_7__10_n_2 ;
  wire \config_reg_reg[23]_i_7__10_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_37_n_0 ;
  wire \eng_slv_rdata[25]_i_37_n_0 ;
  wire \eng_slv_rdata[26]_i_37_n_0 ;
  wire \eng_slv_rdata[27]_i_37_n_0 ;
  wire \eng_slv_rdata[28]_i_37_n_0 ;
  wire \eng_slv_rdata[29]_i_37_n_0 ;
  wire \eng_slv_rdata[30]_i_37_n_0 ;
  wire \eng_slv_rdata[31]_i_46_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__10_n_0;
  wire pattern_lenght_changed_i_2__10_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__10_n_0 ;
  wire \ram_addra[0]_i_2__10_n_0 ;
  wire \ram_addra[0]_i_3__10_n_0 ;
  wire \ram_addra[0]_i_4__10_n_0 ;
  wire \ram_addra[1]_i_1__10_n_0 ;
  wire \ram_addra[2]_i_1__10_n_0 ;
  wire \ram_addra[2]_i_2__10_n_0 ;
  wire \ram_addra[3]_i_1__10_n_0 ;
  wire \ram_addra[3]_i_2__10_n_0 ;
  wire \ram_addra[4]_i_1__10_n_0 ;
  wire \ram_addra[4]_i_2__10_n_0 ;
  wire \ram_addra[5]_i_1__10_n_0 ;
  wire \ram_addra[5]_i_2__10_n_0 ;
  wire \ram_addra[6]_i_1__10_n_0 ;
  wire \ram_addra[6]_i_2__10_n_0 ;
  wire \ram_addra[7]_i_1__10_n_0 ;
  wire \ram_addra[7]_i_2__10_n_0 ;
  wire \ram_addra[7]_i_3__10_n_0 ;
  wire \ram_addra[7]_i_4__10_n_0 ;
  wire \ram_addra[7]_i_5__10_n_0 ;
  wire \ram_addra[7]_i_6__10_n_0 ;
  wire \ram_addra[7]_i_7__10_n_0 ;
  wire \ram_addra[7]_i_8__10_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__10_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__10_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__10_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__10_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__10_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__10_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__10
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__10_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__10_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__10_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__10
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__10_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__10
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__10_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__10
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__10
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__10
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__10
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__10_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__10
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__10
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__10_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__10
       (.CI(PATTERN_FOUNDED_reg_i_4__10_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__10_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__10_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__10_n_0,PATTERN_FOUNDED_i_6__10_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__10
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__10_n_0,PATTERN_FOUNDED_reg_i_4__10_n_1,PATTERN_FOUNDED_reg_i_4__10_n_2,PATTERN_FOUNDED_reg_i_4__10_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__10_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__10_n_0,PATTERN_FOUNDED_i_8__10_n_0,PATTERN_FOUNDED_i_9__10_n_0,PATTERN_FOUNDED_i_10__10_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__10 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__10_n_0 ),
        .O(\_ram_addrb[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__10 
       (.I0(\back_value[7]_i_3__10_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__10 
       (.I0(\back_value[7]_i_3__10_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__10 
       (.I0(\back_value[7]_i_3__10_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__10 
       (.I0(\back_value[7]_i_3__10_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__10 
       (.I0(\back_value[7]_i_3__10_n_0 ),
        .I1(\_ram_addrb[5]_i_2__10_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__10 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__10 
       (.I0(\back_value[7]_i_3__10_n_0 ),
        .I1(\_ram_addrb[7]_i_3__10_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__10 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__10 
       (.I0(\back_value[7]_i_3__10_n_0 ),
        .I1(\_ram_addrb[7]_i_3__10_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__10 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__10_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__10_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__10_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__10_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__10_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__10_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__10_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__10_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__10_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__10 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__10 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__10 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__10 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__10 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__10 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__10 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__10 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__10_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__10 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__10 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__10_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__10 
       (.I0(\back_value[7]_i_4__10_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__10_n_0 ),
        .I4(\back_value[7]_i_6__10_n_0 ),
        .I5(\ram_addra[7]_i_3__10_n_0 ),
        .O(\back_value[7]_i_3__10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__10 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__10 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [3]),
        .I3(\ENG_WEN_reg[11] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__10 
       (.I0(\back_value[7]_i_7__10_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__10_n_0 ),
        .I4(\back_value[7]_i_9__10_n_0 ),
        .I5(\back_value[7]_i_10__10_n_0 ),
        .O(\back_value[7]_i_6__10_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__10 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__10_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__10 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__10_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__10 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__10_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__10 
       (.I0(\config_reg[0]_i_2__10_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__10_n_0 ),
        .I3(\ENG_WEN_reg[11] ),
        .O(\config_reg[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__10 
       (.I0(\ENG_WDATA_reg[11][7] [0]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__10_n_0 ),
        .I4(\config_reg[23]_i_6__10_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__10_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [2]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [3]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [4]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__10 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__10_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [5]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [6]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__10 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__10_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__10_n_0 ),
        .O(\config_reg[15]_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__10 
       (.I0(\ENG_WDATA_reg[11][7] [7]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__10 
       (.I0(\config_reg[15]_i_4__10_n_0 ),
        .I1(\config_reg[23]_i_8__10_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[11] ),
        .O(\config_reg[15]_i_3__10_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__10 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__10_n_0 ),
        .O(\config_reg[15]_i_4__10_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__10 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[11][7] [0]),
        .I2(\ENG_WEN_reg[11] ),
        .I3(\config_reg[23]_i_6__10_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [1]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [2]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [3]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__10 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__10_n_0 ),
        .I2(\config_reg[1]_i_2__10_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__10_n_0 ),
        .I5(\ENG_WEN_reg[11] ),
        .O(\config_reg[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__10 
       (.I0(\ENG_WDATA_reg[11][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [4]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [5]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [6]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__10 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__10 
       (.I0(\config_reg[23]_i_3__10_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[11] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__10_n_0 ),
        .I5(\config_reg[23]_i_5__10_n_0 ),
        .O(\config_reg[23]_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__10 
       (.I0(\ENG_WDATA_reg[11][7] [7]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__10 
       (.I0(\config_reg[23]_i_8__10_n_0 ),
        .I1(\config_reg[23]_i_9__10_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__10 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[11] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__10 
       (.I0(\ENG_WEN_reg[11] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__10_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__10 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__10 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__10_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__10_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__10 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__10 
       (.I0(\config_reg[23]_i_4__10_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__10 
       (.I0(\ENG_WDATA_reg[11][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [0]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__10 
       (.I0(\ENG_WDATA_reg[11][7] [1]),
        .I1(\config_reg[23]_i_6__10_n_0 ),
        .I2(\ENG_WEN_reg[11] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__10_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__10 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__10_n_0 ,\config_reg_reg[12]_i_2__10_n_1 ,\config_reg_reg[12]_i_2__10_n_2 ,\config_reg_reg[12]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__10_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__10 
       (.CI(\config_reg_reg[12]_i_2__10_n_0 ),
        .CO({\config_reg_reg[16]_i_2__10_n_0 ,\config_reg_reg[16]_i_2__10_n_1 ,\config_reg_reg[16]_i_2__10_n_2 ,\config_reg_reg[16]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__10_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__10 
       (.CI(\config_reg_reg[16]_i_2__10_n_0 ),
        .CO({\config_reg_reg[20]_i_2__10_n_0 ,\config_reg_reg[20]_i_2__10_n_1 ,\config_reg_reg[20]_i_2__10_n_2 ,\config_reg_reg[20]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__10_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__10 
       (.CI(\config_reg_reg[20]_i_2__10_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__10_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__10_n_2 ,\config_reg_reg[23]_i_7__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__10_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__10_n_0 ),
        .D(\config_reg[2]_i_1__10_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__10_n_0 ),
        .D(\config_reg[3]_i_1__10_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__10_n_0 ),
        .D(\config_reg[4]_i_1__10_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__10_n_0 ),
        .D(\config_reg[5]_i_1__10_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__10_n_0 ),
        .D(\config_reg[6]_i_1__10_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__10_n_0 ),
        .D(\config_reg[7]_i_2__10_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__10_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_21 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[24]_i_37_n_0 ),
        .O(\ENG_RDATA[11] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_37 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[11][7] [0]),
        .I4(\ENG_RADDR_reg[11][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_21 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[25]_i_37_n_0 ),
        .O(\ENG_RDATA[11] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_37 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[11][7] [0]),
        .I4(\ENG_RADDR_reg[11][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_21 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[26]_i_37_n_0 ),
        .O(\ENG_RDATA[11] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_37 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[11][7] [0]),
        .I4(\ENG_RADDR_reg[11][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_21 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[27]_i_37_n_0 ),
        .O(\ENG_RDATA[11] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_37 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[11][7] [0]),
        .I4(\ENG_RADDR_reg[11][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_21 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[28]_i_37_n_0 ),
        .O(\ENG_RDATA[11] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_37 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[11][7] [1]),
        .I4(\ENG_RADDR_reg[11][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_21 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[29]_i_37_n_0 ),
        .O(\ENG_RDATA[11] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_37 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[11][7] [0]),
        .I4(\ENG_RADDR_reg[11][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_21 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[30]_i_37_n_0 ),
        .O(\ENG_RDATA[11] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_37 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[11][7] [0]),
        .I4(\ENG_RADDR_reg[11][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_22 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[11][6] ),
        .I2(\eng_slv_rdata[31]_i_46_n_0 ),
        .O(\ENG_RDATA[11] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_46 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[11][7] [0]),
        .I4(\ENG_RADDR_reg[11][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__10
       (.I0(\config_reg[23]_i_3__10_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[11] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__10_n_0 ),
        .I5(pattern_lenght_changed_i_2__10_n_0),
        .O(pattern_lenght_changed_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__10
       (.I0(\ENG_WEN_reg[11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__10_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__10 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__10_n_0 ),
        .I2(\ram_addra[0]_i_2__10_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__10_n_0 ),
        .O(\ram_addra[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__10 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__10_n_0 ),
        .I5(\ram_addra[0]_i_4__10_n_0 ),
        .O(\ram_addra[0]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__10 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__10 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__10 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__10_n_0 ),
        .I4(\ram_addra[7]_i_4__10_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__10 
       (.I0(\ram_addra[2]_i_2__10_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__10_n_0 ),
        .I3(\ram_addra[7]_i_4__10_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__10 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__10 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__10_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__10_n_0 ),
        .I4(\ram_addra[7]_i_4__10_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__10 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__10 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__10_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__10_n_0 ),
        .I4(\ram_addra[7]_i_4__10_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__10 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__10 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__10_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__10_n_0 ),
        .I4(\ram_addra[7]_i_4__10_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__10 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__10 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__10_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__10_n_0 ),
        .I4(\ram_addra[7]_i_4__10_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__10 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__10 
       (.I0(\ram_addra[7]_i_2__10_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__10_n_0 ),
        .I4(\ram_addra[7]_i_4__10_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__10 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__10_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__10 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__10_n_0 ),
        .I5(\ram_addra[7]_i_6__10_n_0 ),
        .O(\ram_addra[7]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__10 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__10_n_0 ),
        .I5(\ram_addra[7]_i_8__10_n_0 ),
        .O(\ram_addra[7]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__10 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__10 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__10 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__10 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__10_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__10_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__10_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__10_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__10_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__10_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__10_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__10_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__10
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__10_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__10 
       (.I0(\config_reg[23]_i_4__10_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[11][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__27 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[11] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__10
       (.I0(\ENG_WDATA_reg[11][7] [6]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__10
       (.I0(\ENG_WDATA_reg[11][7] [5]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__10
       (.I0(\ENG_WDATA_reg[11][7] [4]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__10
       (.I0(\ENG_WDATA_reg[11][7] [3]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__10
       (.I0(\ENG_WDATA_reg[11][7] [2]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__10
       (.I0(\ENG_WDATA_reg[11][7] [1]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__10
       (.I0(\ENG_WDATA_reg[11][7] [0]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__10
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [7]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__10
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [6]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__10
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [5]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__10
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [4]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__10
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [3]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__10
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [2]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__10
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [1]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__10
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(\ENG_RADDR_reg[11][7] [0]),
        .I3(\ENG_REN_reg[11] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__10
       (.I0(\ENG_WDATA_reg[11][7] [7]),
        .I1(\ENG_WEN_reg[11] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__13
   (debug_engine_match,
    \ENG_RDATA[12] ,
    engine_clock,
    \ENG_WEN_reg[12] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[12][7] ,
    \ENG_RADDR_reg[12][7] ,
    \ENG_REN_reg[12] ,
    \ENG_RADDR_reg[12][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[12] ;
  input engine_clock;
  input \ENG_WEN_reg[12] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[12][7] ;
  input [7:0]\ENG_RADDR_reg[12][7] ;
  input \ENG_REN_reg[12] ;
  input \ENG_RADDR_reg[12][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[12][6] ;
  wire [7:0]\ENG_RADDR_reg[12][7] ;
  wire [7:0]\ENG_RDATA[12] ;
  wire \ENG_REN_reg[12] ;
  wire [7:0]\ENG_WDATA_reg[12][7] ;
  wire \ENG_WEN_reg[12] ;
  wire FSM_sequential_sm_state_i_1__11_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__11_n_0;
  wire PATTERN_FOUNDED_i_1__11_n_0;
  wire PATTERN_FOUNDED_i_3__11_n_0;
  wire PATTERN_FOUNDED_i_5__11_n_0;
  wire PATTERN_FOUNDED_i_6__11_n_0;
  wire PATTERN_FOUNDED_i_7__11_n_0;
  wire PATTERN_FOUNDED_i_8__11_n_0;
  wire PATTERN_FOUNDED_i_9__11_n_0;
  wire PATTERN_FOUNDED_reg_i_2__11_n_3;
  wire PATTERN_FOUNDED_reg_i_4__11_n_0;
  wire PATTERN_FOUNDED_reg_i_4__11_n_1;
  wire PATTERN_FOUNDED_reg_i_4__11_n_2;
  wire PATTERN_FOUNDED_reg_i_4__11_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__11_n_0 ;
  wire \_ram_addrb[1]_i_1__11_n_0 ;
  wire \_ram_addrb[2]_i_1__11_n_0 ;
  wire \_ram_addrb[3]_i_1__11_n_0 ;
  wire \_ram_addrb[4]_i_1__11_n_0 ;
  wire \_ram_addrb[5]_i_1__11_n_0 ;
  wire \_ram_addrb[5]_i_2__11_n_0 ;
  wire \_ram_addrb[6]_i_1__11_n_0 ;
  wire \_ram_addrb[7]_i_2__11_n_0 ;
  wire \_ram_addrb[7]_i_3__11_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__11_n_0 ;
  wire \back_value[7]_i_1__11_n_0 ;
  wire \back_value[7]_i_3__11_n_0 ;
  wire \back_value[7]_i_4__11_n_0 ;
  wire \back_value[7]_i_5__11_n_0 ;
  wire \back_value[7]_i_6__11_n_0 ;
  wire \back_value[7]_i_7__11_n_0 ;
  wire \back_value[7]_i_8__11_n_0 ;
  wire \back_value[7]_i_9__11_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__11_n_0 ;
  wire \config_reg[0]_i_2__11_n_0 ;
  wire \config_reg[0]_i_3__11_n_0 ;
  wire \config_reg[12]_i_3__11_n_0 ;
  wire \config_reg[15]_i_1__11_n_0 ;
  wire \config_reg[15]_i_3__11_n_0 ;
  wire \config_reg[15]_i_4__11_n_0 ;
  wire \config_reg[1]_i_1__11_n_0 ;
  wire \config_reg[1]_i_2__11_n_0 ;
  wire \config_reg[23]_i_10__11_n_0 ;
  wire \config_reg[23]_i_1__11_n_0 ;
  wire \config_reg[23]_i_3__11_n_0 ;
  wire \config_reg[23]_i_4__11_n_0 ;
  wire \config_reg[23]_i_5__11_n_0 ;
  wire \config_reg[23]_i_6__11_n_0 ;
  wire \config_reg[23]_i_8__11_n_0 ;
  wire \config_reg[23]_i_9__11_n_0 ;
  wire \config_reg[2]_i_1__11_n_0 ;
  wire \config_reg[3]_i_1__11_n_0 ;
  wire \config_reg[4]_i_1__11_n_0 ;
  wire \config_reg[5]_i_1__11_n_0 ;
  wire \config_reg[6]_i_1__11_n_0 ;
  wire \config_reg[7]_i_1__11_n_0 ;
  wire \config_reg[7]_i_2__11_n_0 ;
  wire \config_reg_reg[12]_i_2__11_n_0 ;
  wire \config_reg_reg[12]_i_2__11_n_1 ;
  wire \config_reg_reg[12]_i_2__11_n_2 ;
  wire \config_reg_reg[12]_i_2__11_n_3 ;
  wire \config_reg_reg[16]_i_2__11_n_0 ;
  wire \config_reg_reg[16]_i_2__11_n_1 ;
  wire \config_reg_reg[16]_i_2__11_n_2 ;
  wire \config_reg_reg[16]_i_2__11_n_3 ;
  wire \config_reg_reg[20]_i_2__11_n_0 ;
  wire \config_reg_reg[20]_i_2__11_n_1 ;
  wire \config_reg_reg[20]_i_2__11_n_2 ;
  wire \config_reg_reg[20]_i_2__11_n_3 ;
  wire \config_reg_reg[23]_i_7__11_n_2 ;
  wire \config_reg_reg[23]_i_7__11_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_30_n_0 ;
  wire \eng_slv_rdata[25]_i_30_n_0 ;
  wire \eng_slv_rdata[26]_i_30_n_0 ;
  wire \eng_slv_rdata[27]_i_30_n_0 ;
  wire \eng_slv_rdata[28]_i_30_n_0 ;
  wire \eng_slv_rdata[29]_i_30_n_0 ;
  wire \eng_slv_rdata[30]_i_30_n_0 ;
  wire \eng_slv_rdata[31]_i_32_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__11_n_0;
  wire pattern_lenght_changed_i_2__11_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__11_n_0 ;
  wire \ram_addra[0]_i_2__11_n_0 ;
  wire \ram_addra[0]_i_3__11_n_0 ;
  wire \ram_addra[0]_i_4__11_n_0 ;
  wire \ram_addra[1]_i_1__11_n_0 ;
  wire \ram_addra[2]_i_1__11_n_0 ;
  wire \ram_addra[2]_i_2__11_n_0 ;
  wire \ram_addra[3]_i_1__11_n_0 ;
  wire \ram_addra[3]_i_2__11_n_0 ;
  wire \ram_addra[4]_i_1__11_n_0 ;
  wire \ram_addra[4]_i_2__11_n_0 ;
  wire \ram_addra[5]_i_1__11_n_0 ;
  wire \ram_addra[5]_i_2__11_n_0 ;
  wire \ram_addra[6]_i_1__11_n_0 ;
  wire \ram_addra[6]_i_2__11_n_0 ;
  wire \ram_addra[7]_i_1__11_n_0 ;
  wire \ram_addra[7]_i_2__11_n_0 ;
  wire \ram_addra[7]_i_3__11_n_0 ;
  wire \ram_addra[7]_i_4__11_n_0 ;
  wire \ram_addra[7]_i_5__11_n_0 ;
  wire \ram_addra[7]_i_6__11_n_0 ;
  wire \ram_addra[7]_i_7__11_n_0 ;
  wire \ram_addra[7]_i_8__11_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__11_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__11_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__11_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__11_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__11_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__11_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__11
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__11_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__11_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__11_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__11
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__11_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__11
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__11_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__11
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__11
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__11_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__11
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__11_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__11
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__11_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__11
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__11
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__11_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__11
       (.CI(PATTERN_FOUNDED_reg_i_4__11_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__11_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__11_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__11_n_0,PATTERN_FOUNDED_i_6__11_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__11
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__11_n_0,PATTERN_FOUNDED_reg_i_4__11_n_1,PATTERN_FOUNDED_reg_i_4__11_n_2,PATTERN_FOUNDED_reg_i_4__11_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__11_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__11_n_0,PATTERN_FOUNDED_i_8__11_n_0,PATTERN_FOUNDED_i_9__11_n_0,PATTERN_FOUNDED_i_10__11_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__11 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__11_n_0 ),
        .O(\_ram_addrb[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__11 
       (.I0(\back_value[7]_i_3__11_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__11 
       (.I0(\back_value[7]_i_3__11_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__11 
       (.I0(\back_value[7]_i_3__11_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__11 
       (.I0(\back_value[7]_i_3__11_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__11 
       (.I0(\back_value[7]_i_3__11_n_0 ),
        .I1(\_ram_addrb[5]_i_2__11_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__11 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__11 
       (.I0(\back_value[7]_i_3__11_n_0 ),
        .I1(\_ram_addrb[7]_i_3__11_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__11 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__11 
       (.I0(\back_value[7]_i_3__11_n_0 ),
        .I1(\_ram_addrb[7]_i_3__11_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__11 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__11_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__11_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__11_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__11_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__11_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__11_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__11_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__11_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__11_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__11 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__11 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__11 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__11 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__11 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__11 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__11 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__11 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__11_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__11 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__11 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__11_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__11 
       (.I0(\back_value[7]_i_4__11_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__11_n_0 ),
        .I4(\back_value[7]_i_6__11_n_0 ),
        .I5(\ram_addra[7]_i_3__11_n_0 ),
        .O(\back_value[7]_i_3__11_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__11 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__11 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [3]),
        .I3(\ENG_WEN_reg[12] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__11 
       (.I0(\back_value[7]_i_7__11_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__11_n_0 ),
        .I4(\back_value[7]_i_9__11_n_0 ),
        .I5(\back_value[7]_i_10__11_n_0 ),
        .O(\back_value[7]_i_6__11_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__11 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__11_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__11 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__11_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__11 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__11_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__11 
       (.I0(\config_reg[0]_i_2__11_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__11_n_0 ),
        .I3(\ENG_WEN_reg[12] ),
        .O(\config_reg[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__11 
       (.I0(\ENG_WDATA_reg[12][7] [0]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__11_n_0 ),
        .I4(\config_reg[23]_i_6__11_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__11_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [2]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [3]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [4]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__11 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__11_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [5]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [6]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__11 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__11_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__11_n_0 ),
        .O(\config_reg[15]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__11 
       (.I0(\ENG_WDATA_reg[12][7] [7]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__11 
       (.I0(\config_reg[15]_i_4__11_n_0 ),
        .I1(\config_reg[23]_i_8__11_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[12] ),
        .O(\config_reg[15]_i_3__11_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__11 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__11_n_0 ),
        .O(\config_reg[15]_i_4__11_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__11 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[12][7] [0]),
        .I2(\ENG_WEN_reg[12] ),
        .I3(\config_reg[23]_i_6__11_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [1]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [2]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [3]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__11 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__11_n_0 ),
        .I2(\config_reg[1]_i_2__11_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__11_n_0 ),
        .I5(\ENG_WEN_reg[12] ),
        .O(\config_reg[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__11 
       (.I0(\ENG_WDATA_reg[12][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [4]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [5]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [6]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__11 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__11 
       (.I0(\config_reg[23]_i_3__11_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[12] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__11_n_0 ),
        .I5(\config_reg[23]_i_5__11_n_0 ),
        .O(\config_reg[23]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__11 
       (.I0(\ENG_WDATA_reg[12][7] [7]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__11 
       (.I0(\config_reg[23]_i_8__11_n_0 ),
        .I1(\config_reg[23]_i_9__11_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__11 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[12] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__11 
       (.I0(\ENG_WEN_reg[12] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__11_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__11 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__11 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__11_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__11_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__11 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__11 
       (.I0(\config_reg[23]_i_4__11_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__11 
       (.I0(\ENG_WDATA_reg[12][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [0]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__11 
       (.I0(\ENG_WDATA_reg[12][7] [1]),
        .I1(\config_reg[23]_i_6__11_n_0 ),
        .I2(\ENG_WEN_reg[12] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__11_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__11 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__11_n_0 ,\config_reg_reg[12]_i_2__11_n_1 ,\config_reg_reg[12]_i_2__11_n_2 ,\config_reg_reg[12]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__11_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__11 
       (.CI(\config_reg_reg[12]_i_2__11_n_0 ),
        .CO({\config_reg_reg[16]_i_2__11_n_0 ,\config_reg_reg[16]_i_2__11_n_1 ,\config_reg_reg[16]_i_2__11_n_2 ,\config_reg_reg[16]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__11_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__11 
       (.CI(\config_reg_reg[16]_i_2__11_n_0 ),
        .CO({\config_reg_reg[20]_i_2__11_n_0 ,\config_reg_reg[20]_i_2__11_n_1 ,\config_reg_reg[20]_i_2__11_n_2 ,\config_reg_reg[20]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__11_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__11 
       (.CI(\config_reg_reg[20]_i_2__11_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__11_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__11_n_2 ,\config_reg_reg[23]_i_7__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__11_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__11_n_0 ),
        .D(\config_reg[2]_i_1__11_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__11_n_0 ),
        .D(\config_reg[3]_i_1__11_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__11_n_0 ),
        .D(\config_reg[4]_i_1__11_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__11_n_0 ),
        .D(\config_reg[5]_i_1__11_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__11_n_0 ),
        .D(\config_reg[6]_i_1__11_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__11_n_0 ),
        .D(\config_reg[7]_i_2__11_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__11_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_14 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[24]_i_30_n_0 ),
        .O(\ENG_RDATA[12] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_30 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[12][7] [0]),
        .I4(\ENG_RADDR_reg[12][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_14 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[25]_i_30_n_0 ),
        .O(\ENG_RDATA[12] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_30 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[12][7] [0]),
        .I4(\ENG_RADDR_reg[12][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_14 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[26]_i_30_n_0 ),
        .O(\ENG_RDATA[12] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_30 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[12][7] [0]),
        .I4(\ENG_RADDR_reg[12][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_14 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[27]_i_30_n_0 ),
        .O(\ENG_RDATA[12] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_30 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[12][7] [0]),
        .I4(\ENG_RADDR_reg[12][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_14 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[28]_i_30_n_0 ),
        .O(\ENG_RDATA[12] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_30 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[12][7] [1]),
        .I4(\ENG_RADDR_reg[12][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_14 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[29]_i_30_n_0 ),
        .O(\ENG_RDATA[12] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_30 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[12][7] [0]),
        .I4(\ENG_RADDR_reg[12][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_14 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[30]_i_30_n_0 ),
        .O(\ENG_RDATA[12] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_30 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[12][7] [0]),
        .I4(\ENG_RADDR_reg[12][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_15 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[12][6] ),
        .I2(\eng_slv_rdata[31]_i_32_n_0 ),
        .O(\ENG_RDATA[12] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_32 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[12][7] [0]),
        .I4(\ENG_RADDR_reg[12][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__11
       (.I0(\config_reg[23]_i_3__11_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[12] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__11_n_0 ),
        .I5(pattern_lenght_changed_i_2__11_n_0),
        .O(pattern_lenght_changed_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__11
       (.I0(\ENG_WEN_reg[12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__11_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__11 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__11_n_0 ),
        .I2(\ram_addra[0]_i_2__11_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__11_n_0 ),
        .O(\ram_addra[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__11 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__11_n_0 ),
        .I5(\ram_addra[0]_i_4__11_n_0 ),
        .O(\ram_addra[0]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__11 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__11 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__11 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__11_n_0 ),
        .I4(\ram_addra[7]_i_4__11_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__11 
       (.I0(\ram_addra[2]_i_2__11_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__11_n_0 ),
        .I3(\ram_addra[7]_i_4__11_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__11 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__11 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__11_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__11_n_0 ),
        .I4(\ram_addra[7]_i_4__11_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__11 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__11 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__11_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__11_n_0 ),
        .I4(\ram_addra[7]_i_4__11_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__11 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__11 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__11_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__11_n_0 ),
        .I4(\ram_addra[7]_i_4__11_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__11 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__11 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__11_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__11_n_0 ),
        .I4(\ram_addra[7]_i_4__11_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__11 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__11 
       (.I0(\ram_addra[7]_i_2__11_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__11_n_0 ),
        .I4(\ram_addra[7]_i_4__11_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__11 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__11_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__11 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__11_n_0 ),
        .I5(\ram_addra[7]_i_6__11_n_0 ),
        .O(\ram_addra[7]_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__11 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__11_n_0 ),
        .I5(\ram_addra[7]_i_8__11_n_0 ),
        .O(\ram_addra[7]_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__11 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__11 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__11 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__11 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__11_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__11_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__11_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__11_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__11_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__11_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__11_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__11_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__11
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__11_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__11 
       (.I0(\config_reg[23]_i_4__11_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[12][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__28 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[12] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__11
       (.I0(\ENG_WDATA_reg[12][7] [6]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__11
       (.I0(\ENG_WDATA_reg[12][7] [5]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__11
       (.I0(\ENG_WDATA_reg[12][7] [4]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__11
       (.I0(\ENG_WDATA_reg[12][7] [3]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__11
       (.I0(\ENG_WDATA_reg[12][7] [2]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__11
       (.I0(\ENG_WDATA_reg[12][7] [1]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__11
       (.I0(\ENG_WDATA_reg[12][7] [0]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__11
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [7]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__11
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [6]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__11
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [5]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__11
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [4]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__11
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [3]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__11
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [2]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__11
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [1]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__11
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(\ENG_RADDR_reg[12][7] [0]),
        .I3(\ENG_REN_reg[12] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__11
       (.I0(\ENG_WDATA_reg[12][7] [7]),
        .I1(\ENG_WEN_reg[12] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__14
   (debug_engine_match,
    \ENG_RDATA[13] ,
    engine_clock,
    \ENG_WEN_reg[13] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[13][7] ,
    \ENG_RADDR_reg[13][7] ,
    \ENG_REN_reg[13] ,
    \ENG_RADDR_reg[13][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[13] ;
  input engine_clock;
  input \ENG_WEN_reg[13] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[13][7] ;
  input [7:0]\ENG_RADDR_reg[13][7] ;
  input \ENG_REN_reg[13] ;
  input \ENG_RADDR_reg[13][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[13][6] ;
  wire [7:0]\ENG_RADDR_reg[13][7] ;
  wire [7:0]\ENG_RDATA[13] ;
  wire \ENG_REN_reg[13] ;
  wire [7:0]\ENG_WDATA_reg[13][7] ;
  wire \ENG_WEN_reg[13] ;
  wire FSM_sequential_sm_state_i_1__12_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__12_n_0;
  wire PATTERN_FOUNDED_i_1__12_n_0;
  wire PATTERN_FOUNDED_i_3__12_n_0;
  wire PATTERN_FOUNDED_i_5__12_n_0;
  wire PATTERN_FOUNDED_i_6__12_n_0;
  wire PATTERN_FOUNDED_i_7__12_n_0;
  wire PATTERN_FOUNDED_i_8__12_n_0;
  wire PATTERN_FOUNDED_i_9__12_n_0;
  wire PATTERN_FOUNDED_reg_i_2__12_n_3;
  wire PATTERN_FOUNDED_reg_i_4__12_n_0;
  wire PATTERN_FOUNDED_reg_i_4__12_n_1;
  wire PATTERN_FOUNDED_reg_i_4__12_n_2;
  wire PATTERN_FOUNDED_reg_i_4__12_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__12_n_0 ;
  wire \_ram_addrb[1]_i_1__12_n_0 ;
  wire \_ram_addrb[2]_i_1__12_n_0 ;
  wire \_ram_addrb[3]_i_1__12_n_0 ;
  wire \_ram_addrb[4]_i_1__12_n_0 ;
  wire \_ram_addrb[5]_i_1__12_n_0 ;
  wire \_ram_addrb[5]_i_2__12_n_0 ;
  wire \_ram_addrb[6]_i_1__12_n_0 ;
  wire \_ram_addrb[7]_i_2__12_n_0 ;
  wire \_ram_addrb[7]_i_3__12_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__12_n_0 ;
  wire \back_value[7]_i_1__12_n_0 ;
  wire \back_value[7]_i_3__12_n_0 ;
  wire \back_value[7]_i_4__12_n_0 ;
  wire \back_value[7]_i_5__12_n_0 ;
  wire \back_value[7]_i_6__12_n_0 ;
  wire \back_value[7]_i_7__12_n_0 ;
  wire \back_value[7]_i_8__12_n_0 ;
  wire \back_value[7]_i_9__12_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__12_n_0 ;
  wire \config_reg[0]_i_2__12_n_0 ;
  wire \config_reg[0]_i_3__12_n_0 ;
  wire \config_reg[12]_i_3__12_n_0 ;
  wire \config_reg[15]_i_1__12_n_0 ;
  wire \config_reg[15]_i_3__12_n_0 ;
  wire \config_reg[15]_i_4__12_n_0 ;
  wire \config_reg[1]_i_1__12_n_0 ;
  wire \config_reg[1]_i_2__12_n_0 ;
  wire \config_reg[23]_i_10__12_n_0 ;
  wire \config_reg[23]_i_1__12_n_0 ;
  wire \config_reg[23]_i_3__12_n_0 ;
  wire \config_reg[23]_i_4__12_n_0 ;
  wire \config_reg[23]_i_5__12_n_0 ;
  wire \config_reg[23]_i_6__12_n_0 ;
  wire \config_reg[23]_i_8__12_n_0 ;
  wire \config_reg[23]_i_9__12_n_0 ;
  wire \config_reg[2]_i_1__12_n_0 ;
  wire \config_reg[3]_i_1__12_n_0 ;
  wire \config_reg[4]_i_1__12_n_0 ;
  wire \config_reg[5]_i_1__12_n_0 ;
  wire \config_reg[6]_i_1__12_n_0 ;
  wire \config_reg[7]_i_1__12_n_0 ;
  wire \config_reg[7]_i_2__12_n_0 ;
  wire \config_reg_reg[12]_i_2__12_n_0 ;
  wire \config_reg_reg[12]_i_2__12_n_1 ;
  wire \config_reg_reg[12]_i_2__12_n_2 ;
  wire \config_reg_reg[12]_i_2__12_n_3 ;
  wire \config_reg_reg[16]_i_2__12_n_0 ;
  wire \config_reg_reg[16]_i_2__12_n_1 ;
  wire \config_reg_reg[16]_i_2__12_n_2 ;
  wire \config_reg_reg[16]_i_2__12_n_3 ;
  wire \config_reg_reg[20]_i_2__12_n_0 ;
  wire \config_reg_reg[20]_i_2__12_n_1 ;
  wire \config_reg_reg[20]_i_2__12_n_2 ;
  wire \config_reg_reg[20]_i_2__12_n_3 ;
  wire \config_reg_reg[23]_i_7__12_n_2 ;
  wire \config_reg_reg[23]_i_7__12_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_31_n_0 ;
  wire \eng_slv_rdata[25]_i_31_n_0 ;
  wire \eng_slv_rdata[26]_i_31_n_0 ;
  wire \eng_slv_rdata[27]_i_31_n_0 ;
  wire \eng_slv_rdata[28]_i_31_n_0 ;
  wire \eng_slv_rdata[29]_i_31_n_0 ;
  wire \eng_slv_rdata[30]_i_31_n_0 ;
  wire \eng_slv_rdata[31]_i_34_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__12_n_0;
  wire pattern_lenght_changed_i_2__12_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__12_n_0 ;
  wire \ram_addra[0]_i_2__12_n_0 ;
  wire \ram_addra[0]_i_3__12_n_0 ;
  wire \ram_addra[0]_i_4__12_n_0 ;
  wire \ram_addra[1]_i_1__12_n_0 ;
  wire \ram_addra[2]_i_1__12_n_0 ;
  wire \ram_addra[2]_i_2__12_n_0 ;
  wire \ram_addra[3]_i_1__12_n_0 ;
  wire \ram_addra[3]_i_2__12_n_0 ;
  wire \ram_addra[4]_i_1__12_n_0 ;
  wire \ram_addra[4]_i_2__12_n_0 ;
  wire \ram_addra[5]_i_1__12_n_0 ;
  wire \ram_addra[5]_i_2__12_n_0 ;
  wire \ram_addra[6]_i_1__12_n_0 ;
  wire \ram_addra[6]_i_2__12_n_0 ;
  wire \ram_addra[7]_i_1__12_n_0 ;
  wire \ram_addra[7]_i_2__12_n_0 ;
  wire \ram_addra[7]_i_3__12_n_0 ;
  wire \ram_addra[7]_i_4__12_n_0 ;
  wire \ram_addra[7]_i_5__12_n_0 ;
  wire \ram_addra[7]_i_6__12_n_0 ;
  wire \ram_addra[7]_i_7__12_n_0 ;
  wire \ram_addra[7]_i_8__12_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__12_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__12_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__12_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__12_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__12_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__12_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__12
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__12_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__12_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__12_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__12
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__12_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__12
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__12_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__12
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__12
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__12_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__12
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__12_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__12
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__12_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__12
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__12
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__12_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__12
       (.CI(PATTERN_FOUNDED_reg_i_4__12_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__12_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__12_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__12_n_0,PATTERN_FOUNDED_i_6__12_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__12
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__12_n_0,PATTERN_FOUNDED_reg_i_4__12_n_1,PATTERN_FOUNDED_reg_i_4__12_n_2,PATTERN_FOUNDED_reg_i_4__12_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__12_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__12_n_0,PATTERN_FOUNDED_i_8__12_n_0,PATTERN_FOUNDED_i_9__12_n_0,PATTERN_FOUNDED_i_10__12_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__12 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__12_n_0 ),
        .O(\_ram_addrb[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__12 
       (.I0(\back_value[7]_i_3__12_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__12 
       (.I0(\back_value[7]_i_3__12_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__12 
       (.I0(\back_value[7]_i_3__12_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__12 
       (.I0(\back_value[7]_i_3__12_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__12 
       (.I0(\back_value[7]_i_3__12_n_0 ),
        .I1(\_ram_addrb[5]_i_2__12_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__12 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__12 
       (.I0(\back_value[7]_i_3__12_n_0 ),
        .I1(\_ram_addrb[7]_i_3__12_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__12 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__12 
       (.I0(\back_value[7]_i_3__12_n_0 ),
        .I1(\_ram_addrb[7]_i_3__12_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__12 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__12_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__12_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__12_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__12_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__12_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__12_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__12_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__12_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__12_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__12 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__12 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__12 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__12 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__12 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__12 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__12 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__12 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__12_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__12 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__12 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__12_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__12 
       (.I0(\back_value[7]_i_4__12_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__12_n_0 ),
        .I4(\back_value[7]_i_6__12_n_0 ),
        .I5(\ram_addra[7]_i_3__12_n_0 ),
        .O(\back_value[7]_i_3__12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__12 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__12 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [3]),
        .I3(\ENG_WEN_reg[13] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__12 
       (.I0(\back_value[7]_i_7__12_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__12_n_0 ),
        .I4(\back_value[7]_i_9__12_n_0 ),
        .I5(\back_value[7]_i_10__12_n_0 ),
        .O(\back_value[7]_i_6__12_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__12 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__12_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__12 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__12_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__12 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__12_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__12 
       (.I0(\config_reg[0]_i_2__12_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__12_n_0 ),
        .I3(\ENG_WEN_reg[13] ),
        .O(\config_reg[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__12 
       (.I0(\ENG_WDATA_reg[13][7] [0]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__12_n_0 ),
        .I4(\config_reg[23]_i_6__12_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__12 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__12_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [2]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [3]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [4]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__12 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__12_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [5]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [6]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__12 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__12_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__12_n_0 ),
        .O(\config_reg[15]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__12 
       (.I0(\ENG_WDATA_reg[13][7] [7]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__12 
       (.I0(\config_reg[15]_i_4__12_n_0 ),
        .I1(\config_reg[23]_i_8__12_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[13] ),
        .O(\config_reg[15]_i_3__12_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__12 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__12_n_0 ),
        .O(\config_reg[15]_i_4__12_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__12 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[13][7] [0]),
        .I2(\ENG_WEN_reg[13] ),
        .I3(\config_reg[23]_i_6__12_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [1]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [2]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [3]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__12 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__12_n_0 ),
        .I2(\config_reg[1]_i_2__12_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__12_n_0 ),
        .I5(\ENG_WEN_reg[13] ),
        .O(\config_reg[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__12 
       (.I0(\ENG_WDATA_reg[13][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [4]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [5]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [6]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__12 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__12 
       (.I0(\config_reg[23]_i_3__12_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[13] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__12_n_0 ),
        .I5(\config_reg[23]_i_5__12_n_0 ),
        .O(\config_reg[23]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__12 
       (.I0(\ENG_WDATA_reg[13][7] [7]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__12 
       (.I0(\config_reg[23]_i_8__12_n_0 ),
        .I1(\config_reg[23]_i_9__12_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__12 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[13] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__12 
       (.I0(\ENG_WEN_reg[13] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__12_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__12 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__12 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__12_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__12_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__12 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__12 
       (.I0(\config_reg[23]_i_4__12_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__12 
       (.I0(\ENG_WDATA_reg[13][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [0]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__12 
       (.I0(\ENG_WDATA_reg[13][7] [1]),
        .I1(\config_reg[23]_i_6__12_n_0 ),
        .I2(\ENG_WEN_reg[13] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__12_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__12 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__12_n_0 ,\config_reg_reg[12]_i_2__12_n_1 ,\config_reg_reg[12]_i_2__12_n_2 ,\config_reg_reg[12]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__12_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__12 
       (.CI(\config_reg_reg[12]_i_2__12_n_0 ),
        .CO({\config_reg_reg[16]_i_2__12_n_0 ,\config_reg_reg[16]_i_2__12_n_1 ,\config_reg_reg[16]_i_2__12_n_2 ,\config_reg_reg[16]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__12_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__12 
       (.CI(\config_reg_reg[16]_i_2__12_n_0 ),
        .CO({\config_reg_reg[20]_i_2__12_n_0 ,\config_reg_reg[20]_i_2__12_n_1 ,\config_reg_reg[20]_i_2__12_n_2 ,\config_reg_reg[20]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__12_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__12 
       (.CI(\config_reg_reg[20]_i_2__12_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__12_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__12_n_2 ,\config_reg_reg[23]_i_7__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__12_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__12_n_0 ),
        .D(\config_reg[2]_i_1__12_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__12_n_0 ),
        .D(\config_reg[3]_i_1__12_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__12_n_0 ),
        .D(\config_reg[4]_i_1__12_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__12_n_0 ),
        .D(\config_reg[5]_i_1__12_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__12_n_0 ),
        .D(\config_reg[6]_i_1__12_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__12_n_0 ),
        .D(\config_reg[7]_i_2__12_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__12_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_15 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[24]_i_31_n_0 ),
        .O(\ENG_RDATA[13] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_31 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(\ENG_RADDR_reg[13][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_15 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[25]_i_31_n_0 ),
        .O(\ENG_RDATA[13] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_31 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(\ENG_RADDR_reg[13][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_15 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[26]_i_31_n_0 ),
        .O(\ENG_RDATA[13] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_31 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(\ENG_RADDR_reg[13][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_15 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[27]_i_31_n_0 ),
        .O(\ENG_RDATA[13] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_31 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(\ENG_RADDR_reg[13][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_15 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[28]_i_31_n_0 ),
        .O(\ENG_RDATA[13] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_31 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[13][7] [1]),
        .I4(\ENG_RADDR_reg[13][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_15 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[29]_i_31_n_0 ),
        .O(\ENG_RDATA[13] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_31 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(\ENG_RADDR_reg[13][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_15 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[30]_i_31_n_0 ),
        .O(\ENG_RDATA[13] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_31 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(\ENG_RADDR_reg[13][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_16 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[13][6] ),
        .I2(\eng_slv_rdata[31]_i_34_n_0 ),
        .O(\ENG_RDATA[13] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_34 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[13][7] [0]),
        .I4(\ENG_RADDR_reg[13][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__12
       (.I0(\config_reg[23]_i_3__12_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[13] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__12_n_0 ),
        .I5(pattern_lenght_changed_i_2__12_n_0),
        .O(pattern_lenght_changed_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__12
       (.I0(\ENG_WEN_reg[13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__12_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__12 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__12_n_0 ),
        .I2(\ram_addra[0]_i_2__12_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__12_n_0 ),
        .O(\ram_addra[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__12 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__12_n_0 ),
        .I5(\ram_addra[0]_i_4__12_n_0 ),
        .O(\ram_addra[0]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__12 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__12 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__12 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__12_n_0 ),
        .I4(\ram_addra[7]_i_4__12_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__12 
       (.I0(\ram_addra[2]_i_2__12_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__12_n_0 ),
        .I3(\ram_addra[7]_i_4__12_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__12 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__12 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__12_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__12_n_0 ),
        .I4(\ram_addra[7]_i_4__12_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__12 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__12 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__12_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__12_n_0 ),
        .I4(\ram_addra[7]_i_4__12_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__12 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__12 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__12_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__12_n_0 ),
        .I4(\ram_addra[7]_i_4__12_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__12 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__12 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__12_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__12_n_0 ),
        .I4(\ram_addra[7]_i_4__12_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__12 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__12 
       (.I0(\ram_addra[7]_i_2__12_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__12_n_0 ),
        .I4(\ram_addra[7]_i_4__12_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__12 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__12_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__12 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__12_n_0 ),
        .I5(\ram_addra[7]_i_6__12_n_0 ),
        .O(\ram_addra[7]_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__12 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__12_n_0 ),
        .I5(\ram_addra[7]_i_8__12_n_0 ),
        .O(\ram_addra[7]_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__12 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__12 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__12 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__12 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__12_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__12_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__12_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__12_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__12_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__12_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__12_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__12_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__12
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__12_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__12 
       (.I0(\config_reg[23]_i_4__12_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[13][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__29 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[13] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__12
       (.I0(\ENG_WDATA_reg[13][7] [6]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__12
       (.I0(\ENG_WDATA_reg[13][7] [5]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__12
       (.I0(\ENG_WDATA_reg[13][7] [4]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__12
       (.I0(\ENG_WDATA_reg[13][7] [3]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__12
       (.I0(\ENG_WDATA_reg[13][7] [2]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__12
       (.I0(\ENG_WDATA_reg[13][7] [1]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__12
       (.I0(\ENG_WDATA_reg[13][7] [0]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__12
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [7]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__12
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [6]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__12
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [5]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__12
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [4]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__12
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [3]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__12
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [2]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__12
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [1]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__12
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(\ENG_RADDR_reg[13][7] [0]),
        .I3(\ENG_REN_reg[13] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__12
       (.I0(\ENG_WDATA_reg[13][7] [7]),
        .I1(\ENG_WEN_reg[13] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__15
   (SR,
    debug_engine_match,
    \ENG_RDATA[14] ,
    drop_packet_reg,
    engine_clock,
    \ENG_WEN_reg[14] ,
    engine_aresetn,
    _m_axis_eng_tvalid,
    Q,
    \ENG_WDATA_reg[14][7] ,
    \ENG_RADDR_reg[14][7] ,
    \ENG_REN_reg[14] ,
    \ENG_RADDR_reg[14][6] ,
    _m_axis_eng_tdata,
    _transfer_active,
    PATTERN_FOUNDED_reg_0);
  output [0:0]SR;
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[14] ;
  output drop_packet_reg;
  input engine_clock;
  input \ENG_WEN_reg[14] ;
  input engine_aresetn;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input [7:0]\ENG_WDATA_reg[14][7] ;
  input [7:0]\ENG_RADDR_reg[14][7] ;
  input \ENG_REN_reg[14] ;
  input \ENG_RADDR_reg[14][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;
  input [4:0]PATTERN_FOUNDED_reg_0;

  wire \ENG_RADDR_reg[14][6] ;
  wire [7:0]\ENG_RADDR_reg[14][7] ;
  wire [7:0]\ENG_RDATA[14] ;
  wire \ENG_REN_reg[14] ;
  wire [7:0]\ENG_WDATA_reg[14][7] ;
  wire \ENG_WEN_reg[14] ;
  wire FSM_sequential_sm_state_i_1__13_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__13_n_0;
  wire PATTERN_FOUNDED_i_1__13_n_0;
  wire PATTERN_FOUNDED_i_3__13_n_0;
  wire PATTERN_FOUNDED_i_5__13_n_0;
  wire PATTERN_FOUNDED_i_6__13_n_0;
  wire PATTERN_FOUNDED_i_7__13_n_0;
  wire PATTERN_FOUNDED_i_8__13_n_0;
  wire PATTERN_FOUNDED_i_9__13_n_0;
  wire [4:0]PATTERN_FOUNDED_reg_0;
  wire PATTERN_FOUNDED_reg_i_2__13_n_3;
  wire PATTERN_FOUNDED_reg_i_4__13_n_0;
  wire PATTERN_FOUNDED_reg_i_4__13_n_1;
  wire PATTERN_FOUNDED_reg_i_4__13_n_2;
  wire PATTERN_FOUNDED_reg_i_4__13_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__13_n_0 ;
  wire \_ram_addrb[1]_i_1__13_n_0 ;
  wire \_ram_addrb[2]_i_1__13_n_0 ;
  wire \_ram_addrb[3]_i_1__13_n_0 ;
  wire \_ram_addrb[4]_i_1__13_n_0 ;
  wire \_ram_addrb[5]_i_1__13_n_0 ;
  wire \_ram_addrb[5]_i_2__13_n_0 ;
  wire \_ram_addrb[6]_i_1__13_n_0 ;
  wire \_ram_addrb[7]_i_2__13_n_0 ;
  wire \_ram_addrb[7]_i_3__13_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__13_n_0 ;
  wire \back_value[7]_i_1__13_n_0 ;
  wire \back_value[7]_i_3__13_n_0 ;
  wire \back_value[7]_i_4__13_n_0 ;
  wire \back_value[7]_i_5__13_n_0 ;
  wire \back_value[7]_i_6__13_n_0 ;
  wire \back_value[7]_i_7__13_n_0 ;
  wire \back_value[7]_i_8__13_n_0 ;
  wire \back_value[7]_i_9__13_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__13_n_0 ;
  wire \config_reg[0]_i_2__13_n_0 ;
  wire \config_reg[0]_i_3__13_n_0 ;
  wire \config_reg[12]_i_3__13_n_0 ;
  wire \config_reg[15]_i_1__13_n_0 ;
  wire \config_reg[15]_i_3__13_n_0 ;
  wire \config_reg[15]_i_4__13_n_0 ;
  wire \config_reg[1]_i_1__13_n_0 ;
  wire \config_reg[1]_i_2__13_n_0 ;
  wire \config_reg[23]_i_10__13_n_0 ;
  wire \config_reg[23]_i_1__13_n_0 ;
  wire \config_reg[23]_i_3__13_n_0 ;
  wire \config_reg[23]_i_4__13_n_0 ;
  wire \config_reg[23]_i_5__13_n_0 ;
  wire \config_reg[23]_i_6__13_n_0 ;
  wire \config_reg[23]_i_8__13_n_0 ;
  wire \config_reg[23]_i_9__13_n_0 ;
  wire \config_reg[2]_i_1__13_n_0 ;
  wire \config_reg[3]_i_1__13_n_0 ;
  wire \config_reg[4]_i_1__13_n_0 ;
  wire \config_reg[5]_i_1__13_n_0 ;
  wire \config_reg[6]_i_1__13_n_0 ;
  wire \config_reg[7]_i_1__13_n_0 ;
  wire \config_reg[7]_i_2__13_n_0 ;
  wire \config_reg_reg[12]_i_2__13_n_0 ;
  wire \config_reg_reg[12]_i_2__13_n_1 ;
  wire \config_reg_reg[12]_i_2__13_n_2 ;
  wire \config_reg_reg[12]_i_2__13_n_3 ;
  wire \config_reg_reg[16]_i_2__13_n_0 ;
  wire \config_reg_reg[16]_i_2__13_n_1 ;
  wire \config_reg_reg[16]_i_2__13_n_2 ;
  wire \config_reg_reg[16]_i_2__13_n_3 ;
  wire \config_reg_reg[20]_i_2__13_n_0 ;
  wire \config_reg_reg[20]_i_2__13_n_1 ;
  wire \config_reg_reg[20]_i_2__13_n_2 ;
  wire \config_reg_reg[20]_i_2__13_n_3 ;
  wire \config_reg_reg[23]_i_7__13_n_2 ;
  wire \config_reg_reg[23]_i_7__13_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire drop_packet_reg;
  wire \eng_slv_rdata[24]_i_32_n_0 ;
  wire \eng_slv_rdata[25]_i_32_n_0 ;
  wire \eng_slv_rdata[26]_i_32_n_0 ;
  wire \eng_slv_rdata[27]_i_32_n_0 ;
  wire \eng_slv_rdata[28]_i_32_n_0 ;
  wire \eng_slv_rdata[29]_i_32_n_0 ;
  wire \eng_slv_rdata[30]_i_32_n_0 ;
  wire \eng_slv_rdata[31]_i_36_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__13_n_0;
  wire pattern_lenght_changed_i_2__13_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__13_n_0 ;
  wire \ram_addra[0]_i_2__13_n_0 ;
  wire \ram_addra[0]_i_3__13_n_0 ;
  wire \ram_addra[0]_i_4__13_n_0 ;
  wire \ram_addra[1]_i_1__13_n_0 ;
  wire \ram_addra[2]_i_1__13_n_0 ;
  wire \ram_addra[2]_i_2__13_n_0 ;
  wire \ram_addra[3]_i_1__13_n_0 ;
  wire \ram_addra[3]_i_2__13_n_0 ;
  wire \ram_addra[4]_i_1__13_n_0 ;
  wire \ram_addra[4]_i_2__13_n_0 ;
  wire \ram_addra[5]_i_1__13_n_0 ;
  wire \ram_addra[5]_i_2__13_n_0 ;
  wire \ram_addra[6]_i_1__13_n_0 ;
  wire \ram_addra[6]_i_2__13_n_0 ;
  wire \ram_addra[7]_i_1__13_n_0 ;
  wire \ram_addra[7]_i_2__13_n_0 ;
  wire \ram_addra[7]_i_3__13_n_0 ;
  wire \ram_addra[7]_i_4__13_n_0 ;
  wire \ram_addra[7]_i_5__13_n_0 ;
  wire \ram_addra[7]_i_6__13_n_0 ;
  wire \ram_addra[7]_i_7__13_n_0 ;
  wire \ram_addra[7]_i_8__13_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__13_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__13_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__13_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__13_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__13_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__13_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__13
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__13_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__13_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__13_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__13
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__13_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__13
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__13_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__13
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__13
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__13_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__13
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__13_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__13
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__13_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__13
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__13
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__13_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__13
       (.CI(PATTERN_FOUNDED_reg_i_4__13_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__13_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__13_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__13_n_0,PATTERN_FOUNDED_i_6__13_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__13
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__13_n_0,PATTERN_FOUNDED_reg_i_4__13_n_1,PATTERN_FOUNDED_reg_i_4__13_n_2,PATTERN_FOUNDED_reg_i_4__13_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__13_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__13_n_0,PATTERN_FOUNDED_i_8__13_n_0,PATTERN_FOUNDED_i_9__13_n_0,PATTERN_FOUNDED_i_10__13_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__13 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__13_n_0 ),
        .O(\_ram_addrb[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__13 
       (.I0(\back_value[7]_i_3__13_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__13 
       (.I0(\back_value[7]_i_3__13_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__13 
       (.I0(\back_value[7]_i_3__13_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__13 
       (.I0(\back_value[7]_i_3__13_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__13 
       (.I0(\back_value[7]_i_3__13_n_0 ),
        .I1(\_ram_addrb[5]_i_2__13_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__13 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__13 
       (.I0(\back_value[7]_i_3__13_n_0 ),
        .I1(\_ram_addrb[7]_i_3__13_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__13 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__13 
       (.I0(\back_value[7]_i_3__13_n_0 ),
        .I1(\_ram_addrb[7]_i_3__13_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__13 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__13_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__13_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__13_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__13_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__13_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__13_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__13_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__13_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__13_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__13 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__13 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__13 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__13 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__13 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__13 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__13 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__13 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__13_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__13 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__13 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__13_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__13 
       (.I0(\back_value[7]_i_4__13_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__13_n_0 ),
        .I4(\back_value[7]_i_6__13_n_0 ),
        .I5(\ram_addra[7]_i_3__13_n_0 ),
        .O(\back_value[7]_i_3__13_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__13 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__13 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [3]),
        .I3(\ENG_WEN_reg[14] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__13 
       (.I0(\back_value[7]_i_7__13_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__13_n_0 ),
        .I4(\back_value[7]_i_9__13_n_0 ),
        .I5(\back_value[7]_i_10__13_n_0 ),
        .O(\back_value[7]_i_6__13_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__13 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__13_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__13 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__13_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__13 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__13_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__13 
       (.I0(\config_reg[0]_i_2__13_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__13_n_0 ),
        .I3(\ENG_WEN_reg[14] ),
        .O(\config_reg[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__13 
       (.I0(\ENG_WDATA_reg[14][7] [0]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__13_n_0 ),
        .I4(\config_reg[23]_i_6__13_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__13 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__13_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [2]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [3]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [4]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__13 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__13_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [5]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [6]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__13 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__13_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__13_n_0 ),
        .O(\config_reg[15]_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__13 
       (.I0(\ENG_WDATA_reg[14][7] [7]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__13 
       (.I0(\config_reg[15]_i_4__13_n_0 ),
        .I1(\config_reg[23]_i_8__13_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[14] ),
        .O(\config_reg[15]_i_3__13_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__13 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__13_n_0 ),
        .O(\config_reg[15]_i_4__13_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__13 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[14][7] [0]),
        .I2(\ENG_WEN_reg[14] ),
        .I3(\config_reg[23]_i_6__13_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [1]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [2]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [3]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__13 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__13_n_0 ),
        .I2(\config_reg[1]_i_2__13_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__13_n_0 ),
        .I5(\ENG_WEN_reg[14] ),
        .O(\config_reg[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__13 
       (.I0(\ENG_WDATA_reg[14][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [4]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [5]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [6]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__13 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__13 
       (.I0(\config_reg[23]_i_3__13_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[14] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__13_n_0 ),
        .I5(\config_reg[23]_i_5__13_n_0 ),
        .O(\config_reg[23]_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__13 
       (.I0(\ENG_WDATA_reg[14][7] [7]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__13 
       (.I0(\config_reg[23]_i_8__13_n_0 ),
        .I1(\config_reg[23]_i_9__13_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__13 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[14] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__13 
       (.I0(\ENG_WEN_reg[14] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__13_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__13 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__13 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__13_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__13_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__13 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__13 
       (.I0(\config_reg[23]_i_4__13_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__13 
       (.I0(\ENG_WDATA_reg[14][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [0]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__13 
       (.I0(\ENG_WDATA_reg[14][7] [1]),
        .I1(\config_reg[23]_i_6__13_n_0 ),
        .I2(\ENG_WEN_reg[14] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__13_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__13 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__13_n_0 ,\config_reg_reg[12]_i_2__13_n_1 ,\config_reg_reg[12]_i_2__13_n_2 ,\config_reg_reg[12]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__13_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__13 
       (.CI(\config_reg_reg[12]_i_2__13_n_0 ),
        .CO({\config_reg_reg[16]_i_2__13_n_0 ,\config_reg_reg[16]_i_2__13_n_1 ,\config_reg_reg[16]_i_2__13_n_2 ,\config_reg_reg[16]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__13_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__13 
       (.CI(\config_reg_reg[16]_i_2__13_n_0 ),
        .CO({\config_reg_reg[20]_i_2__13_n_0 ,\config_reg_reg[20]_i_2__13_n_1 ,\config_reg_reg[20]_i_2__13_n_2 ,\config_reg_reg[20]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__13_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__13 
       (.CI(\config_reg_reg[20]_i_2__13_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__13_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__13_n_2 ,\config_reg_reg[23]_i_7__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__13_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__13_n_0 ),
        .D(\config_reg[2]_i_1__13_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__13_n_0 ),
        .D(\config_reg[3]_i_1__13_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__13_n_0 ),
        .D(\config_reg[4]_i_1__13_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__13_n_0 ),
        .D(\config_reg[5]_i_1__13_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__13_n_0 ),
        .D(\config_reg[6]_i_1__13_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__13_n_0 ),
        .D(\config_reg[7]_i_2__13_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__13_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drop_packet_i_4
       (.I0(debug_engine_match),
        .I1(PATTERN_FOUNDED_reg_0[4]),
        .I2(PATTERN_FOUNDED_reg_0[2]),
        .I3(PATTERN_FOUNDED_reg_0[3]),
        .I4(PATTERN_FOUNDED_reg_0[1]),
        .I5(PATTERN_FOUNDED_reg_0[0]),
        .O(drop_packet_reg));
  LUT1 #(
    .INIT(2'h1)) 
    eng_search_ready_i_1
       (.I0(engine_aresetn),
        .O(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_16 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[24]_i_32_n_0 ),
        .O(\ENG_RDATA[14] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_32 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[14][7] [0]),
        .I4(\ENG_RADDR_reg[14][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_16 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[25]_i_32_n_0 ),
        .O(\ENG_RDATA[14] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_32 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[14][7] [0]),
        .I4(\ENG_RADDR_reg[14][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_16 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[26]_i_32_n_0 ),
        .O(\ENG_RDATA[14] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_32 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[14][7] [0]),
        .I4(\ENG_RADDR_reg[14][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_16 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[27]_i_32_n_0 ),
        .O(\ENG_RDATA[14] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_32 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[14][7] [0]),
        .I4(\ENG_RADDR_reg[14][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_16 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[28]_i_32_n_0 ),
        .O(\ENG_RDATA[14] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_32 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[14][7] [1]),
        .I4(\ENG_RADDR_reg[14][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_16 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[29]_i_32_n_0 ),
        .O(\ENG_RDATA[14] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_32 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[14][7] [0]),
        .I4(\ENG_RADDR_reg[14][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_16 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[30]_i_32_n_0 ),
        .O(\ENG_RDATA[14] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_32 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[14][7] [0]),
        .I4(\ENG_RADDR_reg[14][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_17 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[14][6] ),
        .I2(\eng_slv_rdata[31]_i_36_n_0 ),
        .O(\ENG_RDATA[14] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_36 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[14][7] [0]),
        .I4(\ENG_RADDR_reg[14][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__13
       (.I0(\config_reg[23]_i_3__13_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[14] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__13_n_0 ),
        .I5(pattern_lenght_changed_i_2__13_n_0),
        .O(pattern_lenght_changed_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__13
       (.I0(\ENG_WEN_reg[14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__13_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__13 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__13_n_0 ),
        .I2(\ram_addra[0]_i_2__13_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__13_n_0 ),
        .O(\ram_addra[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__13 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__13_n_0 ),
        .I5(\ram_addra[0]_i_4__13_n_0 ),
        .O(\ram_addra[0]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__13 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__13 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__13 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__13_n_0 ),
        .I4(\ram_addra[7]_i_4__13_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__13 
       (.I0(\ram_addra[2]_i_2__13_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__13_n_0 ),
        .I3(\ram_addra[7]_i_4__13_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__13 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__13 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__13_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__13_n_0 ),
        .I4(\ram_addra[7]_i_4__13_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__13 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__13 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__13_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__13_n_0 ),
        .I4(\ram_addra[7]_i_4__13_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__13 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__13 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__13_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__13_n_0 ),
        .I4(\ram_addra[7]_i_4__13_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__13 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__13 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__13_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__13_n_0 ),
        .I4(\ram_addra[7]_i_4__13_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__13 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__13 
       (.I0(\ram_addra[7]_i_2__13_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__13_n_0 ),
        .I4(\ram_addra[7]_i_4__13_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__13 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__13_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__13 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__13_n_0 ),
        .I5(\ram_addra[7]_i_6__13_n_0 ),
        .O(\ram_addra[7]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__13 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__13_n_0 ),
        .I5(\ram_addra[7]_i_8__13_n_0 ),
        .O(\ram_addra[7]_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__13 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__13 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__13 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__13 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__13_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__13_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__13_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__13_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__13_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__13_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__13_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__13_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__13
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__13_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__13 
       (.I0(\config_reg[23]_i_4__13_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[14][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__30 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[14] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__13
       (.I0(\ENG_WDATA_reg[14][7] [6]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__13
       (.I0(\ENG_WDATA_reg[14][7] [5]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__13
       (.I0(\ENG_WDATA_reg[14][7] [4]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__13
       (.I0(\ENG_WDATA_reg[14][7] [3]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__13
       (.I0(\ENG_WDATA_reg[14][7] [2]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__13
       (.I0(\ENG_WDATA_reg[14][7] [1]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__13
       (.I0(\ENG_WDATA_reg[14][7] [0]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__13
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [7]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__13
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [6]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__13
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [5]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__13
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [4]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__13
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [3]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__13
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [2]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__13
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [1]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__13
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(\ENG_RADDR_reg[14][7] [0]),
        .I3(\ENG_REN_reg[14] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__13
       (.I0(\ENG_WDATA_reg[14][7] [7]),
        .I1(\ENG_WEN_reg[14] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__2
   (debug_engine_match,
    \ENG_RDATA[1]__0 ,
    engine_clock,
    \ENG_WEN_reg[1] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[1][7] ,
    \ENG_RADDR_reg[1][7] ,
    \ENG_REN_reg[1] ,
    \ENG_RADDR_reg[1][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[1]__0 ;
  input engine_clock;
  input \ENG_WEN_reg[1] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[1][7] ;
  input [7:0]\ENG_RADDR_reg[1][7] ;
  input \ENG_REN_reg[1] ;
  input \ENG_RADDR_reg[1][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[1][6] ;
  wire [7:0]\ENG_RADDR_reg[1][7] ;
  wire [7:0]\ENG_RDATA[1]__0 ;
  wire \ENG_REN_reg[1] ;
  wire [7:0]\ENG_WDATA_reg[1][7] ;
  wire \ENG_WEN_reg[1] ;
  wire FSM_sequential_sm_state_i_1__0_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__0_n_0;
  wire PATTERN_FOUNDED_i_1__0_n_0;
  wire PATTERN_FOUNDED_i_3__0_n_0;
  wire PATTERN_FOUNDED_i_5__0_n_0;
  wire PATTERN_FOUNDED_i_6__0_n_0;
  wire PATTERN_FOUNDED_i_7__0_n_0;
  wire PATTERN_FOUNDED_i_8__0_n_0;
  wire PATTERN_FOUNDED_i_9__0_n_0;
  wire PATTERN_FOUNDED_reg_i_2__0_n_3;
  wire PATTERN_FOUNDED_reg_i_4__0_n_0;
  wire PATTERN_FOUNDED_reg_i_4__0_n_1;
  wire PATTERN_FOUNDED_reg_i_4__0_n_2;
  wire PATTERN_FOUNDED_reg_i_4__0_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__0_n_0 ;
  wire \_ram_addrb[1]_i_1__0_n_0 ;
  wire \_ram_addrb[2]_i_1__0_n_0 ;
  wire \_ram_addrb[3]_i_1__0_n_0 ;
  wire \_ram_addrb[4]_i_1__0_n_0 ;
  wire \_ram_addrb[5]_i_1__0_n_0 ;
  wire \_ram_addrb[5]_i_2__0_n_0 ;
  wire \_ram_addrb[6]_i_1__0_n_0 ;
  wire \_ram_addrb[7]_i_2__0_n_0 ;
  wire \_ram_addrb[7]_i_3__0_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__0_n_0 ;
  wire \back_value[7]_i_1__0_n_0 ;
  wire \back_value[7]_i_3__0_n_0 ;
  wire \back_value[7]_i_4__0_n_0 ;
  wire \back_value[7]_i_5__0_n_0 ;
  wire \back_value[7]_i_6__0_n_0 ;
  wire \back_value[7]_i_7__0_n_0 ;
  wire \back_value[7]_i_8__0_n_0 ;
  wire \back_value[7]_i_9__0_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__0_n_0 ;
  wire \config_reg[0]_i_2__0_n_0 ;
  wire \config_reg[0]_i_3__0_n_0 ;
  wire \config_reg[12]_i_3__0_n_0 ;
  wire \config_reg[15]_i_1__0_n_0 ;
  wire \config_reg[15]_i_3__0_n_0 ;
  wire \config_reg[15]_i_4__0_n_0 ;
  wire \config_reg[1]_i_1__0_n_0 ;
  wire \config_reg[1]_i_2__0_n_0 ;
  wire \config_reg[23]_i_10__0_n_0 ;
  wire \config_reg[23]_i_1__0_n_0 ;
  wire \config_reg[23]_i_3__0_n_0 ;
  wire \config_reg[23]_i_4__0_n_0 ;
  wire \config_reg[23]_i_5__0_n_0 ;
  wire \config_reg[23]_i_6__0_n_0 ;
  wire \config_reg[23]_i_8__0_n_0 ;
  wire \config_reg[23]_i_9__0_n_0 ;
  wire \config_reg[2]_i_1__0_n_0 ;
  wire \config_reg[3]_i_1__0_n_0 ;
  wire \config_reg[4]_i_1__0_n_0 ;
  wire \config_reg[5]_i_1__0_n_0 ;
  wire \config_reg[6]_i_1__0_n_0 ;
  wire \config_reg[7]_i_1__0_n_0 ;
  wire \config_reg[7]_i_2__0_n_0 ;
  wire \config_reg_reg[12]_i_2__0_n_0 ;
  wire \config_reg_reg[12]_i_2__0_n_1 ;
  wire \config_reg_reg[12]_i_2__0_n_2 ;
  wire \config_reg_reg[12]_i_2__0_n_3 ;
  wire \config_reg_reg[16]_i_2__0_n_0 ;
  wire \config_reg_reg[16]_i_2__0_n_1 ;
  wire \config_reg_reg[16]_i_2__0_n_2 ;
  wire \config_reg_reg[16]_i_2__0_n_3 ;
  wire \config_reg_reg[20]_i_2__0_n_0 ;
  wire \config_reg_reg[20]_i_2__0_n_1 ;
  wire \config_reg_reg[20]_i_2__0_n_2 ;
  wire \config_reg_reg[20]_i_2__0_n_3 ;
  wire \config_reg_reg[23]_i_7__0_n_2 ;
  wire \config_reg_reg[23]_i_7__0_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_43_n_0 ;
  wire \eng_slv_rdata[25]_i_43_n_0 ;
  wire \eng_slv_rdata[26]_i_43_n_0 ;
  wire \eng_slv_rdata[27]_i_43_n_0 ;
  wire \eng_slv_rdata[28]_i_43_n_0 ;
  wire \eng_slv_rdata[29]_i_43_n_0 ;
  wire \eng_slv_rdata[30]_i_43_n_0 ;
  wire \eng_slv_rdata[31]_i_58_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__0_n_0;
  wire pattern_lenght_changed_i_2__0_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__0_n_0 ;
  wire \ram_addra[0]_i_2__0_n_0 ;
  wire \ram_addra[0]_i_3__0_n_0 ;
  wire \ram_addra[0]_i_4__0_n_0 ;
  wire \ram_addra[1]_i_1__0_n_0 ;
  wire \ram_addra[2]_i_1__0_n_0 ;
  wire \ram_addra[2]_i_2__0_n_0 ;
  wire \ram_addra[3]_i_1__0_n_0 ;
  wire \ram_addra[3]_i_2__0_n_0 ;
  wire \ram_addra[4]_i_1__0_n_0 ;
  wire \ram_addra[4]_i_2__0_n_0 ;
  wire \ram_addra[5]_i_1__0_n_0 ;
  wire \ram_addra[5]_i_2__0_n_0 ;
  wire \ram_addra[6]_i_1__0_n_0 ;
  wire \ram_addra[6]_i_2__0_n_0 ;
  wire \ram_addra[7]_i_1__0_n_0 ;
  wire \ram_addra[7]_i_2__0_n_0 ;
  wire \ram_addra[7]_i_3__0_n_0 ;
  wire \ram_addra[7]_i_4__0_n_0 ;
  wire \ram_addra[7]_i_5__0_n_0 ;
  wire \ram_addra[7]_i_6__0_n_0 ;
  wire \ram_addra[7]_i_7__0_n_0 ;
  wire \ram_addra[7]_i_8__0_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__0_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__0_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__0_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__0
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__0_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__0_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__0_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__0
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__0
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__0_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__0
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__0
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__0
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__0
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__0
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__0
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__0_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__0
       (.CI(PATTERN_FOUNDED_reg_i_4__0_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__0_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__0_n_0,PATTERN_FOUNDED_i_6__0_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__0
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__0_n_0,PATTERN_FOUNDED_reg_i_4__0_n_1,PATTERN_FOUNDED_reg_i_4__0_n_2,PATTERN_FOUNDED_reg_i_4__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__0_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__0_n_0,PATTERN_FOUNDED_i_8__0_n_0,PATTERN_FOUNDED_i_9__0_n_0,PATTERN_FOUNDED_i_10__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__0 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__0_n_0 ),
        .O(\_ram_addrb[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__0 
       (.I0(\back_value[7]_i_3__0_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__0 
       (.I0(\back_value[7]_i_3__0_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__0 
       (.I0(\back_value[7]_i_3__0_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__0 
       (.I0(\back_value[7]_i_3__0_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__0 
       (.I0(\back_value[7]_i_3__0_n_0 ),
        .I1(\_ram_addrb[5]_i_2__0_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__0 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__0 
       (.I0(\back_value[7]_i_3__0_n_0 ),
        .I1(\_ram_addrb[7]_i_3__0_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__0 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__0 
       (.I0(\back_value[7]_i_3__0_n_0 ),
        .I1(\_ram_addrb[7]_i_3__0_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__0 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__0_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__0_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__0_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__0_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__0_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__0_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__0_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__0_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__0 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__0 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__0 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__0 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__0 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__0 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__0 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__0 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__0 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__0 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__0_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__0 
       (.I0(\back_value[7]_i_4__0_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__0_n_0 ),
        .I4(\back_value[7]_i_6__0_n_0 ),
        .I5(\ram_addra[7]_i_3__0_n_0 ),
        .O(\back_value[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__0 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__0 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [3]),
        .I3(\ENG_WEN_reg[1] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__0 
       (.I0(\back_value[7]_i_7__0_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__0_n_0 ),
        .I4(\back_value[7]_i_9__0_n_0 ),
        .I5(\back_value[7]_i_10__0_n_0 ),
        .O(\back_value[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__0 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__0 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__0 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__0 
       (.I0(\config_reg[0]_i_2__0_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__0_n_0 ),
        .I3(\ENG_WEN_reg[1] ),
        .O(\config_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__0 
       (.I0(\ENG_WDATA_reg[1][7] [0]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__0_n_0 ),
        .I4(\config_reg[23]_i_6__0_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [2]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [3]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [4]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__0 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [5]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [6]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__0 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__0_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__0_n_0 ),
        .O(\config_reg[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__0 
       (.I0(\ENG_WDATA_reg[1][7] [7]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__0 
       (.I0(\config_reg[15]_i_4__0_n_0 ),
        .I1(\config_reg[23]_i_8__0_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[1] ),
        .O(\config_reg[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__0 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__0_n_0 ),
        .O(\config_reg[15]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__0 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[1][7] [0]),
        .I2(\ENG_WEN_reg[1] ),
        .I3(\config_reg[23]_i_6__0_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [1]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [2]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [3]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__0 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__0_n_0 ),
        .I2(\config_reg[1]_i_2__0_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__0_n_0 ),
        .I5(\ENG_WEN_reg[1] ),
        .O(\config_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__0 
       (.I0(\ENG_WDATA_reg[1][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [4]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [5]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [6]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__0 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__0 
       (.I0(\config_reg[23]_i_3__0_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[1] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__0_n_0 ),
        .I5(\config_reg[23]_i_5__0_n_0 ),
        .O(\config_reg[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__0 
       (.I0(\ENG_WDATA_reg[1][7] [7]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__0 
       (.I0(\config_reg[23]_i_8__0_n_0 ),
        .I1(\config_reg[23]_i_9__0_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[1] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__0 
       (.I0(\ENG_WEN_reg[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__0 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__0 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__0_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__0 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__0 
       (.I0(\config_reg[23]_i_4__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__0 
       (.I0(\ENG_WDATA_reg[1][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [0]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__0 
       (.I0(\ENG_WDATA_reg[1][7] [1]),
        .I1(\config_reg[23]_i_6__0_n_0 ),
        .I2(\ENG_WEN_reg[1] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__0_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__0 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__0_n_0 ,\config_reg_reg[12]_i_2__0_n_1 ,\config_reg_reg[12]_i_2__0_n_2 ,\config_reg_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__0_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__0 
       (.CI(\config_reg_reg[12]_i_2__0_n_0 ),
        .CO({\config_reg_reg[16]_i_2__0_n_0 ,\config_reg_reg[16]_i_2__0_n_1 ,\config_reg_reg[16]_i_2__0_n_2 ,\config_reg_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__0_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__0 
       (.CI(\config_reg_reg[16]_i_2__0_n_0 ),
        .CO({\config_reg_reg[20]_i_2__0_n_0 ,\config_reg_reg[20]_i_2__0_n_1 ,\config_reg_reg[20]_i_2__0_n_2 ,\config_reg_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__0_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__0 
       (.CI(\config_reg_reg[20]_i_2__0_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__0_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__0_n_2 ,\config_reg_reg[23]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__0_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__0_n_0 ),
        .D(\config_reg[2]_i_1__0_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__0_n_0 ),
        .D(\config_reg[3]_i_1__0_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__0_n_0 ),
        .D(\config_reg[4]_i_1__0_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__0_n_0 ),
        .D(\config_reg[5]_i_1__0_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__0_n_0 ),
        .D(\config_reg[6]_i_1__0_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__0_n_0 ),
        .D(\config_reg[7]_i_2__0_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__0_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_27 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[24]_i_43_n_0 ),
        .O(\ENG_RDATA[1]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_43 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(\ENG_RADDR_reg[1][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_27 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[25]_i_43_n_0 ),
        .O(\ENG_RDATA[1]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_43 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(\ENG_RADDR_reg[1][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_27 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[26]_i_43_n_0 ),
        .O(\ENG_RDATA[1]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_43 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(\ENG_RADDR_reg[1][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_27 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[27]_i_43_n_0 ),
        .O(\ENG_RDATA[1]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_43 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(\ENG_RADDR_reg[1][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_27 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[28]_i_43_n_0 ),
        .O(\ENG_RDATA[1]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_43 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[1][7] [1]),
        .I4(\ENG_RADDR_reg[1][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_27 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[29]_i_43_n_0 ),
        .O(\ENG_RDATA[1]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_43 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(\ENG_RADDR_reg[1][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_27 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[30]_i_43_n_0 ),
        .O(\ENG_RDATA[1]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_43 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(\ENG_RADDR_reg[1][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_28 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[1][6] ),
        .I2(\eng_slv_rdata[31]_i_58_n_0 ),
        .O(\ENG_RDATA[1]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_58 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[1][7] [0]),
        .I4(\ENG_RADDR_reg[1][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__0
       (.I0(\config_reg[23]_i_3__0_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[1] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__0_n_0 ),
        .I5(pattern_lenght_changed_i_2__0_n_0),
        .O(pattern_lenght_changed_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__0
       (.I0(\ENG_WEN_reg[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__0_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__0 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__0_n_0 ),
        .I2(\ram_addra[0]_i_2__0_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__0_n_0 ),
        .O(\ram_addra[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__0 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__0_n_0 ),
        .I5(\ram_addra[0]_i_4__0_n_0 ),
        .O(\ram_addra[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__0 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__0 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__0 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__0_n_0 ),
        .I4(\ram_addra[7]_i_4__0_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__0 
       (.I0(\ram_addra[2]_i_2__0_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__0_n_0 ),
        .I3(\ram_addra[7]_i_4__0_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__0 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__0 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__0_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__0_n_0 ),
        .I4(\ram_addra[7]_i_4__0_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__0 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__0 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__0_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__0_n_0 ),
        .I4(\ram_addra[7]_i_4__0_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__0 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__0 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__0_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__0_n_0 ),
        .I4(\ram_addra[7]_i_4__0_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__0 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__0 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__0_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__0_n_0 ),
        .I4(\ram_addra[7]_i_4__0_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__0 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__0 
       (.I0(\ram_addra[7]_i_2__0_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__0_n_0 ),
        .I4(\ram_addra[7]_i_4__0_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__0 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__0_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__0 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__0_n_0 ),
        .I5(\ram_addra[7]_i_6__0_n_0 ),
        .O(\ram_addra[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__0 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__0_n_0 ),
        .I5(\ram_addra[7]_i_8__0_n_0 ),
        .O(\ram_addra[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__0 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__0 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__0 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__0 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__0_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__0_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__0_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__0_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__0_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__0_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__0_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__0_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__0
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__0_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__0 
       (.I0(\config_reg[23]_i_4__0_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[1][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__17 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[1] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__0
       (.I0(\ENG_WDATA_reg[1][7] [6]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__0
       (.I0(\ENG_WDATA_reg[1][7] [5]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__0
       (.I0(\ENG_WDATA_reg[1][7] [4]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__0
       (.I0(\ENG_WDATA_reg[1][7] [3]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__0
       (.I0(\ENG_WDATA_reg[1][7] [2]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__0
       (.I0(\ENG_WDATA_reg[1][7] [1]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__0
       (.I0(\ENG_WDATA_reg[1][7] [0]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__0
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [7]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__0
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [6]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__0
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [5]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__0
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [4]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__0
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [3]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__0
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [2]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__0
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [1]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__0
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(\ENG_RADDR_reg[1][7] [0]),
        .I3(\ENG_REN_reg[1] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__0
       (.I0(\ENG_WDATA_reg[1][7] [7]),
        .I1(\ENG_WEN_reg[1] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__3
   (debug_engine_match,
    \ENG_RDATA[2]__0 ,
    drop_packet_reg,
    engine_clock,
    \ENG_WEN_reg[2] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[2][7] ,
    \ENG_RADDR_reg[2][7] ,
    \ENG_REN_reg[2] ,
    \ENG_RADDR_reg[2][6] ,
    _m_axis_eng_tdata,
    _transfer_active,
    PATTERN_FOUNDED_reg_0,
    PATTERN_FOUNDED_reg_1,
    PATTERN_FOUNDED_reg_2,
    out,
    \syncstages_ff_reg[1] ,
    drop_packet);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[2]__0 ;
  output drop_packet_reg;
  input engine_clock;
  input \ENG_WEN_reg[2] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[2][7] ;
  input [7:0]\ENG_RADDR_reg[2][7] ;
  input \ENG_REN_reg[2] ;
  input \ENG_RADDR_reg[2][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;
  input [2:0]PATTERN_FOUNDED_reg_0;
  input PATTERN_FOUNDED_reg_1;
  input PATTERN_FOUNDED_reg_2;
  input [1:0]out;
  input \syncstages_ff_reg[1] ;
  input drop_packet;

  wire \ENG_RADDR_reg[2][6] ;
  wire [7:0]\ENG_RADDR_reg[2][7] ;
  wire [7:0]\ENG_RDATA[2]__0 ;
  wire \ENG_REN_reg[2] ;
  wire [7:0]\ENG_WDATA_reg[2][7] ;
  wire \ENG_WEN_reg[2] ;
  wire FSM_sequential_sm_state_i_1__1_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__1_n_0;
  wire PATTERN_FOUNDED_i_1__1_n_0;
  wire PATTERN_FOUNDED_i_3__1_n_0;
  wire PATTERN_FOUNDED_i_5__1_n_0;
  wire PATTERN_FOUNDED_i_6__1_n_0;
  wire PATTERN_FOUNDED_i_7__1_n_0;
  wire PATTERN_FOUNDED_i_8__1_n_0;
  wire PATTERN_FOUNDED_i_9__1_n_0;
  wire [2:0]PATTERN_FOUNDED_reg_0;
  wire PATTERN_FOUNDED_reg_1;
  wire PATTERN_FOUNDED_reg_2;
  wire PATTERN_FOUNDED_reg_i_2__1_n_3;
  wire PATTERN_FOUNDED_reg_i_4__1_n_0;
  wire PATTERN_FOUNDED_reg_i_4__1_n_1;
  wire PATTERN_FOUNDED_reg_i_4__1_n_2;
  wire PATTERN_FOUNDED_reg_i_4__1_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__1_n_0 ;
  wire \_ram_addrb[1]_i_1__1_n_0 ;
  wire \_ram_addrb[2]_i_1__1_n_0 ;
  wire \_ram_addrb[3]_i_1__1_n_0 ;
  wire \_ram_addrb[4]_i_1__1_n_0 ;
  wire \_ram_addrb[5]_i_1__1_n_0 ;
  wire \_ram_addrb[5]_i_2__1_n_0 ;
  wire \_ram_addrb[6]_i_1__1_n_0 ;
  wire \_ram_addrb[7]_i_2__1_n_0 ;
  wire \_ram_addrb[7]_i_3__1_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__1_n_0 ;
  wire \back_value[7]_i_1__1_n_0 ;
  wire \back_value[7]_i_3__1_n_0 ;
  wire \back_value[7]_i_4__1_n_0 ;
  wire \back_value[7]_i_5__1_n_0 ;
  wire \back_value[7]_i_6__1_n_0 ;
  wire \back_value[7]_i_7__1_n_0 ;
  wire \back_value[7]_i_8__1_n_0 ;
  wire \back_value[7]_i_9__1_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__1_n_0 ;
  wire \config_reg[0]_i_2__1_n_0 ;
  wire \config_reg[0]_i_3__1_n_0 ;
  wire \config_reg[12]_i_3__1_n_0 ;
  wire \config_reg[15]_i_1__1_n_0 ;
  wire \config_reg[15]_i_3__1_n_0 ;
  wire \config_reg[15]_i_4__1_n_0 ;
  wire \config_reg[1]_i_1__1_n_0 ;
  wire \config_reg[1]_i_2__1_n_0 ;
  wire \config_reg[23]_i_10__1_n_0 ;
  wire \config_reg[23]_i_1__1_n_0 ;
  wire \config_reg[23]_i_3__1_n_0 ;
  wire \config_reg[23]_i_4__1_n_0 ;
  wire \config_reg[23]_i_5__1_n_0 ;
  wire \config_reg[23]_i_6__1_n_0 ;
  wire \config_reg[23]_i_8__1_n_0 ;
  wire \config_reg[23]_i_9__1_n_0 ;
  wire \config_reg[2]_i_1__1_n_0 ;
  wire \config_reg[3]_i_1__1_n_0 ;
  wire \config_reg[4]_i_1__1_n_0 ;
  wire \config_reg[5]_i_1__1_n_0 ;
  wire \config_reg[6]_i_1__1_n_0 ;
  wire \config_reg[7]_i_1__1_n_0 ;
  wire \config_reg[7]_i_2__1_n_0 ;
  wire \config_reg_reg[12]_i_2__1_n_0 ;
  wire \config_reg_reg[12]_i_2__1_n_1 ;
  wire \config_reg_reg[12]_i_2__1_n_2 ;
  wire \config_reg_reg[12]_i_2__1_n_3 ;
  wire \config_reg_reg[16]_i_2__1_n_0 ;
  wire \config_reg_reg[16]_i_2__1_n_1 ;
  wire \config_reg_reg[16]_i_2__1_n_2 ;
  wire \config_reg_reg[16]_i_2__1_n_3 ;
  wire \config_reg_reg[20]_i_2__1_n_0 ;
  wire \config_reg_reg[20]_i_2__1_n_1 ;
  wire \config_reg_reg[20]_i_2__1_n_2 ;
  wire \config_reg_reg[20]_i_2__1_n_3 ;
  wire \config_reg_reg[23]_i_7__1_n_2 ;
  wire \config_reg_reg[23]_i_7__1_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire drop_packet;
  wire drop_packet_i_2_n_0;
  wire drop_packet_reg;
  wire \eng_slv_rdata[24]_i_44_n_0 ;
  wire \eng_slv_rdata[25]_i_44_n_0 ;
  wire \eng_slv_rdata[26]_i_44_n_0 ;
  wire \eng_slv_rdata[27]_i_44_n_0 ;
  wire \eng_slv_rdata[28]_i_44_n_0 ;
  wire \eng_slv_rdata[29]_i_44_n_0 ;
  wire \eng_slv_rdata[30]_i_44_n_0 ;
  wire \eng_slv_rdata[31]_i_60_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [1:0]out;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__1_n_0;
  wire pattern_lenght_changed_i_2__1_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__1_n_0 ;
  wire \ram_addra[0]_i_2__1_n_0 ;
  wire \ram_addra[0]_i_3__1_n_0 ;
  wire \ram_addra[0]_i_4__1_n_0 ;
  wire \ram_addra[1]_i_1__1_n_0 ;
  wire \ram_addra[2]_i_1__1_n_0 ;
  wire \ram_addra[2]_i_2__1_n_0 ;
  wire \ram_addra[3]_i_1__1_n_0 ;
  wire \ram_addra[3]_i_2__1_n_0 ;
  wire \ram_addra[4]_i_1__1_n_0 ;
  wire \ram_addra[4]_i_2__1_n_0 ;
  wire \ram_addra[5]_i_1__1_n_0 ;
  wire \ram_addra[5]_i_2__1_n_0 ;
  wire \ram_addra[6]_i_1__1_n_0 ;
  wire \ram_addra[6]_i_2__1_n_0 ;
  wire \ram_addra[7]_i_1__1_n_0 ;
  wire \ram_addra[7]_i_2__1_n_0 ;
  wire \ram_addra[7]_i_3__1_n_0 ;
  wire \ram_addra[7]_i_4__1_n_0 ;
  wire \ram_addra[7]_i_5__1_n_0 ;
  wire \ram_addra[7]_i_6__1_n_0 ;
  wire \ram_addra[7]_i_7__1_n_0 ;
  wire \ram_addra[7]_i_8__1_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__1_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire \syncstages_ff_reg[1] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__1_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__1_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__1_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__1
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__1_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__1_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__1_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__1
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__1
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__1_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__1
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__1
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__1
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__1
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__1
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__1
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__1_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__1
       (.CI(PATTERN_FOUNDED_reg_i_4__1_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__1_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__1_n_0,PATTERN_FOUNDED_i_6__1_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__1
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__1_n_0,PATTERN_FOUNDED_reg_i_4__1_n_1,PATTERN_FOUNDED_reg_i_4__1_n_2,PATTERN_FOUNDED_reg_i_4__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__1_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__1_n_0,PATTERN_FOUNDED_i_8__1_n_0,PATTERN_FOUNDED_i_9__1_n_0,PATTERN_FOUNDED_i_10__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__1 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__1_n_0 ),
        .O(\_ram_addrb[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__1 
       (.I0(\back_value[7]_i_3__1_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__1 
       (.I0(\back_value[7]_i_3__1_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__1 
       (.I0(\back_value[7]_i_3__1_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__1 
       (.I0(\back_value[7]_i_3__1_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__1 
       (.I0(\back_value[7]_i_3__1_n_0 ),
        .I1(\_ram_addrb[5]_i_2__1_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__1 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__1 
       (.I0(\back_value[7]_i_3__1_n_0 ),
        .I1(\_ram_addrb[7]_i_3__1_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__1 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__1 
       (.I0(\back_value[7]_i_3__1_n_0 ),
        .I1(\_ram_addrb[7]_i_3__1_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__1 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__1_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__1_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__1_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__1_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__1_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__1_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__1_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__1_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__1 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__1 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__1 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__1 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__1 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__1 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__1 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__1 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__1 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__1 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__1_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__1 
       (.I0(\back_value[7]_i_4__1_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__1_n_0 ),
        .I4(\back_value[7]_i_6__1_n_0 ),
        .I5(\ram_addra[7]_i_3__1_n_0 ),
        .O(\back_value[7]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__1 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__1 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [3]),
        .I3(\ENG_WEN_reg[2] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__1 
       (.I0(\back_value[7]_i_7__1_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__1_n_0 ),
        .I4(\back_value[7]_i_9__1_n_0 ),
        .I5(\back_value[7]_i_10__1_n_0 ),
        .O(\back_value[7]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__1 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__1 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__1 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__1_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__1 
       (.I0(\config_reg[0]_i_2__1_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__1_n_0 ),
        .I3(\ENG_WEN_reg[2] ),
        .O(\config_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__1 
       (.I0(\ENG_WDATA_reg[2][7] [0]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__1_n_0 ),
        .I4(\config_reg[23]_i_6__1_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [2]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [3]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [4]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__1 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [5]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [6]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__1 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__1_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__1_n_0 ),
        .O(\config_reg[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__1 
       (.I0(\ENG_WDATA_reg[2][7] [7]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__1 
       (.I0(\config_reg[15]_i_4__1_n_0 ),
        .I1(\config_reg[23]_i_8__1_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[2] ),
        .O(\config_reg[15]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__1 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__1_n_0 ),
        .O(\config_reg[15]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__1 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[2][7] [0]),
        .I2(\ENG_WEN_reg[2] ),
        .I3(\config_reg[23]_i_6__1_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [1]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [2]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [3]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__1 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__1_n_0 ),
        .I2(\config_reg[1]_i_2__1_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__1_n_0 ),
        .I5(\ENG_WEN_reg[2] ),
        .O(\config_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__1 
       (.I0(\ENG_WDATA_reg[2][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [4]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [5]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [6]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__1 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__1 
       (.I0(\config_reg[23]_i_3__1_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[2] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__1_n_0 ),
        .I5(\config_reg[23]_i_5__1_n_0 ),
        .O(\config_reg[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__1 
       (.I0(\ENG_WDATA_reg[2][7] [7]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__1 
       (.I0(\config_reg[23]_i_8__1_n_0 ),
        .I1(\config_reg[23]_i_9__1_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[2] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__1 
       (.I0(\ENG_WEN_reg[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__1 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__1 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__1_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__1 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__1 
       (.I0(\config_reg[23]_i_4__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__1 
       (.I0(\ENG_WDATA_reg[2][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [0]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__1 
       (.I0(\ENG_WDATA_reg[2][7] [1]),
        .I1(\config_reg[23]_i_6__1_n_0 ),
        .I2(\ENG_WEN_reg[2] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__1_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__1 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__1_n_0 ,\config_reg_reg[12]_i_2__1_n_1 ,\config_reg_reg[12]_i_2__1_n_2 ,\config_reg_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__1_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__1 
       (.CI(\config_reg_reg[12]_i_2__1_n_0 ),
        .CO({\config_reg_reg[16]_i_2__1_n_0 ,\config_reg_reg[16]_i_2__1_n_1 ,\config_reg_reg[16]_i_2__1_n_2 ,\config_reg_reg[16]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__1_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__1 
       (.CI(\config_reg_reg[16]_i_2__1_n_0 ),
        .CO({\config_reg_reg[20]_i_2__1_n_0 ,\config_reg_reg[20]_i_2__1_n_1 ,\config_reg_reg[20]_i_2__1_n_2 ,\config_reg_reg[20]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__1_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__1 
       (.CI(\config_reg_reg[20]_i_2__1_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__1_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__1_n_2 ,\config_reg_reg[23]_i_7__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__1_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__1_n_0 ),
        .D(\config_reg[2]_i_1__1_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__1_n_0 ),
        .D(\config_reg[3]_i_1__1_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__1_n_0 ),
        .D(\config_reg[4]_i_1__1_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__1_n_0 ),
        .D(\config_reg[5]_i_1__1_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__1_n_0 ),
        .D(\config_reg[6]_i_1__1_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__1_n_0 ),
        .D(\config_reg[7]_i_2__1_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__1_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    drop_packet_i_1
       (.I0(drop_packet_i_2_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\syncstages_ff_reg[1] ),
        .I4(drop_packet),
        .O(drop_packet_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drop_packet_i_2
       (.I0(debug_engine_match),
        .I1(PATTERN_FOUNDED_reg_0[2]),
        .I2(PATTERN_FOUNDED_reg_0[0]),
        .I3(PATTERN_FOUNDED_reg_0[1]),
        .I4(PATTERN_FOUNDED_reg_1),
        .I5(PATTERN_FOUNDED_reg_2),
        .O(drop_packet_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_28 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[24]_i_44_n_0 ),
        .O(\ENG_RDATA[2]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_44 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[2][7] [0]),
        .I4(\ENG_RADDR_reg[2][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_28 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[25]_i_44_n_0 ),
        .O(\ENG_RDATA[2]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_44 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[2][7] [0]),
        .I4(\ENG_RADDR_reg[2][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_28 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[26]_i_44_n_0 ),
        .O(\ENG_RDATA[2]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_44 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[2][7] [0]),
        .I4(\ENG_RADDR_reg[2][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_28 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[27]_i_44_n_0 ),
        .O(\ENG_RDATA[2]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_44 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[2][7] [0]),
        .I4(\ENG_RADDR_reg[2][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_28 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[28]_i_44_n_0 ),
        .O(\ENG_RDATA[2]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_44 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[2][7] [1]),
        .I4(\ENG_RADDR_reg[2][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_28 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[29]_i_44_n_0 ),
        .O(\ENG_RDATA[2]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_44 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[2][7] [0]),
        .I4(\ENG_RADDR_reg[2][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_28 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[30]_i_44_n_0 ),
        .O(\ENG_RDATA[2]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_44 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[2][7] [0]),
        .I4(\ENG_RADDR_reg[2][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_29 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[2][6] ),
        .I2(\eng_slv_rdata[31]_i_60_n_0 ),
        .O(\ENG_RDATA[2]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_60 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[2][7] [0]),
        .I4(\ENG_RADDR_reg[2][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__1
       (.I0(\config_reg[23]_i_3__1_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[2] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__1_n_0 ),
        .I5(pattern_lenght_changed_i_2__1_n_0),
        .O(pattern_lenght_changed_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__1
       (.I0(\ENG_WEN_reg[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__1_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__1 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__1_n_0 ),
        .I2(\ram_addra[0]_i_2__1_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__1_n_0 ),
        .O(\ram_addra[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__1 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__1_n_0 ),
        .I5(\ram_addra[0]_i_4__1_n_0 ),
        .O(\ram_addra[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__1 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__1 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__1 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__1_n_0 ),
        .I4(\ram_addra[7]_i_4__1_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__1 
       (.I0(\ram_addra[2]_i_2__1_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__1_n_0 ),
        .I3(\ram_addra[7]_i_4__1_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__1 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__1_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__1_n_0 ),
        .I4(\ram_addra[7]_i_4__1_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__1 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__1_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__1_n_0 ),
        .I4(\ram_addra[7]_i_4__1_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__1 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__1_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__1_n_0 ),
        .I4(\ram_addra[7]_i_4__1_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__1 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__1 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__1_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__1_n_0 ),
        .I4(\ram_addra[7]_i_4__1_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__1 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__1 
       (.I0(\ram_addra[7]_i_2__1_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__1_n_0 ),
        .I4(\ram_addra[7]_i_4__1_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__1 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__1_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__1 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__1_n_0 ),
        .I5(\ram_addra[7]_i_6__1_n_0 ),
        .O(\ram_addra[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__1 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__1_n_0 ),
        .I5(\ram_addra[7]_i_8__1_n_0 ),
        .O(\ram_addra[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__1 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__1 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__1 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__1 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__1_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__1_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__1_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__1_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__1_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__1_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__1_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__1_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__1
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__1_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__1 
       (.I0(\config_reg[23]_i_4__1_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[2][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__18 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[2] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__1
       (.I0(\ENG_WDATA_reg[2][7] [6]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__1
       (.I0(\ENG_WDATA_reg[2][7] [5]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__1
       (.I0(\ENG_WDATA_reg[2][7] [4]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__1
       (.I0(\ENG_WDATA_reg[2][7] [3]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__1
       (.I0(\ENG_WDATA_reg[2][7] [2]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__1
       (.I0(\ENG_WDATA_reg[2][7] [1]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__1
       (.I0(\ENG_WDATA_reg[2][7] [0]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__1
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [7]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__1
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [6]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__1
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [5]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__1
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [4]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__1
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [3]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__1
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [2]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__1
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [1]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__1
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(\ENG_RADDR_reg[2][7] [0]),
        .I3(\ENG_REN_reg[2] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__1
       (.I0(\ENG_WDATA_reg[2][7] [7]),
        .I1(\ENG_WEN_reg[2] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__4
   (debug_engine_match,
    \ENG_RDATA[3]__0 ,
    engine_clock,
    \ENG_WEN_reg[3] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[3][7] ,
    \ENG_RADDR_reg[3][7] ,
    \ENG_REN_reg[3] ,
    \ENG_RADDR_reg[3][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[3]__0 ;
  input engine_clock;
  input \ENG_WEN_reg[3] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[3][7] ;
  input [7:0]\ENG_RADDR_reg[3][7] ;
  input \ENG_REN_reg[3] ;
  input \ENG_RADDR_reg[3][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[3][6] ;
  wire [7:0]\ENG_RADDR_reg[3][7] ;
  wire [7:0]\ENG_RDATA[3]__0 ;
  wire \ENG_REN_reg[3] ;
  wire [7:0]\ENG_WDATA_reg[3][7] ;
  wire \ENG_WEN_reg[3] ;
  wire FSM_sequential_sm_state_i_1__2_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__2_n_0;
  wire PATTERN_FOUNDED_i_1__2_n_0;
  wire PATTERN_FOUNDED_i_3__2_n_0;
  wire PATTERN_FOUNDED_i_5__2_n_0;
  wire PATTERN_FOUNDED_i_6__2_n_0;
  wire PATTERN_FOUNDED_i_7__2_n_0;
  wire PATTERN_FOUNDED_i_8__2_n_0;
  wire PATTERN_FOUNDED_i_9__2_n_0;
  wire PATTERN_FOUNDED_reg_i_2__2_n_3;
  wire PATTERN_FOUNDED_reg_i_4__2_n_0;
  wire PATTERN_FOUNDED_reg_i_4__2_n_1;
  wire PATTERN_FOUNDED_reg_i_4__2_n_2;
  wire PATTERN_FOUNDED_reg_i_4__2_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__2_n_0 ;
  wire \_ram_addrb[1]_i_1__2_n_0 ;
  wire \_ram_addrb[2]_i_1__2_n_0 ;
  wire \_ram_addrb[3]_i_1__2_n_0 ;
  wire \_ram_addrb[4]_i_1__2_n_0 ;
  wire \_ram_addrb[5]_i_1__2_n_0 ;
  wire \_ram_addrb[5]_i_2__2_n_0 ;
  wire \_ram_addrb[6]_i_1__2_n_0 ;
  wire \_ram_addrb[7]_i_2__2_n_0 ;
  wire \_ram_addrb[7]_i_3__2_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__2_n_0 ;
  wire \back_value[7]_i_1__2_n_0 ;
  wire \back_value[7]_i_3__2_n_0 ;
  wire \back_value[7]_i_4__2_n_0 ;
  wire \back_value[7]_i_5__2_n_0 ;
  wire \back_value[7]_i_6__2_n_0 ;
  wire \back_value[7]_i_7__2_n_0 ;
  wire \back_value[7]_i_8__2_n_0 ;
  wire \back_value[7]_i_9__2_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__2_n_0 ;
  wire \config_reg[0]_i_2__2_n_0 ;
  wire \config_reg[0]_i_3__2_n_0 ;
  wire \config_reg[12]_i_3__2_n_0 ;
  wire \config_reg[15]_i_1__2_n_0 ;
  wire \config_reg[15]_i_3__2_n_0 ;
  wire \config_reg[15]_i_4__2_n_0 ;
  wire \config_reg[1]_i_1__2_n_0 ;
  wire \config_reg[1]_i_2__2_n_0 ;
  wire \config_reg[23]_i_10__2_n_0 ;
  wire \config_reg[23]_i_1__2_n_0 ;
  wire \config_reg[23]_i_3__2_n_0 ;
  wire \config_reg[23]_i_4__2_n_0 ;
  wire \config_reg[23]_i_5__2_n_0 ;
  wire \config_reg[23]_i_6__2_n_0 ;
  wire \config_reg[23]_i_8__2_n_0 ;
  wire \config_reg[23]_i_9__2_n_0 ;
  wire \config_reg[2]_i_1__2_n_0 ;
  wire \config_reg[3]_i_1__2_n_0 ;
  wire \config_reg[4]_i_1__2_n_0 ;
  wire \config_reg[5]_i_1__2_n_0 ;
  wire \config_reg[6]_i_1__2_n_0 ;
  wire \config_reg[7]_i_1__2_n_0 ;
  wire \config_reg[7]_i_2__2_n_0 ;
  wire \config_reg_reg[12]_i_2__2_n_0 ;
  wire \config_reg_reg[12]_i_2__2_n_1 ;
  wire \config_reg_reg[12]_i_2__2_n_2 ;
  wire \config_reg_reg[12]_i_2__2_n_3 ;
  wire \config_reg_reg[16]_i_2__2_n_0 ;
  wire \config_reg_reg[16]_i_2__2_n_1 ;
  wire \config_reg_reg[16]_i_2__2_n_2 ;
  wire \config_reg_reg[16]_i_2__2_n_3 ;
  wire \config_reg_reg[20]_i_2__2_n_0 ;
  wire \config_reg_reg[20]_i_2__2_n_1 ;
  wire \config_reg_reg[20]_i_2__2_n_2 ;
  wire \config_reg_reg[20]_i_2__2_n_3 ;
  wire \config_reg_reg[23]_i_7__2_n_2 ;
  wire \config_reg_reg[23]_i_7__2_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_45_n_0 ;
  wire \eng_slv_rdata[25]_i_45_n_0 ;
  wire \eng_slv_rdata[26]_i_45_n_0 ;
  wire \eng_slv_rdata[27]_i_45_n_0 ;
  wire \eng_slv_rdata[28]_i_45_n_0 ;
  wire \eng_slv_rdata[29]_i_45_n_0 ;
  wire \eng_slv_rdata[30]_i_45_n_0 ;
  wire \eng_slv_rdata[31]_i_62_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__2_n_0;
  wire pattern_lenght_changed_i_2__2_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__2_n_0 ;
  wire \ram_addra[0]_i_2__2_n_0 ;
  wire \ram_addra[0]_i_3__2_n_0 ;
  wire \ram_addra[0]_i_4__2_n_0 ;
  wire \ram_addra[1]_i_1__2_n_0 ;
  wire \ram_addra[2]_i_1__2_n_0 ;
  wire \ram_addra[2]_i_2__2_n_0 ;
  wire \ram_addra[3]_i_1__2_n_0 ;
  wire \ram_addra[3]_i_2__2_n_0 ;
  wire \ram_addra[4]_i_1__2_n_0 ;
  wire \ram_addra[4]_i_2__2_n_0 ;
  wire \ram_addra[5]_i_1__2_n_0 ;
  wire \ram_addra[5]_i_2__2_n_0 ;
  wire \ram_addra[6]_i_1__2_n_0 ;
  wire \ram_addra[6]_i_2__2_n_0 ;
  wire \ram_addra[7]_i_1__2_n_0 ;
  wire \ram_addra[7]_i_2__2_n_0 ;
  wire \ram_addra[7]_i_3__2_n_0 ;
  wire \ram_addra[7]_i_4__2_n_0 ;
  wire \ram_addra[7]_i_5__2_n_0 ;
  wire \ram_addra[7]_i_6__2_n_0 ;
  wire \ram_addra[7]_i_7__2_n_0 ;
  wire \ram_addra[7]_i_8__2_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__2_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__2_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__2_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__2_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__2_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__2
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__2_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__2_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__2_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__2
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__2
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__2_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__2
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__2
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__2
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__2
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__2
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__2
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__2_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__2
       (.CI(PATTERN_FOUNDED_reg_i_4__2_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__2_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__2_n_0,PATTERN_FOUNDED_i_6__2_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__2
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__2_n_0,PATTERN_FOUNDED_reg_i_4__2_n_1,PATTERN_FOUNDED_reg_i_4__2_n_2,PATTERN_FOUNDED_reg_i_4__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__2_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__2_n_0,PATTERN_FOUNDED_i_8__2_n_0,PATTERN_FOUNDED_i_9__2_n_0,PATTERN_FOUNDED_i_10__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__2 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__2_n_0 ),
        .O(\_ram_addrb[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__2 
       (.I0(\back_value[7]_i_3__2_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__2 
       (.I0(\back_value[7]_i_3__2_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__2 
       (.I0(\back_value[7]_i_3__2_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__2 
       (.I0(\back_value[7]_i_3__2_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__2 
       (.I0(\back_value[7]_i_3__2_n_0 ),
        .I1(\_ram_addrb[5]_i_2__2_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__2 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__2 
       (.I0(\back_value[7]_i_3__2_n_0 ),
        .I1(\_ram_addrb[7]_i_3__2_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__2 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__2 
       (.I0(\back_value[7]_i_3__2_n_0 ),
        .I1(\_ram_addrb[7]_i_3__2_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__2 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__2_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__2_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__2_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__2_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__2_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__2_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__2_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__2_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__2 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__2 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__2 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__2 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__2 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__2 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__2 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__2 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__2 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__2 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__2_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__2 
       (.I0(\back_value[7]_i_4__2_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__2_n_0 ),
        .I4(\back_value[7]_i_6__2_n_0 ),
        .I5(\ram_addra[7]_i_3__2_n_0 ),
        .O(\back_value[7]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__2 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__2 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [3]),
        .I3(\ENG_WEN_reg[3] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__2 
       (.I0(\back_value[7]_i_7__2_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__2_n_0 ),
        .I4(\back_value[7]_i_9__2_n_0 ),
        .I5(\back_value[7]_i_10__2_n_0 ),
        .O(\back_value[7]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__2 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__2 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__2 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__2_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__2 
       (.I0(\config_reg[0]_i_2__2_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__2_n_0 ),
        .I3(\ENG_WEN_reg[3] ),
        .O(\config_reg[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__2 
       (.I0(\ENG_WDATA_reg[3][7] [0]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__2_n_0 ),
        .I4(\config_reg[23]_i_6__2_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [2]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [3]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [4]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__2 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [5]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [6]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__2 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__2_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__2_n_0 ),
        .O(\config_reg[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__2 
       (.I0(\ENG_WDATA_reg[3][7] [7]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__2 
       (.I0(\config_reg[15]_i_4__2_n_0 ),
        .I1(\config_reg[23]_i_8__2_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[3] ),
        .O(\config_reg[15]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__2 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__2_n_0 ),
        .O(\config_reg[15]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__2 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[3][7] [0]),
        .I2(\ENG_WEN_reg[3] ),
        .I3(\config_reg[23]_i_6__2_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [1]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [2]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [3]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__2 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__2_n_0 ),
        .I2(\config_reg[1]_i_2__2_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__2_n_0 ),
        .I5(\ENG_WEN_reg[3] ),
        .O(\config_reg[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__2 
       (.I0(\ENG_WDATA_reg[3][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [4]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [5]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [6]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__2 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__2 
       (.I0(\config_reg[23]_i_3__2_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[3] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__2_n_0 ),
        .I5(\config_reg[23]_i_5__2_n_0 ),
        .O(\config_reg[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__2 
       (.I0(\ENG_WDATA_reg[3][7] [7]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__2 
       (.I0(\config_reg[23]_i_8__2_n_0 ),
        .I1(\config_reg[23]_i_9__2_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[3] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__2 
       (.I0(\ENG_WEN_reg[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__2 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__2_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__2 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__2 
       (.I0(\config_reg[23]_i_4__2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__2 
       (.I0(\ENG_WDATA_reg[3][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [0]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__2 
       (.I0(\ENG_WDATA_reg[3][7] [1]),
        .I1(\config_reg[23]_i_6__2_n_0 ),
        .I2(\ENG_WEN_reg[3] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__2_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__2 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__2_n_0 ,\config_reg_reg[12]_i_2__2_n_1 ,\config_reg_reg[12]_i_2__2_n_2 ,\config_reg_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__2_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__2 
       (.CI(\config_reg_reg[12]_i_2__2_n_0 ),
        .CO({\config_reg_reg[16]_i_2__2_n_0 ,\config_reg_reg[16]_i_2__2_n_1 ,\config_reg_reg[16]_i_2__2_n_2 ,\config_reg_reg[16]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__2_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__2 
       (.CI(\config_reg_reg[16]_i_2__2_n_0 ),
        .CO({\config_reg_reg[20]_i_2__2_n_0 ,\config_reg_reg[20]_i_2__2_n_1 ,\config_reg_reg[20]_i_2__2_n_2 ,\config_reg_reg[20]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__2_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__2 
       (.CI(\config_reg_reg[20]_i_2__2_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__2_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__2_n_2 ,\config_reg_reg[23]_i_7__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__2_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__2_n_0 ),
        .D(\config_reg[2]_i_1__2_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__2_n_0 ),
        .D(\config_reg[3]_i_1__2_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__2_n_0 ),
        .D(\config_reg[4]_i_1__2_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__2_n_0 ),
        .D(\config_reg[5]_i_1__2_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__2_n_0 ),
        .D(\config_reg[6]_i_1__2_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__2_n_0 ),
        .D(\config_reg[7]_i_2__2_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__2_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_29 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[24]_i_45_n_0 ),
        .O(\ENG_RDATA[3]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_45 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[3][7] [0]),
        .I4(\ENG_RADDR_reg[3][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_29 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[25]_i_45_n_0 ),
        .O(\ENG_RDATA[3]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_45 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[3][7] [0]),
        .I4(\ENG_RADDR_reg[3][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_29 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[26]_i_45_n_0 ),
        .O(\ENG_RDATA[3]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_45 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[3][7] [0]),
        .I4(\ENG_RADDR_reg[3][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_29 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[27]_i_45_n_0 ),
        .O(\ENG_RDATA[3]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_45 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[3][7] [0]),
        .I4(\ENG_RADDR_reg[3][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_29 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[28]_i_45_n_0 ),
        .O(\ENG_RDATA[3]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_45 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[3][7] [1]),
        .I4(\ENG_RADDR_reg[3][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_29 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[29]_i_45_n_0 ),
        .O(\ENG_RDATA[3]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_45 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[3][7] [0]),
        .I4(\ENG_RADDR_reg[3][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_29 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[30]_i_45_n_0 ),
        .O(\ENG_RDATA[3]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_45 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[3][7] [0]),
        .I4(\ENG_RADDR_reg[3][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_30 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[3][6] ),
        .I2(\eng_slv_rdata[31]_i_62_n_0 ),
        .O(\ENG_RDATA[3]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_62 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[3][7] [0]),
        .I4(\ENG_RADDR_reg[3][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__2
       (.I0(\config_reg[23]_i_3__2_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[3] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__2_n_0 ),
        .I5(pattern_lenght_changed_i_2__2_n_0),
        .O(pattern_lenght_changed_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__2
       (.I0(\ENG_WEN_reg[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__2_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__2 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__2_n_0 ),
        .I2(\ram_addra[0]_i_2__2_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__2_n_0 ),
        .O(\ram_addra[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__2 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__2_n_0 ),
        .I5(\ram_addra[0]_i_4__2_n_0 ),
        .O(\ram_addra[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__2 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__2 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__2 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__2_n_0 ),
        .I4(\ram_addra[7]_i_4__2_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__2 
       (.I0(\ram_addra[2]_i_2__2_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__2_n_0 ),
        .I3(\ram_addra[7]_i_4__2_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__2 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__2 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__2_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__2_n_0 ),
        .I4(\ram_addra[7]_i_4__2_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__2 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__2 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__2_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__2_n_0 ),
        .I4(\ram_addra[7]_i_4__2_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__2 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__2 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__2_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__2_n_0 ),
        .I4(\ram_addra[7]_i_4__2_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__2 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__2 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__2_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__2_n_0 ),
        .I4(\ram_addra[7]_i_4__2_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__2 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__2 
       (.I0(\ram_addra[7]_i_2__2_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__2_n_0 ),
        .I4(\ram_addra[7]_i_4__2_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__2 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__2_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__2 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__2_n_0 ),
        .I5(\ram_addra[7]_i_6__2_n_0 ),
        .O(\ram_addra[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__2 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__2_n_0 ),
        .I5(\ram_addra[7]_i_8__2_n_0 ),
        .O(\ram_addra[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__2 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__2 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__2 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__2 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__2_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__2_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__2_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__2_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__2_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__2_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__2_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__2_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__2
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__2_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__2 
       (.I0(\config_reg[23]_i_4__2_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[3][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__19 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[3] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__2
       (.I0(\ENG_WDATA_reg[3][7] [6]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__2
       (.I0(\ENG_WDATA_reg[3][7] [5]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__2
       (.I0(\ENG_WDATA_reg[3][7] [4]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__2
       (.I0(\ENG_WDATA_reg[3][7] [3]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__2
       (.I0(\ENG_WDATA_reg[3][7] [2]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__2
       (.I0(\ENG_WDATA_reg[3][7] [1]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__2
       (.I0(\ENG_WDATA_reg[3][7] [0]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__2
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [7]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__2
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [6]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__2
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [5]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__2
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [4]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__2
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [3]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__2
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [2]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__2
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [1]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__2
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(\ENG_RADDR_reg[3][7] [0]),
        .I3(\ENG_REN_reg[3] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__2
       (.I0(\ENG_WDATA_reg[3][7] [7]),
        .I1(\ENG_WEN_reg[3] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__5
   (debug_engine_match,
    \ENG_RDATA[4]__0 ,
    engine_clock,
    \ENG_WEN_reg[4] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[4][7] ,
    \ENG_RADDR_reg[4][7] ,
    \ENG_REN_reg[4] ,
    \ENG_RADDR_reg[4][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[4]__0 ;
  input engine_clock;
  input \ENG_WEN_reg[4] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[4][7] ;
  input [7:0]\ENG_RADDR_reg[4][7] ;
  input \ENG_REN_reg[4] ;
  input \ENG_RADDR_reg[4][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[4][6] ;
  wire [7:0]\ENG_RADDR_reg[4][7] ;
  wire [7:0]\ENG_RDATA[4]__0 ;
  wire \ENG_REN_reg[4] ;
  wire [7:0]\ENG_WDATA_reg[4][7] ;
  wire \ENG_WEN_reg[4] ;
  wire FSM_sequential_sm_state_i_1__3_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__3_n_0;
  wire PATTERN_FOUNDED_i_1__3_n_0;
  wire PATTERN_FOUNDED_i_3__3_n_0;
  wire PATTERN_FOUNDED_i_5__3_n_0;
  wire PATTERN_FOUNDED_i_6__3_n_0;
  wire PATTERN_FOUNDED_i_7__3_n_0;
  wire PATTERN_FOUNDED_i_8__3_n_0;
  wire PATTERN_FOUNDED_i_9__3_n_0;
  wire PATTERN_FOUNDED_reg_i_2__3_n_3;
  wire PATTERN_FOUNDED_reg_i_4__3_n_0;
  wire PATTERN_FOUNDED_reg_i_4__3_n_1;
  wire PATTERN_FOUNDED_reg_i_4__3_n_2;
  wire PATTERN_FOUNDED_reg_i_4__3_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__3_n_0 ;
  wire \_ram_addrb[1]_i_1__3_n_0 ;
  wire \_ram_addrb[2]_i_1__3_n_0 ;
  wire \_ram_addrb[3]_i_1__3_n_0 ;
  wire \_ram_addrb[4]_i_1__3_n_0 ;
  wire \_ram_addrb[5]_i_1__3_n_0 ;
  wire \_ram_addrb[5]_i_2__3_n_0 ;
  wire \_ram_addrb[6]_i_1__3_n_0 ;
  wire \_ram_addrb[7]_i_2__3_n_0 ;
  wire \_ram_addrb[7]_i_3__3_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__3_n_0 ;
  wire \back_value[7]_i_1__3_n_0 ;
  wire \back_value[7]_i_3__3_n_0 ;
  wire \back_value[7]_i_4__3_n_0 ;
  wire \back_value[7]_i_5__3_n_0 ;
  wire \back_value[7]_i_6__3_n_0 ;
  wire \back_value[7]_i_7__3_n_0 ;
  wire \back_value[7]_i_8__3_n_0 ;
  wire \back_value[7]_i_9__3_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__3_n_0 ;
  wire \config_reg[0]_i_2__3_n_0 ;
  wire \config_reg[0]_i_3__3_n_0 ;
  wire \config_reg[12]_i_3__3_n_0 ;
  wire \config_reg[15]_i_1__3_n_0 ;
  wire \config_reg[15]_i_3__3_n_0 ;
  wire \config_reg[15]_i_4__3_n_0 ;
  wire \config_reg[1]_i_1__3_n_0 ;
  wire \config_reg[1]_i_2__3_n_0 ;
  wire \config_reg[23]_i_10__3_n_0 ;
  wire \config_reg[23]_i_1__3_n_0 ;
  wire \config_reg[23]_i_3__3_n_0 ;
  wire \config_reg[23]_i_4__3_n_0 ;
  wire \config_reg[23]_i_5__3_n_0 ;
  wire \config_reg[23]_i_6__3_n_0 ;
  wire \config_reg[23]_i_8__3_n_0 ;
  wire \config_reg[23]_i_9__3_n_0 ;
  wire \config_reg[2]_i_1__3_n_0 ;
  wire \config_reg[3]_i_1__3_n_0 ;
  wire \config_reg[4]_i_1__3_n_0 ;
  wire \config_reg[5]_i_1__3_n_0 ;
  wire \config_reg[6]_i_1__3_n_0 ;
  wire \config_reg[7]_i_1__3_n_0 ;
  wire \config_reg[7]_i_2__3_n_0 ;
  wire \config_reg_reg[12]_i_2__3_n_0 ;
  wire \config_reg_reg[12]_i_2__3_n_1 ;
  wire \config_reg_reg[12]_i_2__3_n_2 ;
  wire \config_reg_reg[12]_i_2__3_n_3 ;
  wire \config_reg_reg[16]_i_2__3_n_0 ;
  wire \config_reg_reg[16]_i_2__3_n_1 ;
  wire \config_reg_reg[16]_i_2__3_n_2 ;
  wire \config_reg_reg[16]_i_2__3_n_3 ;
  wire \config_reg_reg[20]_i_2__3_n_0 ;
  wire \config_reg_reg[20]_i_2__3_n_1 ;
  wire \config_reg_reg[20]_i_2__3_n_2 ;
  wire \config_reg_reg[20]_i_2__3_n_3 ;
  wire \config_reg_reg[23]_i_7__3_n_2 ;
  wire \config_reg_reg[23]_i_7__3_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_38_n_0 ;
  wire \eng_slv_rdata[25]_i_38_n_0 ;
  wire \eng_slv_rdata[26]_i_38_n_0 ;
  wire \eng_slv_rdata[27]_i_38_n_0 ;
  wire \eng_slv_rdata[28]_i_38_n_0 ;
  wire \eng_slv_rdata[29]_i_38_n_0 ;
  wire \eng_slv_rdata[30]_i_38_n_0 ;
  wire \eng_slv_rdata[31]_i_48_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__3_n_0;
  wire pattern_lenght_changed_i_2__3_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__3_n_0 ;
  wire \ram_addra[0]_i_2__3_n_0 ;
  wire \ram_addra[0]_i_3__3_n_0 ;
  wire \ram_addra[0]_i_4__3_n_0 ;
  wire \ram_addra[1]_i_1__3_n_0 ;
  wire \ram_addra[2]_i_1__3_n_0 ;
  wire \ram_addra[2]_i_2__3_n_0 ;
  wire \ram_addra[3]_i_1__3_n_0 ;
  wire \ram_addra[3]_i_2__3_n_0 ;
  wire \ram_addra[4]_i_1__3_n_0 ;
  wire \ram_addra[4]_i_2__3_n_0 ;
  wire \ram_addra[5]_i_1__3_n_0 ;
  wire \ram_addra[5]_i_2__3_n_0 ;
  wire \ram_addra[6]_i_1__3_n_0 ;
  wire \ram_addra[6]_i_2__3_n_0 ;
  wire \ram_addra[7]_i_1__3_n_0 ;
  wire \ram_addra[7]_i_2__3_n_0 ;
  wire \ram_addra[7]_i_3__3_n_0 ;
  wire \ram_addra[7]_i_4__3_n_0 ;
  wire \ram_addra[7]_i_5__3_n_0 ;
  wire \ram_addra[7]_i_6__3_n_0 ;
  wire \ram_addra[7]_i_7__3_n_0 ;
  wire \ram_addra[7]_i_8__3_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__3_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__3_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__3_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__3_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__3_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__3
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__3_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__3_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__3_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__3
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__3_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__3
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__3_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__3
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__3
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__3
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__3
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__3_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__3
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__3
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__3_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__3
       (.CI(PATTERN_FOUNDED_reg_i_4__3_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__3_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__3_n_0,PATTERN_FOUNDED_i_6__3_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__3
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__3_n_0,PATTERN_FOUNDED_reg_i_4__3_n_1,PATTERN_FOUNDED_reg_i_4__3_n_2,PATTERN_FOUNDED_reg_i_4__3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__3_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__3_n_0,PATTERN_FOUNDED_i_8__3_n_0,PATTERN_FOUNDED_i_9__3_n_0,PATTERN_FOUNDED_i_10__3_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__3 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__3_n_0 ),
        .O(\_ram_addrb[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__3 
       (.I0(\back_value[7]_i_3__3_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__3 
       (.I0(\back_value[7]_i_3__3_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__3 
       (.I0(\back_value[7]_i_3__3_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__3 
       (.I0(\back_value[7]_i_3__3_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__3 
       (.I0(\back_value[7]_i_3__3_n_0 ),
        .I1(\_ram_addrb[5]_i_2__3_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__3 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__3 
       (.I0(\back_value[7]_i_3__3_n_0 ),
        .I1(\_ram_addrb[7]_i_3__3_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__3 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__3 
       (.I0(\back_value[7]_i_3__3_n_0 ),
        .I1(\_ram_addrb[7]_i_3__3_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__3 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__3_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__3_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__3_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__3_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__3_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__3_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__3_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__3_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__3 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__3 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__3 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__3 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__3 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__3 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__3 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__3 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__3 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__3 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__3_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__3 
       (.I0(\back_value[7]_i_4__3_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__3_n_0 ),
        .I4(\back_value[7]_i_6__3_n_0 ),
        .I5(\ram_addra[7]_i_3__3_n_0 ),
        .O(\back_value[7]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__3 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__3 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [3]),
        .I3(\ENG_WEN_reg[4] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__3 
       (.I0(\back_value[7]_i_7__3_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__3_n_0 ),
        .I4(\back_value[7]_i_9__3_n_0 ),
        .I5(\back_value[7]_i_10__3_n_0 ),
        .O(\back_value[7]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__3 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__3 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__3 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__3_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__3 
       (.I0(\config_reg[0]_i_2__3_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__3_n_0 ),
        .I3(\ENG_WEN_reg[4] ),
        .O(\config_reg[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__3 
       (.I0(\ENG_WDATA_reg[4][7] [0]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__3_n_0 ),
        .I4(\config_reg[23]_i_6__3_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [2]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [3]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [4]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__3 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [5]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [6]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__3 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__3_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__3_n_0 ),
        .O(\config_reg[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__3 
       (.I0(\ENG_WDATA_reg[4][7] [7]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__3 
       (.I0(\config_reg[15]_i_4__3_n_0 ),
        .I1(\config_reg[23]_i_8__3_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[4] ),
        .O(\config_reg[15]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__3 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__3_n_0 ),
        .O(\config_reg[15]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__3 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[4][7] [0]),
        .I2(\ENG_WEN_reg[4] ),
        .I3(\config_reg[23]_i_6__3_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [1]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [2]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [3]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__3 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__3_n_0 ),
        .I2(\config_reg[1]_i_2__3_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__3_n_0 ),
        .I5(\ENG_WEN_reg[4] ),
        .O(\config_reg[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__3 
       (.I0(\ENG_WDATA_reg[4][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [4]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [5]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [6]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__3 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__3 
       (.I0(\config_reg[23]_i_3__3_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[4] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__3_n_0 ),
        .I5(\config_reg[23]_i_5__3_n_0 ),
        .O(\config_reg[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__3 
       (.I0(\ENG_WDATA_reg[4][7] [7]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__3 
       (.I0(\config_reg[23]_i_8__3_n_0 ),
        .I1(\config_reg[23]_i_9__3_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__3 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[4] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__3 
       (.I0(\ENG_WEN_reg[4] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__3 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__3 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__3_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__3 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__3 
       (.I0(\config_reg[23]_i_4__3_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__3 
       (.I0(\ENG_WDATA_reg[4][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [0]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__3 
       (.I0(\ENG_WDATA_reg[4][7] [1]),
        .I1(\config_reg[23]_i_6__3_n_0 ),
        .I2(\ENG_WEN_reg[4] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__3_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__3 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__3_n_0 ,\config_reg_reg[12]_i_2__3_n_1 ,\config_reg_reg[12]_i_2__3_n_2 ,\config_reg_reg[12]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__3_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__3 
       (.CI(\config_reg_reg[12]_i_2__3_n_0 ),
        .CO({\config_reg_reg[16]_i_2__3_n_0 ,\config_reg_reg[16]_i_2__3_n_1 ,\config_reg_reg[16]_i_2__3_n_2 ,\config_reg_reg[16]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__3_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__3 
       (.CI(\config_reg_reg[16]_i_2__3_n_0 ),
        .CO({\config_reg_reg[20]_i_2__3_n_0 ,\config_reg_reg[20]_i_2__3_n_1 ,\config_reg_reg[20]_i_2__3_n_2 ,\config_reg_reg[20]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__3_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__3 
       (.CI(\config_reg_reg[20]_i_2__3_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__3_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__3_n_2 ,\config_reg_reg[23]_i_7__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__3_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__3_n_0 ),
        .D(\config_reg[2]_i_1__3_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__3_n_0 ),
        .D(\config_reg[3]_i_1__3_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__3_n_0 ),
        .D(\config_reg[4]_i_1__3_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__3_n_0 ),
        .D(\config_reg[5]_i_1__3_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__3_n_0 ),
        .D(\config_reg[6]_i_1__3_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__3_n_0 ),
        .D(\config_reg[7]_i_2__3_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__3_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_22 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[24]_i_38_n_0 ),
        .O(\ENG_RDATA[4]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_38 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[4][7] [0]),
        .I4(\ENG_RADDR_reg[4][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_22 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[25]_i_38_n_0 ),
        .O(\ENG_RDATA[4]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_38 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[4][7] [0]),
        .I4(\ENG_RADDR_reg[4][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_22 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[26]_i_38_n_0 ),
        .O(\ENG_RDATA[4]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_38 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[4][7] [0]),
        .I4(\ENG_RADDR_reg[4][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_22 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[27]_i_38_n_0 ),
        .O(\ENG_RDATA[4]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_38 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[4][7] [0]),
        .I4(\ENG_RADDR_reg[4][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_22 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[28]_i_38_n_0 ),
        .O(\ENG_RDATA[4]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_38 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[4][7] [1]),
        .I4(\ENG_RADDR_reg[4][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_22 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[29]_i_38_n_0 ),
        .O(\ENG_RDATA[4]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_38 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[4][7] [0]),
        .I4(\ENG_RADDR_reg[4][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_22 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[30]_i_38_n_0 ),
        .O(\ENG_RDATA[4]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_38 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[4][7] [0]),
        .I4(\ENG_RADDR_reg[4][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_23 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[4][6] ),
        .I2(\eng_slv_rdata[31]_i_48_n_0 ),
        .O(\ENG_RDATA[4]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_48 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[4][7] [0]),
        .I4(\ENG_RADDR_reg[4][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__3
       (.I0(\config_reg[23]_i_3__3_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[4] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__3_n_0 ),
        .I5(pattern_lenght_changed_i_2__3_n_0),
        .O(pattern_lenght_changed_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__3
       (.I0(\ENG_WEN_reg[4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__3_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__3 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__3_n_0 ),
        .I2(\ram_addra[0]_i_2__3_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__3_n_0 ),
        .O(\ram_addra[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__3 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__3_n_0 ),
        .I5(\ram_addra[0]_i_4__3_n_0 ),
        .O(\ram_addra[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__3 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__3 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__3 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__3_n_0 ),
        .I4(\ram_addra[7]_i_4__3_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__3 
       (.I0(\ram_addra[2]_i_2__3_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__3_n_0 ),
        .I3(\ram_addra[7]_i_4__3_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__3 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__3 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__3_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__3_n_0 ),
        .I4(\ram_addra[7]_i_4__3_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__3 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__3 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__3_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__3_n_0 ),
        .I4(\ram_addra[7]_i_4__3_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__3 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__3 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__3_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__3_n_0 ),
        .I4(\ram_addra[7]_i_4__3_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__3 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__3 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__3_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__3_n_0 ),
        .I4(\ram_addra[7]_i_4__3_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__3 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__3 
       (.I0(\ram_addra[7]_i_2__3_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__3_n_0 ),
        .I4(\ram_addra[7]_i_4__3_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__3 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__3_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__3 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__3_n_0 ),
        .I5(\ram_addra[7]_i_6__3_n_0 ),
        .O(\ram_addra[7]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__3 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__3_n_0 ),
        .I5(\ram_addra[7]_i_8__3_n_0 ),
        .O(\ram_addra[7]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__3 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__3 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__3 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__3 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__3_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__3_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__3_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__3_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__3_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__3_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__3_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__3_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__3
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__3_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__3 
       (.I0(\config_reg[23]_i_4__3_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[4][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__20 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[4] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__3
       (.I0(\ENG_WDATA_reg[4][7] [6]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__3
       (.I0(\ENG_WDATA_reg[4][7] [5]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__3
       (.I0(\ENG_WDATA_reg[4][7] [4]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__3
       (.I0(\ENG_WDATA_reg[4][7] [3]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__3
       (.I0(\ENG_WDATA_reg[4][7] [2]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__3
       (.I0(\ENG_WDATA_reg[4][7] [1]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__3
       (.I0(\ENG_WDATA_reg[4][7] [0]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__3
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [7]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__3
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [6]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__3
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [5]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__3
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [4]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__3
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [3]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__3
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [2]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__3
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [1]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__3
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(\ENG_RADDR_reg[4][7] [0]),
        .I3(\ENG_REN_reg[4] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__3
       (.I0(\ENG_WDATA_reg[4][7] [7]),
        .I1(\ENG_WEN_reg[4] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__6
   (debug_engine_match,
    \ENG_RDATA[5]__0 ,
    engine_clock,
    \ENG_WEN_reg[5] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[5][7] ,
    \ENG_RADDR_reg[5][7] ,
    \ENG_REN_reg[5] ,
    \ENG_RADDR_reg[5][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[5]__0 ;
  input engine_clock;
  input \ENG_WEN_reg[5] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[5][7] ;
  input [7:0]\ENG_RADDR_reg[5][7] ;
  input \ENG_REN_reg[5] ;
  input \ENG_RADDR_reg[5][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[5][6] ;
  wire [7:0]\ENG_RADDR_reg[5][7] ;
  wire [7:0]\ENG_RDATA[5]__0 ;
  wire \ENG_REN_reg[5] ;
  wire [7:0]\ENG_WDATA_reg[5][7] ;
  wire \ENG_WEN_reg[5] ;
  wire FSM_sequential_sm_state_i_1__4_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__4_n_0;
  wire PATTERN_FOUNDED_i_1__4_n_0;
  wire PATTERN_FOUNDED_i_3__4_n_0;
  wire PATTERN_FOUNDED_i_5__4_n_0;
  wire PATTERN_FOUNDED_i_6__4_n_0;
  wire PATTERN_FOUNDED_i_7__4_n_0;
  wire PATTERN_FOUNDED_i_8__4_n_0;
  wire PATTERN_FOUNDED_i_9__4_n_0;
  wire PATTERN_FOUNDED_reg_i_2__4_n_3;
  wire PATTERN_FOUNDED_reg_i_4__4_n_0;
  wire PATTERN_FOUNDED_reg_i_4__4_n_1;
  wire PATTERN_FOUNDED_reg_i_4__4_n_2;
  wire PATTERN_FOUNDED_reg_i_4__4_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__4_n_0 ;
  wire \_ram_addrb[1]_i_1__4_n_0 ;
  wire \_ram_addrb[2]_i_1__4_n_0 ;
  wire \_ram_addrb[3]_i_1__4_n_0 ;
  wire \_ram_addrb[4]_i_1__4_n_0 ;
  wire \_ram_addrb[5]_i_1__4_n_0 ;
  wire \_ram_addrb[5]_i_2__4_n_0 ;
  wire \_ram_addrb[6]_i_1__4_n_0 ;
  wire \_ram_addrb[7]_i_2__4_n_0 ;
  wire \_ram_addrb[7]_i_3__4_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__4_n_0 ;
  wire \back_value[7]_i_1__4_n_0 ;
  wire \back_value[7]_i_3__4_n_0 ;
  wire \back_value[7]_i_4__4_n_0 ;
  wire \back_value[7]_i_5__4_n_0 ;
  wire \back_value[7]_i_6__4_n_0 ;
  wire \back_value[7]_i_7__4_n_0 ;
  wire \back_value[7]_i_8__4_n_0 ;
  wire \back_value[7]_i_9__4_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__4_n_0 ;
  wire \config_reg[0]_i_2__4_n_0 ;
  wire \config_reg[0]_i_3__4_n_0 ;
  wire \config_reg[12]_i_3__4_n_0 ;
  wire \config_reg[15]_i_1__4_n_0 ;
  wire \config_reg[15]_i_3__4_n_0 ;
  wire \config_reg[15]_i_4__4_n_0 ;
  wire \config_reg[1]_i_1__4_n_0 ;
  wire \config_reg[1]_i_2__4_n_0 ;
  wire \config_reg[23]_i_10__4_n_0 ;
  wire \config_reg[23]_i_1__4_n_0 ;
  wire \config_reg[23]_i_3__4_n_0 ;
  wire \config_reg[23]_i_4__4_n_0 ;
  wire \config_reg[23]_i_5__4_n_0 ;
  wire \config_reg[23]_i_6__4_n_0 ;
  wire \config_reg[23]_i_8__4_n_0 ;
  wire \config_reg[23]_i_9__4_n_0 ;
  wire \config_reg[2]_i_1__4_n_0 ;
  wire \config_reg[3]_i_1__4_n_0 ;
  wire \config_reg[4]_i_1__4_n_0 ;
  wire \config_reg[5]_i_1__4_n_0 ;
  wire \config_reg[6]_i_1__4_n_0 ;
  wire \config_reg[7]_i_1__4_n_0 ;
  wire \config_reg[7]_i_2__4_n_0 ;
  wire \config_reg_reg[12]_i_2__4_n_0 ;
  wire \config_reg_reg[12]_i_2__4_n_1 ;
  wire \config_reg_reg[12]_i_2__4_n_2 ;
  wire \config_reg_reg[12]_i_2__4_n_3 ;
  wire \config_reg_reg[16]_i_2__4_n_0 ;
  wire \config_reg_reg[16]_i_2__4_n_1 ;
  wire \config_reg_reg[16]_i_2__4_n_2 ;
  wire \config_reg_reg[16]_i_2__4_n_3 ;
  wire \config_reg_reg[20]_i_2__4_n_0 ;
  wire \config_reg_reg[20]_i_2__4_n_1 ;
  wire \config_reg_reg[20]_i_2__4_n_2 ;
  wire \config_reg_reg[20]_i_2__4_n_3 ;
  wire \config_reg_reg[23]_i_7__4_n_2 ;
  wire \config_reg_reg[23]_i_7__4_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_39_n_0 ;
  wire \eng_slv_rdata[25]_i_39_n_0 ;
  wire \eng_slv_rdata[26]_i_39_n_0 ;
  wire \eng_slv_rdata[27]_i_39_n_0 ;
  wire \eng_slv_rdata[28]_i_39_n_0 ;
  wire \eng_slv_rdata[29]_i_39_n_0 ;
  wire \eng_slv_rdata[30]_i_39_n_0 ;
  wire \eng_slv_rdata[31]_i_50_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__4_n_0;
  wire pattern_lenght_changed_i_2__4_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__4_n_0 ;
  wire \ram_addra[0]_i_2__4_n_0 ;
  wire \ram_addra[0]_i_3__4_n_0 ;
  wire \ram_addra[0]_i_4__4_n_0 ;
  wire \ram_addra[1]_i_1__4_n_0 ;
  wire \ram_addra[2]_i_1__4_n_0 ;
  wire \ram_addra[2]_i_2__4_n_0 ;
  wire \ram_addra[3]_i_1__4_n_0 ;
  wire \ram_addra[3]_i_2__4_n_0 ;
  wire \ram_addra[4]_i_1__4_n_0 ;
  wire \ram_addra[4]_i_2__4_n_0 ;
  wire \ram_addra[5]_i_1__4_n_0 ;
  wire \ram_addra[5]_i_2__4_n_0 ;
  wire \ram_addra[6]_i_1__4_n_0 ;
  wire \ram_addra[6]_i_2__4_n_0 ;
  wire \ram_addra[7]_i_1__4_n_0 ;
  wire \ram_addra[7]_i_2__4_n_0 ;
  wire \ram_addra[7]_i_3__4_n_0 ;
  wire \ram_addra[7]_i_4__4_n_0 ;
  wire \ram_addra[7]_i_5__4_n_0 ;
  wire \ram_addra[7]_i_6__4_n_0 ;
  wire \ram_addra[7]_i_7__4_n_0 ;
  wire \ram_addra[7]_i_8__4_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__4_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__4_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__4_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__4_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__4_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__4
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__4_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__4_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__4_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__4
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__4_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__4
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__4_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__4
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__4
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__4
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__4
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__4_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__4
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__4
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__4_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__4
       (.CI(PATTERN_FOUNDED_reg_i_4__4_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__4_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__4_n_0,PATTERN_FOUNDED_i_6__4_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__4
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__4_n_0,PATTERN_FOUNDED_reg_i_4__4_n_1,PATTERN_FOUNDED_reg_i_4__4_n_2,PATTERN_FOUNDED_reg_i_4__4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__4_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__4_n_0,PATTERN_FOUNDED_i_8__4_n_0,PATTERN_FOUNDED_i_9__4_n_0,PATTERN_FOUNDED_i_10__4_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__4 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__4_n_0 ),
        .O(\_ram_addrb[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__4 
       (.I0(\back_value[7]_i_3__4_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__4 
       (.I0(\back_value[7]_i_3__4_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__4 
       (.I0(\back_value[7]_i_3__4_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__4 
       (.I0(\back_value[7]_i_3__4_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__4 
       (.I0(\back_value[7]_i_3__4_n_0 ),
        .I1(\_ram_addrb[5]_i_2__4_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__4 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__4 
       (.I0(\back_value[7]_i_3__4_n_0 ),
        .I1(\_ram_addrb[7]_i_3__4_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__4 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__4 
       (.I0(\back_value[7]_i_3__4_n_0 ),
        .I1(\_ram_addrb[7]_i_3__4_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__4 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__4_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__4_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__4_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__4_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__4_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__4_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__4_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__4_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__4_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__4 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__4 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__4 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__4 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__4 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__4 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__4 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__4 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__4 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__4 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__4_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__4 
       (.I0(\back_value[7]_i_4__4_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__4_n_0 ),
        .I4(\back_value[7]_i_6__4_n_0 ),
        .I5(\ram_addra[7]_i_3__4_n_0 ),
        .O(\back_value[7]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__4 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__4 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [3]),
        .I3(\ENG_WEN_reg[5] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__4 
       (.I0(\back_value[7]_i_7__4_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__4_n_0 ),
        .I4(\back_value[7]_i_9__4_n_0 ),
        .I5(\back_value[7]_i_10__4_n_0 ),
        .O(\back_value[7]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__4 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__4 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__4 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__4_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__4 
       (.I0(\config_reg[0]_i_2__4_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__4_n_0 ),
        .I3(\ENG_WEN_reg[5] ),
        .O(\config_reg[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__4 
       (.I0(\ENG_WDATA_reg[5][7] [0]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__4_n_0 ),
        .I4(\config_reg[23]_i_6__4_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [2]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [3]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [4]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__4 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [5]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [6]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__4 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__4_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__4_n_0 ),
        .O(\config_reg[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__4 
       (.I0(\ENG_WDATA_reg[5][7] [7]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__4 
       (.I0(\config_reg[15]_i_4__4_n_0 ),
        .I1(\config_reg[23]_i_8__4_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[5] ),
        .O(\config_reg[15]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__4 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__4_n_0 ),
        .O(\config_reg[15]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__4 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[5][7] [0]),
        .I2(\ENG_WEN_reg[5] ),
        .I3(\config_reg[23]_i_6__4_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [1]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [2]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [3]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__4 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__4_n_0 ),
        .I2(\config_reg[1]_i_2__4_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__4_n_0 ),
        .I5(\ENG_WEN_reg[5] ),
        .O(\config_reg[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__4 
       (.I0(\ENG_WDATA_reg[5][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [4]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [5]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [6]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__4 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__4 
       (.I0(\config_reg[23]_i_3__4_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[5] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__4_n_0 ),
        .I5(\config_reg[23]_i_5__4_n_0 ),
        .O(\config_reg[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__4 
       (.I0(\ENG_WDATA_reg[5][7] [7]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__4 
       (.I0(\config_reg[23]_i_8__4_n_0 ),
        .I1(\config_reg[23]_i_9__4_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__4 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[5] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__4 
       (.I0(\ENG_WEN_reg[5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__4 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__4 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__4_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__4 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__4 
       (.I0(\config_reg[23]_i_4__4_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__4 
       (.I0(\ENG_WDATA_reg[5][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [0]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__4 
       (.I0(\ENG_WDATA_reg[5][7] [1]),
        .I1(\config_reg[23]_i_6__4_n_0 ),
        .I2(\ENG_WEN_reg[5] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__4_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__4 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__4_n_0 ,\config_reg_reg[12]_i_2__4_n_1 ,\config_reg_reg[12]_i_2__4_n_2 ,\config_reg_reg[12]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__4_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__4 
       (.CI(\config_reg_reg[12]_i_2__4_n_0 ),
        .CO({\config_reg_reg[16]_i_2__4_n_0 ,\config_reg_reg[16]_i_2__4_n_1 ,\config_reg_reg[16]_i_2__4_n_2 ,\config_reg_reg[16]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__4_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__4 
       (.CI(\config_reg_reg[16]_i_2__4_n_0 ),
        .CO({\config_reg_reg[20]_i_2__4_n_0 ,\config_reg_reg[20]_i_2__4_n_1 ,\config_reg_reg[20]_i_2__4_n_2 ,\config_reg_reg[20]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__4_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__4 
       (.CI(\config_reg_reg[20]_i_2__4_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__4_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__4_n_2 ,\config_reg_reg[23]_i_7__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__4_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__4_n_0 ),
        .D(\config_reg[2]_i_1__4_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__4_n_0 ),
        .D(\config_reg[3]_i_1__4_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__4_n_0 ),
        .D(\config_reg[4]_i_1__4_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__4_n_0 ),
        .D(\config_reg[5]_i_1__4_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__4_n_0 ),
        .D(\config_reg[6]_i_1__4_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__4_n_0 ),
        .D(\config_reg[7]_i_2__4_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__4_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_23 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[24]_i_39_n_0 ),
        .O(\ENG_RDATA[5]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_39 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(\ENG_RADDR_reg[5][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_23 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[25]_i_39_n_0 ),
        .O(\ENG_RDATA[5]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_39 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(\ENG_RADDR_reg[5][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_23 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[26]_i_39_n_0 ),
        .O(\ENG_RDATA[5]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_39 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(\ENG_RADDR_reg[5][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_23 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[27]_i_39_n_0 ),
        .O(\ENG_RDATA[5]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_39 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(\ENG_RADDR_reg[5][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_23 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[28]_i_39_n_0 ),
        .O(\ENG_RDATA[5]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_39 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[5][7] [1]),
        .I4(\ENG_RADDR_reg[5][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_23 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[29]_i_39_n_0 ),
        .O(\ENG_RDATA[5]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_39 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(\ENG_RADDR_reg[5][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_23 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[30]_i_39_n_0 ),
        .O(\ENG_RDATA[5]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_39 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(\ENG_RADDR_reg[5][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_24 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[5][6] ),
        .I2(\eng_slv_rdata[31]_i_50_n_0 ),
        .O(\ENG_RDATA[5]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_50 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[5][7] [0]),
        .I4(\ENG_RADDR_reg[5][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__4
       (.I0(\config_reg[23]_i_3__4_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[5] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__4_n_0 ),
        .I5(pattern_lenght_changed_i_2__4_n_0),
        .O(pattern_lenght_changed_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__4
       (.I0(\ENG_WEN_reg[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__4_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__4 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__4_n_0 ),
        .I2(\ram_addra[0]_i_2__4_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__4_n_0 ),
        .O(\ram_addra[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__4 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__4_n_0 ),
        .I5(\ram_addra[0]_i_4__4_n_0 ),
        .O(\ram_addra[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__4 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__4 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__4 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__4_n_0 ),
        .I4(\ram_addra[7]_i_4__4_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__4 
       (.I0(\ram_addra[2]_i_2__4_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__4_n_0 ),
        .I3(\ram_addra[7]_i_4__4_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__4 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__4 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__4_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__4_n_0 ),
        .I4(\ram_addra[7]_i_4__4_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__4 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__4 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__4_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__4_n_0 ),
        .I4(\ram_addra[7]_i_4__4_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__4 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__4 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__4_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__4_n_0 ),
        .I4(\ram_addra[7]_i_4__4_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__4 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__4 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__4_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__4_n_0 ),
        .I4(\ram_addra[7]_i_4__4_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__4 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__4 
       (.I0(\ram_addra[7]_i_2__4_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__4_n_0 ),
        .I4(\ram_addra[7]_i_4__4_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__4 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__4_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__4 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__4_n_0 ),
        .I5(\ram_addra[7]_i_6__4_n_0 ),
        .O(\ram_addra[7]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__4 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__4_n_0 ),
        .I5(\ram_addra[7]_i_8__4_n_0 ),
        .O(\ram_addra[7]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__4 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__4 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__4 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__4 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__4_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__4_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__4_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__4_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__4_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__4_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__4_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__4_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__4
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__4_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__4 
       (.I0(\config_reg[23]_i_4__4_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[5][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__21 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[5] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__4
       (.I0(\ENG_WDATA_reg[5][7] [6]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__4
       (.I0(\ENG_WDATA_reg[5][7] [5]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__4
       (.I0(\ENG_WDATA_reg[5][7] [4]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__4
       (.I0(\ENG_WDATA_reg[5][7] [3]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__4
       (.I0(\ENG_WDATA_reg[5][7] [2]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__4
       (.I0(\ENG_WDATA_reg[5][7] [1]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__4
       (.I0(\ENG_WDATA_reg[5][7] [0]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__4
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [7]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__4
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [6]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__4
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [5]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__4
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [4]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__4
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [3]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__4
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [2]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__4
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [1]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__4
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(\ENG_RADDR_reg[5][7] [0]),
        .I3(\ENG_REN_reg[5] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__4
       (.I0(\ENG_WDATA_reg[5][7] [7]),
        .I1(\ENG_WEN_reg[5] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__7
   (debug_engine_match,
    \ENG_RDATA[6]__0 ,
    engine_clock,
    \ENG_WEN_reg[6] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[6][7] ,
    \ENG_RADDR_reg[6][7] ,
    \ENG_REN_reg[6] ,
    \ENG_RADDR_reg[6][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[6]__0 ;
  input engine_clock;
  input \ENG_WEN_reg[6] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[6][7] ;
  input [7:0]\ENG_RADDR_reg[6][7] ;
  input \ENG_REN_reg[6] ;
  input \ENG_RADDR_reg[6][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[6][6] ;
  wire [7:0]\ENG_RADDR_reg[6][7] ;
  wire [7:0]\ENG_RDATA[6]__0 ;
  wire \ENG_REN_reg[6] ;
  wire [7:0]\ENG_WDATA_reg[6][7] ;
  wire \ENG_WEN_reg[6] ;
  wire FSM_sequential_sm_state_i_1__5_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__5_n_0;
  wire PATTERN_FOUNDED_i_1__5_n_0;
  wire PATTERN_FOUNDED_i_3__5_n_0;
  wire PATTERN_FOUNDED_i_5__5_n_0;
  wire PATTERN_FOUNDED_i_6__5_n_0;
  wire PATTERN_FOUNDED_i_7__5_n_0;
  wire PATTERN_FOUNDED_i_8__5_n_0;
  wire PATTERN_FOUNDED_i_9__5_n_0;
  wire PATTERN_FOUNDED_reg_i_2__5_n_3;
  wire PATTERN_FOUNDED_reg_i_4__5_n_0;
  wire PATTERN_FOUNDED_reg_i_4__5_n_1;
  wire PATTERN_FOUNDED_reg_i_4__5_n_2;
  wire PATTERN_FOUNDED_reg_i_4__5_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__5_n_0 ;
  wire \_ram_addrb[1]_i_1__5_n_0 ;
  wire \_ram_addrb[2]_i_1__5_n_0 ;
  wire \_ram_addrb[3]_i_1__5_n_0 ;
  wire \_ram_addrb[4]_i_1__5_n_0 ;
  wire \_ram_addrb[5]_i_1__5_n_0 ;
  wire \_ram_addrb[5]_i_2__5_n_0 ;
  wire \_ram_addrb[6]_i_1__5_n_0 ;
  wire \_ram_addrb[7]_i_2__5_n_0 ;
  wire \_ram_addrb[7]_i_3__5_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__5_n_0 ;
  wire \back_value[7]_i_1__5_n_0 ;
  wire \back_value[7]_i_3__5_n_0 ;
  wire \back_value[7]_i_4__5_n_0 ;
  wire \back_value[7]_i_5__5_n_0 ;
  wire \back_value[7]_i_6__5_n_0 ;
  wire \back_value[7]_i_7__5_n_0 ;
  wire \back_value[7]_i_8__5_n_0 ;
  wire \back_value[7]_i_9__5_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__5_n_0 ;
  wire \config_reg[0]_i_2__5_n_0 ;
  wire \config_reg[0]_i_3__5_n_0 ;
  wire \config_reg[12]_i_3__5_n_0 ;
  wire \config_reg[15]_i_1__5_n_0 ;
  wire \config_reg[15]_i_3__5_n_0 ;
  wire \config_reg[15]_i_4__5_n_0 ;
  wire \config_reg[1]_i_1__5_n_0 ;
  wire \config_reg[1]_i_2__5_n_0 ;
  wire \config_reg[23]_i_10__5_n_0 ;
  wire \config_reg[23]_i_1__5_n_0 ;
  wire \config_reg[23]_i_3__5_n_0 ;
  wire \config_reg[23]_i_4__5_n_0 ;
  wire \config_reg[23]_i_5__5_n_0 ;
  wire \config_reg[23]_i_6__5_n_0 ;
  wire \config_reg[23]_i_8__5_n_0 ;
  wire \config_reg[23]_i_9__5_n_0 ;
  wire \config_reg[2]_i_1__5_n_0 ;
  wire \config_reg[3]_i_1__5_n_0 ;
  wire \config_reg[4]_i_1__5_n_0 ;
  wire \config_reg[5]_i_1__5_n_0 ;
  wire \config_reg[6]_i_1__5_n_0 ;
  wire \config_reg[7]_i_1__5_n_0 ;
  wire \config_reg[7]_i_2__5_n_0 ;
  wire \config_reg_reg[12]_i_2__5_n_0 ;
  wire \config_reg_reg[12]_i_2__5_n_1 ;
  wire \config_reg_reg[12]_i_2__5_n_2 ;
  wire \config_reg_reg[12]_i_2__5_n_3 ;
  wire \config_reg_reg[16]_i_2__5_n_0 ;
  wire \config_reg_reg[16]_i_2__5_n_1 ;
  wire \config_reg_reg[16]_i_2__5_n_2 ;
  wire \config_reg_reg[16]_i_2__5_n_3 ;
  wire \config_reg_reg[20]_i_2__5_n_0 ;
  wire \config_reg_reg[20]_i_2__5_n_1 ;
  wire \config_reg_reg[20]_i_2__5_n_2 ;
  wire \config_reg_reg[20]_i_2__5_n_3 ;
  wire \config_reg_reg[23]_i_7__5_n_2 ;
  wire \config_reg_reg[23]_i_7__5_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_40_n_0 ;
  wire \eng_slv_rdata[25]_i_40_n_0 ;
  wire \eng_slv_rdata[26]_i_40_n_0 ;
  wire \eng_slv_rdata[27]_i_40_n_0 ;
  wire \eng_slv_rdata[28]_i_40_n_0 ;
  wire \eng_slv_rdata[29]_i_40_n_0 ;
  wire \eng_slv_rdata[30]_i_40_n_0 ;
  wire \eng_slv_rdata[31]_i_52_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__5_n_0;
  wire pattern_lenght_changed_i_2__5_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__5_n_0 ;
  wire \ram_addra[0]_i_2__5_n_0 ;
  wire \ram_addra[0]_i_3__5_n_0 ;
  wire \ram_addra[0]_i_4__5_n_0 ;
  wire \ram_addra[1]_i_1__5_n_0 ;
  wire \ram_addra[2]_i_1__5_n_0 ;
  wire \ram_addra[2]_i_2__5_n_0 ;
  wire \ram_addra[3]_i_1__5_n_0 ;
  wire \ram_addra[3]_i_2__5_n_0 ;
  wire \ram_addra[4]_i_1__5_n_0 ;
  wire \ram_addra[4]_i_2__5_n_0 ;
  wire \ram_addra[5]_i_1__5_n_0 ;
  wire \ram_addra[5]_i_2__5_n_0 ;
  wire \ram_addra[6]_i_1__5_n_0 ;
  wire \ram_addra[6]_i_2__5_n_0 ;
  wire \ram_addra[7]_i_1__5_n_0 ;
  wire \ram_addra[7]_i_2__5_n_0 ;
  wire \ram_addra[7]_i_3__5_n_0 ;
  wire \ram_addra[7]_i_4__5_n_0 ;
  wire \ram_addra[7]_i_5__5_n_0 ;
  wire \ram_addra[7]_i_6__5_n_0 ;
  wire \ram_addra[7]_i_7__5_n_0 ;
  wire \ram_addra[7]_i_8__5_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__5_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__5_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__5_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__5_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__5_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__5
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__5_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__5_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__5_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__5
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__5_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__5
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__5_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__5
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__5
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__5
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__5
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__5_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__5
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__5
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__5_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__5
       (.CI(PATTERN_FOUNDED_reg_i_4__5_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__5_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__5_n_0,PATTERN_FOUNDED_i_6__5_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__5
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__5_n_0,PATTERN_FOUNDED_reg_i_4__5_n_1,PATTERN_FOUNDED_reg_i_4__5_n_2,PATTERN_FOUNDED_reg_i_4__5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__5_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__5_n_0,PATTERN_FOUNDED_i_8__5_n_0,PATTERN_FOUNDED_i_9__5_n_0,PATTERN_FOUNDED_i_10__5_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__5 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__5_n_0 ),
        .O(\_ram_addrb[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__5 
       (.I0(\back_value[7]_i_3__5_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__5 
       (.I0(\back_value[7]_i_3__5_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__5 
       (.I0(\back_value[7]_i_3__5_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__5 
       (.I0(\back_value[7]_i_3__5_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__5 
       (.I0(\back_value[7]_i_3__5_n_0 ),
        .I1(\_ram_addrb[5]_i_2__5_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__5 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__5 
       (.I0(\back_value[7]_i_3__5_n_0 ),
        .I1(\_ram_addrb[7]_i_3__5_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__5 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__5 
       (.I0(\back_value[7]_i_3__5_n_0 ),
        .I1(\_ram_addrb[7]_i_3__5_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__5 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__5_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__5_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__5_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__5_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__5_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__5_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__5_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__5_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__5_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__5 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__5 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__5 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__5 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__5 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__5 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__5 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__5 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__5 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__5 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__5_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__5 
       (.I0(\back_value[7]_i_4__5_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__5_n_0 ),
        .I4(\back_value[7]_i_6__5_n_0 ),
        .I5(\ram_addra[7]_i_3__5_n_0 ),
        .O(\back_value[7]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__5 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__5 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [3]),
        .I3(\ENG_WEN_reg[6] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__5 
       (.I0(\back_value[7]_i_7__5_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__5_n_0 ),
        .I4(\back_value[7]_i_9__5_n_0 ),
        .I5(\back_value[7]_i_10__5_n_0 ),
        .O(\back_value[7]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__5 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__5 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__5 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__5_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__5 
       (.I0(\config_reg[0]_i_2__5_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__5_n_0 ),
        .I3(\ENG_WEN_reg[6] ),
        .O(\config_reg[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__5 
       (.I0(\ENG_WDATA_reg[6][7] [0]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__5_n_0 ),
        .I4(\config_reg[23]_i_6__5_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [2]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [3]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [4]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__5 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [5]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [6]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__5 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__5_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__5_n_0 ),
        .O(\config_reg[15]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__5 
       (.I0(\ENG_WDATA_reg[6][7] [7]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__5 
       (.I0(\config_reg[15]_i_4__5_n_0 ),
        .I1(\config_reg[23]_i_8__5_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[6] ),
        .O(\config_reg[15]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__5 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__5_n_0 ),
        .O(\config_reg[15]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__5 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[6][7] [0]),
        .I2(\ENG_WEN_reg[6] ),
        .I3(\config_reg[23]_i_6__5_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [1]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [2]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [3]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__5 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__5_n_0 ),
        .I2(\config_reg[1]_i_2__5_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__5_n_0 ),
        .I5(\ENG_WEN_reg[6] ),
        .O(\config_reg[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__5 
       (.I0(\ENG_WDATA_reg[6][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [4]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [5]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [6]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__5 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__5 
       (.I0(\config_reg[23]_i_3__5_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[6] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__5_n_0 ),
        .I5(\config_reg[23]_i_5__5_n_0 ),
        .O(\config_reg[23]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__5 
       (.I0(\ENG_WDATA_reg[6][7] [7]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__5 
       (.I0(\config_reg[23]_i_8__5_n_0 ),
        .I1(\config_reg[23]_i_9__5_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__5 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[6] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__5 
       (.I0(\ENG_WEN_reg[6] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__5 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__5 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__5_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__5 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__5 
       (.I0(\config_reg[23]_i_4__5_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__5 
       (.I0(\ENG_WDATA_reg[6][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [0]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__5 
       (.I0(\ENG_WDATA_reg[6][7] [1]),
        .I1(\config_reg[23]_i_6__5_n_0 ),
        .I2(\ENG_WEN_reg[6] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__5_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__5 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__5_n_0 ,\config_reg_reg[12]_i_2__5_n_1 ,\config_reg_reg[12]_i_2__5_n_2 ,\config_reg_reg[12]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__5_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__5 
       (.CI(\config_reg_reg[12]_i_2__5_n_0 ),
        .CO({\config_reg_reg[16]_i_2__5_n_0 ,\config_reg_reg[16]_i_2__5_n_1 ,\config_reg_reg[16]_i_2__5_n_2 ,\config_reg_reg[16]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__5_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__5 
       (.CI(\config_reg_reg[16]_i_2__5_n_0 ),
        .CO({\config_reg_reg[20]_i_2__5_n_0 ,\config_reg_reg[20]_i_2__5_n_1 ,\config_reg_reg[20]_i_2__5_n_2 ,\config_reg_reg[20]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__5_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__5 
       (.CI(\config_reg_reg[20]_i_2__5_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__5_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__5_n_2 ,\config_reg_reg[23]_i_7__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__5_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__5_n_0 ),
        .D(\config_reg[2]_i_1__5_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__5_n_0 ),
        .D(\config_reg[3]_i_1__5_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__5_n_0 ),
        .D(\config_reg[4]_i_1__5_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__5_n_0 ),
        .D(\config_reg[5]_i_1__5_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__5_n_0 ),
        .D(\config_reg[6]_i_1__5_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__5_n_0 ),
        .D(\config_reg[7]_i_2__5_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__5_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_24 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[24]_i_40_n_0 ),
        .O(\ENG_RDATA[6]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_40 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[6][7] [0]),
        .I4(\ENG_RADDR_reg[6][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_24 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[25]_i_40_n_0 ),
        .O(\ENG_RDATA[6]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_40 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[6][7] [0]),
        .I4(\ENG_RADDR_reg[6][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_24 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[26]_i_40_n_0 ),
        .O(\ENG_RDATA[6]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_40 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[6][7] [0]),
        .I4(\ENG_RADDR_reg[6][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_24 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[27]_i_40_n_0 ),
        .O(\ENG_RDATA[6]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_40 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[6][7] [0]),
        .I4(\ENG_RADDR_reg[6][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_24 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[28]_i_40_n_0 ),
        .O(\ENG_RDATA[6]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_40 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[6][7] [1]),
        .I4(\ENG_RADDR_reg[6][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_24 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[29]_i_40_n_0 ),
        .O(\ENG_RDATA[6]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_40 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[6][7] [0]),
        .I4(\ENG_RADDR_reg[6][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_24 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[30]_i_40_n_0 ),
        .O(\ENG_RDATA[6]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_40 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[6][7] [0]),
        .I4(\ENG_RADDR_reg[6][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_25 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[6][6] ),
        .I2(\eng_slv_rdata[31]_i_52_n_0 ),
        .O(\ENG_RDATA[6]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_52 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[6][7] [0]),
        .I4(\ENG_RADDR_reg[6][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__5
       (.I0(\config_reg[23]_i_3__5_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[6] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__5_n_0 ),
        .I5(pattern_lenght_changed_i_2__5_n_0),
        .O(pattern_lenght_changed_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__5
       (.I0(\ENG_WEN_reg[6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__5_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__5 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__5_n_0 ),
        .I2(\ram_addra[0]_i_2__5_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__5_n_0 ),
        .O(\ram_addra[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__5 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__5_n_0 ),
        .I5(\ram_addra[0]_i_4__5_n_0 ),
        .O(\ram_addra[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__5 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__5 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__5 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__5_n_0 ),
        .I4(\ram_addra[7]_i_4__5_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__5 
       (.I0(\ram_addra[2]_i_2__5_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__5_n_0 ),
        .I3(\ram_addra[7]_i_4__5_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__5 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__5 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__5_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__5_n_0 ),
        .I4(\ram_addra[7]_i_4__5_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__5 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__5 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__5_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__5_n_0 ),
        .I4(\ram_addra[7]_i_4__5_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__5 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__5 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__5_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__5_n_0 ),
        .I4(\ram_addra[7]_i_4__5_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__5 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__5 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__5_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__5_n_0 ),
        .I4(\ram_addra[7]_i_4__5_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__5 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__5 
       (.I0(\ram_addra[7]_i_2__5_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__5_n_0 ),
        .I4(\ram_addra[7]_i_4__5_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__5 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__5_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__5 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__5_n_0 ),
        .I5(\ram_addra[7]_i_6__5_n_0 ),
        .O(\ram_addra[7]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__5 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__5_n_0 ),
        .I5(\ram_addra[7]_i_8__5_n_0 ),
        .O(\ram_addra[7]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__5 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__5 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__5 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__5 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__5_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__5_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__5_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__5_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__5_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__5_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__5_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__5_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__5
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__5_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__5 
       (.I0(\config_reg[23]_i_4__5_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[6][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__22 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[6] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__5
       (.I0(\ENG_WDATA_reg[6][7] [6]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__5
       (.I0(\ENG_WDATA_reg[6][7] [5]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__5
       (.I0(\ENG_WDATA_reg[6][7] [4]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__5
       (.I0(\ENG_WDATA_reg[6][7] [3]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__5
       (.I0(\ENG_WDATA_reg[6][7] [2]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__5
       (.I0(\ENG_WDATA_reg[6][7] [1]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__5
       (.I0(\ENG_WDATA_reg[6][7] [0]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__5
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [7]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__5
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [6]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__5
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [5]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__5
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [4]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__5
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [3]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__5
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [2]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__5
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [1]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__5
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(\ENG_RADDR_reg[6][7] [0]),
        .I3(\ENG_REN_reg[6] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__5
       (.I0(\ENG_WDATA_reg[6][7] [7]),
        .I1(\ENG_WEN_reg[6] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__8
   (debug_engine_match,
    \ENG_RDATA[7]__0 ,
    engine_clock,
    \ENG_WEN_reg[7] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[7][7] ,
    \ENG_RADDR_reg[7][7] ,
    \ENG_REN_reg[7] ,
    \ENG_RADDR_reg[7][6] ,
    _m_axis_eng_tdata,
    _transfer_active);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[7]__0 ;
  input engine_clock;
  input \ENG_WEN_reg[7] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[7][7] ;
  input [7:0]\ENG_RADDR_reg[7][7] ;
  input \ENG_REN_reg[7] ;
  input \ENG_RADDR_reg[7][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;

  wire \ENG_RADDR_reg[7][6] ;
  wire [7:0]\ENG_RADDR_reg[7][7] ;
  wire [7:0]\ENG_RDATA[7]__0 ;
  wire \ENG_REN_reg[7] ;
  wire [7:0]\ENG_WDATA_reg[7][7] ;
  wire \ENG_WEN_reg[7] ;
  wire FSM_sequential_sm_state_i_1__6_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__6_n_0;
  wire PATTERN_FOUNDED_i_1__6_n_0;
  wire PATTERN_FOUNDED_i_3__6_n_0;
  wire PATTERN_FOUNDED_i_5__6_n_0;
  wire PATTERN_FOUNDED_i_6__6_n_0;
  wire PATTERN_FOUNDED_i_7__6_n_0;
  wire PATTERN_FOUNDED_i_8__6_n_0;
  wire PATTERN_FOUNDED_i_9__6_n_0;
  wire PATTERN_FOUNDED_reg_i_2__6_n_3;
  wire PATTERN_FOUNDED_reg_i_4__6_n_0;
  wire PATTERN_FOUNDED_reg_i_4__6_n_1;
  wire PATTERN_FOUNDED_reg_i_4__6_n_2;
  wire PATTERN_FOUNDED_reg_i_4__6_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__6_n_0 ;
  wire \_ram_addrb[1]_i_1__6_n_0 ;
  wire \_ram_addrb[2]_i_1__6_n_0 ;
  wire \_ram_addrb[3]_i_1__6_n_0 ;
  wire \_ram_addrb[4]_i_1__6_n_0 ;
  wire \_ram_addrb[5]_i_1__6_n_0 ;
  wire \_ram_addrb[5]_i_2__6_n_0 ;
  wire \_ram_addrb[6]_i_1__6_n_0 ;
  wire \_ram_addrb[7]_i_2__6_n_0 ;
  wire \_ram_addrb[7]_i_3__6_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__6_n_0 ;
  wire \back_value[7]_i_1__6_n_0 ;
  wire \back_value[7]_i_3__6_n_0 ;
  wire \back_value[7]_i_4__6_n_0 ;
  wire \back_value[7]_i_5__6_n_0 ;
  wire \back_value[7]_i_6__6_n_0 ;
  wire \back_value[7]_i_7__6_n_0 ;
  wire \back_value[7]_i_8__6_n_0 ;
  wire \back_value[7]_i_9__6_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__6_n_0 ;
  wire \config_reg[0]_i_2__6_n_0 ;
  wire \config_reg[0]_i_3__6_n_0 ;
  wire \config_reg[12]_i_3__6_n_0 ;
  wire \config_reg[15]_i_1__6_n_0 ;
  wire \config_reg[15]_i_3__6_n_0 ;
  wire \config_reg[15]_i_4__6_n_0 ;
  wire \config_reg[1]_i_1__6_n_0 ;
  wire \config_reg[1]_i_2__6_n_0 ;
  wire \config_reg[23]_i_10__6_n_0 ;
  wire \config_reg[23]_i_1__6_n_0 ;
  wire \config_reg[23]_i_3__6_n_0 ;
  wire \config_reg[23]_i_4__6_n_0 ;
  wire \config_reg[23]_i_5__6_n_0 ;
  wire \config_reg[23]_i_6__6_n_0 ;
  wire \config_reg[23]_i_8__6_n_0 ;
  wire \config_reg[23]_i_9__6_n_0 ;
  wire \config_reg[2]_i_1__6_n_0 ;
  wire \config_reg[3]_i_1__6_n_0 ;
  wire \config_reg[4]_i_1__6_n_0 ;
  wire \config_reg[5]_i_1__6_n_0 ;
  wire \config_reg[6]_i_1__6_n_0 ;
  wire \config_reg[7]_i_1__6_n_0 ;
  wire \config_reg[7]_i_2__6_n_0 ;
  wire \config_reg_reg[12]_i_2__6_n_0 ;
  wire \config_reg_reg[12]_i_2__6_n_1 ;
  wire \config_reg_reg[12]_i_2__6_n_2 ;
  wire \config_reg_reg[12]_i_2__6_n_3 ;
  wire \config_reg_reg[16]_i_2__6_n_0 ;
  wire \config_reg_reg[16]_i_2__6_n_1 ;
  wire \config_reg_reg[16]_i_2__6_n_2 ;
  wire \config_reg_reg[16]_i_2__6_n_3 ;
  wire \config_reg_reg[20]_i_2__6_n_0 ;
  wire \config_reg_reg[20]_i_2__6_n_1 ;
  wire \config_reg_reg[20]_i_2__6_n_2 ;
  wire \config_reg_reg[20]_i_2__6_n_3 ;
  wire \config_reg_reg[23]_i_7__6_n_2 ;
  wire \config_reg_reg[23]_i_7__6_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire \eng_slv_rdata[24]_i_41_n_0 ;
  wire \eng_slv_rdata[25]_i_41_n_0 ;
  wire \eng_slv_rdata[26]_i_41_n_0 ;
  wire \eng_slv_rdata[27]_i_41_n_0 ;
  wire \eng_slv_rdata[28]_i_41_n_0 ;
  wire \eng_slv_rdata[29]_i_41_n_0 ;
  wire \eng_slv_rdata[30]_i_41_n_0 ;
  wire \eng_slv_rdata[31]_i_54_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__6_n_0;
  wire pattern_lenght_changed_i_2__6_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__6_n_0 ;
  wire \ram_addra[0]_i_2__6_n_0 ;
  wire \ram_addra[0]_i_3__6_n_0 ;
  wire \ram_addra[0]_i_4__6_n_0 ;
  wire \ram_addra[1]_i_1__6_n_0 ;
  wire \ram_addra[2]_i_1__6_n_0 ;
  wire \ram_addra[2]_i_2__6_n_0 ;
  wire \ram_addra[3]_i_1__6_n_0 ;
  wire \ram_addra[3]_i_2__6_n_0 ;
  wire \ram_addra[4]_i_1__6_n_0 ;
  wire \ram_addra[4]_i_2__6_n_0 ;
  wire \ram_addra[5]_i_1__6_n_0 ;
  wire \ram_addra[5]_i_2__6_n_0 ;
  wire \ram_addra[6]_i_1__6_n_0 ;
  wire \ram_addra[6]_i_2__6_n_0 ;
  wire \ram_addra[7]_i_1__6_n_0 ;
  wire \ram_addra[7]_i_2__6_n_0 ;
  wire \ram_addra[7]_i_3__6_n_0 ;
  wire \ram_addra[7]_i_4__6_n_0 ;
  wire \ram_addra[7]_i_5__6_n_0 ;
  wire \ram_addra[7]_i_6__6_n_0 ;
  wire \ram_addra[7]_i_7__6_n_0 ;
  wire \ram_addra[7]_i_8__6_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__6_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__6_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__6_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__6_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__6_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__6
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__6_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__6_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__6_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__6
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__6_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__6
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__6_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__6
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__6
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__6
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__6
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__6_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__6
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__6
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__6_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__6
       (.CI(PATTERN_FOUNDED_reg_i_4__6_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__6_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__6_n_0,PATTERN_FOUNDED_i_6__6_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__6
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__6_n_0,PATTERN_FOUNDED_reg_i_4__6_n_1,PATTERN_FOUNDED_reg_i_4__6_n_2,PATTERN_FOUNDED_reg_i_4__6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__6_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__6_n_0,PATTERN_FOUNDED_i_8__6_n_0,PATTERN_FOUNDED_i_9__6_n_0,PATTERN_FOUNDED_i_10__6_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__6 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__6_n_0 ),
        .O(\_ram_addrb[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__6 
       (.I0(\back_value[7]_i_3__6_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__6 
       (.I0(\back_value[7]_i_3__6_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__6 
       (.I0(\back_value[7]_i_3__6_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__6 
       (.I0(\back_value[7]_i_3__6_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__6 
       (.I0(\back_value[7]_i_3__6_n_0 ),
        .I1(\_ram_addrb[5]_i_2__6_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__6 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__6 
       (.I0(\back_value[7]_i_3__6_n_0 ),
        .I1(\_ram_addrb[7]_i_3__6_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__6 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__6 
       (.I0(\back_value[7]_i_3__6_n_0 ),
        .I1(\_ram_addrb[7]_i_3__6_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__6 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__6_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__6_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__6_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__6_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__6_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__6_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__6_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__6_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__6_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__6 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__6 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__6 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__6 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__6 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__6 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__6 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__6 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__6_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__6 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__6 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__6_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__6 
       (.I0(\back_value[7]_i_4__6_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__6_n_0 ),
        .I4(\back_value[7]_i_6__6_n_0 ),
        .I5(\ram_addra[7]_i_3__6_n_0 ),
        .O(\back_value[7]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__6 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__6 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [3]),
        .I3(\ENG_WEN_reg[7] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__6 
       (.I0(\back_value[7]_i_7__6_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__6_n_0 ),
        .I4(\back_value[7]_i_9__6_n_0 ),
        .I5(\back_value[7]_i_10__6_n_0 ),
        .O(\back_value[7]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__6 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__6 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__6 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__6_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__6 
       (.I0(\config_reg[0]_i_2__6_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__6_n_0 ),
        .I3(\ENG_WEN_reg[7] ),
        .O(\config_reg[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__6 
       (.I0(\ENG_WDATA_reg[7][7] [0]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__6_n_0 ),
        .I4(\config_reg[23]_i_6__6_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [2]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [3]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [4]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__6 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [5]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [6]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__6 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__6_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__6_n_0 ),
        .O(\config_reg[15]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__6 
       (.I0(\ENG_WDATA_reg[7][7] [7]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__6 
       (.I0(\config_reg[15]_i_4__6_n_0 ),
        .I1(\config_reg[23]_i_8__6_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[7] ),
        .O(\config_reg[15]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__6 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__6_n_0 ),
        .O(\config_reg[15]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__6 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[7][7] [0]),
        .I2(\ENG_WEN_reg[7] ),
        .I3(\config_reg[23]_i_6__6_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [1]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [2]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [3]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__6 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__6_n_0 ),
        .I2(\config_reg[1]_i_2__6_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__6_n_0 ),
        .I5(\ENG_WEN_reg[7] ),
        .O(\config_reg[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__6 
       (.I0(\ENG_WDATA_reg[7][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [4]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [5]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [6]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__6 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__6 
       (.I0(\config_reg[23]_i_3__6_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[7] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__6_n_0 ),
        .I5(\config_reg[23]_i_5__6_n_0 ),
        .O(\config_reg[23]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__6 
       (.I0(\ENG_WDATA_reg[7][7] [7]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__6 
       (.I0(\config_reg[23]_i_8__6_n_0 ),
        .I1(\config_reg[23]_i_9__6_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__6 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[7] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__6 
       (.I0(\ENG_WEN_reg[7] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__6 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__6 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__6_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__6 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__6 
       (.I0(\config_reg[23]_i_4__6_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__6 
       (.I0(\ENG_WDATA_reg[7][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [0]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__6 
       (.I0(\ENG_WDATA_reg[7][7] [1]),
        .I1(\config_reg[23]_i_6__6_n_0 ),
        .I2(\ENG_WEN_reg[7] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__6_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__6 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__6_n_0 ,\config_reg_reg[12]_i_2__6_n_1 ,\config_reg_reg[12]_i_2__6_n_2 ,\config_reg_reg[12]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__6_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__6 
       (.CI(\config_reg_reg[12]_i_2__6_n_0 ),
        .CO({\config_reg_reg[16]_i_2__6_n_0 ,\config_reg_reg[16]_i_2__6_n_1 ,\config_reg_reg[16]_i_2__6_n_2 ,\config_reg_reg[16]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__6_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__6 
       (.CI(\config_reg_reg[16]_i_2__6_n_0 ),
        .CO({\config_reg_reg[20]_i_2__6_n_0 ,\config_reg_reg[20]_i_2__6_n_1 ,\config_reg_reg[20]_i_2__6_n_2 ,\config_reg_reg[20]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__6_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__6 
       (.CI(\config_reg_reg[20]_i_2__6_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__6_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__6_n_2 ,\config_reg_reg[23]_i_7__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__6_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__6_n_0 ),
        .D(\config_reg[2]_i_1__6_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__6_n_0 ),
        .D(\config_reg[3]_i_1__6_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__6_n_0 ),
        .D(\config_reg[4]_i_1__6_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__6_n_0 ),
        .D(\config_reg[5]_i_1__6_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__6_n_0 ),
        .D(\config_reg[6]_i_1__6_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__6_n_0 ),
        .D(\config_reg[7]_i_2__6_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__6_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_25 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[24]_i_41_n_0 ),
        .O(\ENG_RDATA[7]__0 [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_41 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[7][7] [0]),
        .I4(\ENG_RADDR_reg[7][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_25 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[25]_i_41_n_0 ),
        .O(\ENG_RDATA[7]__0 [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_41 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[7][7] [0]),
        .I4(\ENG_RADDR_reg[7][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_25 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[26]_i_41_n_0 ),
        .O(\ENG_RDATA[7]__0 [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_41 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[7][7] [0]),
        .I4(\ENG_RADDR_reg[7][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_25 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[27]_i_41_n_0 ),
        .O(\ENG_RDATA[7]__0 [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_41 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[7][7] [0]),
        .I4(\ENG_RADDR_reg[7][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_25 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[28]_i_41_n_0 ),
        .O(\ENG_RDATA[7]__0 [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_41 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[7][7] [1]),
        .I4(\ENG_RADDR_reg[7][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_25 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[29]_i_41_n_0 ),
        .O(\ENG_RDATA[7]__0 [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_41 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[7][7] [0]),
        .I4(\ENG_RADDR_reg[7][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_25 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[30]_i_41_n_0 ),
        .O(\ENG_RDATA[7]__0 [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_41 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[7][7] [0]),
        .I4(\ENG_RADDR_reg[7][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_26 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[7][6] ),
        .I2(\eng_slv_rdata[31]_i_54_n_0 ),
        .O(\ENG_RDATA[7]__0 [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_54 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[7][7] [0]),
        .I4(\ENG_RADDR_reg[7][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__6
       (.I0(\config_reg[23]_i_3__6_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[7] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__6_n_0 ),
        .I5(pattern_lenght_changed_i_2__6_n_0),
        .O(pattern_lenght_changed_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__6
       (.I0(\ENG_WEN_reg[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__6_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__6 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__6_n_0 ),
        .I2(\ram_addra[0]_i_2__6_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__6_n_0 ),
        .O(\ram_addra[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__6 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__6_n_0 ),
        .I5(\ram_addra[0]_i_4__6_n_0 ),
        .O(\ram_addra[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__6 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__6 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__6 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__6_n_0 ),
        .I4(\ram_addra[7]_i_4__6_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__6 
       (.I0(\ram_addra[2]_i_2__6_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__6_n_0 ),
        .I3(\ram_addra[7]_i_4__6_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__6 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__6 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__6_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__6_n_0 ),
        .I4(\ram_addra[7]_i_4__6_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__6 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__6 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__6_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__6_n_0 ),
        .I4(\ram_addra[7]_i_4__6_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__6 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__6 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__6_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__6_n_0 ),
        .I4(\ram_addra[7]_i_4__6_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__6 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__6 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__6_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__6_n_0 ),
        .I4(\ram_addra[7]_i_4__6_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__6 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__6 
       (.I0(\ram_addra[7]_i_2__6_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__6_n_0 ),
        .I4(\ram_addra[7]_i_4__6_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__6 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__6_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__6 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__6_n_0 ),
        .I5(\ram_addra[7]_i_6__6_n_0 ),
        .O(\ram_addra[7]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__6 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__6_n_0 ),
        .I5(\ram_addra[7]_i_8__6_n_0 ),
        .O(\ram_addra[7]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__6 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__6 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__6 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__6 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__6_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__6_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__6_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__6_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__6_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__6_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__6_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__6_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__6
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__6_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__6 
       (.I0(\config_reg[23]_i_4__6_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[7][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__23 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[7] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__6
       (.I0(\ENG_WDATA_reg[7][7] [6]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__6
       (.I0(\ENG_WDATA_reg[7][7] [5]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__6
       (.I0(\ENG_WDATA_reg[7][7] [4]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__6
       (.I0(\ENG_WDATA_reg[7][7] [3]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__6
       (.I0(\ENG_WDATA_reg[7][7] [2]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__6
       (.I0(\ENG_WDATA_reg[7][7] [1]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__6
       (.I0(\ENG_WDATA_reg[7][7] [0]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__6
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [7]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__6
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [6]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__6
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [5]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__6
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [4]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__6
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [3]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__6
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [2]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__6
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [1]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__6
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(\ENG_RADDR_reg[7][7] [0]),
        .I3(\ENG_REN_reg[7] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__6
       (.I0(\ENG_WDATA_reg[7][7] [7]),
        .I1(\ENG_WEN_reg[7] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module main_design_inspection_unit_0_0_engine__xdcDup__9
   (debug_engine_match,
    \ENG_RDATA[8] ,
    drop_packet_reg,
    engine_clock,
    \ENG_WEN_reg[8] ,
    SR,
    _m_axis_eng_tvalid,
    Q,
    engine_aresetn,
    \ENG_WDATA_reg[8][7] ,
    \ENG_RADDR_reg[8][7] ,
    \ENG_REN_reg[8] ,
    \ENG_RADDR_reg[8][6] ,
    _m_axis_eng_tdata,
    _transfer_active,
    PATTERN_FOUNDED_reg_0);
  output [0:0]debug_engine_match;
  output [7:0]\ENG_RDATA[8] ;
  output drop_packet_reg;
  input engine_clock;
  input \ENG_WEN_reg[8] ;
  input [0:0]SR;
  input _m_axis_eng_tvalid;
  input [7:0]Q;
  input engine_aresetn;
  input [7:0]\ENG_WDATA_reg[8][7] ;
  input [7:0]\ENG_RADDR_reg[8][7] ;
  input \ENG_REN_reg[8] ;
  input \ENG_RADDR_reg[8][6] ;
  input [7:0]_m_axis_eng_tdata;
  input _transfer_active;
  input [4:0]PATTERN_FOUNDED_reg_0;

  wire \ENG_RADDR_reg[8][6] ;
  wire [7:0]\ENG_RADDR_reg[8][7] ;
  wire [7:0]\ENG_RDATA[8] ;
  wire \ENG_REN_reg[8] ;
  wire [7:0]\ENG_WDATA_reg[8][7] ;
  wire \ENG_WEN_reg[8] ;
  wire FSM_sequential_sm_state_i_1__7_n_0;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_sm_state_reg__0;
  wire PATTERN_FOUNDED_i_10__7_n_0;
  wire PATTERN_FOUNDED_i_1__7_n_0;
  wire PATTERN_FOUNDED_i_3__7_n_0;
  wire PATTERN_FOUNDED_i_5__7_n_0;
  wire PATTERN_FOUNDED_i_6__7_n_0;
  wire PATTERN_FOUNDED_i_7__7_n_0;
  wire PATTERN_FOUNDED_i_8__7_n_0;
  wire PATTERN_FOUNDED_i_9__7_n_0;
  wire [4:0]PATTERN_FOUNDED_reg_0;
  wire PATTERN_FOUNDED_reg_i_2__7_n_3;
  wire PATTERN_FOUNDED_reg_i_4__7_n_0;
  wire PATTERN_FOUNDED_reg_i_4__7_n_1;
  wire PATTERN_FOUNDED_reg_i_4__7_n_2;
  wire PATTERN_FOUNDED_reg_i_4__7_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire [7:0]_ram_addra;
  wire [7:0]_ram_addrb;
  wire \_ram_addrb[0]_i_1__7_n_0 ;
  wire \_ram_addrb[1]_i_1__7_n_0 ;
  wire \_ram_addrb[2]_i_1__7_n_0 ;
  wire \_ram_addrb[3]_i_1__7_n_0 ;
  wire \_ram_addrb[4]_i_1__7_n_0 ;
  wire \_ram_addrb[5]_i_1__7_n_0 ;
  wire \_ram_addrb[5]_i_2__7_n_0 ;
  wire \_ram_addrb[6]_i_1__7_n_0 ;
  wire \_ram_addrb[7]_i_2__7_n_0 ;
  wire \_ram_addrb[7]_i_3__7_n_0 ;
  wire [7:0]_ram_dina;
  wire [7:0]_ram_douta;
  wire [7:0]_ram_doutb;
  wire _transfer_active;
  wire back_value;
  wire \back_value[7]_i_10__7_n_0 ;
  wire \back_value[7]_i_1__7_n_0 ;
  wire \back_value[7]_i_3__7_n_0 ;
  wire \back_value[7]_i_4__7_n_0 ;
  wire \back_value[7]_i_5__7_n_0 ;
  wire \back_value[7]_i_6__7_n_0 ;
  wire \back_value[7]_i_7__7_n_0 ;
  wire \back_value[7]_i_8__7_n_0 ;
  wire \back_value[7]_i_9__7_n_0 ;
  wire [7:0]back_value__0;
  wire [15:1]config_reg0;
  wire \config_reg[0]_i_1__7_n_0 ;
  wire \config_reg[0]_i_2__7_n_0 ;
  wire \config_reg[0]_i_3__7_n_0 ;
  wire \config_reg[12]_i_3__7_n_0 ;
  wire \config_reg[15]_i_1__7_n_0 ;
  wire \config_reg[15]_i_3__7_n_0 ;
  wire \config_reg[15]_i_4__7_n_0 ;
  wire \config_reg[1]_i_1__7_n_0 ;
  wire \config_reg[1]_i_2__7_n_0 ;
  wire \config_reg[23]_i_10__7_n_0 ;
  wire \config_reg[23]_i_1__7_n_0 ;
  wire \config_reg[23]_i_3__7_n_0 ;
  wire \config_reg[23]_i_4__7_n_0 ;
  wire \config_reg[23]_i_5__7_n_0 ;
  wire \config_reg[23]_i_6__7_n_0 ;
  wire \config_reg[23]_i_8__7_n_0 ;
  wire \config_reg[23]_i_9__7_n_0 ;
  wire \config_reg[2]_i_1__7_n_0 ;
  wire \config_reg[3]_i_1__7_n_0 ;
  wire \config_reg[4]_i_1__7_n_0 ;
  wire \config_reg[5]_i_1__7_n_0 ;
  wire \config_reg[6]_i_1__7_n_0 ;
  wire \config_reg[7]_i_1__7_n_0 ;
  wire \config_reg[7]_i_2__7_n_0 ;
  wire \config_reg_reg[12]_i_2__7_n_0 ;
  wire \config_reg_reg[12]_i_2__7_n_1 ;
  wire \config_reg_reg[12]_i_2__7_n_2 ;
  wire \config_reg_reg[12]_i_2__7_n_3 ;
  wire \config_reg_reg[16]_i_2__7_n_0 ;
  wire \config_reg_reg[16]_i_2__7_n_1 ;
  wire \config_reg_reg[16]_i_2__7_n_2 ;
  wire \config_reg_reg[16]_i_2__7_n_3 ;
  wire \config_reg_reg[20]_i_2__7_n_0 ;
  wire \config_reg_reg[20]_i_2__7_n_1 ;
  wire \config_reg_reg[20]_i_2__7_n_2 ;
  wire \config_reg_reg[20]_i_2__7_n_3 ;
  wire \config_reg_reg[23]_i_7__7_n_2 ;
  wire \config_reg_reg[23]_i_7__7_n_3 ;
  wire \config_reg_reg_n_0_[0] ;
  wire \config_reg_reg_n_0_[1] ;
  wire \config_reg_reg_n_0_[2] ;
  wire \config_reg_reg_n_0_[3] ;
  wire \config_reg_reg_n_0_[4] ;
  wire \config_reg_reg_n_0_[5] ;
  wire \config_reg_reg_n_0_[6] ;
  wire \config_reg_reg_n_0_[7] ;
  wire [0:0]debug_engine_match;
  wire drop_packet_reg;
  wire \eng_slv_rdata[24]_i_34_n_0 ;
  wire \eng_slv_rdata[25]_i_34_n_0 ;
  wire \eng_slv_rdata[26]_i_34_n_0 ;
  wire \eng_slv_rdata[27]_i_34_n_0 ;
  wire \eng_slv_rdata[28]_i_34_n_0 ;
  wire \eng_slv_rdata[29]_i_34_n_0 ;
  wire \eng_slv_rdata[30]_i_34_n_0 ;
  wire \eng_slv_rdata[31]_i_40_n_0 ;
  wire engine_aresetn;
  wire engine_clock;
  wire [7:0]p_1_in;
  wire [23:8]p_2_in;
  wire [15:0]pattern_lenght;
  wire pattern_lenght_changed;
  wire pattern_lenght_changed_i_1__7_n_0;
  wire pattern_lenght_changed_i_2__7_n_0;
  wire [7:0]ram_addra;
  wire \ram_addra[0]_i_1__7_n_0 ;
  wire \ram_addra[0]_i_2__7_n_0 ;
  wire \ram_addra[0]_i_3__7_n_0 ;
  wire \ram_addra[0]_i_4__7_n_0 ;
  wire \ram_addra[1]_i_1__7_n_0 ;
  wire \ram_addra[2]_i_1__7_n_0 ;
  wire \ram_addra[2]_i_2__7_n_0 ;
  wire \ram_addra[3]_i_1__7_n_0 ;
  wire \ram_addra[3]_i_2__7_n_0 ;
  wire \ram_addra[4]_i_1__7_n_0 ;
  wire \ram_addra[4]_i_2__7_n_0 ;
  wire \ram_addra[5]_i_1__7_n_0 ;
  wire \ram_addra[5]_i_2__7_n_0 ;
  wire \ram_addra[6]_i_1__7_n_0 ;
  wire \ram_addra[6]_i_2__7_n_0 ;
  wire \ram_addra[7]_i_1__7_n_0 ;
  wire \ram_addra[7]_i_2__7_n_0 ;
  wire \ram_addra[7]_i_3__7_n_0 ;
  wire \ram_addra[7]_i_4__7_n_0 ;
  wire \ram_addra[7]_i_5__7_n_0 ;
  wire \ram_addra[7]_i_6__7_n_0 ;
  wire \ram_addra[7]_i_7__7_n_0 ;
  wire \ram_addra[7]_i_8__7_n_0 ;
  wire src_in_progress2;
  wire src_in_progress_i_1__7_n_0;
  wire src_in_progress_reg_n_0;
  wire start_value;
  wire \start_value_reg_n_0_[0] ;
  wire \start_value_reg_n_0_[1] ;
  wire \start_value_reg_n_0_[2] ;
  wire \start_value_reg_n_0_[3] ;
  wire \start_value_reg_n_0_[4] ;
  wire \start_value_reg_n_0_[5] ;
  wire \start_value_reg_n_0_[6] ;
  wire \start_value_reg_n_0_[7] ;
  wire [3:2]NLW_PATTERN_FOUNDED_reg_i_2__7_CO_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_2__7_O_UNCONNECTED;
  wire [3:0]NLW_PATTERN_FOUNDED_reg_i_4__7_O_UNCONNECTED;
  wire [3:2]\NLW_config_reg_reg[23]_i_7__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_config_reg_reg[23]_i_7__7_O_UNCONNECTED ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAECCC)) 
    FSM_sequential_sm_state_i_1__7
       (.I0(_transfer_active),
        .I1(PATTERN_FOUNDED_i_3__7_n_0),
        .I2(src_in_progress_reg_n_0),
        .I3(src_in_progress2),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(FSM_sequential_sm_state_reg__0),
        .O(FSM_sequential_sm_state_i_1__7_n_0));
  (* FSM_ENCODED_STATES = "SEARCH_PATTERN:0,WAIT_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_sm_state_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(FSM_sequential_sm_state_i_1__7_n_0),
        .Q(FSM_sequential_sm_state_reg__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_10__7
       (.I0(ram_addra[2]),
        .I1(pattern_lenght[2]),
        .I2(ram_addra[0]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[1]),
        .I5(ram_addra[1]),
        .O(PATTERN_FOUNDED_i_10__7_n_0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    PATTERN_FOUNDED_i_1__7
       (.I0(src_in_progress2),
        .I1(src_in_progress_reg_n_0),
        .I2(PATTERN_FOUNDED_i_3__7_n_0),
        .I3(engine_aresetn),
        .I4(FSM_sequential_sm_state_reg__0),
        .I5(debug_engine_match),
        .O(PATTERN_FOUNDED_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    PATTERN_FOUNDED_i_3__7
       (.I0(_m_axis_eng_tvalid),
        .I1(\config_reg_reg_n_0_[0] ),
        .O(PATTERN_FOUNDED_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    PATTERN_FOUNDED_i_5__7
       (.I0(pattern_lenght[15]),
        .O(PATTERN_FOUNDED_i_5__7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_6__7
       (.I0(pattern_lenght[12]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[14]),
        .O(PATTERN_FOUNDED_i_6__7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    PATTERN_FOUNDED_i_7__7
       (.I0(pattern_lenght[10]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[9]),
        .O(PATTERN_FOUNDED_i_7__7_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    PATTERN_FOUNDED_i_8__7
       (.I0(pattern_lenght[6]),
        .I1(ram_addra[6]),
        .I2(ram_addra[7]),
        .I3(pattern_lenght[7]),
        .I4(pattern_lenght[8]),
        .O(PATTERN_FOUNDED_i_8__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PATTERN_FOUNDED_i_9__7
       (.I0(pattern_lenght[4]),
        .I1(ram_addra[4]),
        .I2(ram_addra[5]),
        .I3(pattern_lenght[5]),
        .I4(ram_addra[3]),
        .I5(pattern_lenght[3]),
        .O(PATTERN_FOUNDED_i_9__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PATTERN_FOUNDED_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(PATTERN_FOUNDED_i_1__7_n_0),
        .Q(debug_engine_match),
        .R(1'b0));
  CARRY4 PATTERN_FOUNDED_reg_i_2__7
       (.CI(PATTERN_FOUNDED_reg_i_4__7_n_0),
        .CO({NLW_PATTERN_FOUNDED_reg_i_2__7_CO_UNCONNECTED[3:2],src_in_progress2,PATTERN_FOUNDED_reg_i_2__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_2__7_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,PATTERN_FOUNDED_i_5__7_n_0,PATTERN_FOUNDED_i_6__7_n_0}));
  CARRY4 PATTERN_FOUNDED_reg_i_4__7
       (.CI(1'b0),
        .CO({PATTERN_FOUNDED_reg_i_4__7_n_0,PATTERN_FOUNDED_reg_i_4__7_n_1,PATTERN_FOUNDED_reg_i_4__7_n_2,PATTERN_FOUNDED_reg_i_4__7_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_PATTERN_FOUNDED_reg_i_4__7_O_UNCONNECTED[3:0]),
        .S({PATTERN_FOUNDED_i_7__7_n_0,PATTERN_FOUNDED_i_8__7_n_0,PATTERN_FOUNDED_i_9__7_n_0,PATTERN_FOUNDED_i_10__7_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \_ram_addrb[0]_i_1__7 
       (.I0(_ram_addrb[0]),
        .I1(\back_value[7]_i_3__7_n_0 ),
        .O(\_ram_addrb[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[1]_i_1__7 
       (.I0(\back_value[7]_i_3__7_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .O(\_ram_addrb[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7FD5)) 
    \_ram_addrb[2]_i_1__7 
       (.I0(\back_value[7]_i_3__7_n_0 ),
        .I1(_ram_addrb[0]),
        .I2(_ram_addrb[1]),
        .I3(_ram_addrb[2]),
        .O(\_ram_addrb[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \_ram_addrb[3]_i_1__7 
       (.I0(\back_value[7]_i_3__7_n_0 ),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[3]),
        .O(\_ram_addrb[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \_ram_addrb[4]_i_1__7 
       (.I0(\back_value[7]_i_3__7_n_0 ),
        .I1(_ram_addrb[2]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[1]),
        .I4(_ram_addrb[3]),
        .I5(_ram_addrb[4]),
        .O(\_ram_addrb[4]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \_ram_addrb[5]_i_1__7 
       (.I0(\back_value[7]_i_3__7_n_0 ),
        .I1(\_ram_addrb[5]_i_2__7_n_0 ),
        .I2(_ram_addrb[5]),
        .O(\_ram_addrb[5]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \_ram_addrb[5]_i_2__7 
       (.I0(_ram_addrb[3]),
        .I1(_ram_addrb[1]),
        .I2(_ram_addrb[0]),
        .I3(_ram_addrb[2]),
        .I4(_ram_addrb[4]),
        .O(\_ram_addrb[5]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \_ram_addrb[6]_i_1__7 
       (.I0(\back_value[7]_i_3__7_n_0 ),
        .I1(\_ram_addrb[7]_i_3__7_n_0 ),
        .I2(_ram_addrb[6]),
        .O(\_ram_addrb[6]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \_ram_addrb[7]_i_1__7 
       (.I0(src_in_progress_reg_n_0),
        .I1(_m_axis_eng_tvalid),
        .I2(FSM_sequential_sm_state_reg__0),
        .O(back_value));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \_ram_addrb[7]_i_2__7 
       (.I0(\back_value[7]_i_3__7_n_0 ),
        .I1(\_ram_addrb[7]_i_3__7_n_0 ),
        .I2(_ram_addrb[6]),
        .I3(_ram_addrb[7]),
        .O(\_ram_addrb[7]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_ram_addrb[7]_i_3__7 
       (.I0(_ram_addrb[5]),
        .I1(_ram_addrb[4]),
        .I2(_ram_addrb[2]),
        .I3(_ram_addrb[0]),
        .I4(_ram_addrb[1]),
        .I5(_ram_addrb[3]),
        .O(\_ram_addrb[7]_i_3__7_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[0]_i_1__7_n_0 ),
        .Q(_ram_addrb[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[1]_i_1__7_n_0 ),
        .Q(_ram_addrb[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[2]_i_1__7_n_0 ),
        .Q(_ram_addrb[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[3]_i_1__7_n_0 ),
        .Q(_ram_addrb[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[4]_i_1__7_n_0 ),
        .Q(_ram_addrb[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[5]_i_1__7_n_0 ),
        .Q(_ram_addrb[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[6]_i_1__7_n_0 ),
        .Q(_ram_addrb[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \_ram_addrb_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\_ram_addrb[7]_i_2__7_n_0 ),
        .Q(_ram_addrb[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[0]_i_1__7 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[1]_i_1__7 
       (.I0(\start_value_reg_n_0_[1] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[2]_i_1__7 
       (.I0(\start_value_reg_n_0_[2] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[3]_i_1__7 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[4]_i_1__7 
       (.I0(\start_value_reg_n_0_[4] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[5]_i_1__7 
       (.I0(\start_value_reg_n_0_[5] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[6]_i_1__7 
       (.I0(\start_value_reg_n_0_[6] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \back_value[7]_i_10__7 
       (.I0(_ram_douta[2]),
        .I1(back_value__0[2]),
        .I2(back_value__0[6]),
        .I3(_ram_douta[6]),
        .I4(back_value__0[0]),
        .I5(_ram_douta[0]),
        .O(\back_value[7]_i_10__7_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \back_value[7]_i_1__7 
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_m_axis_eng_tvalid),
        .I2(src_in_progress_reg_n_0),
        .I3(engine_aresetn),
        .O(\back_value[7]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \back_value[7]_i_2__7 
       (.I0(\start_value_reg_n_0_[7] ),
        .I1(engine_aresetn),
        .I2(\back_value[7]_i_3__7_n_0 ),
        .I3(_ram_doutb[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \back_value[7]_i_3__7 
       (.I0(\back_value[7]_i_4__7_n_0 ),
        .I1(_ram_addra[1]),
        .I2(_ram_addra[7]),
        .I3(\back_value[7]_i_5__7_n_0 ),
        .I4(\back_value[7]_i_6__7_n_0 ),
        .I5(\ram_addra[7]_i_3__7_n_0 ),
        .O(\back_value[7]_i_3__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \back_value[7]_i_4__7 
       (.I0(_ram_addra[5]),
        .I1(_ram_addra[6]),
        .I2(_ram_addra[2]),
        .I3(_ram_addra[4]),
        .O(\back_value[7]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \back_value[7]_i_5__7 
       (.I0(ram_addra[3]),
        .I1(\ENG_REN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [3]),
        .I3(\ENG_WEN_reg[8] ),
        .I4(Q[3]),
        .I5(_ram_addra[0]),
        .O(\back_value[7]_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \back_value[7]_i_6__7 
       (.I0(\back_value[7]_i_7__7_n_0 ),
        .I1(_ram_douta[4]),
        .I2(back_value__0[4]),
        .I3(\back_value[7]_i_8__7_n_0 ),
        .I4(\back_value[7]_i_9__7_n_0 ),
        .I5(\back_value[7]_i_10__7_n_0 ),
        .O(\back_value[7]_i_6__7_n_0 ));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    \back_value[7]_i_7__7 
       (.I0(_m_axis_eng_tvalid),
        .I1(back_value__0[3]),
        .I2(_ram_douta[3]),
        .I3(_ram_douta[1]),
        .I4(back_value__0[1]),
        .O(\back_value[7]_i_7__7_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \back_value[7]_i_8__7 
       (.I0(back_value__0[7]),
        .I1(_ram_douta[7]),
        .I2(_ram_douta[2]),
        .I3(back_value__0[2]),
        .I4(_ram_douta[6]),
        .I5(back_value__0[6]),
        .O(\back_value[7]_i_8__7_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \back_value[7]_i_9__7 
       (.I0(back_value__0[1]),
        .I1(_ram_douta[1]),
        .I2(back_value__0[5]),
        .I3(_ram_douta[5]),
        .I4(_ram_douta[0]),
        .I5(back_value__0[0]),
        .O(\back_value[7]_i_9__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[0] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[0]),
        .Q(back_value__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[1] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[1]),
        .Q(back_value__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[2] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[2]),
        .Q(back_value__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[3] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[3]),
        .Q(back_value__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[4] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[4]),
        .Q(back_value__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[5] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[5]),
        .Q(back_value__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[6] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[6]),
        .Q(back_value__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \back_value_reg[7] 
       (.C(engine_clock),
        .CE(\back_value[7]_i_1__7_n_0 ),
        .D(p_1_in[7]),
        .Q(back_value__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \config_reg[0]_i_1__7 
       (.I0(\config_reg[0]_i_2__7_n_0 ),
        .I1(engine_aresetn),
        .I2(\config_reg[23]_i_3__7_n_0 ),
        .I3(\ENG_WEN_reg[8] ),
        .O(\config_reg[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFB3F333308000000)) 
    \config_reg[0]_i_2__7 
       (.I0(\ENG_WDATA_reg[8][7] [0]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(Q[2]),
        .I3(\config_reg[0]_i_3__7_n_0 ),
        .I4(\config_reg[23]_i_6__7_n_0 ),
        .I5(\config_reg_reg_n_0_[0] ),
        .O(\config_reg[0]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \config_reg[0]_i_3__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\config_reg[0]_i_3__7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[10]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [2]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[2]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[11]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [3]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[3]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[12]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [4]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[4]),
        .O(p_2_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \config_reg[12]_i_3__7 
       (.I0(pattern_lenght[2]),
        .O(\config_reg[12]_i_3__7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[13]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [5]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[5]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[14]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [6]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[6]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \config_reg[15]_i_1__7 
       (.I0(Q[2]),
        .I1(\config_reg[23]_i_4__7_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\config_reg[15]_i_3__7_n_0 ),
        .O(\config_reg[15]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[15]_i_2__7 
       (.I0(\ENG_WDATA_reg[8][7] [7]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[7]),
        .O(p_2_in[15]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \config_reg[15]_i_3__7 
       (.I0(\config_reg[15]_i_4__7_n_0 ),
        .I1(\config_reg[23]_i_8__7_n_0 ),
        .I2(pattern_lenght_changed),
        .I3(\ENG_WEN_reg[8] ),
        .O(\config_reg[15]_i_3__7_n_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \config_reg[15]_i_4__7 
       (.I0(pattern_lenght[6]),
        .I1(pattern_lenght[2]),
        .I2(pattern_lenght[0]),
        .I3(pattern_lenght[1]),
        .I4(\config_reg[23]_i_9__7_n_0 ),
        .O(\config_reg[15]_i_4__7_n_0 ));
  LUT4 #(
    .INIT(16'hCA0A)) 
    \config_reg[16]_i_1__7 
       (.I0(config_reg0[8]),
        .I1(\ENG_WDATA_reg[8][7] [0]),
        .I2(\ENG_WEN_reg[8] ),
        .I3(\config_reg[23]_i_6__7_n_0 ),
        .O(p_2_in[16]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[17]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [1]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[9]),
        .O(p_2_in[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[18]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [2]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[10]),
        .O(p_2_in[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[19]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [3]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[11]),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    \config_reg[1]_i_1__7 
       (.I0(\config_reg_reg_n_0_[1] ),
        .I1(\config_reg[7]_i_1__7_n_0 ),
        .I2(\config_reg[1]_i_2__7_n_0 ),
        .I3(engine_aresetn),
        .I4(\config_reg[23]_i_3__7_n_0 ),
        .I5(\ENG_WEN_reg[8] ),
        .O(\config_reg[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[1]_i_2__7 
       (.I0(\ENG_WDATA_reg[8][7] [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[1]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[20]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [4]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[12]),
        .O(p_2_in[20]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[21]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [5]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[13]),
        .O(p_2_in[21]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[22]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [6]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[14]),
        .O(p_2_in[22]));
  LUT3 #(
    .INIT(8'hFE)) 
    \config_reg[23]_i_10__7 
       (.I0(pattern_lenght[14]),
        .I1(pattern_lenght[13]),
        .I2(pattern_lenght[12]),
        .O(\config_reg[23]_i_10__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \config_reg[23]_i_1__7 
       (.I0(\config_reg[23]_i_3__7_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[8] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__7_n_0 ),
        .I5(\config_reg[23]_i_5__7_n_0 ),
        .O(\config_reg[23]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[23]_i_2__7 
       (.I0(\ENG_WDATA_reg[8][7] [7]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[15]),
        .O(p_2_in[23]));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \config_reg[23]_i_3__7 
       (.I0(\config_reg[23]_i_8__7_n_0 ),
        .I1(\config_reg[23]_i_9__7_n_0 ),
        .I2(pattern_lenght[1]),
        .I3(pattern_lenght[0]),
        .I4(pattern_lenght[2]),
        .I5(pattern_lenght[6]),
        .O(\config_reg[23]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \config_reg[23]_i_4__7 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ENG_WEN_reg[8] ),
        .I5(Q[3]),
        .O(\config_reg[23]_i_4__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \config_reg[23]_i_5__7 
       (.I0(\ENG_WEN_reg[8] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\config_reg[23]_i_5__7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \config_reg[23]_i_6__7 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\config_reg[23]_i_6__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \config_reg[23]_i_8__7 
       (.I0(pattern_lenght[9]),
        .I1(pattern_lenght[11]),
        .I2(pattern_lenght[10]),
        .I3(pattern_lenght[8]),
        .I4(\config_reg[23]_i_10__7_n_0 ),
        .I5(pattern_lenght[15]),
        .O(\config_reg[23]_i_8__7_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \config_reg[23]_i_9__7 
       (.I0(pattern_lenght[7]),
        .I1(pattern_lenght[3]),
        .I2(pattern_lenght[5]),
        .I3(pattern_lenght[4]),
        .O(\config_reg[23]_i_9__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[2]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[3]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[4]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[5]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[5]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[6]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[6]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \config_reg[7]_i_1__7 
       (.I0(\config_reg[23]_i_4__7_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\config_reg[7]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \config_reg[7]_i_2__7 
       (.I0(\ENG_WDATA_reg[8][7] [7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\config_reg[7]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[8]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [0]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(pattern_lenght[0]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \config_reg[9]_i_1__7 
       (.I0(\ENG_WDATA_reg[8][7] [1]),
        .I1(\config_reg[23]_i_6__7_n_0 ),
        .I2(\ENG_WEN_reg[8] ),
        .I3(config_reg0[1]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[0]_i_1__7_n_0 ),
        .Q(\config_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[10] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[10]),
        .Q(pattern_lenght[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[11] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[11]),
        .Q(pattern_lenght[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[12] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[12]),
        .Q(pattern_lenght[4]),
        .R(SR));
  CARRY4 \config_reg_reg[12]_i_2__7 
       (.CI(1'b0),
        .CO({\config_reg_reg[12]_i_2__7_n_0 ,\config_reg_reg[12]_i_2__7_n_1 ,\config_reg_reg[12]_i_2__7_n_2 ,\config_reg_reg[12]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pattern_lenght[2],1'b0}),
        .O(config_reg0[4:1]),
        .S({pattern_lenght[4:3],\config_reg[12]_i_3__7_n_0 ,pattern_lenght[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[13] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[13]),
        .Q(pattern_lenght[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[14] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[14]),
        .Q(pattern_lenght[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[15] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[15]),
        .Q(pattern_lenght[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[16] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[16]),
        .Q(pattern_lenght[8]),
        .R(SR));
  CARRY4 \config_reg_reg[16]_i_2__7 
       (.CI(\config_reg_reg[12]_i_2__7_n_0 ),
        .CO({\config_reg_reg[16]_i_2__7_n_0 ,\config_reg_reg[16]_i_2__7_n_1 ,\config_reg_reg[16]_i_2__7_n_2 ,\config_reg_reg[16]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[8:5]),
        .S(pattern_lenght[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[17] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[17]),
        .Q(pattern_lenght[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[18] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[18]),
        .Q(pattern_lenght[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[19] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[19]),
        .Q(pattern_lenght[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\config_reg[1]_i_1__7_n_0 ),
        .Q(\config_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[20] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[20]),
        .Q(pattern_lenght[12]),
        .R(SR));
  CARRY4 \config_reg_reg[20]_i_2__7 
       (.CI(\config_reg_reg[16]_i_2__7_n_0 ),
        .CO({\config_reg_reg[20]_i_2__7_n_0 ,\config_reg_reg[20]_i_2__7_n_1 ,\config_reg_reg[20]_i_2__7_n_2 ,\config_reg_reg[20]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(config_reg0[12:9]),
        .S(pattern_lenght[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[21] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[21]),
        .Q(pattern_lenght[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[22] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[22]),
        .Q(pattern_lenght[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[23] 
       (.C(engine_clock),
        .CE(\config_reg[23]_i_1__7_n_0 ),
        .D(p_2_in[23]),
        .Q(pattern_lenght[15]),
        .R(SR));
  CARRY4 \config_reg_reg[23]_i_7__7 
       (.CI(\config_reg_reg[20]_i_2__7_n_0 ),
        .CO({\NLW_config_reg_reg[23]_i_7__7_CO_UNCONNECTED [3:2],\config_reg_reg[23]_i_7__7_n_2 ,\config_reg_reg[23]_i_7__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_config_reg_reg[23]_i_7__7_O_UNCONNECTED [3],config_reg0[15:13]}),
        .S({1'b0,pattern_lenght[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[2] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__7_n_0 ),
        .D(\config_reg[2]_i_1__7_n_0 ),
        .Q(\config_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[3] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__7_n_0 ),
        .D(\config_reg[3]_i_1__7_n_0 ),
        .Q(\config_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[4] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__7_n_0 ),
        .D(\config_reg[4]_i_1__7_n_0 ),
        .Q(\config_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[5] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__7_n_0 ),
        .D(\config_reg[5]_i_1__7_n_0 ),
        .Q(\config_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[6] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__7_n_0 ),
        .D(\config_reg[6]_i_1__7_n_0 ),
        .Q(\config_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[7] 
       (.C(engine_clock),
        .CE(\config_reg[7]_i_1__7_n_0 ),
        .D(\config_reg[7]_i_2__7_n_0 ),
        .Q(\config_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[8] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[8]),
        .Q(pattern_lenght[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \config_reg_reg[9] 
       (.C(engine_clock),
        .CE(\config_reg[15]_i_1__7_n_0 ),
        .D(p_2_in[9]),
        .Q(pattern_lenght[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drop_packet_i_5
       (.I0(debug_engine_match),
        .I1(PATTERN_FOUNDED_reg_0[4]),
        .I2(PATTERN_FOUNDED_reg_0[2]),
        .I3(PATTERN_FOUNDED_reg_0[3]),
        .I4(PATTERN_FOUNDED_reg_0[1]),
        .I5(PATTERN_FOUNDED_reg_0[0]),
        .O(drop_packet_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[24]_i_18 
       (.I0(_ram_douta[0]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[24]_i_34_n_0 ),
        .O(\ENG_RDATA[8] [0]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[24]_i_34 
       (.I0(_ram_douta[0]),
        .I1(pattern_lenght[8]),
        .I2(\config_reg_reg_n_0_[0] ),
        .I3(\ENG_RADDR_reg[8][7] [0]),
        .I4(\ENG_RADDR_reg[8][7] [1]),
        .I5(pattern_lenght[0]),
        .O(\eng_slv_rdata[24]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[25]_i_18 
       (.I0(_ram_douta[1]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[25]_i_34_n_0 ),
        .O(\ENG_RDATA[8] [1]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[25]_i_34 
       (.I0(_ram_douta[1]),
        .I1(pattern_lenght[9]),
        .I2(\config_reg_reg_n_0_[1] ),
        .I3(\ENG_RADDR_reg[8][7] [0]),
        .I4(\ENG_RADDR_reg[8][7] [1]),
        .I5(pattern_lenght[1]),
        .O(\eng_slv_rdata[25]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[26]_i_18 
       (.I0(_ram_douta[2]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[26]_i_34_n_0 ),
        .O(\ENG_RDATA[8] [2]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[26]_i_34 
       (.I0(_ram_douta[2]),
        .I1(pattern_lenght[10]),
        .I2(\config_reg_reg_n_0_[2] ),
        .I3(\ENG_RADDR_reg[8][7] [0]),
        .I4(\ENG_RADDR_reg[8][7] [1]),
        .I5(pattern_lenght[2]),
        .O(\eng_slv_rdata[26]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[27]_i_18 
       (.I0(_ram_douta[3]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[27]_i_34_n_0 ),
        .O(\ENG_RDATA[8] [3]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[27]_i_34 
       (.I0(_ram_douta[3]),
        .I1(pattern_lenght[11]),
        .I2(\config_reg_reg_n_0_[3] ),
        .I3(\ENG_RADDR_reg[8][7] [0]),
        .I4(\ENG_RADDR_reg[8][7] [1]),
        .I5(pattern_lenght[3]),
        .O(\eng_slv_rdata[27]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[28]_i_18 
       (.I0(_ram_douta[4]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[28]_i_34_n_0 ),
        .O(\ENG_RDATA[8] [4]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[28]_i_34 
       (.I0(_ram_douta[4]),
        .I1(pattern_lenght[12]),
        .I2(pattern_lenght[4]),
        .I3(\ENG_RADDR_reg[8][7] [1]),
        .I4(\ENG_RADDR_reg[8][7] [0]),
        .I5(\config_reg_reg_n_0_[4] ),
        .O(\eng_slv_rdata[28]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[29]_i_18 
       (.I0(_ram_douta[5]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[29]_i_34_n_0 ),
        .O(\ENG_RDATA[8] [5]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[29]_i_34 
       (.I0(_ram_douta[5]),
        .I1(pattern_lenght[13]),
        .I2(\config_reg_reg_n_0_[5] ),
        .I3(\ENG_RADDR_reg[8][7] [0]),
        .I4(\ENG_RADDR_reg[8][7] [1]),
        .I5(pattern_lenght[5]),
        .O(\eng_slv_rdata[29]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[30]_i_18 
       (.I0(_ram_douta[6]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[30]_i_34_n_0 ),
        .O(\ENG_RDATA[8] [6]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[30]_i_34 
       (.I0(_ram_douta[6]),
        .I1(pattern_lenght[14]),
        .I2(\config_reg_reg_n_0_[6] ),
        .I3(\ENG_RADDR_reg[8][7] [0]),
        .I4(\ENG_RADDR_reg[8][7] [1]),
        .I5(pattern_lenght[6]),
        .O(\eng_slv_rdata[30]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_slv_rdata[31]_i_19 
       (.I0(_ram_douta[7]),
        .I1(\ENG_RADDR_reg[8][6] ),
        .I2(\eng_slv_rdata[31]_i_40_n_0 ),
        .O(\ENG_RDATA[8] [7]));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    \eng_slv_rdata[31]_i_40 
       (.I0(_ram_douta[7]),
        .I1(pattern_lenght[15]),
        .I2(\config_reg_reg_n_0_[7] ),
        .I3(\ENG_RADDR_reg[8][7] [0]),
        .I4(\ENG_RADDR_reg[8][7] [1]),
        .I5(pattern_lenght[7]),
        .O(\eng_slv_rdata[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC8F0C8C8)) 
    pattern_lenght_changed_i_1__7
       (.I0(\config_reg[23]_i_3__7_n_0 ),
        .I1(pattern_lenght_changed),
        .I2(\ENG_WEN_reg[8] ),
        .I3(Q[2]),
        .I4(\config_reg[23]_i_4__7_n_0 ),
        .I5(pattern_lenght_changed_i_2__7_n_0),
        .O(pattern_lenght_changed_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h82)) 
    pattern_lenght_changed_i_2__7
       (.I0(\ENG_WEN_reg[8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(pattern_lenght_changed_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pattern_lenght_changed_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(pattern_lenght_changed_i_1__7_n_0),
        .Q(pattern_lenght_changed),
        .R(SR));
  LUT6 #(
    .INIT(64'hB800B8000000FF00)) 
    \ram_addra[0]_i_1__7 
       (.I0(_ram_addrb[0]),
        .I1(\ram_addra[7]_i_4__7_n_0 ),
        .I2(\ram_addra[0]_i_2__7_n_0 ),
        .I3(_m_axis_eng_tvalid),
        .I4(ram_addra[0]),
        .I5(\ram_addra[7]_i_3__7_n_0 ),
        .O(\ram_addra[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[0]_i_2__7 
       (.I0(_m_axis_eng_tdata[6]),
        .I1(\start_value_reg_n_0_[6] ),
        .I2(_m_axis_eng_tdata[7]),
        .I3(\start_value_reg_n_0_[7] ),
        .I4(\ram_addra[0]_i_3__7_n_0 ),
        .I5(\ram_addra[0]_i_4__7_n_0 ),
        .O(\ram_addra[0]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_3__7 
       (.I0(\start_value_reg_n_0_[0] ),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[1]),
        .I3(\start_value_reg_n_0_[1] ),
        .I4(_m_axis_eng_tdata[2]),
        .I5(\start_value_reg_n_0_[2] ),
        .O(\ram_addra[0]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[0]_i_4__7 
       (.I0(\start_value_reg_n_0_[3] ),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(\start_value_reg_n_0_[4] ),
        .I4(_m_axis_eng_tdata[5]),
        .I5(\start_value_reg_n_0_[5] ),
        .O(\ram_addra[0]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'hAA28002800280028)) 
    \ram_addra[1]_i_1__7 
       (.I0(_m_axis_eng_tvalid),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(\ram_addra[7]_i_3__7_n_0 ),
        .I4(\ram_addra[7]_i_4__7_n_0 ),
        .I5(_ram_addrb[1]),
        .O(\ram_addra[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F909F9FFFFFFFF)) 
    \ram_addra[2]_i_1__7 
       (.I0(\ram_addra[2]_i_2__7_n_0 ),
        .I1(ram_addra[2]),
        .I2(\ram_addra[7]_i_3__7_n_0 ),
        .I3(\ram_addra[7]_i_4__7_n_0 ),
        .I4(_ram_addrb[2]),
        .I5(_m_axis_eng_tvalid),
        .O(\ram_addra[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addra[2]_i_2__7 
       (.I0(ram_addra[0]),
        .I1(ram_addra[1]),
        .O(\ram_addra[2]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[3]_i_1__7 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[3]_i_2__7_n_0 ),
        .I2(ram_addra[3]),
        .I3(\ram_addra[7]_i_3__7_n_0 ),
        .I4(\ram_addra[7]_i_4__7_n_0 ),
        .I5(_ram_addrb[3]),
        .O(\ram_addra[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_addra[3]_i_2__7 
       (.I0(ram_addra[1]),
        .I1(ram_addra[0]),
        .I2(ram_addra[2]),
        .O(\ram_addra[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[4]_i_1__7 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[4]_i_2__7_n_0 ),
        .I2(ram_addra[4]),
        .I3(\ram_addra[7]_i_3__7_n_0 ),
        .I4(\ram_addra[7]_i_4__7_n_0 ),
        .I5(_ram_addrb[4]),
        .O(\ram_addra[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ram_addra[4]_i_2__7 
       (.I0(ram_addra[2]),
        .I1(ram_addra[0]),
        .I2(ram_addra[1]),
        .I3(ram_addra[3]),
        .O(\ram_addra[4]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[5]_i_1__7 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[5]_i_2__7_n_0 ),
        .I2(ram_addra[5]),
        .I3(\ram_addra[7]_i_3__7_n_0 ),
        .I4(\ram_addra[7]_i_4__7_n_0 ),
        .I5(_ram_addrb[5]),
        .O(\ram_addra[5]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addra[5]_i_2__7 
       (.I0(ram_addra[3]),
        .I1(ram_addra[1]),
        .I2(ram_addra[0]),
        .I3(ram_addra[2]),
        .I4(ram_addra[4]),
        .O(\ram_addra[5]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hAA82008200820082)) 
    \ram_addra[6]_i_1__7 
       (.I0(_m_axis_eng_tvalid),
        .I1(\ram_addra[6]_i_2__7_n_0 ),
        .I2(ram_addra[6]),
        .I3(\ram_addra[7]_i_3__7_n_0 ),
        .I4(\ram_addra[7]_i_4__7_n_0 ),
        .I5(_ram_addrb[6]),
        .O(\ram_addra[6]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ram_addra[6]_i_2__7 
       (.I0(ram_addra[4]),
        .I1(ram_addra[2]),
        .I2(ram_addra[0]),
        .I3(ram_addra[1]),
        .I4(ram_addra[3]),
        .I5(ram_addra[5]),
        .O(\ram_addra[6]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hF090009000900090)) 
    \ram_addra[7]_i_1__7 
       (.I0(\ram_addra[7]_i_2__7_n_0 ),
        .I1(ram_addra[7]),
        .I2(_m_axis_eng_tvalid),
        .I3(\ram_addra[7]_i_3__7_n_0 ),
        .I4(\ram_addra[7]_i_4__7_n_0 ),
        .I5(_ram_addrb[7]),
        .O(\ram_addra[7]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ram_addra[7]_i_2__7 
       (.I0(ram_addra[5]),
        .I1(ram_addra[3]),
        .I2(\ram_addra[3]_i_2__7_n_0 ),
        .I3(ram_addra[4]),
        .I4(ram_addra[6]),
        .O(\ram_addra[7]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ram_addra[7]_i_3__7 
       (.I0(_ram_douta[6]),
        .I1(_m_axis_eng_tdata[6]),
        .I2(_ram_douta[7]),
        .I3(_m_axis_eng_tdata[7]),
        .I4(\ram_addra[7]_i_5__7_n_0 ),
        .I5(\ram_addra[7]_i_6__7_n_0 ),
        .O(\ram_addra[7]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ram_addra[7]_i_4__7 
       (.I0(_m_axis_eng_tdata[7]),
        .I1(back_value__0[7]),
        .I2(_m_axis_eng_tdata[6]),
        .I3(back_value__0[6]),
        .I4(\ram_addra[7]_i_7__7_n_0 ),
        .I5(\ram_addra[7]_i_8__7_n_0 ),
        .O(\ram_addra[7]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_5__7 
       (.I0(_m_axis_eng_tdata[0]),
        .I1(_ram_douta[0]),
        .I2(_ram_douta[2]),
        .I3(_m_axis_eng_tdata[2]),
        .I4(_ram_douta[1]),
        .I5(_m_axis_eng_tdata[1]),
        .O(\ram_addra[7]_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_6__7 
       (.I0(_m_axis_eng_tdata[3]),
        .I1(_ram_douta[3]),
        .I2(_ram_douta[4]),
        .I3(_m_axis_eng_tdata[4]),
        .I4(_ram_douta[5]),
        .I5(_m_axis_eng_tdata[5]),
        .O(\ram_addra[7]_i_6__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_7__7 
       (.I0(back_value__0[0]),
        .I1(_m_axis_eng_tdata[0]),
        .I2(_m_axis_eng_tdata[2]),
        .I3(back_value__0[2]),
        .I4(_m_axis_eng_tdata[1]),
        .I5(back_value__0[1]),
        .O(\ram_addra[7]_i_7__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ram_addra[7]_i_8__7 
       (.I0(back_value__0[3]),
        .I1(_m_axis_eng_tdata[3]),
        .I2(_m_axis_eng_tdata[4]),
        .I3(back_value__0[4]),
        .I4(_m_axis_eng_tdata[5]),
        .I5(back_value__0[5]),
        .O(\ram_addra[7]_i_8__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[0] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[0]_i_1__7_n_0 ),
        .Q(ram_addra[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[1] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[1]_i_1__7_n_0 ),
        .Q(ram_addra[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ram_addra_reg[2] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[2]_i_1__7_n_0 ),
        .Q(ram_addra[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[3] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[3]_i_1__7_n_0 ),
        .Q(ram_addra[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[4] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[4]_i_1__7_n_0 ),
        .Q(ram_addra[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[5] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[5]_i_1__7_n_0 ),
        .Q(ram_addra[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[6] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[6]_i_1__7_n_0 ),
        .Q(ram_addra[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ram_addra_reg[7] 
       (.C(engine_clock),
        .CE(back_value),
        .D(\ram_addra[7]_i_1__7_n_0 ),
        .Q(ram_addra[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55550400)) 
    src_in_progress_i_1__7
       (.I0(FSM_sequential_sm_state_reg__0),
        .I1(_transfer_active),
        .I2(src_in_progress2),
        .I3(src_in_progress_reg_n_0),
        .I4(_m_axis_eng_tvalid),
        .O(src_in_progress_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_in_progress_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(src_in_progress_i_1__7_n_0),
        .Q(src_in_progress_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000080)) 
    \start_value[7]_i_1__7 
       (.I0(\config_reg[23]_i_4__7_n_0 ),
        .I1(engine_aresetn),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(start_value));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[0] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [0]),
        .Q(\start_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[1] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [1]),
        .Q(\start_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[2] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [2]),
        .Q(\start_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[3] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [3]),
        .Q(\start_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[4] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [4]),
        .Q(\start_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[5] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [5]),
        .Q(\start_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[6] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [6]),
        .Q(\start_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \start_value_reg[7] 
       (.C(engine_clock),
        .CE(start_value),
        .D(\ENG_WDATA_reg[8][7] [7]),
        .Q(\start_value_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "1" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "read_first" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_tdpram__24 xpm_memory_tdpram_inst
       (.addra(_ram_addra),
        .addrb(_ram_addrb),
        .clka(engine_clock),
        .clkb(engine_clock),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(_ram_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(_ram_douta),
        .doutb(_ram_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(\ENG_WEN_reg[8] ),
        .web(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_10__7
       (.I0(\ENG_WDATA_reg[8][7] [6]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[6]),
        .O(_ram_dina[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_11__7
       (.I0(\ENG_WDATA_reg[8][7] [5]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[5]),
        .O(_ram_dina[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_12__7
       (.I0(\ENG_WDATA_reg[8][7] [4]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[4]),
        .O(_ram_dina[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_13__7
       (.I0(\ENG_WDATA_reg[8][7] [3]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[3]),
        .O(_ram_dina[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_14__7
       (.I0(\ENG_WDATA_reg[8][7] [2]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[2]),
        .O(_ram_dina[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_15__7
       (.I0(\ENG_WDATA_reg[8][7] [1]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[1]),
        .O(_ram_dina[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_16__7
       (.I0(\ENG_WDATA_reg[8][7] [0]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[0]),
        .O(_ram_dina[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_1__7
       (.I0(Q[7]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [7]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[7]),
        .O(_ram_addra[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_2__7
       (.I0(Q[6]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [6]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[6]),
        .O(_ram_addra[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_3__7
       (.I0(Q[5]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [5]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[5]),
        .O(_ram_addra[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_4__7
       (.I0(Q[4]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [4]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[4]),
        .O(_ram_addra[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_5__7
       (.I0(Q[3]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [3]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[3]),
        .O(_ram_addra[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_6__7
       (.I0(Q[2]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [2]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[2]),
        .O(_ram_addra[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_7__7
       (.I0(Q[1]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [1]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[1]),
        .O(_ram_addra[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    xpm_memory_tdpram_inst_i_8__7
       (.I0(Q[0]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(\ENG_RADDR_reg[8][7] [0]),
        .I3(\ENG_REN_reg[8] ),
        .I4(ram_addra[0]),
        .O(_ram_addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    xpm_memory_tdpram_inst_i_9__7
       (.I0(\ENG_WDATA_reg[8][7] [7]),
        .I1(\ENG_WEN_reg[8] ),
        .I2(ram_addra[7]),
        .O(_ram_dina[7]));
endmodule

(* ADDR_WIDTH = "16" *) (* AL_IDLE = "2'b00" *) (* AL_WAIT_OP_FIN = "2'b01" *) 
(* AXI_LITE_DATA_BYTES = "4" *) (* DATA_WIDTH = "32" *) (* ENGINES_NUMBER = "16'b0000000000010000" *) 
(* ENGINE_MAX_SIZE = "16'b0000000100000000" *) (* ENG_ADDR_SIZE = "8" *) (* ENG_AL_ADDR_SIZE = "6" *) 
(* ENG_DATA_SIZE = "8" *) (* ENG_NR_ADDR = "4" *) (* ENL_IDLE = "2'b00" *) 
(* ENL_READ_FROM_ENG = "2'b10" *) (* ENL_WRITE_TO_ENG = "2'b01" *) (* IDLE = "2'b00" *) 
(* MAX_PACKET_LENGTH = "2048" *) (* MEMORY_RADDR_INCR = "11'b00000000001" *) (* MEMORY_RADDR_WIDTH = "11" *) 
(* MEMORY_SIZE = "16384" *) (* MEMORY_WADDR_INCR = "9'b000000001" *) (* MEMORY_WADDR_WIDTH = "9" *) 
(* RECEIVE_PACKET = "2'b01" *) (* SEND_TO_ENGINES = "2'b01" *) (* SLV_ADDR_SIZE = "14" *) 
(* SLV_DATA_SIZE = "32" *) (* SLV_STRB_SIZE = "4" *) (* TCQ = "1" *) 
(* WAIT_A_CICLE = "2'b10" *) (* WAIT_PACKET = "2'b00" *) (* WAIT_SEARCH = "2'b10" *) 
(* WAIT_SIGNALING = "2'b11" *) 
module main_design_inspection_unit_0_0_inspection_unit
   (S_AXI_LITE_ARESETN,
    S_AXI_LITE_ACLK,
    S_AXI_LITE_AWADDR,
    S_AXI_LITE_AWVALID,
    S_AXI_LITE_AWREADY,
    S_AXI_LITE_WDATA,
    S_AXI_LITE_WSTRB,
    S_AXI_LITE_WVALID,
    S_AXI_LITE_WREADY,
    S_AXI_LITE_BRESP,
    S_AXI_LITE_BVALID,
    S_AXI_LITE_BREADY,
    S_AXI_LITE_ARADDR,
    S_AXI_LITE_ARVALID,
    S_AXI_LITE_ARREADY,
    S_AXI_LITE_RDATA,
    S_AXI_LITE_RVALID,
    S_AXI_LITE_RREADY,
    S_AXI_LITE_RRESP,
    axis_aresetn,
    axis_clk,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    engine_aresetn,
    engine_clock,
    debug_tdata,
    debug_tlast,
    debug_tready,
    debug_tvalid,
    debug_data,
    debug_search_ready,
    debug_engine_match,
    debug_start_search,
    debug_state);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_LITE_ARESETN RST" *) input S_AXI_LITE_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET S_AXI_LITE_ARESETN, FREQ_HZ 100000000" *) input S_AXI_LITE_ACLK;
  input [15:0]S_AXI_LITE_AWADDR;
  input S_AXI_LITE_AWVALID;
  output S_AXI_LITE_AWREADY;
  input [31:0]S_AXI_LITE_WDATA;
  input [3:0]S_AXI_LITE_WSTRB;
  input S_AXI_LITE_WVALID;
  output S_AXI_LITE_WREADY;
  output [1:0]S_AXI_LITE_BRESP;
  output S_AXI_LITE_BVALID;
  input S_AXI_LITE_BREADY;
  input [15:0]S_AXI_LITE_ARADDR;
  input S_AXI_LITE_ARVALID;
  output S_AXI_LITE_ARREADY;
  output [31:0]S_AXI_LITE_RDATA;
  output S_AXI_LITE_RVALID;
  input S_AXI_LITE_RREADY;
  output [1:0]S_AXI_LITE_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 axis_aresetn RST" *) input axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axis_clk CLK" *) (* X_INTERFACE_PARAMETER = "ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET axis_aresetn, FREQ_HZ 100000000" *) input axis_clk;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  input engine_aresetn;
  input engine_clock;
  output [31:0]debug_tdata;
  output debug_tlast;
  output debug_tready;
  output debug_tvalid;
  output [95:0]debug_data;
  output debug_search_ready;
  output [15:0]debug_engine_match;
  output debug_start_search;
  output [1:0]debug_state;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_STAVE_inst_n_0;
  wire AXI_LITE_STAVE_inst_n_1;
  wire AXI_LITE_STAVE_inst_n_10;
  wire AXI_LITE_STAVE_inst_n_100;
  wire AXI_LITE_STAVE_inst_n_101;
  wire AXI_LITE_STAVE_inst_n_11;
  wire AXI_LITE_STAVE_inst_n_12;
  wire AXI_LITE_STAVE_inst_n_13;
  wire AXI_LITE_STAVE_inst_n_14;
  wire AXI_LITE_STAVE_inst_n_15;
  wire AXI_LITE_STAVE_inst_n_16;
  wire AXI_LITE_STAVE_inst_n_17;
  wire AXI_LITE_STAVE_inst_n_18;
  wire AXI_LITE_STAVE_inst_n_19;
  wire AXI_LITE_STAVE_inst_n_2;
  wire AXI_LITE_STAVE_inst_n_20;
  wire AXI_LITE_STAVE_inst_n_21;
  wire AXI_LITE_STAVE_inst_n_22;
  wire AXI_LITE_STAVE_inst_n_23;
  wire AXI_LITE_STAVE_inst_n_24;
  wire AXI_LITE_STAVE_inst_n_25;
  wire AXI_LITE_STAVE_inst_n_26;
  wire AXI_LITE_STAVE_inst_n_27;
  wire AXI_LITE_STAVE_inst_n_28;
  wire AXI_LITE_STAVE_inst_n_29;
  wire AXI_LITE_STAVE_inst_n_3;
  wire AXI_LITE_STAVE_inst_n_30;
  wire AXI_LITE_STAVE_inst_n_31;
  wire AXI_LITE_STAVE_inst_n_32;
  wire AXI_LITE_STAVE_inst_n_33;
  wire AXI_LITE_STAVE_inst_n_34;
  wire AXI_LITE_STAVE_inst_n_35;
  wire AXI_LITE_STAVE_inst_n_4;
  wire AXI_LITE_STAVE_inst_n_46;
  wire AXI_LITE_STAVE_inst_n_47;
  wire AXI_LITE_STAVE_inst_n_48;
  wire AXI_LITE_STAVE_inst_n_49;
  wire AXI_LITE_STAVE_inst_n_5;
  wire AXI_LITE_STAVE_inst_n_50;
  wire AXI_LITE_STAVE_inst_n_51;
  wire AXI_LITE_STAVE_inst_n_52;
  wire AXI_LITE_STAVE_inst_n_53;
  wire AXI_LITE_STAVE_inst_n_54;
  wire AXI_LITE_STAVE_inst_n_55;
  wire AXI_LITE_STAVE_inst_n_56;
  wire AXI_LITE_STAVE_inst_n_57;
  wire AXI_LITE_STAVE_inst_n_58;
  wire AXI_LITE_STAVE_inst_n_59;
  wire AXI_LITE_STAVE_inst_n_6;
  wire AXI_LITE_STAVE_inst_n_60;
  wire AXI_LITE_STAVE_inst_n_61;
  wire AXI_LITE_STAVE_inst_n_62;
  wire AXI_LITE_STAVE_inst_n_63;
  wire AXI_LITE_STAVE_inst_n_64;
  wire AXI_LITE_STAVE_inst_n_65;
  wire AXI_LITE_STAVE_inst_n_66;
  wire AXI_LITE_STAVE_inst_n_67;
  wire AXI_LITE_STAVE_inst_n_68;
  wire AXI_LITE_STAVE_inst_n_69;
  wire AXI_LITE_STAVE_inst_n_7;
  wire AXI_LITE_STAVE_inst_n_70;
  wire AXI_LITE_STAVE_inst_n_71;
  wire AXI_LITE_STAVE_inst_n_72;
  wire AXI_LITE_STAVE_inst_n_73;
  wire AXI_LITE_STAVE_inst_n_74;
  wire AXI_LITE_STAVE_inst_n_75;
  wire AXI_LITE_STAVE_inst_n_76;
  wire AXI_LITE_STAVE_inst_n_77;
  wire AXI_LITE_STAVE_inst_n_78;
  wire AXI_LITE_STAVE_inst_n_79;
  wire AXI_LITE_STAVE_inst_n_8;
  wire AXI_LITE_STAVE_inst_n_80;
  wire AXI_LITE_STAVE_inst_n_81;
  wire AXI_LITE_STAVE_inst_n_82;
  wire AXI_LITE_STAVE_inst_n_83;
  wire AXI_LITE_STAVE_inst_n_84;
  wire AXI_LITE_STAVE_inst_n_85;
  wire AXI_LITE_STAVE_inst_n_86;
  wire AXI_LITE_STAVE_inst_n_87;
  wire AXI_LITE_STAVE_inst_n_88;
  wire AXI_LITE_STAVE_inst_n_89;
  wire AXI_LITE_STAVE_inst_n_9;
  wire AXI_LITE_STAVE_inst_n_90;
  wire AXI_LITE_STAVE_inst_n_91;
  wire AXI_LITE_STAVE_inst_n_92;
  wire AXI_LITE_STAVE_inst_n_93;
  wire AXI_LITE_STAVE_inst_n_94;
  wire AXI_LITE_STAVE_inst_n_95;
  wire AXI_LITE_STAVE_inst_n_98;
  wire AXI_LITE_STAVE_inst_n_99;
  wire \ENG_RADDR_reg_n_0_[0][0] ;
  wire \ENG_RADDR_reg_n_0_[0][1] ;
  wire \ENG_RADDR_reg_n_0_[0][2] ;
  wire \ENG_RADDR_reg_n_0_[0][3] ;
  wire \ENG_RADDR_reg_n_0_[0][4] ;
  wire \ENG_RADDR_reg_n_0_[0][5] ;
  wire \ENG_RADDR_reg_n_0_[0][6] ;
  wire \ENG_RADDR_reg_n_0_[0][7] ;
  wire \ENG_RADDR_reg_n_0_[10][0] ;
  wire \ENG_RADDR_reg_n_0_[10][1] ;
  wire \ENG_RADDR_reg_n_0_[10][2] ;
  wire \ENG_RADDR_reg_n_0_[10][3] ;
  wire \ENG_RADDR_reg_n_0_[10][4] ;
  wire \ENG_RADDR_reg_n_0_[10][5] ;
  wire \ENG_RADDR_reg_n_0_[10][6] ;
  wire \ENG_RADDR_reg_n_0_[10][7] ;
  wire \ENG_RADDR_reg_n_0_[11][0] ;
  wire \ENG_RADDR_reg_n_0_[11][1] ;
  wire \ENG_RADDR_reg_n_0_[11][2] ;
  wire \ENG_RADDR_reg_n_0_[11][3] ;
  wire \ENG_RADDR_reg_n_0_[11][4] ;
  wire \ENG_RADDR_reg_n_0_[11][5] ;
  wire \ENG_RADDR_reg_n_0_[11][6] ;
  wire \ENG_RADDR_reg_n_0_[11][7] ;
  wire \ENG_RADDR_reg_n_0_[12][0] ;
  wire \ENG_RADDR_reg_n_0_[12][1] ;
  wire \ENG_RADDR_reg_n_0_[12][2] ;
  wire \ENG_RADDR_reg_n_0_[12][3] ;
  wire \ENG_RADDR_reg_n_0_[12][4] ;
  wire \ENG_RADDR_reg_n_0_[12][5] ;
  wire \ENG_RADDR_reg_n_0_[12][6] ;
  wire \ENG_RADDR_reg_n_0_[12][7] ;
  wire \ENG_RADDR_reg_n_0_[13][0] ;
  wire \ENG_RADDR_reg_n_0_[13][1] ;
  wire \ENG_RADDR_reg_n_0_[13][2] ;
  wire \ENG_RADDR_reg_n_0_[13][3] ;
  wire \ENG_RADDR_reg_n_0_[13][4] ;
  wire \ENG_RADDR_reg_n_0_[13][5] ;
  wire \ENG_RADDR_reg_n_0_[13][6] ;
  wire \ENG_RADDR_reg_n_0_[13][7] ;
  wire \ENG_RADDR_reg_n_0_[14][0] ;
  wire \ENG_RADDR_reg_n_0_[14][1] ;
  wire \ENG_RADDR_reg_n_0_[14][2] ;
  wire \ENG_RADDR_reg_n_0_[14][3] ;
  wire \ENG_RADDR_reg_n_0_[14][4] ;
  wire \ENG_RADDR_reg_n_0_[14][5] ;
  wire \ENG_RADDR_reg_n_0_[14][6] ;
  wire \ENG_RADDR_reg_n_0_[14][7] ;
  wire \ENG_RADDR_reg_n_0_[15][0] ;
  wire \ENG_RADDR_reg_n_0_[15][1] ;
  wire \ENG_RADDR_reg_n_0_[15][2] ;
  wire \ENG_RADDR_reg_n_0_[15][3] ;
  wire \ENG_RADDR_reg_n_0_[15][4] ;
  wire \ENG_RADDR_reg_n_0_[15][5] ;
  wire \ENG_RADDR_reg_n_0_[15][6] ;
  wire \ENG_RADDR_reg_n_0_[15][7] ;
  wire \ENG_RADDR_reg_n_0_[1][0] ;
  wire \ENG_RADDR_reg_n_0_[1][1] ;
  wire \ENG_RADDR_reg_n_0_[1][2] ;
  wire \ENG_RADDR_reg_n_0_[1][3] ;
  wire \ENG_RADDR_reg_n_0_[1][4] ;
  wire \ENG_RADDR_reg_n_0_[1][5] ;
  wire \ENG_RADDR_reg_n_0_[1][6] ;
  wire \ENG_RADDR_reg_n_0_[1][7] ;
  wire \ENG_RADDR_reg_n_0_[2][0] ;
  wire \ENG_RADDR_reg_n_0_[2][1] ;
  wire \ENG_RADDR_reg_n_0_[2][2] ;
  wire \ENG_RADDR_reg_n_0_[2][3] ;
  wire \ENG_RADDR_reg_n_0_[2][4] ;
  wire \ENG_RADDR_reg_n_0_[2][5] ;
  wire \ENG_RADDR_reg_n_0_[2][6] ;
  wire \ENG_RADDR_reg_n_0_[2][7] ;
  wire \ENG_RADDR_reg_n_0_[3][0] ;
  wire \ENG_RADDR_reg_n_0_[3][1] ;
  wire \ENG_RADDR_reg_n_0_[3][2] ;
  wire \ENG_RADDR_reg_n_0_[3][3] ;
  wire \ENG_RADDR_reg_n_0_[3][4] ;
  wire \ENG_RADDR_reg_n_0_[3][5] ;
  wire \ENG_RADDR_reg_n_0_[3][6] ;
  wire \ENG_RADDR_reg_n_0_[3][7] ;
  wire \ENG_RADDR_reg_n_0_[4][0] ;
  wire \ENG_RADDR_reg_n_0_[4][1] ;
  wire \ENG_RADDR_reg_n_0_[4][2] ;
  wire \ENG_RADDR_reg_n_0_[4][3] ;
  wire \ENG_RADDR_reg_n_0_[4][4] ;
  wire \ENG_RADDR_reg_n_0_[4][5] ;
  wire \ENG_RADDR_reg_n_0_[4][6] ;
  wire \ENG_RADDR_reg_n_0_[4][7] ;
  wire \ENG_RADDR_reg_n_0_[5][0] ;
  wire \ENG_RADDR_reg_n_0_[5][1] ;
  wire \ENG_RADDR_reg_n_0_[5][2] ;
  wire \ENG_RADDR_reg_n_0_[5][3] ;
  wire \ENG_RADDR_reg_n_0_[5][4] ;
  wire \ENG_RADDR_reg_n_0_[5][5] ;
  wire \ENG_RADDR_reg_n_0_[5][6] ;
  wire \ENG_RADDR_reg_n_0_[5][7] ;
  wire \ENG_RADDR_reg_n_0_[6][0] ;
  wire \ENG_RADDR_reg_n_0_[6][1] ;
  wire \ENG_RADDR_reg_n_0_[6][2] ;
  wire \ENG_RADDR_reg_n_0_[6][3] ;
  wire \ENG_RADDR_reg_n_0_[6][4] ;
  wire \ENG_RADDR_reg_n_0_[6][5] ;
  wire \ENG_RADDR_reg_n_0_[6][6] ;
  wire \ENG_RADDR_reg_n_0_[6][7] ;
  wire \ENG_RADDR_reg_n_0_[7][0] ;
  wire \ENG_RADDR_reg_n_0_[7][1] ;
  wire \ENG_RADDR_reg_n_0_[7][2] ;
  wire \ENG_RADDR_reg_n_0_[7][3] ;
  wire \ENG_RADDR_reg_n_0_[7][4] ;
  wire \ENG_RADDR_reg_n_0_[7][5] ;
  wire \ENG_RADDR_reg_n_0_[7][6] ;
  wire \ENG_RADDR_reg_n_0_[7][7] ;
  wire \ENG_RADDR_reg_n_0_[8][0] ;
  wire \ENG_RADDR_reg_n_0_[8][1] ;
  wire \ENG_RADDR_reg_n_0_[8][2] ;
  wire \ENG_RADDR_reg_n_0_[8][3] ;
  wire \ENG_RADDR_reg_n_0_[8][4] ;
  wire \ENG_RADDR_reg_n_0_[8][5] ;
  wire \ENG_RADDR_reg_n_0_[8][6] ;
  wire \ENG_RADDR_reg_n_0_[8][7] ;
  wire \ENG_RADDR_reg_n_0_[9][0] ;
  wire \ENG_RADDR_reg_n_0_[9][1] ;
  wire \ENG_RADDR_reg_n_0_[9][2] ;
  wire \ENG_RADDR_reg_n_0_[9][3] ;
  wire \ENG_RADDR_reg_n_0_[9][4] ;
  wire \ENG_RADDR_reg_n_0_[9][5] ;
  wire \ENG_RADDR_reg_n_0_[9][6] ;
  wire \ENG_RADDR_reg_n_0_[9][7] ;
  wire [7:0]ENG_RDATA;
  wire [7:0]\ENG_RDATA[0]__0 ;
  wire [7:0]\ENG_RDATA[10] ;
  wire [7:0]\ENG_RDATA[11] ;
  wire [7:0]\ENG_RDATA[12] ;
  wire [7:0]\ENG_RDATA[13] ;
  wire [7:0]\ENG_RDATA[14] ;
  wire [7:0]\ENG_RDATA[15] ;
  wire [7:0]\ENG_RDATA[1]__0 ;
  wire [7:0]\ENG_RDATA[2]__0 ;
  wire [7:0]\ENG_RDATA[3]__0 ;
  wire [7:0]\ENG_RDATA[4]__0 ;
  wire [7:0]\ENG_RDATA[5]__0 ;
  wire [7:0]\ENG_RDATA[6]__0 ;
  wire [7:0]\ENG_RDATA[7]__0 ;
  wire [7:0]\ENG_RDATA[8] ;
  wire [7:0]\ENG_RDATA[9] ;
  wire ENG_REN1;
  wire \ENG_REN[15]_i_4_n_0 ;
  wire \ENG_REN_reg_n_0_[0] ;
  wire \ENG_REN_reg_n_0_[10] ;
  wire \ENG_REN_reg_n_0_[11] ;
  wire \ENG_REN_reg_n_0_[12] ;
  wire \ENG_REN_reg_n_0_[13] ;
  wire \ENG_REN_reg_n_0_[14] ;
  wire \ENG_REN_reg_n_0_[15] ;
  wire \ENG_REN_reg_n_0_[1] ;
  wire \ENG_REN_reg_n_0_[2] ;
  wire \ENG_REN_reg_n_0_[3] ;
  wire \ENG_REN_reg_n_0_[4] ;
  wire \ENG_REN_reg_n_0_[5] ;
  wire \ENG_REN_reg_n_0_[6] ;
  wire \ENG_REN_reg_n_0_[7] ;
  wire \ENG_REN_reg_n_0_[8] ;
  wire \ENG_REN_reg_n_0_[9] ;
  wire \ENG_WADDR_reg_n_0_[0][0] ;
  wire \ENG_WADDR_reg_n_0_[0][1] ;
  wire \ENG_WADDR_reg_n_0_[0][2] ;
  wire \ENG_WADDR_reg_n_0_[0][3] ;
  wire \ENG_WADDR_reg_n_0_[0][4] ;
  wire \ENG_WADDR_reg_n_0_[0][5] ;
  wire \ENG_WADDR_reg_n_0_[0][6] ;
  wire \ENG_WADDR_reg_n_0_[0][7] ;
  wire \ENG_WADDR_reg_n_0_[10][0] ;
  wire \ENG_WADDR_reg_n_0_[10][1] ;
  wire \ENG_WADDR_reg_n_0_[10][2] ;
  wire \ENG_WADDR_reg_n_0_[10][3] ;
  wire \ENG_WADDR_reg_n_0_[10][4] ;
  wire \ENG_WADDR_reg_n_0_[10][5] ;
  wire \ENG_WADDR_reg_n_0_[10][6] ;
  wire \ENG_WADDR_reg_n_0_[10][7] ;
  wire \ENG_WADDR_reg_n_0_[11][0] ;
  wire \ENG_WADDR_reg_n_0_[11][1] ;
  wire \ENG_WADDR_reg_n_0_[11][2] ;
  wire \ENG_WADDR_reg_n_0_[11][3] ;
  wire \ENG_WADDR_reg_n_0_[11][4] ;
  wire \ENG_WADDR_reg_n_0_[11][5] ;
  wire \ENG_WADDR_reg_n_0_[11][6] ;
  wire \ENG_WADDR_reg_n_0_[11][7] ;
  wire \ENG_WADDR_reg_n_0_[12][0] ;
  wire \ENG_WADDR_reg_n_0_[12][1] ;
  wire \ENG_WADDR_reg_n_0_[12][2] ;
  wire \ENG_WADDR_reg_n_0_[12][3] ;
  wire \ENG_WADDR_reg_n_0_[12][4] ;
  wire \ENG_WADDR_reg_n_0_[12][5] ;
  wire \ENG_WADDR_reg_n_0_[12][6] ;
  wire \ENG_WADDR_reg_n_0_[12][7] ;
  wire \ENG_WADDR_reg_n_0_[13][0] ;
  wire \ENG_WADDR_reg_n_0_[13][1] ;
  wire \ENG_WADDR_reg_n_0_[13][2] ;
  wire \ENG_WADDR_reg_n_0_[13][3] ;
  wire \ENG_WADDR_reg_n_0_[13][4] ;
  wire \ENG_WADDR_reg_n_0_[13][5] ;
  wire \ENG_WADDR_reg_n_0_[13][6] ;
  wire \ENG_WADDR_reg_n_0_[13][7] ;
  wire \ENG_WADDR_reg_n_0_[14][0] ;
  wire \ENG_WADDR_reg_n_0_[14][1] ;
  wire \ENG_WADDR_reg_n_0_[14][2] ;
  wire \ENG_WADDR_reg_n_0_[14][3] ;
  wire \ENG_WADDR_reg_n_0_[14][4] ;
  wire \ENG_WADDR_reg_n_0_[14][5] ;
  wire \ENG_WADDR_reg_n_0_[14][6] ;
  wire \ENG_WADDR_reg_n_0_[14][7] ;
  wire \ENG_WADDR_reg_n_0_[15][0] ;
  wire \ENG_WADDR_reg_n_0_[15][1] ;
  wire \ENG_WADDR_reg_n_0_[15][2] ;
  wire \ENG_WADDR_reg_n_0_[15][3] ;
  wire \ENG_WADDR_reg_n_0_[15][4] ;
  wire \ENG_WADDR_reg_n_0_[15][5] ;
  wire \ENG_WADDR_reg_n_0_[15][6] ;
  wire \ENG_WADDR_reg_n_0_[15][7] ;
  wire \ENG_WADDR_reg_n_0_[1][0] ;
  wire \ENG_WADDR_reg_n_0_[1][1] ;
  wire \ENG_WADDR_reg_n_0_[1][2] ;
  wire \ENG_WADDR_reg_n_0_[1][3] ;
  wire \ENG_WADDR_reg_n_0_[1][4] ;
  wire \ENG_WADDR_reg_n_0_[1][5] ;
  wire \ENG_WADDR_reg_n_0_[1][6] ;
  wire \ENG_WADDR_reg_n_0_[1][7] ;
  wire \ENG_WADDR_reg_n_0_[2][0] ;
  wire \ENG_WADDR_reg_n_0_[2][1] ;
  wire \ENG_WADDR_reg_n_0_[2][2] ;
  wire \ENG_WADDR_reg_n_0_[2][3] ;
  wire \ENG_WADDR_reg_n_0_[2][4] ;
  wire \ENG_WADDR_reg_n_0_[2][5] ;
  wire \ENG_WADDR_reg_n_0_[2][6] ;
  wire \ENG_WADDR_reg_n_0_[2][7] ;
  wire \ENG_WADDR_reg_n_0_[3][0] ;
  wire \ENG_WADDR_reg_n_0_[3][1] ;
  wire \ENG_WADDR_reg_n_0_[3][2] ;
  wire \ENG_WADDR_reg_n_0_[3][3] ;
  wire \ENG_WADDR_reg_n_0_[3][4] ;
  wire \ENG_WADDR_reg_n_0_[3][5] ;
  wire \ENG_WADDR_reg_n_0_[3][6] ;
  wire \ENG_WADDR_reg_n_0_[3][7] ;
  wire \ENG_WADDR_reg_n_0_[4][0] ;
  wire \ENG_WADDR_reg_n_0_[4][1] ;
  wire \ENG_WADDR_reg_n_0_[4][2] ;
  wire \ENG_WADDR_reg_n_0_[4][3] ;
  wire \ENG_WADDR_reg_n_0_[4][4] ;
  wire \ENG_WADDR_reg_n_0_[4][5] ;
  wire \ENG_WADDR_reg_n_0_[4][6] ;
  wire \ENG_WADDR_reg_n_0_[4][7] ;
  wire \ENG_WADDR_reg_n_0_[5][0] ;
  wire \ENG_WADDR_reg_n_0_[5][1] ;
  wire \ENG_WADDR_reg_n_0_[5][2] ;
  wire \ENG_WADDR_reg_n_0_[5][3] ;
  wire \ENG_WADDR_reg_n_0_[5][4] ;
  wire \ENG_WADDR_reg_n_0_[5][5] ;
  wire \ENG_WADDR_reg_n_0_[5][6] ;
  wire \ENG_WADDR_reg_n_0_[5][7] ;
  wire \ENG_WADDR_reg_n_0_[6][0] ;
  wire \ENG_WADDR_reg_n_0_[6][1] ;
  wire \ENG_WADDR_reg_n_0_[6][2] ;
  wire \ENG_WADDR_reg_n_0_[6][3] ;
  wire \ENG_WADDR_reg_n_0_[6][4] ;
  wire \ENG_WADDR_reg_n_0_[6][5] ;
  wire \ENG_WADDR_reg_n_0_[6][6] ;
  wire \ENG_WADDR_reg_n_0_[6][7] ;
  wire \ENG_WADDR_reg_n_0_[7][0] ;
  wire \ENG_WADDR_reg_n_0_[7][1] ;
  wire \ENG_WADDR_reg_n_0_[7][2] ;
  wire \ENG_WADDR_reg_n_0_[7][3] ;
  wire \ENG_WADDR_reg_n_0_[7][4] ;
  wire \ENG_WADDR_reg_n_0_[7][5] ;
  wire \ENG_WADDR_reg_n_0_[7][6] ;
  wire \ENG_WADDR_reg_n_0_[7][7] ;
  wire \ENG_WADDR_reg_n_0_[8][0] ;
  wire \ENG_WADDR_reg_n_0_[8][1] ;
  wire \ENG_WADDR_reg_n_0_[8][2] ;
  wire \ENG_WADDR_reg_n_0_[8][3] ;
  wire \ENG_WADDR_reg_n_0_[8][4] ;
  wire \ENG_WADDR_reg_n_0_[8][5] ;
  wire \ENG_WADDR_reg_n_0_[8][6] ;
  wire \ENG_WADDR_reg_n_0_[8][7] ;
  wire \ENG_WADDR_reg_n_0_[9][0] ;
  wire \ENG_WADDR_reg_n_0_[9][1] ;
  wire \ENG_WADDR_reg_n_0_[9][2] ;
  wire \ENG_WADDR_reg_n_0_[9][3] ;
  wire \ENG_WADDR_reg_n_0_[9][4] ;
  wire \ENG_WADDR_reg_n_0_[9][5] ;
  wire \ENG_WADDR_reg_n_0_[9][6] ;
  wire \ENG_WADDR_reg_n_0_[9][7] ;
  wire [7:0]ENG_WDATA0_in;
  wire \ENG_WDATA_reg_n_0_[0][0] ;
  wire \ENG_WDATA_reg_n_0_[0][1] ;
  wire \ENG_WDATA_reg_n_0_[0][2] ;
  wire \ENG_WDATA_reg_n_0_[0][3] ;
  wire \ENG_WDATA_reg_n_0_[0][4] ;
  wire \ENG_WDATA_reg_n_0_[0][5] ;
  wire \ENG_WDATA_reg_n_0_[0][6] ;
  wire \ENG_WDATA_reg_n_0_[0][7] ;
  wire \ENG_WDATA_reg_n_0_[10][0] ;
  wire \ENG_WDATA_reg_n_0_[10][1] ;
  wire \ENG_WDATA_reg_n_0_[10][2] ;
  wire \ENG_WDATA_reg_n_0_[10][3] ;
  wire \ENG_WDATA_reg_n_0_[10][4] ;
  wire \ENG_WDATA_reg_n_0_[10][5] ;
  wire \ENG_WDATA_reg_n_0_[10][6] ;
  wire \ENG_WDATA_reg_n_0_[10][7] ;
  wire \ENG_WDATA_reg_n_0_[11][0] ;
  wire \ENG_WDATA_reg_n_0_[11][1] ;
  wire \ENG_WDATA_reg_n_0_[11][2] ;
  wire \ENG_WDATA_reg_n_0_[11][3] ;
  wire \ENG_WDATA_reg_n_0_[11][4] ;
  wire \ENG_WDATA_reg_n_0_[11][5] ;
  wire \ENG_WDATA_reg_n_0_[11][6] ;
  wire \ENG_WDATA_reg_n_0_[11][7] ;
  wire \ENG_WDATA_reg_n_0_[12][0] ;
  wire \ENG_WDATA_reg_n_0_[12][1] ;
  wire \ENG_WDATA_reg_n_0_[12][2] ;
  wire \ENG_WDATA_reg_n_0_[12][3] ;
  wire \ENG_WDATA_reg_n_0_[12][4] ;
  wire \ENG_WDATA_reg_n_0_[12][5] ;
  wire \ENG_WDATA_reg_n_0_[12][6] ;
  wire \ENG_WDATA_reg_n_0_[12][7] ;
  wire \ENG_WDATA_reg_n_0_[13][0] ;
  wire \ENG_WDATA_reg_n_0_[13][1] ;
  wire \ENG_WDATA_reg_n_0_[13][2] ;
  wire \ENG_WDATA_reg_n_0_[13][3] ;
  wire \ENG_WDATA_reg_n_0_[13][4] ;
  wire \ENG_WDATA_reg_n_0_[13][5] ;
  wire \ENG_WDATA_reg_n_0_[13][6] ;
  wire \ENG_WDATA_reg_n_0_[13][7] ;
  wire \ENG_WDATA_reg_n_0_[14][0] ;
  wire \ENG_WDATA_reg_n_0_[14][1] ;
  wire \ENG_WDATA_reg_n_0_[14][2] ;
  wire \ENG_WDATA_reg_n_0_[14][3] ;
  wire \ENG_WDATA_reg_n_0_[14][4] ;
  wire \ENG_WDATA_reg_n_0_[14][5] ;
  wire \ENG_WDATA_reg_n_0_[14][6] ;
  wire \ENG_WDATA_reg_n_0_[14][7] ;
  wire \ENG_WDATA_reg_n_0_[15][0] ;
  wire \ENG_WDATA_reg_n_0_[15][1] ;
  wire \ENG_WDATA_reg_n_0_[15][2] ;
  wire \ENG_WDATA_reg_n_0_[15][3] ;
  wire \ENG_WDATA_reg_n_0_[15][4] ;
  wire \ENG_WDATA_reg_n_0_[15][5] ;
  wire \ENG_WDATA_reg_n_0_[15][6] ;
  wire \ENG_WDATA_reg_n_0_[15][7] ;
  wire \ENG_WDATA_reg_n_0_[1][0] ;
  wire \ENG_WDATA_reg_n_0_[1][1] ;
  wire \ENG_WDATA_reg_n_0_[1][2] ;
  wire \ENG_WDATA_reg_n_0_[1][3] ;
  wire \ENG_WDATA_reg_n_0_[1][4] ;
  wire \ENG_WDATA_reg_n_0_[1][5] ;
  wire \ENG_WDATA_reg_n_0_[1][6] ;
  wire \ENG_WDATA_reg_n_0_[1][7] ;
  wire \ENG_WDATA_reg_n_0_[2][0] ;
  wire \ENG_WDATA_reg_n_0_[2][1] ;
  wire \ENG_WDATA_reg_n_0_[2][2] ;
  wire \ENG_WDATA_reg_n_0_[2][3] ;
  wire \ENG_WDATA_reg_n_0_[2][4] ;
  wire \ENG_WDATA_reg_n_0_[2][5] ;
  wire \ENG_WDATA_reg_n_0_[2][6] ;
  wire \ENG_WDATA_reg_n_0_[2][7] ;
  wire \ENG_WDATA_reg_n_0_[3][0] ;
  wire \ENG_WDATA_reg_n_0_[3][1] ;
  wire \ENG_WDATA_reg_n_0_[3][2] ;
  wire \ENG_WDATA_reg_n_0_[3][3] ;
  wire \ENG_WDATA_reg_n_0_[3][4] ;
  wire \ENG_WDATA_reg_n_0_[3][5] ;
  wire \ENG_WDATA_reg_n_0_[3][6] ;
  wire \ENG_WDATA_reg_n_0_[3][7] ;
  wire \ENG_WDATA_reg_n_0_[4][0] ;
  wire \ENG_WDATA_reg_n_0_[4][1] ;
  wire \ENG_WDATA_reg_n_0_[4][2] ;
  wire \ENG_WDATA_reg_n_0_[4][3] ;
  wire \ENG_WDATA_reg_n_0_[4][4] ;
  wire \ENG_WDATA_reg_n_0_[4][5] ;
  wire \ENG_WDATA_reg_n_0_[4][6] ;
  wire \ENG_WDATA_reg_n_0_[4][7] ;
  wire \ENG_WDATA_reg_n_0_[5][0] ;
  wire \ENG_WDATA_reg_n_0_[5][1] ;
  wire \ENG_WDATA_reg_n_0_[5][2] ;
  wire \ENG_WDATA_reg_n_0_[5][3] ;
  wire \ENG_WDATA_reg_n_0_[5][4] ;
  wire \ENG_WDATA_reg_n_0_[5][5] ;
  wire \ENG_WDATA_reg_n_0_[5][6] ;
  wire \ENG_WDATA_reg_n_0_[5][7] ;
  wire \ENG_WDATA_reg_n_0_[6][0] ;
  wire \ENG_WDATA_reg_n_0_[6][1] ;
  wire \ENG_WDATA_reg_n_0_[6][2] ;
  wire \ENG_WDATA_reg_n_0_[6][3] ;
  wire \ENG_WDATA_reg_n_0_[6][4] ;
  wire \ENG_WDATA_reg_n_0_[6][5] ;
  wire \ENG_WDATA_reg_n_0_[6][6] ;
  wire \ENG_WDATA_reg_n_0_[6][7] ;
  wire \ENG_WDATA_reg_n_0_[7][0] ;
  wire \ENG_WDATA_reg_n_0_[7][1] ;
  wire \ENG_WDATA_reg_n_0_[7][2] ;
  wire \ENG_WDATA_reg_n_0_[7][3] ;
  wire \ENG_WDATA_reg_n_0_[7][4] ;
  wire \ENG_WDATA_reg_n_0_[7][5] ;
  wire \ENG_WDATA_reg_n_0_[7][6] ;
  wire \ENG_WDATA_reg_n_0_[7][7] ;
  wire \ENG_WDATA_reg_n_0_[8][0] ;
  wire \ENG_WDATA_reg_n_0_[8][1] ;
  wire \ENG_WDATA_reg_n_0_[8][2] ;
  wire \ENG_WDATA_reg_n_0_[8][3] ;
  wire \ENG_WDATA_reg_n_0_[8][4] ;
  wire \ENG_WDATA_reg_n_0_[8][5] ;
  wire \ENG_WDATA_reg_n_0_[8][6] ;
  wire \ENG_WDATA_reg_n_0_[8][7] ;
  wire \ENG_WDATA_reg_n_0_[9][0] ;
  wire \ENG_WDATA_reg_n_0_[9][1] ;
  wire \ENG_WDATA_reg_n_0_[9][2] ;
  wire \ENG_WDATA_reg_n_0_[9][3] ;
  wire \ENG_WDATA_reg_n_0_[9][4] ;
  wire \ENG_WDATA_reg_n_0_[9][5] ;
  wire \ENG_WDATA_reg_n_0_[9][6] ;
  wire \ENG_WDATA_reg_n_0_[9][7] ;
  wire ENG_WEN1;
  wire \ENG_WEN[15]_i_4_n_0 ;
  wire \ENG_WEN_reg_n_0_[0] ;
  wire \ENG_WEN_reg_n_0_[10] ;
  wire \ENG_WEN_reg_n_0_[11] ;
  wire \ENG_WEN_reg_n_0_[12] ;
  wire \ENG_WEN_reg_n_0_[13] ;
  wire \ENG_WEN_reg_n_0_[14] ;
  wire \ENG_WEN_reg_n_0_[15] ;
  wire \ENG_WEN_reg_n_0_[1] ;
  wire \ENG_WEN_reg_n_0_[2] ;
  wire \ENG_WEN_reg_n_0_[3] ;
  wire \ENG_WEN_reg_n_0_[4] ;
  wire \ENG_WEN_reg_n_0_[5] ;
  wire \ENG_WEN_reg_n_0_[6] ;
  wire \ENG_WEN_reg_n_0_[7] ;
  wire \ENG_WEN_reg_n_0_[8] ;
  wire \ENG_WEN_reg_n_0_[9] ;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire FSM_sequential_al_state_reg__0;
  wire \FSM_sequential_broadcast_state[0]_i_1_n_0 ;
  wire \FSM_sequential_broadcast_state[1]_i_1_n_0 ;
  wire \FSM_sequential_eng_alite_state[0]_i_1_n_0 ;
  wire \FSM_sequential_eng_alite_state[0]_i_2_n_0 ;
  wire \FSM_sequential_eng_alite_state[1]_i_1_n_0 ;
  wire \FSM_sequential_eng_alite_state[1]_i_2_n_0 ;
  wire \FSM_sequential_eng_alite_state[1]_i_5_n_0 ;
  wire I0;
  wire S_AXI_LITE_ACLK;
  wire [15:0]S_AXI_LITE_ARADDR;
  wire S_AXI_LITE_ARESETN;
  wire S_AXI_LITE_ARREADY;
  wire S_AXI_LITE_ARVALID;
  wire [15:0]S_AXI_LITE_AWADDR;
  wire S_AXI_LITE_AWREADY;
  wire S_AXI_LITE_AWVALID;
  wire S_AXI_LITE_BREADY;
  wire S_AXI_LITE_BVALID;
  wire [31:0]S_AXI_LITE_RDATA;
  wire S_AXI_LITE_RREADY;
  wire S_AXI_LITE_RVALID;
  wire [31:0]S_AXI_LITE_WDATA;
  wire S_AXI_LITE_WREADY;
  wire S_AXI_LITE_WVALID;
  wire [7:0]_m_axis_eng_tdata;
  wire _m_axis_eng_tvalid;
  wire \_mem_addra[0]_i_1_n_0 ;
  wire \_mem_addra[1]_i_1_n_0 ;
  wire \_mem_addra[2]_i_1_n_0 ;
  wire \_mem_addra[3]_i_1_n_0 ;
  wire \_mem_addra[4]_i_1_n_0 ;
  wire \_mem_addra[5]_i_1_n_0 ;
  wire \_mem_addra[5]_i_2_n_0 ;
  wire \_mem_addra[6]_i_1_n_0 ;
  wire \_mem_addra[7]_i_1_n_0 ;
  wire \_mem_addra[8]_i_1_n_0 ;
  wire \_mem_addra[8]_i_2_n_0 ;
  wire \_mem_addra[8]_i_3_n_0 ;
  wire \_mem_addra_reg_n_0_[0] ;
  wire \_mem_addra_reg_n_0_[1] ;
  wire \_mem_addra_reg_n_0_[2] ;
  wire \_mem_addra_reg_n_0_[3] ;
  wire \_mem_addra_reg_n_0_[4] ;
  wire \_mem_addra_reg_n_0_[5] ;
  wire \_mem_addra_reg_n_0_[6] ;
  wire \_mem_addra_reg_n_0_[7] ;
  wire \_mem_addra_reg_n_0_[8] ;
  wire _mem_addrb;
  wire \_mem_addrb[0]_i_1_n_0 ;
  wire \_mem_addrb[10]_i_2_n_0 ;
  wire \_mem_addrb[10]_i_3_n_0 ;
  wire \_mem_addrb[1]_i_1_n_0 ;
  wire \_mem_addrb[2]_i_1_n_0 ;
  wire \_mem_addrb[3]_i_1_n_0 ;
  wire \_mem_addrb[4]_i_1_n_0 ;
  wire \_mem_addrb[5]_i_1_n_0 ;
  wire \_mem_addrb[5]_i_2_n_0 ;
  wire \_mem_addrb[6]_i_1_n_0 ;
  wire \_mem_addrb[7]_i_1_n_0 ;
  wire \_mem_addrb[8]_i_1_n_0 ;
  wire \_mem_addrb[9]_i_1_n_0 ;
  wire \_mem_addrb[9]_i_2_n_0 ;
  wire [10:0]_mem_addrb_reg__0;
  wire _mem_dina1;
  wire \_mem_dina[0]_i_1_n_0 ;
  wire \_mem_dina[10]_i_1_n_0 ;
  wire \_mem_dina[11]_i_1_n_0 ;
  wire \_mem_dina[12]_i_1_n_0 ;
  wire \_mem_dina[13]_i_1_n_0 ;
  wire \_mem_dina[14]_i_1_n_0 ;
  wire \_mem_dina[15]_i_1_n_0 ;
  wire \_mem_dina[16]_i_1_n_0 ;
  wire \_mem_dina[17]_i_1_n_0 ;
  wire \_mem_dina[18]_i_1_n_0 ;
  wire \_mem_dina[19]_i_1_n_0 ;
  wire \_mem_dina[1]_i_1_n_0 ;
  wire \_mem_dina[20]_i_1_n_0 ;
  wire \_mem_dina[21]_i_1_n_0 ;
  wire \_mem_dina[22]_i_1_n_0 ;
  wire \_mem_dina[23]_i_1_n_0 ;
  wire \_mem_dina[24]_i_1_n_0 ;
  wire \_mem_dina[25]_i_1_n_0 ;
  wire \_mem_dina[26]_i_1_n_0 ;
  wire \_mem_dina[27]_i_1_n_0 ;
  wire \_mem_dina[28]_i_1_n_0 ;
  wire \_mem_dina[29]_i_1_n_0 ;
  wire \_mem_dina[2]_i_1_n_0 ;
  wire \_mem_dina[30]_i_1_n_0 ;
  wire \_mem_dina[31]_i_1_n_0 ;
  wire \_mem_dina[3]_i_1_n_0 ;
  wire \_mem_dina[4]_i_1_n_0 ;
  wire \_mem_dina[5]_i_1_n_0 ;
  wire \_mem_dina[6]_i_1_n_0 ;
  wire \_mem_dina[7]_i_1_n_0 ;
  wire \_mem_dina[8]_i_1_n_0 ;
  wire \_mem_dina[9]_i_1_n_0 ;
  wire \_mem_dina_reg_n_0_[0] ;
  wire \_mem_dina_reg_n_0_[10] ;
  wire \_mem_dina_reg_n_0_[11] ;
  wire \_mem_dina_reg_n_0_[12] ;
  wire \_mem_dina_reg_n_0_[13] ;
  wire \_mem_dina_reg_n_0_[14] ;
  wire \_mem_dina_reg_n_0_[15] ;
  wire \_mem_dina_reg_n_0_[16] ;
  wire \_mem_dina_reg_n_0_[17] ;
  wire \_mem_dina_reg_n_0_[18] ;
  wire \_mem_dina_reg_n_0_[19] ;
  wire \_mem_dina_reg_n_0_[1] ;
  wire \_mem_dina_reg_n_0_[20] ;
  wire \_mem_dina_reg_n_0_[21] ;
  wire \_mem_dina_reg_n_0_[22] ;
  wire \_mem_dina_reg_n_0_[23] ;
  wire \_mem_dina_reg_n_0_[24] ;
  wire \_mem_dina_reg_n_0_[25] ;
  wire \_mem_dina_reg_n_0_[26] ;
  wire \_mem_dina_reg_n_0_[27] ;
  wire \_mem_dina_reg_n_0_[28] ;
  wire \_mem_dina_reg_n_0_[29] ;
  wire \_mem_dina_reg_n_0_[2] ;
  wire \_mem_dina_reg_n_0_[30] ;
  wire \_mem_dina_reg_n_0_[31] ;
  wire \_mem_dina_reg_n_0_[3] ;
  wire \_mem_dina_reg_n_0_[4] ;
  wire \_mem_dina_reg_n_0_[5] ;
  wire \_mem_dina_reg_n_0_[6] ;
  wire \_mem_dina_reg_n_0_[7] ;
  wire \_mem_dina_reg_n_0_[8] ;
  wire \_mem_dina_reg_n_0_[9] ;
  wire [7:0]_mem_doutb;
  wire _mem_wea_i_1_n_0;
  wire _mem_wea_i_3_n_0;
  wire _mem_wea_reg_n_0;
  wire _transfer_active;
  wire al_op_fin;
  wire axis_aresetn;
  wire axis_clk;
  (* RTL_KEEP = "yes" *) wire [1:0]broadcast_state;
  wire debug_buff;
  wire \debug_buff[0][31]_i_2_n_0 ;
  wire \debug_buff[0][31]_i_3_n_0 ;
  wire \debug_buff[0][31]_i_4_n_0 ;
  wire \debug_buff[0][31]_i_5_n_0 ;
  wire \debug_buff[1][31]_i_1_n_0 ;
  wire \debug_buff[2][31]_i_1_n_0 ;
  wire [95:0]debug_data;
  wire [15:0]debug_engine_match;
  wire debug_search_ready;
  wire debug_start_search;
  (* RTL_KEEP = "yes" *) wire [1:0]debug_state;
  wire drop_packet;
  wire drop_packet_i_3_n_0;
  (* RTL_KEEP = "yes" *) wire eng_al_op_fin;
  wire eng_al_op_fin_i_1_n_0;
  wire eng_al_op_fin_reg_n_0;
  (* RTL_KEEP = "yes" *) wire [0:0]eng_alite_state;
  wire [15:0]eng_data_transfer;
  wire \eng_data_transfer[15]_i_1_n_0 ;
  wire \eng_data_transfer[23]_i_1_n_0 ;
  wire \eng_data_transfer_reg_n_0_[0] ;
  wire \eng_data_transfer_reg_n_0_[10] ;
  wire \eng_data_transfer_reg_n_0_[11] ;
  wire \eng_data_transfer_reg_n_0_[12] ;
  wire \eng_data_transfer_reg_n_0_[13] ;
  wire \eng_data_transfer_reg_n_0_[14] ;
  wire \eng_data_transfer_reg_n_0_[15] ;
  wire \eng_data_transfer_reg_n_0_[16] ;
  wire \eng_data_transfer_reg_n_0_[17] ;
  wire \eng_data_transfer_reg_n_0_[18] ;
  wire \eng_data_transfer_reg_n_0_[19] ;
  wire \eng_data_transfer_reg_n_0_[1] ;
  wire \eng_data_transfer_reg_n_0_[20] ;
  wire \eng_data_transfer_reg_n_0_[21] ;
  wire \eng_data_transfer_reg_n_0_[22] ;
  wire \eng_data_transfer_reg_n_0_[23] ;
  wire \eng_data_transfer_reg_n_0_[2] ;
  wire \eng_data_transfer_reg_n_0_[3] ;
  wire \eng_data_transfer_reg_n_0_[4] ;
  wire \eng_data_transfer_reg_n_0_[5] ;
  wire \eng_data_transfer_reg_n_0_[6] ;
  wire \eng_data_transfer_reg_n_0_[7] ;
  wire \eng_data_transfer_reg_n_0_[8] ;
  wire \eng_data_transfer_reg_n_0_[9] ;
  wire eng_packet_received;
  wire eng_search_ready_i_2_n_0;
  wire eng_search_ready_i_4_n_0;
  wire eng_search_ready_i_5_n_0;
  wire eng_search_ready_i_6_n_0;
  wire eng_search_ready_i_7_n_0;
  wire eng_search_ready_reg_i_3_n_1;
  wire eng_search_ready_reg_i_3_n_2;
  wire eng_search_ready_reg_i_3_n_3;
  wire [31:0]eng_slv_rdata;
  wire \eng_slv_rdata[31]_i_1_n_0 ;
  wire \eng_slv_rdata[31]_i_31_n_0 ;
  wire \eng_slv_rdata[31]_i_33_n_0 ;
  wire \eng_slv_rdata[31]_i_35_n_0 ;
  wire \eng_slv_rdata[31]_i_37_n_0 ;
  wire \eng_slv_rdata[31]_i_39_n_0 ;
  wire \eng_slv_rdata[31]_i_41_n_0 ;
  wire \eng_slv_rdata[31]_i_43_n_0 ;
  wire \eng_slv_rdata[31]_i_45_n_0 ;
  wire \eng_slv_rdata[31]_i_47_n_0 ;
  wire \eng_slv_rdata[31]_i_49_n_0 ;
  wire \eng_slv_rdata[31]_i_51_n_0 ;
  wire \eng_slv_rdata[31]_i_53_n_0 ;
  wire \eng_slv_rdata[31]_i_55_n_0 ;
  wire \eng_slv_rdata[31]_i_57_n_0 ;
  wire \eng_slv_rdata[31]_i_59_n_0 ;
  wire \eng_slv_rdata[31]_i_61_n_0 ;
  wire eng_slv_rden;
  wire eng_slv_wren_reg_n_0;
  wire eng_start_operation;
  wire engine_aresetn;
  wire engine_clock;
  wire \generate_engines[14].ENGINE_inst_n_0 ;
  wire \generate_engines[14].ENGINE_inst_n_10 ;
  wire \generate_engines[2].ENGINE_inst_n_9 ;
  wire \generate_engines[8].ENGINE_inst_n_9 ;
  wire index;
  wire \index[0]_i_3_n_0 ;
  wire \index[0]_i_4_n_0 ;
  wire \index[0]_i_5_n_0 ;
  wire \index[0]_i_6_n_0 ;
  wire [15:0]index_reg;
  wire \index_reg[0]_i_2_n_0 ;
  wire \index_reg[0]_i_2_n_1 ;
  wire \index_reg[0]_i_2_n_2 ;
  wire \index_reg[0]_i_2_n_3 ;
  wire \index_reg[0]_i_2_n_4 ;
  wire \index_reg[0]_i_2_n_5 ;
  wire \index_reg[0]_i_2_n_6 ;
  wire \index_reg[0]_i_2_n_7 ;
  wire \index_reg[12]_i_1_n_1 ;
  wire \index_reg[12]_i_1_n_2 ;
  wire \index_reg[12]_i_1_n_3 ;
  wire \index_reg[12]_i_1_n_4 ;
  wire \index_reg[12]_i_1_n_5 ;
  wire \index_reg[12]_i_1_n_6 ;
  wire \index_reg[12]_i_1_n_7 ;
  wire \index_reg[4]_i_1_n_0 ;
  wire \index_reg[4]_i_1_n_1 ;
  wire \index_reg[4]_i_1_n_2 ;
  wire \index_reg[4]_i_1_n_3 ;
  wire \index_reg[4]_i_1_n_4 ;
  wire \index_reg[4]_i_1_n_5 ;
  wire \index_reg[4]_i_1_n_6 ;
  wire \index_reg[4]_i_1_n_7 ;
  wire \index_reg[8]_i_1_n_0 ;
  wire \index_reg[8]_i_1_n_1 ;
  wire \index_reg[8]_i_1_n_2 ;
  wire \index_reg[8]_i_1_n_3 ;
  wire \index_reg[8]_i_1_n_4 ;
  wire \index_reg[8]_i_1_n_5 ;
  wire \index_reg[8]_i_1_n_6 ;
  wire \index_reg[8]_i_1_n_7 ;
  wire last_transfer07_in;
  wire \m_axis_eng_tdata[7]_i_1_n_0 ;
  wire \m_axis_eng_tdata_reg_n_0_[0] ;
  wire \m_axis_eng_tdata_reg_n_0_[1] ;
  wire \m_axis_eng_tdata_reg_n_0_[2] ;
  wire \m_axis_eng_tdata_reg_n_0_[3] ;
  wire \m_axis_eng_tdata_reg_n_0_[4] ;
  wire \m_axis_eng_tdata_reg_n_0_[5] ;
  wire \m_axis_eng_tdata_reg_n_0_[6] ;
  wire \m_axis_eng_tdata_reg_n_0_[7] ;
  wire m_axis_eng_tlast;
  wire m_axis_eng_tvalid;
  wire m_axis_eng_tvalid_i_1_n_0;
  wire [1:0]\^m_axis_tdata ;
  wire \m_axis_tdata[0]_i_1_n_0 ;
  wire \m_axis_tdata[1]_i_1_n_0 ;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid_i_1_n_0;
  wire p_0_in;
  wire packet_received_i_1_n_0;
  wire packet_received_reg_n_0;
  wire [2:2]rec_counter;
  wire \rec_counter[0]_i_1_n_0 ;
  wire \rec_counter[10]_i_1_n_0 ;
  wire \rec_counter[10]_i_2_n_0 ;
  wire \rec_counter[10]_i_3_n_0 ;
  wire \rec_counter[10]_i_4_n_0 ;
  wire \rec_counter[10]_i_5_n_0 ;
  wire \rec_counter[10]_i_6_n_0 ;
  wire \rec_counter[10]_i_7_n_0 ;
  wire \rec_counter[10]_i_8_n_0 ;
  wire \rec_counter[10]_i_9_n_0 ;
  wire \rec_counter[1]_i_1_n_0 ;
  wire \rec_counter[2]_i_1_n_0 ;
  wire \rec_counter[3]_i_1_n_0 ;
  wire \rec_counter[3]_i_2_n_0 ;
  wire \rec_counter[3]_i_3_n_0 ;
  wire \rec_counter[4]_i_1_n_0 ;
  wire \rec_counter[4]_i_2_n_0 ;
  wire \rec_counter[4]_i_3_n_0 ;
  wire \rec_counter[5]_i_1_n_0 ;
  wire \rec_counter[5]_i_2_n_0 ;
  wire \rec_counter[5]_i_3_n_0 ;
  wire \rec_counter[5]_i_4_n_0 ;
  wire \rec_counter[5]_i_5_n_0 ;
  wire \rec_counter[5]_i_6_n_0 ;
  wire \rec_counter[6]_i_1_n_0 ;
  wire \rec_counter[6]_i_2_n_0 ;
  wire \rec_counter[6]_i_3_n_0 ;
  wire \rec_counter[6]_i_4_n_0 ;
  wire \rec_counter[6]_i_5_n_0 ;
  wire \rec_counter[7]_i_1_n_0 ;
  wire \rec_counter[7]_i_2_n_0 ;
  wire \rec_counter[7]_i_3_n_0 ;
  wire \rec_counter[7]_i_4_n_0 ;
  wire \rec_counter[8]_i_1_n_0 ;
  wire \rec_counter[8]_i_2_n_0 ;
  wire \rec_counter[8]_i_3_n_0 ;
  wire \rec_counter[8]_i_4_n_0 ;
  wire \rec_counter[8]_i_5_n_0 ;
  wire \rec_counter[9]_i_1_n_0 ;
  wire \rec_counter[9]_i_2_n_0 ;
  wire \rec_counter[9]_i_3_n_0 ;
  wire \rec_counter[9]_i_4_n_0 ;
  wire \rec_counter_reg_n_0_[0] ;
  wire \rec_counter_reg_n_0_[10] ;
  wire \rec_counter_reg_n_0_[1] ;
  wire \rec_counter_reg_n_0_[2] ;
  wire \rec_counter_reg_n_0_[3] ;
  wire \rec_counter_reg_n_0_[4] ;
  wire \rec_counter_reg_n_0_[5] ;
  wire \rec_counter_reg_n_0_[6] ;
  wire \rec_counter_reg_n_0_[7] ;
  wire \rec_counter_reg_n_0_[8] ;
  wire \rec_counter_reg_n_0_[9] ;
  wire [31:0]s_axis_tdata;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tready_i_1_n_0;
  wire s_axis_tready_i_2_n_0;
  wire s_axis_tvalid;
  wire search_ready;
  wire slv_rdvalid_reg_n_0;
  wire start_operation_reg_n_0;
  wire start_search;
  wire start_search_reg_n_0;
  wire [3:0]transfer_to_eng_counter;
  wire \transfer_to_eng_counter_reg_n_0_[0] ;
  wire \transfer_to_eng_counter_reg_n_0_[1] ;
  wire \transfer_to_eng_counter_reg_n_0_[2] ;
  wire \transfer_to_eng_counter_reg_n_0_[3] ;
  wire [3:0]NLW_eng_search_ready_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_index_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_xpm_memory_sdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_sdpram_inst_sbiterrb_UNCONNECTED;

  assign S_AXI_LITE_BRESP[1] = \<const0> ;
  assign S_AXI_LITE_BRESP[0] = \<const0> ;
  assign S_AXI_LITE_RRESP[1] = \<const0> ;
  assign S_AXI_LITE_RRESP[0] = \<const0> ;
  assign debug_tdata[31:0] = s_axis_tdata;
  assign debug_tlast = s_axis_tlast;
  assign debug_tready = s_axis_tready;
  assign debug_tvalid = s_axis_tvalid;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1:0] = \^m_axis_tdata [1:0];
  assign m_axis_tkeep[3] = \<const1> ;
  assign m_axis_tkeep[2] = \<const1> ;
  assign m_axis_tkeep[1] = \<const1> ;
  assign m_axis_tkeep[0] = \<const1> ;
  assign m_axis_tvalid = m_axis_tlast;
  main_design_inspection_unit_0_0_axi_lite_if AXI_LITE_STAVE_inst
       (.D(ENG_RDATA),
        .E(AXI_LITE_STAVE_inst_n_46),
        .\ENG_RADDR_reg[0][0] (AXI_LITE_STAVE_inst_n_53),
        .\ENG_RADDR_reg[0][7] ({AXI_LITE_STAVE_inst_n_86,AXI_LITE_STAVE_inst_n_87,AXI_LITE_STAVE_inst_n_88,AXI_LITE_STAVE_inst_n_89,AXI_LITE_STAVE_inst_n_90,AXI_LITE_STAVE_inst_n_91,AXI_LITE_STAVE_inst_n_92,AXI_LITE_STAVE_inst_n_93}),
        .\ENG_RADDR_reg[0][7]_0 ({\ENG_RADDR_reg_n_0_[0][7] ,\ENG_RADDR_reg_n_0_[0][6] ,\ENG_RADDR_reg_n_0_[0][5] ,\ENG_RADDR_reg_n_0_[0][4] ,\ENG_RADDR_reg_n_0_[0][3] ,\ENG_RADDR_reg_n_0_[0][2] ,\ENG_RADDR_reg_n_0_[0][1] ,\ENG_RADDR_reg_n_0_[0][0] }),
        .\ENG_RADDR_reg[10][0] (AXI_LITE_STAVE_inst_n_48),
        .\ENG_RADDR_reg[10][7] ({\ENG_RADDR_reg_n_0_[10][7] ,\ENG_RADDR_reg_n_0_[10][6] ,\ENG_RADDR_reg_n_0_[10][5] ,\ENG_RADDR_reg_n_0_[10][4] ,\ENG_RADDR_reg_n_0_[10][3] ,\ENG_RADDR_reg_n_0_[10][2] ,\ENG_RADDR_reg_n_0_[10][1] ,\ENG_RADDR_reg_n_0_[10][0] }),
        .\ENG_RADDR_reg[11][0] (AXI_LITE_STAVE_inst_n_59),
        .\ENG_RADDR_reg[11][7] ({\ENG_RADDR_reg_n_0_[11][7] ,\ENG_RADDR_reg_n_0_[11][6] ,\ENG_RADDR_reg_n_0_[11][5] ,\ENG_RADDR_reg_n_0_[11][4] ,\ENG_RADDR_reg_n_0_[11][3] ,\ENG_RADDR_reg_n_0_[11][2] ,\ENG_RADDR_reg_n_0_[11][1] ,\ENG_RADDR_reg_n_0_[11][0] }),
        .\ENG_RADDR_reg[12][0] (AXI_LITE_STAVE_inst_n_47),
        .\ENG_RADDR_reg[12][7] ({\ENG_RADDR_reg_n_0_[12][7] ,\ENG_RADDR_reg_n_0_[12][6] ,\ENG_RADDR_reg_n_0_[12][5] ,\ENG_RADDR_reg_n_0_[12][4] ,\ENG_RADDR_reg_n_0_[12][3] ,\ENG_RADDR_reg_n_0_[12][2] ,\ENG_RADDR_reg_n_0_[12][1] ,\ENG_RADDR_reg_n_0_[12][0] }),
        .\ENG_RADDR_reg[13][0] (AXI_LITE_STAVE_inst_n_60),
        .\ENG_RADDR_reg[13][7] ({\ENG_RADDR_reg_n_0_[13][7] ,\ENG_RADDR_reg_n_0_[13][6] ,\ENG_RADDR_reg_n_0_[13][5] ,\ENG_RADDR_reg_n_0_[13][4] ,\ENG_RADDR_reg_n_0_[13][3] ,\ENG_RADDR_reg_n_0_[13][2] ,\ENG_RADDR_reg_n_0_[13][1] ,\ENG_RADDR_reg_n_0_[13][0] }),
        .\ENG_RADDR_reg[14][7] ({\ENG_RADDR_reg_n_0_[14][7] ,\ENG_RADDR_reg_n_0_[14][6] ,\ENG_RADDR_reg_n_0_[14][5] ,\ENG_RADDR_reg_n_0_[14][4] ,\ENG_RADDR_reg_n_0_[14][3] ,\ENG_RADDR_reg_n_0_[14][2] ,\ENG_RADDR_reg_n_0_[14][1] ,\ENG_RADDR_reg_n_0_[14][0] }),
        .\ENG_RADDR_reg[15][0] (AXI_LITE_STAVE_inst_n_61),
        .\ENG_RADDR_reg[15][7] ({\ENG_RADDR_reg_n_0_[15][7] ,\ENG_RADDR_reg_n_0_[15][6] ,\ENG_RADDR_reg_n_0_[15][5] ,\ENG_RADDR_reg_n_0_[15][4] ,\ENG_RADDR_reg_n_0_[15][3] ,\ENG_RADDR_reg_n_0_[15][2] ,\ENG_RADDR_reg_n_0_[15][1] ,\ENG_RADDR_reg_n_0_[15][0] }),
        .\ENG_RADDR_reg[1][0] (AXI_LITE_STAVE_inst_n_54),
        .\ENG_RADDR_reg[1][7] ({\ENG_RADDR_reg_n_0_[1][7] ,\ENG_RADDR_reg_n_0_[1][6] ,\ENG_RADDR_reg_n_0_[1][5] ,\ENG_RADDR_reg_n_0_[1][4] ,\ENG_RADDR_reg_n_0_[1][3] ,\ENG_RADDR_reg_n_0_[1][2] ,\ENG_RADDR_reg_n_0_[1][1] ,\ENG_RADDR_reg_n_0_[1][0] }),
        .\ENG_RADDR_reg[2][0] (AXI_LITE_STAVE_inst_n_52),
        .\ENG_RADDR_reg[2][7] ({\ENG_RADDR_reg_n_0_[2][7] ,\ENG_RADDR_reg_n_0_[2][6] ,\ENG_RADDR_reg_n_0_[2][5] ,\ENG_RADDR_reg_n_0_[2][4] ,\ENG_RADDR_reg_n_0_[2][3] ,\ENG_RADDR_reg_n_0_[2][2] ,\ENG_RADDR_reg_n_0_[2][1] ,\ENG_RADDR_reg_n_0_[2][0] }),
        .\ENG_RADDR_reg[3][0] (AXI_LITE_STAVE_inst_n_55),
        .\ENG_RADDR_reg[3][7] ({\ENG_RADDR_reg_n_0_[3][7] ,\ENG_RADDR_reg_n_0_[3][6] ,\ENG_RADDR_reg_n_0_[3][5] ,\ENG_RADDR_reg_n_0_[3][4] ,\ENG_RADDR_reg_n_0_[3][3] ,\ENG_RADDR_reg_n_0_[3][2] ,\ENG_RADDR_reg_n_0_[3][1] ,\ENG_RADDR_reg_n_0_[3][0] }),
        .\ENG_RADDR_reg[4][0] (AXI_LITE_STAVE_inst_n_51),
        .\ENG_RADDR_reg[4][7] ({\ENG_RADDR_reg_n_0_[4][7] ,\ENG_RADDR_reg_n_0_[4][6] ,\ENG_RADDR_reg_n_0_[4][5] ,\ENG_RADDR_reg_n_0_[4][4] ,\ENG_RADDR_reg_n_0_[4][3] ,\ENG_RADDR_reg_n_0_[4][2] ,\ENG_RADDR_reg_n_0_[4][1] ,\ENG_RADDR_reg_n_0_[4][0] }),
        .\ENG_RADDR_reg[5][0] (AXI_LITE_STAVE_inst_n_56),
        .\ENG_RADDR_reg[5][7] ({\ENG_RADDR_reg_n_0_[5][7] ,\ENG_RADDR_reg_n_0_[5][6] ,\ENG_RADDR_reg_n_0_[5][5] ,\ENG_RADDR_reg_n_0_[5][4] ,\ENG_RADDR_reg_n_0_[5][3] ,\ENG_RADDR_reg_n_0_[5][2] ,\ENG_RADDR_reg_n_0_[5][1] ,\ENG_RADDR_reg_n_0_[5][0] }),
        .\ENG_RADDR_reg[6][0] (AXI_LITE_STAVE_inst_n_50),
        .\ENG_RADDR_reg[6][7] ({\ENG_RADDR_reg_n_0_[6][7] ,\ENG_RADDR_reg_n_0_[6][6] ,\ENG_RADDR_reg_n_0_[6][5] ,\ENG_RADDR_reg_n_0_[6][4] ,\ENG_RADDR_reg_n_0_[6][3] ,\ENG_RADDR_reg_n_0_[6][2] ,\ENG_RADDR_reg_n_0_[6][1] ,\ENG_RADDR_reg_n_0_[6][0] }),
        .\ENG_RADDR_reg[7][0] (AXI_LITE_STAVE_inst_n_57),
        .\ENG_RADDR_reg[7][7] ({\ENG_RADDR_reg_n_0_[7][7] ,\ENG_RADDR_reg_n_0_[7][6] ,\ENG_RADDR_reg_n_0_[7][5] ,\ENG_RADDR_reg_n_0_[7][4] ,\ENG_RADDR_reg_n_0_[7][3] ,\ENG_RADDR_reg_n_0_[7][2] ,\ENG_RADDR_reg_n_0_[7][1] ,\ENG_RADDR_reg_n_0_[7][0] }),
        .\ENG_RADDR_reg[8][0] (AXI_LITE_STAVE_inst_n_49),
        .\ENG_RADDR_reg[8][7] ({\ENG_RADDR_reg_n_0_[8][7] ,\ENG_RADDR_reg_n_0_[8][6] ,\ENG_RADDR_reg_n_0_[8][5] ,\ENG_RADDR_reg_n_0_[8][4] ,\ENG_RADDR_reg_n_0_[8][3] ,\ENG_RADDR_reg_n_0_[8][2] ,\ENG_RADDR_reg_n_0_[8][1] ,\ENG_RADDR_reg_n_0_[8][0] }),
        .\ENG_RADDR_reg[9][0] (AXI_LITE_STAVE_inst_n_58),
        .\ENG_RADDR_reg[9][7] ({\ENG_RADDR_reg_n_0_[9][7] ,\ENG_RADDR_reg_n_0_[9][6] ,\ENG_RADDR_reg_n_0_[9][5] ,\ENG_RADDR_reg_n_0_[9][4] ,\ENG_RADDR_reg_n_0_[9][3] ,\ENG_RADDR_reg_n_0_[9][2] ,\ENG_RADDR_reg_n_0_[9][1] ,\ENG_RADDR_reg_n_0_[9][0] }),
        .\ENG_RDATA[0]__0 (\ENG_RDATA[0]__0 ),
        .\ENG_RDATA[10] (\ENG_RDATA[10] ),
        .\ENG_RDATA[11] (\ENG_RDATA[11] ),
        .\ENG_RDATA[12] (\ENG_RDATA[12] ),
        .\ENG_RDATA[13] (\ENG_RDATA[13] ),
        .\ENG_RDATA[14] (\ENG_RDATA[14] ),
        .\ENG_RDATA[15] (\ENG_RDATA[15] ),
        .\ENG_RDATA[1]__0 (\ENG_RDATA[1]__0 ),
        .\ENG_RDATA[2]__0 (\ENG_RDATA[2]__0 ),
        .\ENG_RDATA[3]__0 (\ENG_RDATA[3]__0 ),
        .\ENG_RDATA[4]__0 (\ENG_RDATA[4]__0 ),
        .\ENG_RDATA[5]__0 (\ENG_RDATA[5]__0 ),
        .\ENG_RDATA[6]__0 (\ENG_RDATA[6]__0 ),
        .\ENG_RDATA[7]__0 (\ENG_RDATA[7]__0 ),
        .\ENG_RDATA[8] (\ENG_RDATA[8] ),
        .\ENG_RDATA[9] (\ENG_RDATA[9] ),
        .ENG_REN1(ENG_REN1),
        .\ENG_REN_reg[0] (AXI_LITE_STAVE_inst_n_35),
        .\ENG_REN_reg[0]_0 (\ENG_REN_reg_n_0_[0] ),
        .\ENG_REN_reg[10] (AXI_LITE_STAVE_inst_n_25),
        .\ENG_REN_reg[10]_0 (\ENG_REN_reg_n_0_[10] ),
        .\ENG_REN_reg[11] (AXI_LITE_STAVE_inst_n_24),
        .\ENG_REN_reg[11]_0 (\ENG_REN_reg_n_0_[11] ),
        .\ENG_REN_reg[12] (AXI_LITE_STAVE_inst_n_23),
        .\ENG_REN_reg[12]_0 (\ENG_REN_reg_n_0_[12] ),
        .\ENG_REN_reg[13] (AXI_LITE_STAVE_inst_n_22),
        .\ENG_REN_reg[13]_0 (\ENG_REN_reg_n_0_[13] ),
        .\ENG_REN_reg[14] (AXI_LITE_STAVE_inst_n_21),
        .\ENG_REN_reg[14]_0 (\ENG_REN_reg_n_0_[14] ),
        .\ENG_REN_reg[15] (AXI_LITE_STAVE_inst_n_20),
        .\ENG_REN_reg[15]_0 (\ENG_REN_reg_n_0_[15] ),
        .\ENG_REN_reg[1] (AXI_LITE_STAVE_inst_n_34),
        .\ENG_REN_reg[1]_0 (\ENG_REN_reg_n_0_[1] ),
        .\ENG_REN_reg[2] (AXI_LITE_STAVE_inst_n_33),
        .\ENG_REN_reg[2]_0 (\ENG_REN_reg_n_0_[2] ),
        .\ENG_REN_reg[3] (AXI_LITE_STAVE_inst_n_32),
        .\ENG_REN_reg[3]_0 (\ENG_REN_reg_n_0_[3] ),
        .\ENG_REN_reg[4] (AXI_LITE_STAVE_inst_n_31),
        .\ENG_REN_reg[4]_0 (\ENG_REN_reg_n_0_[4] ),
        .\ENG_REN_reg[5] (AXI_LITE_STAVE_inst_n_30),
        .\ENG_REN_reg[5]_0 (\ENG_REN_reg_n_0_[5] ),
        .\ENG_REN_reg[6] (AXI_LITE_STAVE_inst_n_29),
        .\ENG_REN_reg[6]_0 (\ENG_REN_reg_n_0_[6] ),
        .\ENG_REN_reg[7] (AXI_LITE_STAVE_inst_n_28),
        .\ENG_REN_reg[7]_0 (\ENG_REN_reg_n_0_[7] ),
        .\ENG_REN_reg[8] (AXI_LITE_STAVE_inst_n_27),
        .\ENG_REN_reg[8]_0 (\ENG_REN_reg_n_0_[8] ),
        .\ENG_REN_reg[9] (AXI_LITE_STAVE_inst_n_26),
        .\ENG_REN_reg[9]_0 (\ENG_REN_reg_n_0_[9] ),
        .\ENG_WADDR_reg[0][7] ({AXI_LITE_STAVE_inst_n_78,AXI_LITE_STAVE_inst_n_79,AXI_LITE_STAVE_inst_n_80,AXI_LITE_STAVE_inst_n_81,AXI_LITE_STAVE_inst_n_82,AXI_LITE_STAVE_inst_n_83,AXI_LITE_STAVE_inst_n_84,AXI_LITE_STAVE_inst_n_85}),
        .\ENG_WADDR_reg[0][7]_0 ({\ENG_WADDR_reg_n_0_[0][7] ,\ENG_WADDR_reg_n_0_[0][6] ,\ENG_WADDR_reg_n_0_[0][5] ,\ENG_WADDR_reg_n_0_[0][4] ,\ENG_WADDR_reg_n_0_[0][3] ,\ENG_WADDR_reg_n_0_[0][2] ,\ENG_WADDR_reg_n_0_[0][1] ,\ENG_WADDR_reg_n_0_[0][0] }),
        .\ENG_WADDR_reg[10][7] ({\ENG_WADDR_reg_n_0_[10][7] ,\ENG_WADDR_reg_n_0_[10][6] ,\ENG_WADDR_reg_n_0_[10][5] ,\ENG_WADDR_reg_n_0_[10][4] ,\ENG_WADDR_reg_n_0_[10][3] ,\ENG_WADDR_reg_n_0_[10][2] ,\ENG_WADDR_reg_n_0_[10][1] ,\ENG_WADDR_reg_n_0_[10][0] }),
        .\ENG_WADDR_reg[11][7] ({\ENG_WADDR_reg_n_0_[11][7] ,\ENG_WADDR_reg_n_0_[11][6] ,\ENG_WADDR_reg_n_0_[11][5] ,\ENG_WADDR_reg_n_0_[11][4] ,\ENG_WADDR_reg_n_0_[11][3] ,\ENG_WADDR_reg_n_0_[11][2] ,\ENG_WADDR_reg_n_0_[11][1] ,\ENG_WADDR_reg_n_0_[11][0] }),
        .\ENG_WADDR_reg[12][7] ({\ENG_WADDR_reg_n_0_[12][7] ,\ENG_WADDR_reg_n_0_[12][6] ,\ENG_WADDR_reg_n_0_[12][5] ,\ENG_WADDR_reg_n_0_[12][4] ,\ENG_WADDR_reg_n_0_[12][3] ,\ENG_WADDR_reg_n_0_[12][2] ,\ENG_WADDR_reg_n_0_[12][1] ,\ENG_WADDR_reg_n_0_[12][0] }),
        .\ENG_WADDR_reg[13][7] ({\ENG_WADDR_reg_n_0_[13][7] ,\ENG_WADDR_reg_n_0_[13][6] ,\ENG_WADDR_reg_n_0_[13][5] ,\ENG_WADDR_reg_n_0_[13][4] ,\ENG_WADDR_reg_n_0_[13][3] ,\ENG_WADDR_reg_n_0_[13][2] ,\ENG_WADDR_reg_n_0_[13][1] ,\ENG_WADDR_reg_n_0_[13][0] }),
        .\ENG_WADDR_reg[14][7] ({\ENG_WADDR_reg_n_0_[14][7] ,\ENG_WADDR_reg_n_0_[14][6] ,\ENG_WADDR_reg_n_0_[14][5] ,\ENG_WADDR_reg_n_0_[14][4] ,\ENG_WADDR_reg_n_0_[14][3] ,\ENG_WADDR_reg_n_0_[14][2] ,\ENG_WADDR_reg_n_0_[14][1] ,\ENG_WADDR_reg_n_0_[14][0] }),
        .\ENG_WADDR_reg[15][7] ({\ENG_WADDR_reg_n_0_[15][7] ,\ENG_WADDR_reg_n_0_[15][6] ,\ENG_WADDR_reg_n_0_[15][5] ,\ENG_WADDR_reg_n_0_[15][4] ,\ENG_WADDR_reg_n_0_[15][3] ,\ENG_WADDR_reg_n_0_[15][2] ,\ENG_WADDR_reg_n_0_[15][1] ,\ENG_WADDR_reg_n_0_[15][0] }),
        .\ENG_WADDR_reg[1][7] ({\ENG_WADDR_reg_n_0_[1][7] ,\ENG_WADDR_reg_n_0_[1][6] ,\ENG_WADDR_reg_n_0_[1][5] ,\ENG_WADDR_reg_n_0_[1][4] ,\ENG_WADDR_reg_n_0_[1][3] ,\ENG_WADDR_reg_n_0_[1][2] ,\ENG_WADDR_reg_n_0_[1][1] ,\ENG_WADDR_reg_n_0_[1][0] }),
        .\ENG_WADDR_reg[2][7] ({\ENG_WADDR_reg_n_0_[2][7] ,\ENG_WADDR_reg_n_0_[2][6] ,\ENG_WADDR_reg_n_0_[2][5] ,\ENG_WADDR_reg_n_0_[2][4] ,\ENG_WADDR_reg_n_0_[2][3] ,\ENG_WADDR_reg_n_0_[2][2] ,\ENG_WADDR_reg_n_0_[2][1] ,\ENG_WADDR_reg_n_0_[2][0] }),
        .\ENG_WADDR_reg[3][7] ({\ENG_WADDR_reg_n_0_[3][7] ,\ENG_WADDR_reg_n_0_[3][6] ,\ENG_WADDR_reg_n_0_[3][5] ,\ENG_WADDR_reg_n_0_[3][4] ,\ENG_WADDR_reg_n_0_[3][3] ,\ENG_WADDR_reg_n_0_[3][2] ,\ENG_WADDR_reg_n_0_[3][1] ,\ENG_WADDR_reg_n_0_[3][0] }),
        .\ENG_WADDR_reg[4][7] ({\ENG_WADDR_reg_n_0_[4][7] ,\ENG_WADDR_reg_n_0_[4][6] ,\ENG_WADDR_reg_n_0_[4][5] ,\ENG_WADDR_reg_n_0_[4][4] ,\ENG_WADDR_reg_n_0_[4][3] ,\ENG_WADDR_reg_n_0_[4][2] ,\ENG_WADDR_reg_n_0_[4][1] ,\ENG_WADDR_reg_n_0_[4][0] }),
        .\ENG_WADDR_reg[5][7] ({\ENG_WADDR_reg_n_0_[5][7] ,\ENG_WADDR_reg_n_0_[5][6] ,\ENG_WADDR_reg_n_0_[5][5] ,\ENG_WADDR_reg_n_0_[5][4] ,\ENG_WADDR_reg_n_0_[5][3] ,\ENG_WADDR_reg_n_0_[5][2] ,\ENG_WADDR_reg_n_0_[5][1] ,\ENG_WADDR_reg_n_0_[5][0] }),
        .\ENG_WADDR_reg[6][7] ({\ENG_WADDR_reg_n_0_[6][7] ,\ENG_WADDR_reg_n_0_[6][6] ,\ENG_WADDR_reg_n_0_[6][5] ,\ENG_WADDR_reg_n_0_[6][4] ,\ENG_WADDR_reg_n_0_[6][3] ,\ENG_WADDR_reg_n_0_[6][2] ,\ENG_WADDR_reg_n_0_[6][1] ,\ENG_WADDR_reg_n_0_[6][0] }),
        .\ENG_WADDR_reg[7][7] ({\ENG_WADDR_reg_n_0_[7][7] ,\ENG_WADDR_reg_n_0_[7][6] ,\ENG_WADDR_reg_n_0_[7][5] ,\ENG_WADDR_reg_n_0_[7][4] ,\ENG_WADDR_reg_n_0_[7][3] ,\ENG_WADDR_reg_n_0_[7][2] ,\ENG_WADDR_reg_n_0_[7][1] ,\ENG_WADDR_reg_n_0_[7][0] }),
        .\ENG_WADDR_reg[8][7] ({\ENG_WADDR_reg_n_0_[8][7] ,\ENG_WADDR_reg_n_0_[8][6] ,\ENG_WADDR_reg_n_0_[8][5] ,\ENG_WADDR_reg_n_0_[8][4] ,\ENG_WADDR_reg_n_0_[8][3] ,\ENG_WADDR_reg_n_0_[8][2] ,\ENG_WADDR_reg_n_0_[8][1] ,\ENG_WADDR_reg_n_0_[8][0] }),
        .\ENG_WADDR_reg[9][7] ({\ENG_WADDR_reg_n_0_[9][7] ,\ENG_WADDR_reg_n_0_[9][6] ,\ENG_WADDR_reg_n_0_[9][5] ,\ENG_WADDR_reg_n_0_[9][4] ,\ENG_WADDR_reg_n_0_[9][3] ,\ENG_WADDR_reg_n_0_[9][2] ,\ENG_WADDR_reg_n_0_[9][1] ,\ENG_WADDR_reg_n_0_[9][0] }),
        .\ENG_WDATA_reg[0][0] (AXI_LITE_STAVE_inst_n_77),
        .\ENG_WDATA_reg[10][0] (AXI_LITE_STAVE_inst_n_68),
        .\ENG_WDATA_reg[11][0] (AXI_LITE_STAVE_inst_n_63),
        .\ENG_WDATA_reg[12][0] (AXI_LITE_STAVE_inst_n_67),
        .\ENG_WDATA_reg[13][0] (AXI_LITE_STAVE_inst_n_66),
        .\ENG_WDATA_reg[14][0] (AXI_LITE_STAVE_inst_n_65),
        .\ENG_WDATA_reg[15][0] (AXI_LITE_STAVE_inst_n_64),
        .\ENG_WDATA_reg[1][0] (AXI_LITE_STAVE_inst_n_76),
        .\ENG_WDATA_reg[2][0] (AXI_LITE_STAVE_inst_n_75),
        .\ENG_WDATA_reg[3][0] (AXI_LITE_STAVE_inst_n_74),
        .\ENG_WDATA_reg[4][0] (AXI_LITE_STAVE_inst_n_73),
        .\ENG_WDATA_reg[5][0] (AXI_LITE_STAVE_inst_n_72),
        .\ENG_WDATA_reg[6][0] (AXI_LITE_STAVE_inst_n_71),
        .\ENG_WDATA_reg[7][0] (AXI_LITE_STAVE_inst_n_62),
        .\ENG_WDATA_reg[8][0] (AXI_LITE_STAVE_inst_n_70),
        .\ENG_WDATA_reg[9][0] (AXI_LITE_STAVE_inst_n_69),
        .ENG_WEN1(ENG_WEN1),
        .\ENG_WEN_reg[0] (AXI_LITE_STAVE_inst_n_19),
        .\ENG_WEN_reg[0]_0 (\ENG_WEN_reg_n_0_[0] ),
        .\ENG_WEN_reg[10] (AXI_LITE_STAVE_inst_n_9),
        .\ENG_WEN_reg[10]_0 (\ENG_WEN_reg_n_0_[10] ),
        .\ENG_WEN_reg[11] (AXI_LITE_STAVE_inst_n_8),
        .\ENG_WEN_reg[11]_0 (\ENG_WEN_reg_n_0_[11] ),
        .\ENG_WEN_reg[12] (AXI_LITE_STAVE_inst_n_7),
        .\ENG_WEN_reg[12]_0 (\ENG_WEN_reg_n_0_[12] ),
        .\ENG_WEN_reg[13] (AXI_LITE_STAVE_inst_n_6),
        .\ENG_WEN_reg[13]_0 (\ENG_WEN_reg_n_0_[13] ),
        .\ENG_WEN_reg[14] (AXI_LITE_STAVE_inst_n_5),
        .\ENG_WEN_reg[14]_0 (\ENG_WEN_reg_n_0_[14] ),
        .\ENG_WEN_reg[15] (AXI_LITE_STAVE_inst_n_4),
        .\ENG_WEN_reg[15]_0 (\ENG_WEN_reg_n_0_[15] ),
        .\ENG_WEN_reg[1] (AXI_LITE_STAVE_inst_n_18),
        .\ENG_WEN_reg[1]_0 (\ENG_WEN_reg_n_0_[1] ),
        .\ENG_WEN_reg[2] (AXI_LITE_STAVE_inst_n_17),
        .\ENG_WEN_reg[2]_0 (\ENG_WEN_reg_n_0_[2] ),
        .\ENG_WEN_reg[3] (AXI_LITE_STAVE_inst_n_16),
        .\ENG_WEN_reg[3]_0 (\ENG_WEN_reg_n_0_[3] ),
        .\ENG_WEN_reg[4] (AXI_LITE_STAVE_inst_n_15),
        .\ENG_WEN_reg[4]_0 (\ENG_WEN_reg_n_0_[4] ),
        .\ENG_WEN_reg[5] (AXI_LITE_STAVE_inst_n_14),
        .\ENG_WEN_reg[5]_0 (\ENG_WEN_reg_n_0_[5] ),
        .\ENG_WEN_reg[6] (AXI_LITE_STAVE_inst_n_13),
        .\ENG_WEN_reg[6]_0 (\ENG_WEN_reg_n_0_[6] ),
        .\ENG_WEN_reg[7] (AXI_LITE_STAVE_inst_n_12),
        .\ENG_WEN_reg[7]_0 (\ENG_WEN_reg_n_0_[7] ),
        .\ENG_WEN_reg[8] (AXI_LITE_STAVE_inst_n_11),
        .\ENG_WEN_reg[8]_0 (\ENG_WEN_reg_n_0_[8] ),
        .\ENG_WEN_reg[9] (AXI_LITE_STAVE_inst_n_10),
        .\ENG_WEN_reg[9]_0 (\ENG_WEN_reg_n_0_[9] ),
        .FSM_sequential_al_state_reg(AXI_LITE_STAVE_inst_n_99),
        .\FSM_sequential_eng_alite_state_reg[1] ({eng_al_op_fin,eng_alite_state}),
        .Q({eng_slv_rdata[24],eng_slv_rdata[11],eng_slv_rdata[4]}),
        .S_AXI_ARREADY(S_AXI_LITE_ARREADY),
        .S_AXI_AWREADY(S_AXI_LITE_AWREADY),
        .S_AXI_LITE_ACLK(S_AXI_LITE_ACLK),
        .S_AXI_LITE_ARADDR(S_AXI_LITE_ARADDR[15:2]),
        .S_AXI_LITE_ARESETN(S_AXI_LITE_ARESETN),
        .S_AXI_LITE_ARVALID(S_AXI_LITE_ARVALID),
        .S_AXI_LITE_AWADDR(S_AXI_LITE_AWADDR[15:2]),
        .S_AXI_LITE_AWVALID(S_AXI_LITE_AWVALID),
        .S_AXI_LITE_BREADY(S_AXI_LITE_BREADY),
        .S_AXI_LITE_BVALID(S_AXI_LITE_BVALID),
        .S_AXI_LITE_RDATA({S_AXI_LITE_RDATA[24],S_AXI_LITE_RDATA[11],S_AXI_LITE_RDATA[4]}),
        .S_AXI_LITE_RREADY(S_AXI_LITE_RREADY),
        .S_AXI_LITE_RVALID(S_AXI_LITE_RVALID),
        .S_AXI_LITE_WVALID(S_AXI_LITE_WVALID),
        .S_AXI_WREADY(S_AXI_LITE_WREADY),
        .dest_out(al_op_fin),
        .eng_slv_rden(eng_slv_rden),
        .eng_slv_rden_reg(AXI_LITE_STAVE_inst_n_94),
        .eng_slv_wren_reg(AXI_LITE_STAVE_inst_n_101),
        .eng_slv_wren_reg_0(eng_slv_wren_reg_n_0),
        .engine_aresetn(engine_aresetn),
        .in0(FSM_sequential_al_state_reg__0),
        .out(FSM_sequential_al_state_reg__0),
        .p_0_in(p_0_in),
        .\slv_rdata_reg[0] (AXI_LITE_STAVE_inst_n_1),
        .\slv_rdata_reg[11] (AXI_LITE_STAVE_inst_n_2),
        .\slv_rdata_reg[24] (AXI_LITE_STAVE_inst_n_3),
        .\slv_rdata_reg[31] (AXI_LITE_STAVE_inst_n_98),
        .\slv_rdata_reg[4] (AXI_LITE_STAVE_inst_n_0),
        .slv_rdvalid_reg(AXI_LITE_STAVE_inst_n_95),
        .slv_rdvalid_reg_0(slv_rdvalid_reg_n_0),
        .src_in(start_operation_reg_n_0),
        .start_operation_reg(AXI_LITE_STAVE_inst_n_100),
        .\syncstages_ff_reg[1] (eng_start_operation),
        .\transfer_to_eng_counter_reg[0] (\ENG_REN[15]_i_4_n_0 ),
        .\transfer_to_eng_counter_reg[2] (\ENG_WEN[15]_i_4_n_0 ),
        .\transfer_to_eng_counter_reg[3] ({\transfer_to_eng_counter_reg_n_0_[3] ,\transfer_to_eng_counter_reg_n_0_[0] }));
  FDRE \ENG_RADDR_reg[0][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[0][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[0][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[0][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[0][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[0][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[0][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[0][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_53),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[10][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[10][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[10][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[10][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[10][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[10][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[10][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[10][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_48),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[10][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[11][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[11][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[11][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[11][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[11][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[11][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[11][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[11][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_59),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[11][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[12][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[12][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[12][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[12][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[12][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[12][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[12][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[12][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_47),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[12][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[13][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[13][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[13][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[13][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[13][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[13][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[13][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[13][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_60),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[13][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[14][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[14][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[14][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[14][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[14][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[14][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[14][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[14][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_46),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[14][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[15][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[15][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[15][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[15][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[15][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[15][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[15][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[15][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_61),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[15][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[1][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_54),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[2][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_52),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[3][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_55),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[4][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_51),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[5][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_56),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[6][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_50),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[7][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[7][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_57),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[8][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_49),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_93),
        .Q(\ENG_RADDR_reg_n_0_[9][0] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_92),
        .Q(\ENG_RADDR_reg_n_0_[9][1] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_91),
        .Q(\ENG_RADDR_reg_n_0_[9][2] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_90),
        .Q(\ENG_RADDR_reg_n_0_[9][3] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_89),
        .Q(\ENG_RADDR_reg_n_0_[9][4] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_88),
        .Q(\ENG_RADDR_reg_n_0_[9][5] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_87),
        .Q(\ENG_RADDR_reg_n_0_[9][6] ),
        .R(1'b0));
  FDRE \ENG_RADDR_reg[9][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_58),
        .D(AXI_LITE_STAVE_inst_n_86),
        .Q(\ENG_RADDR_reg_n_0_[9][7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ENG_REN[15]_i_4 
       (.I0(\transfer_to_eng_counter_reg_n_0_[0] ),
        .I1(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I2(\transfer_to_eng_counter_reg_n_0_[1] ),
        .I3(\transfer_to_eng_counter_reg_n_0_[2] ),
        .O(\ENG_REN[15]_i_4_n_0 ));
  FDRE \ENG_REN_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_35),
        .Q(\ENG_REN_reg_n_0_[0] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[10] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_25),
        .Q(\ENG_REN_reg_n_0_[10] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[11] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_24),
        .Q(\ENG_REN_reg_n_0_[11] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[12] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_23),
        .Q(\ENG_REN_reg_n_0_[12] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[13] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_22),
        .Q(\ENG_REN_reg_n_0_[13] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[14] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_21),
        .Q(\ENG_REN_reg_n_0_[14] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[15] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_20),
        .Q(\ENG_REN_reg_n_0_[15] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_34),
        .Q(\ENG_REN_reg_n_0_[1] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[2] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_33),
        .Q(\ENG_REN_reg_n_0_[2] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[3] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_32),
        .Q(\ENG_REN_reg_n_0_[3] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[4] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_31),
        .Q(\ENG_REN_reg_n_0_[4] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[5] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_30),
        .Q(\ENG_REN_reg_n_0_[5] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[6] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_29),
        .Q(\ENG_REN_reg_n_0_[6] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[7] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_28),
        .Q(\ENG_REN_reg_n_0_[7] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[8] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_27),
        .Q(\ENG_REN_reg_n_0_[8] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_REN_reg[9] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_26),
        .Q(\ENG_REN_reg_n_0_[9] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WADDR_reg[0][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[0][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[0][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[0][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[0][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[0][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[0][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[0][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[10][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[10][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[10][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[10][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[10][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[10][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[10][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[10][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[10][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[11][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[11][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[11][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[11][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[11][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[11][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[11][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[11][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[11][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[12][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[12][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[12][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[12][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[12][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[12][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[12][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[12][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[12][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[13][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[13][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[13][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[13][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[13][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[13][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[13][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[13][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[13][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[14][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[14][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[14][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[14][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[14][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[14][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[14][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[14][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[14][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[15][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[15][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[15][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[15][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[15][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[15][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[15][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[15][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[15][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[1][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[2][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[3][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[4][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[5][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[6][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[7][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[7][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[8][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_85),
        .Q(\ENG_WADDR_reg_n_0_[9][0] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_84),
        .Q(\ENG_WADDR_reg_n_0_[9][1] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_83),
        .Q(\ENG_WADDR_reg_n_0_[9][2] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_82),
        .Q(\ENG_WADDR_reg_n_0_[9][3] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_81),
        .Q(\ENG_WADDR_reg_n_0_[9][4] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_80),
        .Q(\ENG_WADDR_reg_n_0_[9][5] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_79),
        .Q(\ENG_WADDR_reg_n_0_[9][6] ),
        .R(1'b0));
  FDRE \ENG_WADDR_reg[9][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(AXI_LITE_STAVE_inst_n_78),
        .Q(\ENG_WADDR_reg_n_0_[9][7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][0]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[0] ),
        .I1(S_AXI_LITE_WDATA[0]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][1]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[1] ),
        .I1(S_AXI_LITE_WDATA[1]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][2]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[2] ),
        .I1(S_AXI_LITE_WDATA[2]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][3]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[3] ),
        .I1(S_AXI_LITE_WDATA[3]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][4]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[4] ),
        .I1(S_AXI_LITE_WDATA[4]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][5]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[5] ),
        .I1(S_AXI_LITE_WDATA[5]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][6]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[6] ),
        .I1(S_AXI_LITE_WDATA[6]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ENG_WDATA[0][7]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[7] ),
        .I1(S_AXI_LITE_WDATA[7]),
        .I2(eng_alite_state),
        .O(ENG_WDATA0_in[7]));
  FDRE \ENG_WDATA_reg[0][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[0][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[0][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[0][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[0][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[0][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[0][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[0][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_77),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[10][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[10][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[10][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[10][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[10][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[10][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[10][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[10][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_68),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[10][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[11][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[11][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[11][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[11][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[11][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[11][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[11][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[11][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_63),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[11][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[12][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[12][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[12][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[12][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[12][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[12][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[12][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[12][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_67),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[12][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[13][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[13][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[13][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[13][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[13][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[13][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[13][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[13][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_66),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[13][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[14][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[14][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[14][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[14][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[14][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[14][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[14][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[14][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_65),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[14][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[15][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[15][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[15][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[15][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[15][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[15][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[15][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[15][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_64),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[15][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[1][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_76),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[2][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_75),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[3][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_74),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[4][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_73),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[5][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_72),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[6][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_71),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[7][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[7][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_62),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[8][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_70),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][0] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[0]),
        .Q(\ENG_WDATA_reg_n_0_[9][0] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][1] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[1]),
        .Q(\ENG_WDATA_reg_n_0_[9][1] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][2] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[2]),
        .Q(\ENG_WDATA_reg_n_0_[9][2] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][3] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[3]),
        .Q(\ENG_WDATA_reg_n_0_[9][3] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][4] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[4]),
        .Q(\ENG_WDATA_reg_n_0_[9][4] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][5] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[5]),
        .Q(\ENG_WDATA_reg_n_0_[9][5] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][6] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[6]),
        .Q(\ENG_WDATA_reg_n_0_[9][6] ),
        .R(1'b0));
  FDRE \ENG_WDATA_reg[9][7] 
       (.C(engine_clock),
        .CE(AXI_LITE_STAVE_inst_n_69),
        .D(ENG_WDATA0_in[7]),
        .Q(\ENG_WDATA_reg_n_0_[9][7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ENG_WEN[15]_i_4 
       (.I0(\transfer_to_eng_counter_reg_n_0_[2] ),
        .I1(\transfer_to_eng_counter_reg_n_0_[1] ),
        .O(\ENG_WEN[15]_i_4_n_0 ));
  FDRE \ENG_WEN_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_19),
        .Q(\ENG_WEN_reg_n_0_[0] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[10] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_9),
        .Q(\ENG_WEN_reg_n_0_[10] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[11] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_8),
        .Q(\ENG_WEN_reg_n_0_[11] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[12] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_7),
        .Q(\ENG_WEN_reg_n_0_[12] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[13] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_6),
        .Q(\ENG_WEN_reg_n_0_[13] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[14] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_5),
        .Q(\ENG_WEN_reg_n_0_[14] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[15] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_4),
        .Q(\ENG_WEN_reg_n_0_[15] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_18),
        .Q(\ENG_WEN_reg_n_0_[1] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[2] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_17),
        .Q(\ENG_WEN_reg_n_0_[2] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[3] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_16),
        .Q(\ENG_WEN_reg_n_0_[3] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[4] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_15),
        .Q(\ENG_WEN_reg_n_0_[4] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[5] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_14),
        .Q(\ENG_WEN_reg_n_0_[5] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[6] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_13),
        .Q(\ENG_WEN_reg_n_0_[6] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[7] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_12),
        .Q(\ENG_WEN_reg_n_0_[7] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[8] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_11),
        .Q(\ENG_WEN_reg_n_0_[8] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE \ENG_WEN_reg[9] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_10),
        .Q(\ENG_WEN_reg_n_0_[9] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(debug_state[1]),
        .I1(search_ready),
        .I2(\FSM_onehot_state[2]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state[2]_i_2_n_0 ),
        .I2(debug_state[0]),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(debug_state[0]),
        .I1(search_ready),
        .I2(debug_state[1]),
        .I3(\FSM_onehot_state[2]_i_2_n_0 ),
        .I4(debug_state[1]),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAEAAAEAAAEAAA)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(debug_state[1]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axis_tvalid),
        .I3(s_axis_tready),
        .I4(debug_state[0]),
        .I5(s_axis_tlast),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "RECEIVE_PACKET:010,WAIT_SEARCH:100,IDLE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(s_axis_tready_i_1_n_0));
  (* FSM_ENCODED_STATES = "RECEIVE_PACKET:010,WAIT_SEARCH:100,IDLE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(debug_state[0]),
        .R(s_axis_tready_i_1_n_0));
  (* FSM_ENCODED_STATES = "RECEIVE_PACKET:010,WAIT_SEARCH:100,IDLE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(debug_state[1]),
        .R(s_axis_tready_i_1_n_0));
  (* FSM_ENCODED_STATES = "AL_IDLE:0,AL_WAIT_OP_FIN:1" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_al_state_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_99),
        .Q(FSM_sequential_al_state_reg__0),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hCF0E)) 
    \FSM_sequential_broadcast_state[0]_i_1 
       (.I0(debug_start_search),
        .I1(broadcast_state[1]),
        .I2(broadcast_state[0]),
        .I3(broadcast_state[0]),
        .O(\FSM_sequential_broadcast_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7000F00F70000)) 
    \FSM_sequential_broadcast_state[1]_i_1 
       (.I0(last_transfer07_in),
        .I1(eng_packet_received),
        .I2(debug_start_search),
        .I3(broadcast_state[1]),
        .I4(broadcast_state[0]),
        .I5(broadcast_state[1]),
        .O(\FSM_sequential_broadcast_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "SEND_TO_ENGINES:01,WAIT_A_CICLE:10,WAIT_PACKET:00" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_broadcast_state_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\FSM_sequential_broadcast_state[0]_i_1_n_0 ),
        .Q(broadcast_state[0]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  (* FSM_ENCODED_STATES = "SEND_TO_ENGINES:01,WAIT_A_CICLE:10,WAIT_PACKET:00" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_broadcast_state_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\FSM_sequential_broadcast_state[1]_i_1_n_0 ),
        .Q(broadcast_state[1]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  LUT6 #(
    .INIT(64'h7B787B7B7B787B78)) 
    \FSM_sequential_eng_alite_state[0]_i_1 
       (.I0(\FSM_sequential_eng_alite_state[0]_i_2_n_0 ),
        .I1(eng_al_op_fin),
        .I2(eng_alite_state),
        .I3(ENG_WEN1),
        .I4(ENG_REN1),
        .I5(eng_alite_state),
        .O(\FSM_sequential_eng_alite_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_eng_alite_state[0]_i_2 
       (.I0(\transfer_to_eng_counter_reg_n_0_[2] ),
        .I1(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I2(\transfer_to_eng_counter_reg_n_0_[0] ),
        .I3(\transfer_to_eng_counter_reg_n_0_[1] ),
        .O(\FSM_sequential_eng_alite_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \FSM_sequential_eng_alite_state[1]_i_1 
       (.I0(\FSM_sequential_eng_alite_state[1]_i_2_n_0 ),
        .I1(eng_al_op_fin),
        .I2(eng_alite_state),
        .I3(ENG_WEN1),
        .I4(ENG_REN1),
        .I5(eng_al_op_fin),
        .O(\FSM_sequential_eng_alite_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDCDCDCDFDCD0DCD)) 
    \FSM_sequential_eng_alite_state[1]_i_2 
       (.I0(ENG_WEN1),
        .I1(eng_al_op_fin),
        .I2(eng_alite_state),
        .I3(\FSM_sequential_eng_alite_state[1]_i_5_n_0 ),
        .I4(\transfer_to_eng_counter_reg_n_0_[0] ),
        .I5(\transfer_to_eng_counter_reg_n_0_[1] ),
        .O(\FSM_sequential_eng_alite_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_eng_alite_state[1]_i_3 
       (.I0(eng_slv_wren_reg_n_0),
        .I1(eng_start_operation),
        .O(ENG_WEN1));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_eng_alite_state[1]_i_4 
       (.I0(eng_start_operation),
        .I1(eng_slv_rden),
        .O(ENG_REN1));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_eng_alite_state[1]_i_5 
       (.I0(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I1(\transfer_to_eng_counter_reg_n_0_[2] ),
        .O(\FSM_sequential_eng_alite_state[1]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "ENL_WRITE_TO_ENG:01,ENL_READ_FROM_ENG:10,WAIT_SIGNALING:11,ENL_IDLE:00" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_eng_alite_state_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\FSM_sequential_eng_alite_state[0]_i_1_n_0 ),
        .Q(eng_alite_state),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  (* FSM_ENCODED_STATES = "ENL_WRITE_TO_ENG:01,ENL_READ_FROM_ENG:10,WAIT_SIGNALING:11,ENL_IDLE:00" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_eng_alite_state_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(\FSM_sequential_eng_alite_state[1]_i_1_n_0 ),
        .Q(eng_al_op_fin),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h2)) 
    \_mem_addra[0]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[0] ),
        .O(\_mem_addra[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \_mem_addra[1]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[1] ),
        .I2(\_mem_addra_reg_n_0_[0] ),
        .O(\_mem_addra[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \_mem_addra[2]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[2] ),
        .I2(\_mem_addra_reg_n_0_[1] ),
        .I3(\_mem_addra_reg_n_0_[0] ),
        .O(\_mem_addra[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h28888888)) 
    \_mem_addra[3]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[3] ),
        .I2(\_mem_addra_reg_n_0_[2] ),
        .I3(\_mem_addra_reg_n_0_[0] ),
        .I4(\_mem_addra_reg_n_0_[1] ),
        .O(\_mem_addra[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \_mem_addra[4]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[4] ),
        .I2(\_mem_addra_reg_n_0_[3] ),
        .I3(\_mem_addra_reg_n_0_[1] ),
        .I4(\_mem_addra_reg_n_0_[0] ),
        .I5(\_mem_addra_reg_n_0_[2] ),
        .O(\_mem_addra[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \_mem_addra[5]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[5] ),
        .I2(\_mem_addra[5]_i_2_n_0 ),
        .O(\_mem_addra[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \_mem_addra[5]_i_2 
       (.I0(\_mem_addra_reg_n_0_[4] ),
        .I1(\_mem_addra_reg_n_0_[2] ),
        .I2(\_mem_addra_reg_n_0_[0] ),
        .I3(\_mem_addra_reg_n_0_[1] ),
        .I4(\_mem_addra_reg_n_0_[3] ),
        .O(\_mem_addra[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \_mem_addra[6]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[6] ),
        .I2(\_mem_addra[8]_i_3_n_0 ),
        .O(\_mem_addra[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \_mem_addra[7]_i_1 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[7] ),
        .I2(\_mem_addra_reg_n_0_[6] ),
        .I3(\_mem_addra[8]_i_3_n_0 ),
        .O(\_mem_addra[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \_mem_addra[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axis_tvalid),
        .I2(debug_state[0]),
        .O(\_mem_addra[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h28888888)) 
    \_mem_addra[8]_i_2 
       (.I0(debug_state[0]),
        .I1(\_mem_addra_reg_n_0_[8] ),
        .I2(\_mem_addra_reg_n_0_[7] ),
        .I3(\_mem_addra[8]_i_3_n_0 ),
        .I4(\_mem_addra_reg_n_0_[6] ),
        .O(\_mem_addra[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_mem_addra[8]_i_3 
       (.I0(\_mem_addra_reg_n_0_[5] ),
        .I1(\_mem_addra_reg_n_0_[3] ),
        .I2(\_mem_addra_reg_n_0_[1] ),
        .I3(\_mem_addra_reg_n_0_[0] ),
        .I4(\_mem_addra_reg_n_0_[2] ),
        .I5(\_mem_addra_reg_n_0_[4] ),
        .O(\_mem_addra[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[0] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[0]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[0] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[1] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[1]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[1] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[2] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[2]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[2] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[3] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[3]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[3] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[4] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[4]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[4] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[5] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[5]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[5] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[6] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[6]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[6] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[7] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[7]_i_1_n_0 ),
        .Q(\_mem_addra_reg_n_0_[7] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addra_reg[8] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_addra[8]_i_2_n_0 ),
        .Q(\_mem_addra_reg_n_0_[8] ),
        .R(s_axis_tready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h5155)) 
    \_mem_addrb[0]_i_1 
       (.I0(_mem_addrb_reg__0[0]),
        .I1(last_transfer07_in),
        .I2(debug_start_search),
        .I3(eng_packet_received),
        .O(\_mem_addrb[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44444044)) 
    \_mem_addrb[10]_i_1 
       (.I0(broadcast_state[1]),
        .I1(broadcast_state[0]),
        .I2(debug_start_search),
        .I3(last_transfer07_in),
        .I4(eng_packet_received),
        .O(_mem_addrb));
  LUT6 #(
    .INIT(64'h6A6A006A6A6A6A6A)) 
    \_mem_addrb[10]_i_2 
       (.I0(_mem_addrb_reg__0[10]),
        .I1(_mem_addrb_reg__0[9]),
        .I2(\_mem_addrb[10]_i_3_n_0 ),
        .I3(last_transfer07_in),
        .I4(debug_start_search),
        .I5(eng_packet_received),
        .O(\_mem_addrb[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \_mem_addrb[10]_i_3 
       (.I0(_mem_addrb_reg__0[8]),
        .I1(_mem_addrb_reg__0[6]),
        .I2(\_mem_addrb[9]_i_2_n_0 ),
        .I3(_mem_addrb_reg__0[7]),
        .O(\_mem_addrb[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h66066666)) 
    \_mem_addrb[1]_i_1 
       (.I0(_mem_addrb_reg__0[1]),
        .I1(_mem_addrb_reg__0[0]),
        .I2(last_transfer07_in),
        .I3(debug_start_search),
        .I4(eng_packet_received),
        .O(\_mem_addrb[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6A6A006A6A6A6A6A)) 
    \_mem_addrb[2]_i_1 
       (.I0(_mem_addrb_reg__0[2]),
        .I1(_mem_addrb_reg__0[1]),
        .I2(_mem_addrb_reg__0[0]),
        .I3(last_transfer07_in),
        .I4(debug_start_search),
        .I5(eng_packet_received),
        .O(\_mem_addrb[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \_mem_addrb[3]_i_1 
       (.I0(_mem_addrb_reg__0[3]),
        .I1(_mem_addrb_reg__0[2]),
        .I2(_mem_addrb_reg__0[0]),
        .I3(_mem_addrb_reg__0[1]),
        .I4(m_axis_eng_tlast),
        .O(\_mem_addrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \_mem_addrb[4]_i_1 
       (.I0(_mem_addrb_reg__0[4]),
        .I1(_mem_addrb_reg__0[3]),
        .I2(_mem_addrb_reg__0[1]),
        .I3(_mem_addrb_reg__0[0]),
        .I4(_mem_addrb_reg__0[2]),
        .I5(m_axis_eng_tlast),
        .O(\_mem_addrb[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h66066666)) 
    \_mem_addrb[5]_i_1 
       (.I0(_mem_addrb_reg__0[5]),
        .I1(\_mem_addrb[5]_i_2_n_0 ),
        .I2(last_transfer07_in),
        .I3(debug_start_search),
        .I4(eng_packet_received),
        .O(\_mem_addrb[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \_mem_addrb[5]_i_2 
       (.I0(_mem_addrb_reg__0[4]),
        .I1(_mem_addrb_reg__0[2]),
        .I2(_mem_addrb_reg__0[0]),
        .I3(_mem_addrb_reg__0[1]),
        .I4(_mem_addrb_reg__0[3]),
        .O(\_mem_addrb[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h66066666)) 
    \_mem_addrb[6]_i_1 
       (.I0(_mem_addrb_reg__0[6]),
        .I1(\_mem_addrb[9]_i_2_n_0 ),
        .I2(last_transfer07_in),
        .I3(debug_start_search),
        .I4(eng_packet_received),
        .O(\_mem_addrb[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6A6A006A6A6A6A6A)) 
    \_mem_addrb[7]_i_1 
       (.I0(_mem_addrb_reg__0[7]),
        .I1(_mem_addrb_reg__0[6]),
        .I2(\_mem_addrb[9]_i_2_n_0 ),
        .I3(last_transfer07_in),
        .I4(debug_start_search),
        .I5(eng_packet_received),
        .O(\_mem_addrb[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \_mem_addrb[8]_i_1 
       (.I0(_mem_addrb_reg__0[8]),
        .I1(_mem_addrb_reg__0[7]),
        .I2(\_mem_addrb[9]_i_2_n_0 ),
        .I3(_mem_addrb_reg__0[6]),
        .I4(m_axis_eng_tlast),
        .O(\_mem_addrb[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \_mem_addrb[9]_i_1 
       (.I0(_mem_addrb_reg__0[9]),
        .I1(_mem_addrb_reg__0[8]),
        .I2(_mem_addrb_reg__0[6]),
        .I3(\_mem_addrb[9]_i_2_n_0 ),
        .I4(_mem_addrb_reg__0[7]),
        .I5(m_axis_eng_tlast),
        .O(\_mem_addrb[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \_mem_addrb[9]_i_2 
       (.I0(_mem_addrb_reg__0[5]),
        .I1(_mem_addrb_reg__0[3]),
        .I2(_mem_addrb_reg__0[1]),
        .I3(_mem_addrb_reg__0[0]),
        .I4(_mem_addrb_reg__0[2]),
        .I5(_mem_addrb_reg__0[4]),
        .O(\_mem_addrb[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \_mem_addrb[9]_i_3 
       (.I0(eng_packet_received),
        .I1(debug_start_search),
        .I2(last_transfer07_in),
        .O(m_axis_eng_tlast));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[0] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[0]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[0]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[10] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[10]_i_2_n_0 ),
        .Q(_mem_addrb_reg__0[10]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[1] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[1]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[1]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[2] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[2]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[2]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[3] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[3]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[3]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[4] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[4]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[4]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[5] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[5]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[5]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[6] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[6]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[6]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[7] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[7]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[7]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[8] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[8]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[8]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_addrb_reg[9] 
       (.C(engine_clock),
        .CE(_mem_addrb),
        .D(\_mem_addrb[9]_i_1_n_0 ),
        .Q(_mem_addrb_reg__0[9]),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[0]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[0]),
        .I4(debug_state[0]),
        .O(\_mem_dina[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[10]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[10]),
        .I4(debug_state[0]),
        .O(\_mem_dina[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[11]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[11]),
        .I4(debug_state[0]),
        .O(\_mem_dina[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[12]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[12]),
        .I4(debug_state[0]),
        .O(\_mem_dina[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[13]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[13]),
        .I4(debug_state[0]),
        .O(\_mem_dina[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[14]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[14]),
        .I4(debug_state[0]),
        .O(\_mem_dina[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[15]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[15]),
        .I4(debug_state[0]),
        .O(\_mem_dina[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[16]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[16]),
        .I4(debug_state[0]),
        .O(\_mem_dina[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[17]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[17]),
        .I4(debug_state[0]),
        .O(\_mem_dina[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[18]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[18]),
        .I4(debug_state[0]),
        .O(\_mem_dina[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[19]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[19]),
        .I4(debug_state[0]),
        .O(\_mem_dina[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[1]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[1]),
        .I4(debug_state[0]),
        .O(\_mem_dina[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[20]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[20]),
        .I4(debug_state[0]),
        .O(\_mem_dina[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[21]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[21]),
        .I4(debug_state[0]),
        .O(\_mem_dina[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[22]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[22]),
        .I4(debug_state[0]),
        .O(\_mem_dina[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[23]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[23]),
        .I4(debug_state[0]),
        .O(\_mem_dina[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[24]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[24]),
        .I4(debug_state[0]),
        .O(\_mem_dina[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[25]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[25]),
        .I4(debug_state[0]),
        .O(\_mem_dina[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[26]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[26]),
        .I4(debug_state[0]),
        .O(\_mem_dina[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[27]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[27]),
        .I4(debug_state[0]),
        .O(\_mem_dina[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[28]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[28]),
        .I4(debug_state[0]),
        .O(\_mem_dina[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[29]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[29]),
        .I4(debug_state[0]),
        .O(\_mem_dina[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[2]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[2]),
        .I4(debug_state[0]),
        .O(\_mem_dina[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[30]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[30]),
        .I4(debug_state[0]),
        .O(\_mem_dina[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[31]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[31]),
        .I4(debug_state[0]),
        .O(\_mem_dina[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[3]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[3]),
        .I4(debug_state[0]),
        .O(\_mem_dina[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[4]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[4]),
        .I4(debug_state[0]),
        .O(\_mem_dina[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[5]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[5]),
        .I4(debug_state[0]),
        .O(\_mem_dina[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[6]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[6]),
        .I4(debug_state[0]),
        .O(\_mem_dina[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[7]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[7]),
        .I4(debug_state[0]),
        .O(\_mem_dina[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[8]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[8]),
        .I4(debug_state[0]),
        .O(\_mem_dina[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \_mem_dina[9]_i_1 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axis_tdata[9]),
        .I4(debug_state[0]),
        .O(\_mem_dina[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[0] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[0]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[0] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[10] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[10]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[10] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[11] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[11]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[11] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[12] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[12]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[12] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[13] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[13]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[13] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[14] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[14]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[14] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[15] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[15]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[15] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[16] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[16]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[16] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[17] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[17]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[17] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[18] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[18]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[18] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[19] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[19]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[19] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[1] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[1]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[1] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[20] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[20]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[20] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[21] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[21]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[21] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[22] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[22]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[22] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[23] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[23]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[23] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[24] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[24]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[24] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[25] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[25]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[25] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[26] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[26]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[26] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[27] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[27]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[27] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[28] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[28]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[28] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[29] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[29]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[29] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[2] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[2]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[2] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[30] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[30]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[30] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[31] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[31]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[31] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[3] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[3]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[3] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[4] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[4]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[4] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[5] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[5]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[5] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[6] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[6]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[6] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[7] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[7]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[7] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[8] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[8]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[8] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \_mem_dina_reg[9] 
       (.C(axis_clk),
        .CE(\_mem_addra[8]_i_1_n_0 ),
        .D(\_mem_dina[9]_i_1_n_0 ),
        .Q(\_mem_dina_reg_n_0_[9] ),
        .R(s_axis_tready_i_1_n_0));
  LUT6 #(
    .INIT(64'hEECCEECFEECCEEC0)) 
    _mem_wea_i_1
       (.I0(_mem_dina1),
        .I1(_mem_wea_i_3_n_0),
        .I2(debug_state[0]),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(debug_state[1]),
        .I5(_mem_wea_reg_n_0),
        .O(_mem_wea_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    _mem_wea_i_2
       (.I0(s_axis_tready),
        .I1(s_axis_tvalid),
        .O(_mem_dina1));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    _mem_wea_i_3
       (.I0(debug_state[0]),
        .I1(s_axis_tvalid),
        .I2(s_axis_tkeep[1]),
        .I3(s_axis_tkeep[0]),
        .I4(s_axis_tkeep[3]),
        .I5(s_axis_tkeep[2]),
        .O(_mem_wea_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    _mem_wea_reg
       (.C(axis_clk),
        .CE(1'b1),
        .D(_mem_wea_i_1_n_0),
        .Q(_mem_wea_reg_n_0),
        .R(s_axis_tready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \debug_buff[0][31]_i_1 
       (.I0(s_axis_tvalid),
        .I1(\debug_buff[0][31]_i_2_n_0 ),
        .I2(index_reg[1]),
        .I3(index_reg[0]),
        .I4(\debug_buff[0][31]_i_3_n_0 ),
        .I5(\debug_buff[0][31]_i_4_n_0 ),
        .O(debug_buff));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \debug_buff[0][31]_i_2 
       (.I0(index_reg[6]),
        .I1(index_reg[7]),
        .I2(index_reg[4]),
        .I3(index_reg[5]),
        .O(\debug_buff[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \debug_buff[0][31]_i_3 
       (.I0(index_reg[3]),
        .I1(index_reg[2]),
        .O(\debug_buff[0][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \debug_buff[0][31]_i_4 
       (.I0(index_reg[13]),
        .I1(index_reg[12]),
        .I2(index_reg[14]),
        .I3(index_reg[15]),
        .I4(\debug_buff[0][31]_i_5_n_0 ),
        .O(\debug_buff[0][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \debug_buff[0][31]_i_5 
       (.I0(index_reg[10]),
        .I1(index_reg[11]),
        .I2(index_reg[8]),
        .I3(index_reg[9]),
        .O(\debug_buff[0][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \debug_buff[1][31]_i_1 
       (.I0(s_axis_tvalid),
        .I1(\debug_buff[0][31]_i_2_n_0 ),
        .I2(index_reg[1]),
        .I3(index_reg[0]),
        .I4(\debug_buff[0][31]_i_3_n_0 ),
        .I5(\debug_buff[0][31]_i_4_n_0 ),
        .O(\debug_buff[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \debug_buff[2][31]_i_1 
       (.I0(s_axis_tvalid),
        .I1(\debug_buff[0][31]_i_2_n_0 ),
        .I2(index_reg[0]),
        .I3(index_reg[1]),
        .I4(\debug_buff[0][31]_i_3_n_0 ),
        .I5(\debug_buff[0][31]_i_4_n_0 ),
        .O(\debug_buff[2][31]_i_1_n_0 ));
  FDRE \debug_buff_reg[0][0] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[0]),
        .Q(debug_data[64]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][10] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[10]),
        .Q(debug_data[74]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][11] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[11]),
        .Q(debug_data[75]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][12] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[12]),
        .Q(debug_data[76]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][13] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[13]),
        .Q(debug_data[77]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][14] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[14]),
        .Q(debug_data[78]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][15] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[15]),
        .Q(debug_data[79]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][16] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[16]),
        .Q(debug_data[80]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][17] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[17]),
        .Q(debug_data[81]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][18] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[18]),
        .Q(debug_data[82]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][19] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[19]),
        .Q(debug_data[83]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][1] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[1]),
        .Q(debug_data[65]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][20] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[20]),
        .Q(debug_data[84]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][21] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[21]),
        .Q(debug_data[85]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][22] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[22]),
        .Q(debug_data[86]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][23] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[23]),
        .Q(debug_data[87]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][24] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[24]),
        .Q(debug_data[88]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][25] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[25]),
        .Q(debug_data[89]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][26] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[26]),
        .Q(debug_data[90]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][27] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[27]),
        .Q(debug_data[91]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][28] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[28]),
        .Q(debug_data[92]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][29] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[29]),
        .Q(debug_data[93]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][2] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[2]),
        .Q(debug_data[66]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][30] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[30]),
        .Q(debug_data[94]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][31] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[31]),
        .Q(debug_data[95]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][3] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[3]),
        .Q(debug_data[67]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][4] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[4]),
        .Q(debug_data[68]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][5] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[5]),
        .Q(debug_data[69]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][6] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[6]),
        .Q(debug_data[70]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][7] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[7]),
        .Q(debug_data[71]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][8] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[8]),
        .Q(debug_data[72]),
        .R(1'b0));
  FDRE \debug_buff_reg[0][9] 
       (.C(axis_clk),
        .CE(debug_buff),
        .D(s_axis_tdata[9]),
        .Q(debug_data[73]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][0] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[0]),
        .Q(debug_data[32]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][10] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[10]),
        .Q(debug_data[42]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][11] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[11]),
        .Q(debug_data[43]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][12] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[12]),
        .Q(debug_data[44]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][13] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[13]),
        .Q(debug_data[45]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][14] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[14]),
        .Q(debug_data[46]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][15] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[15]),
        .Q(debug_data[47]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][16] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[16]),
        .Q(debug_data[48]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][17] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[17]),
        .Q(debug_data[49]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][18] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[18]),
        .Q(debug_data[50]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][19] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[19]),
        .Q(debug_data[51]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][1] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[1]),
        .Q(debug_data[33]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][20] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[20]),
        .Q(debug_data[52]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][21] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[21]),
        .Q(debug_data[53]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][22] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[22]),
        .Q(debug_data[54]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][23] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[23]),
        .Q(debug_data[55]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][24] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[24]),
        .Q(debug_data[56]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][25] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[25]),
        .Q(debug_data[57]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][26] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[26]),
        .Q(debug_data[58]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][27] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[27]),
        .Q(debug_data[59]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][28] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[28]),
        .Q(debug_data[60]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][29] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[29]),
        .Q(debug_data[61]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][2] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[2]),
        .Q(debug_data[34]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][30] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[30]),
        .Q(debug_data[62]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][31] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[31]),
        .Q(debug_data[63]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][3] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[3]),
        .Q(debug_data[35]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][4] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[4]),
        .Q(debug_data[36]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][5] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[5]),
        .Q(debug_data[37]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][6] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[6]),
        .Q(debug_data[38]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][7] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[7]),
        .Q(debug_data[39]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][8] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[8]),
        .Q(debug_data[40]),
        .R(1'b0));
  FDRE \debug_buff_reg[1][9] 
       (.C(axis_clk),
        .CE(\debug_buff[1][31]_i_1_n_0 ),
        .D(s_axis_tdata[9]),
        .Q(debug_data[41]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][0] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[0]),
        .Q(debug_data[0]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][10] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[10]),
        .Q(debug_data[10]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][11] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[11]),
        .Q(debug_data[11]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][12] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[12]),
        .Q(debug_data[12]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][13] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[13]),
        .Q(debug_data[13]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][14] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[14]),
        .Q(debug_data[14]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][15] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[15]),
        .Q(debug_data[15]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][16] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[16]),
        .Q(debug_data[16]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][17] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[17]),
        .Q(debug_data[17]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][18] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[18]),
        .Q(debug_data[18]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][19] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[19]),
        .Q(debug_data[19]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][1] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[1]),
        .Q(debug_data[1]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][20] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[20]),
        .Q(debug_data[20]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][21] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[21]),
        .Q(debug_data[21]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][22] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[22]),
        .Q(debug_data[22]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][23] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[23]),
        .Q(debug_data[23]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][24] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[24]),
        .Q(debug_data[24]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][25] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[25]),
        .Q(debug_data[25]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][26] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[26]),
        .Q(debug_data[26]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][27] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[27]),
        .Q(debug_data[27]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][28] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[28]),
        .Q(debug_data[28]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][29] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[29]),
        .Q(debug_data[29]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][2] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[2]),
        .Q(debug_data[2]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][30] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[30]),
        .Q(debug_data[30]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][31] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[31]),
        .Q(debug_data[31]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][3] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[3]),
        .Q(debug_data[3]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][4] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[4]),
        .Q(debug_data[4]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][5] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[5]),
        .Q(debug_data[5]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][6] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[6]),
        .Q(debug_data[6]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][7] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[7]),
        .Q(debug_data[7]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][8] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[8]),
        .Q(debug_data[8]),
        .R(1'b0));
  FDRE \debug_buff_reg[2][9] 
       (.C(axis_clk),
        .CE(\debug_buff[2][31]_i_1_n_0 ),
        .D(s_axis_tdata[9]),
        .Q(debug_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    drop_packet_i_3
       (.I0(eng_packet_received),
        .I1(last_transfer07_in),
        .I2(debug_start_search),
        .O(drop_packet_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_packet_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(\generate_engines[2].ENGINE_inst_n_9 ),
        .Q(drop_packet),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    eng_al_op_fin_i_1
       (.I0(eng_al_op_fin_reg_n_0),
        .I1(eng_alite_state),
        .I2(eng_al_op_fin),
        .O(eng_al_op_fin_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eng_al_op_fin_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(eng_al_op_fin_i_1_n_0),
        .Q(eng_al_op_fin_reg_n_0),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[0]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[8] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[8]),
        .O(eng_data_transfer[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[10]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[18] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[18]),
        .O(eng_data_transfer[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[11]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[19] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[19]),
        .O(eng_data_transfer[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[12]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[20] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[20]),
        .O(eng_data_transfer[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[13]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[21] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[21]),
        .O(eng_data_transfer[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[14]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[22] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[22]),
        .O(eng_data_transfer[14]));
  LUT5 #(
    .INIT(32'h0000A888)) 
    \eng_data_transfer[15]_i_1 
       (.I0(engine_aresetn),
        .I1(eng_alite_state),
        .I2(eng_start_operation),
        .I3(eng_slv_wren_reg_n_0),
        .I4(eng_al_op_fin),
        .O(\eng_data_transfer[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[15]_i_2 
       (.I0(\eng_data_transfer_reg_n_0_[23] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[23]),
        .O(eng_data_transfer[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[1]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[9] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[9]),
        .O(eng_data_transfer[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \eng_data_transfer[23]_i_1 
       (.I0(eng_al_op_fin),
        .I1(eng_alite_state),
        .I2(engine_aresetn),
        .O(\eng_data_transfer[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[2]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[10] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[10]),
        .O(eng_data_transfer[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[3]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[11] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[11]),
        .O(eng_data_transfer[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[4]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[12] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[12]),
        .O(eng_data_transfer[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[5]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[13] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[13]),
        .O(eng_data_transfer[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[6]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[14] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[14]),
        .O(eng_data_transfer[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[7]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[15] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[15]),
        .O(eng_data_transfer[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[8]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[16] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[16]),
        .O(eng_data_transfer[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \eng_data_transfer[9]_i_1 
       (.I0(\eng_data_transfer_reg_n_0_[17] ),
        .I1(eng_alite_state),
        .I2(S_AXI_LITE_WDATA[17]),
        .O(eng_data_transfer[9]));
  FDRE \eng_data_transfer_reg[0] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[0]),
        .Q(\eng_data_transfer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[10] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[10]),
        .Q(\eng_data_transfer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[11] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[11]),
        .Q(\eng_data_transfer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[12] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[12]),
        .Q(\eng_data_transfer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[13] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[13]),
        .Q(\eng_data_transfer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[14] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[14]),
        .Q(\eng_data_transfer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[15] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[15]),
        .Q(\eng_data_transfer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[16] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[24]),
        .Q(\eng_data_transfer_reg_n_0_[16] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[17] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[25]),
        .Q(\eng_data_transfer_reg_n_0_[17] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[18] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[26]),
        .Q(\eng_data_transfer_reg_n_0_[18] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[19] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[27]),
        .Q(\eng_data_transfer_reg_n_0_[19] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[1] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[1]),
        .Q(\eng_data_transfer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[20] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[28]),
        .Q(\eng_data_transfer_reg_n_0_[20] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[21] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[29]),
        .Q(\eng_data_transfer_reg_n_0_[21] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[22] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[30]),
        .Q(\eng_data_transfer_reg_n_0_[22] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[23] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(S_AXI_LITE_WDATA[31]),
        .Q(\eng_data_transfer_reg_n_0_[23] ),
        .R(\eng_data_transfer[23]_i_1_n_0 ));
  FDRE \eng_data_transfer_reg[2] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[2]),
        .Q(\eng_data_transfer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[3] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[3]),
        .Q(\eng_data_transfer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[4] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[4]),
        .Q(\eng_data_transfer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[5] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[5]),
        .Q(\eng_data_transfer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[6] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[6]),
        .Q(\eng_data_transfer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[7] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[7]),
        .Q(\eng_data_transfer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[8] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[8]),
        .Q(\eng_data_transfer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \eng_data_transfer_reg[9] 
       (.C(engine_clock),
        .CE(\eng_data_transfer[15]_i_1_n_0 ),
        .D(eng_data_transfer[9]),
        .Q(\eng_data_transfer_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAFF00400055)) 
    eng_search_ready_i_2
       (.I0(broadcast_state[1]),
        .I1(eng_packet_received),
        .I2(last_transfer07_in),
        .I3(debug_start_search),
        .I4(broadcast_state[0]),
        .I5(debug_search_ready),
        .O(eng_search_ready_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    eng_search_ready_i_4
       (.I0(_mem_addrb_reg__0[9]),
        .I1(\rec_counter_reg_n_0_[9] ),
        .I2(_mem_addrb_reg__0[10]),
        .I3(\rec_counter_reg_n_0_[10] ),
        .O(eng_search_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eng_search_ready_i_5
       (.I0(_mem_addrb_reg__0[6]),
        .I1(\rec_counter_reg_n_0_[6] ),
        .I2(\rec_counter_reg_n_0_[8] ),
        .I3(_mem_addrb_reg__0[8]),
        .I4(\rec_counter_reg_n_0_[7] ),
        .I5(_mem_addrb_reg__0[7]),
        .O(eng_search_ready_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eng_search_ready_i_6
       (.I0(_mem_addrb_reg__0[3]),
        .I1(\rec_counter_reg_n_0_[3] ),
        .I2(\rec_counter_reg_n_0_[5] ),
        .I3(_mem_addrb_reg__0[5]),
        .I4(\rec_counter_reg_n_0_[4] ),
        .I5(_mem_addrb_reg__0[4]),
        .O(eng_search_ready_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eng_search_ready_i_7
       (.I0(_mem_addrb_reg__0[0]),
        .I1(\rec_counter_reg_n_0_[0] ),
        .I2(\rec_counter_reg_n_0_[2] ),
        .I3(_mem_addrb_reg__0[2]),
        .I4(\rec_counter_reg_n_0_[1] ),
        .I5(_mem_addrb_reg__0[1]),
        .O(eng_search_ready_i_7_n_0));
  FDSE #(
    .INIT(1'b1)) 
    eng_search_ready_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(eng_search_ready_i_2_n_0),
        .Q(debug_search_ready),
        .S(\generate_engines[14].ENGINE_inst_n_0 ));
  CARRY4 eng_search_ready_reg_i_3
       (.CI(1'b0),
        .CO({last_transfer07_in,eng_search_ready_reg_i_3_n_1,eng_search_ready_reg_i_3_n_2,eng_search_ready_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eng_search_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({eng_search_ready_i_4_n_0,eng_search_ready_i_5_n_0,eng_search_ready_i_6_n_0,eng_search_ready_i_7_n_0}));
  LUT5 #(
    .INIT(32'h00000008)) 
    \eng_slv_rdata[31]_i_1 
       (.I0(engine_aresetn),
        .I1(eng_al_op_fin),
        .I2(\transfer_to_eng_counter_reg_n_0_[2] ),
        .I3(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I4(eng_alite_state),
        .O(\eng_slv_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_31 
       (.I0(\ENG_RADDR_reg_n_0_[12][6] ),
        .I1(\ENG_RADDR_reg_n_0_[12][5] ),
        .I2(\ENG_RADDR_reg_n_0_[12][2] ),
        .I3(\ENG_RADDR_reg_n_0_[12][7] ),
        .I4(\ENG_RADDR_reg_n_0_[12][3] ),
        .I5(\ENG_RADDR_reg_n_0_[12][4] ),
        .O(\eng_slv_rdata[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_33 
       (.I0(\ENG_RADDR_reg_n_0_[13][6] ),
        .I1(\ENG_RADDR_reg_n_0_[13][5] ),
        .I2(\ENG_RADDR_reg_n_0_[13][2] ),
        .I3(\ENG_RADDR_reg_n_0_[13][7] ),
        .I4(\ENG_RADDR_reg_n_0_[13][3] ),
        .I5(\ENG_RADDR_reg_n_0_[13][4] ),
        .O(\eng_slv_rdata[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_35 
       (.I0(\ENG_RADDR_reg_n_0_[14][6] ),
        .I1(\ENG_RADDR_reg_n_0_[14][5] ),
        .I2(\ENG_RADDR_reg_n_0_[14][2] ),
        .I3(\ENG_RADDR_reg_n_0_[14][7] ),
        .I4(\ENG_RADDR_reg_n_0_[14][3] ),
        .I5(\ENG_RADDR_reg_n_0_[14][4] ),
        .O(\eng_slv_rdata[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_37 
       (.I0(\ENG_RADDR_reg_n_0_[15][6] ),
        .I1(\ENG_RADDR_reg_n_0_[15][5] ),
        .I2(\ENG_RADDR_reg_n_0_[15][2] ),
        .I3(\ENG_RADDR_reg_n_0_[15][7] ),
        .I4(\ENG_RADDR_reg_n_0_[15][3] ),
        .I5(\ENG_RADDR_reg_n_0_[15][4] ),
        .O(\eng_slv_rdata[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_39 
       (.I0(\ENG_RADDR_reg_n_0_[8][6] ),
        .I1(\ENG_RADDR_reg_n_0_[8][5] ),
        .I2(\ENG_RADDR_reg_n_0_[8][2] ),
        .I3(\ENG_RADDR_reg_n_0_[8][7] ),
        .I4(\ENG_RADDR_reg_n_0_[8][3] ),
        .I5(\ENG_RADDR_reg_n_0_[8][4] ),
        .O(\eng_slv_rdata[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_41 
       (.I0(\ENG_RADDR_reg_n_0_[9][6] ),
        .I1(\ENG_RADDR_reg_n_0_[9][5] ),
        .I2(\ENG_RADDR_reg_n_0_[9][2] ),
        .I3(\ENG_RADDR_reg_n_0_[9][7] ),
        .I4(\ENG_RADDR_reg_n_0_[9][3] ),
        .I5(\ENG_RADDR_reg_n_0_[9][4] ),
        .O(\eng_slv_rdata[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_43 
       (.I0(\ENG_RADDR_reg_n_0_[10][6] ),
        .I1(\ENG_RADDR_reg_n_0_[10][5] ),
        .I2(\ENG_RADDR_reg_n_0_[10][2] ),
        .I3(\ENG_RADDR_reg_n_0_[10][7] ),
        .I4(\ENG_RADDR_reg_n_0_[10][3] ),
        .I5(\ENG_RADDR_reg_n_0_[10][4] ),
        .O(\eng_slv_rdata[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_45 
       (.I0(\ENG_RADDR_reg_n_0_[11][6] ),
        .I1(\ENG_RADDR_reg_n_0_[11][5] ),
        .I2(\ENG_RADDR_reg_n_0_[11][2] ),
        .I3(\ENG_RADDR_reg_n_0_[11][7] ),
        .I4(\ENG_RADDR_reg_n_0_[11][3] ),
        .I5(\ENG_RADDR_reg_n_0_[11][4] ),
        .O(\eng_slv_rdata[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_47 
       (.I0(\ENG_RADDR_reg_n_0_[4][6] ),
        .I1(\ENG_RADDR_reg_n_0_[4][5] ),
        .I2(\ENG_RADDR_reg_n_0_[4][2] ),
        .I3(\ENG_RADDR_reg_n_0_[4][7] ),
        .I4(\ENG_RADDR_reg_n_0_[4][3] ),
        .I5(\ENG_RADDR_reg_n_0_[4][4] ),
        .O(\eng_slv_rdata[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_49 
       (.I0(\ENG_RADDR_reg_n_0_[5][6] ),
        .I1(\ENG_RADDR_reg_n_0_[5][5] ),
        .I2(\ENG_RADDR_reg_n_0_[5][2] ),
        .I3(\ENG_RADDR_reg_n_0_[5][7] ),
        .I4(\ENG_RADDR_reg_n_0_[5][3] ),
        .I5(\ENG_RADDR_reg_n_0_[5][4] ),
        .O(\eng_slv_rdata[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_51 
       (.I0(\ENG_RADDR_reg_n_0_[6][6] ),
        .I1(\ENG_RADDR_reg_n_0_[6][5] ),
        .I2(\ENG_RADDR_reg_n_0_[6][2] ),
        .I3(\ENG_RADDR_reg_n_0_[6][7] ),
        .I4(\ENG_RADDR_reg_n_0_[6][3] ),
        .I5(\ENG_RADDR_reg_n_0_[6][4] ),
        .O(\eng_slv_rdata[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_53 
       (.I0(\ENG_RADDR_reg_n_0_[7][6] ),
        .I1(\ENG_RADDR_reg_n_0_[7][5] ),
        .I2(\ENG_RADDR_reg_n_0_[7][2] ),
        .I3(\ENG_RADDR_reg_n_0_[7][7] ),
        .I4(\ENG_RADDR_reg_n_0_[7][3] ),
        .I5(\ENG_RADDR_reg_n_0_[7][4] ),
        .O(\eng_slv_rdata[31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_55 
       (.I0(\ENG_RADDR_reg_n_0_[0][6] ),
        .I1(\ENG_RADDR_reg_n_0_[0][5] ),
        .I2(\ENG_RADDR_reg_n_0_[0][2] ),
        .I3(\ENG_RADDR_reg_n_0_[0][7] ),
        .I4(\ENG_RADDR_reg_n_0_[0][3] ),
        .I5(\ENG_RADDR_reg_n_0_[0][4] ),
        .O(\eng_slv_rdata[31]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_57 
       (.I0(\ENG_RADDR_reg_n_0_[1][6] ),
        .I1(\ENG_RADDR_reg_n_0_[1][5] ),
        .I2(\ENG_RADDR_reg_n_0_[1][2] ),
        .I3(\ENG_RADDR_reg_n_0_[1][7] ),
        .I4(\ENG_RADDR_reg_n_0_[1][3] ),
        .I5(\ENG_RADDR_reg_n_0_[1][4] ),
        .O(\eng_slv_rdata[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_59 
       (.I0(\ENG_RADDR_reg_n_0_[2][6] ),
        .I1(\ENG_RADDR_reg_n_0_[2][5] ),
        .I2(\ENG_RADDR_reg_n_0_[2][2] ),
        .I3(\ENG_RADDR_reg_n_0_[2][7] ),
        .I4(\ENG_RADDR_reg_n_0_[2][3] ),
        .I5(\ENG_RADDR_reg_n_0_[2][4] ),
        .O(\eng_slv_rdata[31]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \eng_slv_rdata[31]_i_61 
       (.I0(\ENG_RADDR_reg_n_0_[3][6] ),
        .I1(\ENG_RADDR_reg_n_0_[3][5] ),
        .I2(\ENG_RADDR_reg_n_0_[3][2] ),
        .I3(\ENG_RADDR_reg_n_0_[3][7] ),
        .I4(\ENG_RADDR_reg_n_0_[3][3] ),
        .I5(\ENG_RADDR_reg_n_0_[3][4] ),
        .O(\eng_slv_rdata[31]_i_61_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[0] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[8]),
        .Q(eng_slv_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[10] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[18]),
        .Q(eng_slv_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[11] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[19]),
        .Q(eng_slv_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[12] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[20]),
        .Q(eng_slv_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[13] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[21]),
        .Q(eng_slv_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[14] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[22]),
        .Q(eng_slv_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[15] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[23]),
        .Q(eng_slv_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[16] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[24]),
        .Q(eng_slv_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[17] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[25]),
        .Q(eng_slv_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[18] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[26]),
        .Q(eng_slv_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[19] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[27]),
        .Q(eng_slv_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[1] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[9]),
        .Q(eng_slv_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[20] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[28]),
        .Q(eng_slv_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[21] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[29]),
        .Q(eng_slv_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[22] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[30]),
        .Q(eng_slv_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[23] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[31]),
        .Q(eng_slv_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[24] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[0]),
        .Q(eng_slv_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[25] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[1]),
        .Q(eng_slv_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[26] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[2]),
        .Q(eng_slv_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[27] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[3]),
        .Q(eng_slv_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[28] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[4]),
        .Q(eng_slv_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[29] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[5]),
        .Q(eng_slv_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[2] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[10]),
        .Q(eng_slv_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[30] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[6]),
        .Q(eng_slv_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[31] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(ENG_RDATA[7]),
        .Q(eng_slv_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[3] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[11]),
        .Q(eng_slv_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[4] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[12]),
        .Q(eng_slv_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[5] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[13]),
        .Q(eng_slv_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[6] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[14]),
        .Q(eng_slv_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[7] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[15]),
        .Q(eng_slv_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[8] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[16]),
        .Q(eng_slv_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eng_slv_rdata_reg[9] 
       (.C(engine_clock),
        .CE(\eng_slv_rdata[31]_i_1_n_0 ),
        .D(eng_slv_rdata[17]),
        .Q(eng_slv_rdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    eng_slv_rden_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_94),
        .Q(eng_slv_rden),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    eng_slv_wren_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_101),
        .Q(eng_slv_wren_reg_n_0),
        .R(p_0_in));
  main_design_inspection_unit_0_0_engine__xdcDup__1 \generate_engines[0].ENGINE_inst 
       (.\ENG_RADDR_reg[0][6] (\eng_slv_rdata[31]_i_55_n_0 ),
        .\ENG_RADDR_reg[0][7] ({\ENG_RADDR_reg_n_0_[0][7] ,\ENG_RADDR_reg_n_0_[0][6] ,\ENG_RADDR_reg_n_0_[0][5] ,\ENG_RADDR_reg_n_0_[0][4] ,\ENG_RADDR_reg_n_0_[0][3] ,\ENG_RADDR_reg_n_0_[0][2] ,\ENG_RADDR_reg_n_0_[0][1] ,\ENG_RADDR_reg_n_0_[0][0] }),
        .\ENG_RDATA[0]__0 (\ENG_RDATA[0]__0 ),
        .\ENG_REN_reg[0] (\ENG_REN_reg_n_0_[0] ),
        .\ENG_WDATA_reg[0][7] ({\ENG_WDATA_reg_n_0_[0][7] ,\ENG_WDATA_reg_n_0_[0][6] ,\ENG_WDATA_reg_n_0_[0][5] ,\ENG_WDATA_reg_n_0_[0][4] ,\ENG_WDATA_reg_n_0_[0][3] ,\ENG_WDATA_reg_n_0_[0][2] ,\ENG_WDATA_reg_n_0_[0][1] ,\ENG_WDATA_reg_n_0_[0][0] }),
        .\ENG_WEN_reg[0] (\ENG_WEN_reg_n_0_[0] ),
        .Q({\ENG_WADDR_reg_n_0_[0][7] ,\ENG_WADDR_reg_n_0_[0][6] ,\ENG_WADDR_reg_n_0_[0][5] ,\ENG_WADDR_reg_n_0_[0][4] ,\ENG_WADDR_reg_n_0_[0][3] ,\ENG_WADDR_reg_n_0_[0][2] ,\ENG_WADDR_reg_n_0_[0][1] ,\ENG_WADDR_reg_n_0_[0][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[0]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__11 \generate_engines[10].ENGINE_inst 
       (.\ENG_RADDR_reg[10][6] (\eng_slv_rdata[31]_i_43_n_0 ),
        .\ENG_RADDR_reg[10][7] ({\ENG_RADDR_reg_n_0_[10][7] ,\ENG_RADDR_reg_n_0_[10][6] ,\ENG_RADDR_reg_n_0_[10][5] ,\ENG_RADDR_reg_n_0_[10][4] ,\ENG_RADDR_reg_n_0_[10][3] ,\ENG_RADDR_reg_n_0_[10][2] ,\ENG_RADDR_reg_n_0_[10][1] ,\ENG_RADDR_reg_n_0_[10][0] }),
        .\ENG_RDATA[10] (\ENG_RDATA[10] ),
        .\ENG_REN_reg[10] (\ENG_REN_reg_n_0_[10] ),
        .\ENG_WDATA_reg[10][7] ({\ENG_WDATA_reg_n_0_[10][7] ,\ENG_WDATA_reg_n_0_[10][6] ,\ENG_WDATA_reg_n_0_[10][5] ,\ENG_WDATA_reg_n_0_[10][4] ,\ENG_WDATA_reg_n_0_[10][3] ,\ENG_WDATA_reg_n_0_[10][2] ,\ENG_WDATA_reg_n_0_[10][1] ,\ENG_WDATA_reg_n_0_[10][0] }),
        .\ENG_WEN_reg[10] (\ENG_WEN_reg_n_0_[10] ),
        .Q({\ENG_WADDR_reg_n_0_[10][7] ,\ENG_WADDR_reg_n_0_[10][6] ,\ENG_WADDR_reg_n_0_[10][5] ,\ENG_WADDR_reg_n_0_[10][4] ,\ENG_WADDR_reg_n_0_[10][3] ,\ENG_WADDR_reg_n_0_[10][2] ,\ENG_WADDR_reg_n_0_[10][1] ,\ENG_WADDR_reg_n_0_[10][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[10]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__12 \generate_engines[11].ENGINE_inst 
       (.\ENG_RADDR_reg[11][6] (\eng_slv_rdata[31]_i_45_n_0 ),
        .\ENG_RADDR_reg[11][7] ({\ENG_RADDR_reg_n_0_[11][7] ,\ENG_RADDR_reg_n_0_[11][6] ,\ENG_RADDR_reg_n_0_[11][5] ,\ENG_RADDR_reg_n_0_[11][4] ,\ENG_RADDR_reg_n_0_[11][3] ,\ENG_RADDR_reg_n_0_[11][2] ,\ENG_RADDR_reg_n_0_[11][1] ,\ENG_RADDR_reg_n_0_[11][0] }),
        .\ENG_RDATA[11] (\ENG_RDATA[11] ),
        .\ENG_REN_reg[11] (\ENG_REN_reg_n_0_[11] ),
        .\ENG_WDATA_reg[11][7] ({\ENG_WDATA_reg_n_0_[11][7] ,\ENG_WDATA_reg_n_0_[11][6] ,\ENG_WDATA_reg_n_0_[11][5] ,\ENG_WDATA_reg_n_0_[11][4] ,\ENG_WDATA_reg_n_0_[11][3] ,\ENG_WDATA_reg_n_0_[11][2] ,\ENG_WDATA_reg_n_0_[11][1] ,\ENG_WDATA_reg_n_0_[11][0] }),
        .\ENG_WEN_reg[11] (\ENG_WEN_reg_n_0_[11] ),
        .Q({\ENG_WADDR_reg_n_0_[11][7] ,\ENG_WADDR_reg_n_0_[11][6] ,\ENG_WADDR_reg_n_0_[11][5] ,\ENG_WADDR_reg_n_0_[11][4] ,\ENG_WADDR_reg_n_0_[11][3] ,\ENG_WADDR_reg_n_0_[11][2] ,\ENG_WADDR_reg_n_0_[11][1] ,\ENG_WADDR_reg_n_0_[11][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[11]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__13 \generate_engines[12].ENGINE_inst 
       (.\ENG_RADDR_reg[12][6] (\eng_slv_rdata[31]_i_31_n_0 ),
        .\ENG_RADDR_reg[12][7] ({\ENG_RADDR_reg_n_0_[12][7] ,\ENG_RADDR_reg_n_0_[12][6] ,\ENG_RADDR_reg_n_0_[12][5] ,\ENG_RADDR_reg_n_0_[12][4] ,\ENG_RADDR_reg_n_0_[12][3] ,\ENG_RADDR_reg_n_0_[12][2] ,\ENG_RADDR_reg_n_0_[12][1] ,\ENG_RADDR_reg_n_0_[12][0] }),
        .\ENG_RDATA[12] (\ENG_RDATA[12] ),
        .\ENG_REN_reg[12] (\ENG_REN_reg_n_0_[12] ),
        .\ENG_WDATA_reg[12][7] ({\ENG_WDATA_reg_n_0_[12][7] ,\ENG_WDATA_reg_n_0_[12][6] ,\ENG_WDATA_reg_n_0_[12][5] ,\ENG_WDATA_reg_n_0_[12][4] ,\ENG_WDATA_reg_n_0_[12][3] ,\ENG_WDATA_reg_n_0_[12][2] ,\ENG_WDATA_reg_n_0_[12][1] ,\ENG_WDATA_reg_n_0_[12][0] }),
        .\ENG_WEN_reg[12] (\ENG_WEN_reg_n_0_[12] ),
        .Q({\ENG_WADDR_reg_n_0_[12][7] ,\ENG_WADDR_reg_n_0_[12][6] ,\ENG_WADDR_reg_n_0_[12][5] ,\ENG_WADDR_reg_n_0_[12][4] ,\ENG_WADDR_reg_n_0_[12][3] ,\ENG_WADDR_reg_n_0_[12][2] ,\ENG_WADDR_reg_n_0_[12][1] ,\ENG_WADDR_reg_n_0_[12][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[12]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__14 \generate_engines[13].ENGINE_inst 
       (.\ENG_RADDR_reg[13][6] (\eng_slv_rdata[31]_i_33_n_0 ),
        .\ENG_RADDR_reg[13][7] ({\ENG_RADDR_reg_n_0_[13][7] ,\ENG_RADDR_reg_n_0_[13][6] ,\ENG_RADDR_reg_n_0_[13][5] ,\ENG_RADDR_reg_n_0_[13][4] ,\ENG_RADDR_reg_n_0_[13][3] ,\ENG_RADDR_reg_n_0_[13][2] ,\ENG_RADDR_reg_n_0_[13][1] ,\ENG_RADDR_reg_n_0_[13][0] }),
        .\ENG_RDATA[13] (\ENG_RDATA[13] ),
        .\ENG_REN_reg[13] (\ENG_REN_reg_n_0_[13] ),
        .\ENG_WDATA_reg[13][7] ({\ENG_WDATA_reg_n_0_[13][7] ,\ENG_WDATA_reg_n_0_[13][6] ,\ENG_WDATA_reg_n_0_[13][5] ,\ENG_WDATA_reg_n_0_[13][4] ,\ENG_WDATA_reg_n_0_[13][3] ,\ENG_WDATA_reg_n_0_[13][2] ,\ENG_WDATA_reg_n_0_[13][1] ,\ENG_WDATA_reg_n_0_[13][0] }),
        .\ENG_WEN_reg[13] (\ENG_WEN_reg_n_0_[13] ),
        .Q({\ENG_WADDR_reg_n_0_[13][7] ,\ENG_WADDR_reg_n_0_[13][6] ,\ENG_WADDR_reg_n_0_[13][5] ,\ENG_WADDR_reg_n_0_[13][4] ,\ENG_WADDR_reg_n_0_[13][3] ,\ENG_WADDR_reg_n_0_[13][2] ,\ENG_WADDR_reg_n_0_[13][1] ,\ENG_WADDR_reg_n_0_[13][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[13]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__15 \generate_engines[14].ENGINE_inst 
       (.\ENG_RADDR_reg[14][6] (\eng_slv_rdata[31]_i_35_n_0 ),
        .\ENG_RADDR_reg[14][7] ({\ENG_RADDR_reg_n_0_[14][7] ,\ENG_RADDR_reg_n_0_[14][6] ,\ENG_RADDR_reg_n_0_[14][5] ,\ENG_RADDR_reg_n_0_[14][4] ,\ENG_RADDR_reg_n_0_[14][3] ,\ENG_RADDR_reg_n_0_[14][2] ,\ENG_RADDR_reg_n_0_[14][1] ,\ENG_RADDR_reg_n_0_[14][0] }),
        .\ENG_RDATA[14] (\ENG_RDATA[14] ),
        .\ENG_REN_reg[14] (\ENG_REN_reg_n_0_[14] ),
        .\ENG_WDATA_reg[14][7] ({\ENG_WDATA_reg_n_0_[14][7] ,\ENG_WDATA_reg_n_0_[14][6] ,\ENG_WDATA_reg_n_0_[14][5] ,\ENG_WDATA_reg_n_0_[14][4] ,\ENG_WDATA_reg_n_0_[14][3] ,\ENG_WDATA_reg_n_0_[14][2] ,\ENG_WDATA_reg_n_0_[14][1] ,\ENG_WDATA_reg_n_0_[14][0] }),
        .\ENG_WEN_reg[14] (\ENG_WEN_reg_n_0_[14] ),
        .PATTERN_FOUNDED_reg_0({debug_engine_match[15],debug_engine_match[13:10]}),
        .Q({\ENG_WADDR_reg_n_0_[14][7] ,\ENG_WADDR_reg_n_0_[14][6] ,\ENG_WADDR_reg_n_0_[14][5] ,\ENG_WADDR_reg_n_0_[14][4] ,\ENG_WADDR_reg_n_0_[14][3] ,\ENG_WADDR_reg_n_0_[14][2] ,\ENG_WADDR_reg_n_0_[14][1] ,\ENG_WADDR_reg_n_0_[14][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[14]),
        .drop_packet_reg(\generate_engines[14].ENGINE_inst_n_10 ),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine \generate_engines[15].ENGINE_inst 
       (.\ENG_RADDR_reg[15][6] (\eng_slv_rdata[31]_i_37_n_0 ),
        .\ENG_RADDR_reg[15][7] ({\ENG_RADDR_reg_n_0_[15][7] ,\ENG_RADDR_reg_n_0_[15][6] ,\ENG_RADDR_reg_n_0_[15][5] ,\ENG_RADDR_reg_n_0_[15][4] ,\ENG_RADDR_reg_n_0_[15][3] ,\ENG_RADDR_reg_n_0_[15][2] ,\ENG_RADDR_reg_n_0_[15][1] ,\ENG_RADDR_reg_n_0_[15][0] }),
        .\ENG_RDATA[15] (\ENG_RDATA[15] ),
        .\ENG_REN_reg[15] (\ENG_REN_reg_n_0_[15] ),
        .\ENG_WDATA_reg[15][7] ({\ENG_WDATA_reg_n_0_[15][7] ,\ENG_WDATA_reg_n_0_[15][6] ,\ENG_WDATA_reg_n_0_[15][5] ,\ENG_WDATA_reg_n_0_[15][4] ,\ENG_WDATA_reg_n_0_[15][3] ,\ENG_WDATA_reg_n_0_[15][2] ,\ENG_WDATA_reg_n_0_[15][1] ,\ENG_WDATA_reg_n_0_[15][0] }),
        .\ENG_WEN_reg[15] (\ENG_WEN_reg_n_0_[15] ),
        .Q({\ENG_WADDR_reg_n_0_[15][7] ,\ENG_WADDR_reg_n_0_[15][6] ,\ENG_WADDR_reg_n_0_[15][5] ,\ENG_WADDR_reg_n_0_[15][4] ,\ENG_WADDR_reg_n_0_[15][3] ,\ENG_WADDR_reg_n_0_[15][2] ,\ENG_WADDR_reg_n_0_[15][1] ,\ENG_WADDR_reg_n_0_[15][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[15]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__2 \generate_engines[1].ENGINE_inst 
       (.\ENG_RADDR_reg[1][6] (\eng_slv_rdata[31]_i_57_n_0 ),
        .\ENG_RADDR_reg[1][7] ({\ENG_RADDR_reg_n_0_[1][7] ,\ENG_RADDR_reg_n_0_[1][6] ,\ENG_RADDR_reg_n_0_[1][5] ,\ENG_RADDR_reg_n_0_[1][4] ,\ENG_RADDR_reg_n_0_[1][3] ,\ENG_RADDR_reg_n_0_[1][2] ,\ENG_RADDR_reg_n_0_[1][1] ,\ENG_RADDR_reg_n_0_[1][0] }),
        .\ENG_RDATA[1]__0 (\ENG_RDATA[1]__0 ),
        .\ENG_REN_reg[1] (\ENG_REN_reg_n_0_[1] ),
        .\ENG_WDATA_reg[1][7] ({\ENG_WDATA_reg_n_0_[1][7] ,\ENG_WDATA_reg_n_0_[1][6] ,\ENG_WDATA_reg_n_0_[1][5] ,\ENG_WDATA_reg_n_0_[1][4] ,\ENG_WDATA_reg_n_0_[1][3] ,\ENG_WDATA_reg_n_0_[1][2] ,\ENG_WDATA_reg_n_0_[1][1] ,\ENG_WDATA_reg_n_0_[1][0] }),
        .\ENG_WEN_reg[1] (\ENG_WEN_reg_n_0_[1] ),
        .Q({\ENG_WADDR_reg_n_0_[1][7] ,\ENG_WADDR_reg_n_0_[1][6] ,\ENG_WADDR_reg_n_0_[1][5] ,\ENG_WADDR_reg_n_0_[1][4] ,\ENG_WADDR_reg_n_0_[1][3] ,\ENG_WADDR_reg_n_0_[1][2] ,\ENG_WADDR_reg_n_0_[1][1] ,\ENG_WADDR_reg_n_0_[1][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[1]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__3 \generate_engines[2].ENGINE_inst 
       (.\ENG_RADDR_reg[2][6] (\eng_slv_rdata[31]_i_59_n_0 ),
        .\ENG_RADDR_reg[2][7] ({\ENG_RADDR_reg_n_0_[2][7] ,\ENG_RADDR_reg_n_0_[2][6] ,\ENG_RADDR_reg_n_0_[2][5] ,\ENG_RADDR_reg_n_0_[2][4] ,\ENG_RADDR_reg_n_0_[2][3] ,\ENG_RADDR_reg_n_0_[2][2] ,\ENG_RADDR_reg_n_0_[2][1] ,\ENG_RADDR_reg_n_0_[2][0] }),
        .\ENG_RDATA[2]__0 (\ENG_RDATA[2]__0 ),
        .\ENG_REN_reg[2] (\ENG_REN_reg_n_0_[2] ),
        .\ENG_WDATA_reg[2][7] ({\ENG_WDATA_reg_n_0_[2][7] ,\ENG_WDATA_reg_n_0_[2][6] ,\ENG_WDATA_reg_n_0_[2][5] ,\ENG_WDATA_reg_n_0_[2][4] ,\ENG_WDATA_reg_n_0_[2][3] ,\ENG_WDATA_reg_n_0_[2][2] ,\ENG_WDATA_reg_n_0_[2][1] ,\ENG_WDATA_reg_n_0_[2][0] }),
        .\ENG_WEN_reg[2] (\ENG_WEN_reg_n_0_[2] ),
        .PATTERN_FOUNDED_reg_0({debug_engine_match[3],debug_engine_match[1:0]}),
        .PATTERN_FOUNDED_reg_1(\generate_engines[14].ENGINE_inst_n_10 ),
        .PATTERN_FOUNDED_reg_2(\generate_engines[8].ENGINE_inst_n_9 ),
        .Q({\ENG_WADDR_reg_n_0_[2][7] ,\ENG_WADDR_reg_n_0_[2][6] ,\ENG_WADDR_reg_n_0_[2][5] ,\ENG_WADDR_reg_n_0_[2][4] ,\ENG_WADDR_reg_n_0_[2][3] ,\ENG_WADDR_reg_n_0_[2][2] ,\ENG_WADDR_reg_n_0_[2][1] ,\ENG_WADDR_reg_n_0_[2][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[2]),
        .drop_packet(drop_packet),
        .drop_packet_reg(\generate_engines[2].ENGINE_inst_n_9 ),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock),
        .out(broadcast_state),
        .\syncstages_ff_reg[1] (drop_packet_i_3_n_0));
  main_design_inspection_unit_0_0_engine__xdcDup__4 \generate_engines[3].ENGINE_inst 
       (.\ENG_RADDR_reg[3][6] (\eng_slv_rdata[31]_i_61_n_0 ),
        .\ENG_RADDR_reg[3][7] ({\ENG_RADDR_reg_n_0_[3][7] ,\ENG_RADDR_reg_n_0_[3][6] ,\ENG_RADDR_reg_n_0_[3][5] ,\ENG_RADDR_reg_n_0_[3][4] ,\ENG_RADDR_reg_n_0_[3][3] ,\ENG_RADDR_reg_n_0_[3][2] ,\ENG_RADDR_reg_n_0_[3][1] ,\ENG_RADDR_reg_n_0_[3][0] }),
        .\ENG_RDATA[3]__0 (\ENG_RDATA[3]__0 ),
        .\ENG_REN_reg[3] (\ENG_REN_reg_n_0_[3] ),
        .\ENG_WDATA_reg[3][7] ({\ENG_WDATA_reg_n_0_[3][7] ,\ENG_WDATA_reg_n_0_[3][6] ,\ENG_WDATA_reg_n_0_[3][5] ,\ENG_WDATA_reg_n_0_[3][4] ,\ENG_WDATA_reg_n_0_[3][3] ,\ENG_WDATA_reg_n_0_[3][2] ,\ENG_WDATA_reg_n_0_[3][1] ,\ENG_WDATA_reg_n_0_[3][0] }),
        .\ENG_WEN_reg[3] (\ENG_WEN_reg_n_0_[3] ),
        .Q({\ENG_WADDR_reg_n_0_[3][7] ,\ENG_WADDR_reg_n_0_[3][6] ,\ENG_WADDR_reg_n_0_[3][5] ,\ENG_WADDR_reg_n_0_[3][4] ,\ENG_WADDR_reg_n_0_[3][3] ,\ENG_WADDR_reg_n_0_[3][2] ,\ENG_WADDR_reg_n_0_[3][1] ,\ENG_WADDR_reg_n_0_[3][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[3]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__5 \generate_engines[4].ENGINE_inst 
       (.\ENG_RADDR_reg[4][6] (\eng_slv_rdata[31]_i_47_n_0 ),
        .\ENG_RADDR_reg[4][7] ({\ENG_RADDR_reg_n_0_[4][7] ,\ENG_RADDR_reg_n_0_[4][6] ,\ENG_RADDR_reg_n_0_[4][5] ,\ENG_RADDR_reg_n_0_[4][4] ,\ENG_RADDR_reg_n_0_[4][3] ,\ENG_RADDR_reg_n_0_[4][2] ,\ENG_RADDR_reg_n_0_[4][1] ,\ENG_RADDR_reg_n_0_[4][0] }),
        .\ENG_RDATA[4]__0 (\ENG_RDATA[4]__0 ),
        .\ENG_REN_reg[4] (\ENG_REN_reg_n_0_[4] ),
        .\ENG_WDATA_reg[4][7] ({\ENG_WDATA_reg_n_0_[4][7] ,\ENG_WDATA_reg_n_0_[4][6] ,\ENG_WDATA_reg_n_0_[4][5] ,\ENG_WDATA_reg_n_0_[4][4] ,\ENG_WDATA_reg_n_0_[4][3] ,\ENG_WDATA_reg_n_0_[4][2] ,\ENG_WDATA_reg_n_0_[4][1] ,\ENG_WDATA_reg_n_0_[4][0] }),
        .\ENG_WEN_reg[4] (\ENG_WEN_reg_n_0_[4] ),
        .Q({\ENG_WADDR_reg_n_0_[4][7] ,\ENG_WADDR_reg_n_0_[4][6] ,\ENG_WADDR_reg_n_0_[4][5] ,\ENG_WADDR_reg_n_0_[4][4] ,\ENG_WADDR_reg_n_0_[4][3] ,\ENG_WADDR_reg_n_0_[4][2] ,\ENG_WADDR_reg_n_0_[4][1] ,\ENG_WADDR_reg_n_0_[4][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[4]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__6 \generate_engines[5].ENGINE_inst 
       (.\ENG_RADDR_reg[5][6] (\eng_slv_rdata[31]_i_49_n_0 ),
        .\ENG_RADDR_reg[5][7] ({\ENG_RADDR_reg_n_0_[5][7] ,\ENG_RADDR_reg_n_0_[5][6] ,\ENG_RADDR_reg_n_0_[5][5] ,\ENG_RADDR_reg_n_0_[5][4] ,\ENG_RADDR_reg_n_0_[5][3] ,\ENG_RADDR_reg_n_0_[5][2] ,\ENG_RADDR_reg_n_0_[5][1] ,\ENG_RADDR_reg_n_0_[5][0] }),
        .\ENG_RDATA[5]__0 (\ENG_RDATA[5]__0 ),
        .\ENG_REN_reg[5] (\ENG_REN_reg_n_0_[5] ),
        .\ENG_WDATA_reg[5][7] ({\ENG_WDATA_reg_n_0_[5][7] ,\ENG_WDATA_reg_n_0_[5][6] ,\ENG_WDATA_reg_n_0_[5][5] ,\ENG_WDATA_reg_n_0_[5][4] ,\ENG_WDATA_reg_n_0_[5][3] ,\ENG_WDATA_reg_n_0_[5][2] ,\ENG_WDATA_reg_n_0_[5][1] ,\ENG_WDATA_reg_n_0_[5][0] }),
        .\ENG_WEN_reg[5] (\ENG_WEN_reg_n_0_[5] ),
        .Q({\ENG_WADDR_reg_n_0_[5][7] ,\ENG_WADDR_reg_n_0_[5][6] ,\ENG_WADDR_reg_n_0_[5][5] ,\ENG_WADDR_reg_n_0_[5][4] ,\ENG_WADDR_reg_n_0_[5][3] ,\ENG_WADDR_reg_n_0_[5][2] ,\ENG_WADDR_reg_n_0_[5][1] ,\ENG_WADDR_reg_n_0_[5][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[5]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__7 \generate_engines[6].ENGINE_inst 
       (.\ENG_RADDR_reg[6][6] (\eng_slv_rdata[31]_i_51_n_0 ),
        .\ENG_RADDR_reg[6][7] ({\ENG_RADDR_reg_n_0_[6][7] ,\ENG_RADDR_reg_n_0_[6][6] ,\ENG_RADDR_reg_n_0_[6][5] ,\ENG_RADDR_reg_n_0_[6][4] ,\ENG_RADDR_reg_n_0_[6][3] ,\ENG_RADDR_reg_n_0_[6][2] ,\ENG_RADDR_reg_n_0_[6][1] ,\ENG_RADDR_reg_n_0_[6][0] }),
        .\ENG_RDATA[6]__0 (\ENG_RDATA[6]__0 ),
        .\ENG_REN_reg[6] (\ENG_REN_reg_n_0_[6] ),
        .\ENG_WDATA_reg[6][7] ({\ENG_WDATA_reg_n_0_[6][7] ,\ENG_WDATA_reg_n_0_[6][6] ,\ENG_WDATA_reg_n_0_[6][5] ,\ENG_WDATA_reg_n_0_[6][4] ,\ENG_WDATA_reg_n_0_[6][3] ,\ENG_WDATA_reg_n_0_[6][2] ,\ENG_WDATA_reg_n_0_[6][1] ,\ENG_WDATA_reg_n_0_[6][0] }),
        .\ENG_WEN_reg[6] (\ENG_WEN_reg_n_0_[6] ),
        .Q({\ENG_WADDR_reg_n_0_[6][7] ,\ENG_WADDR_reg_n_0_[6][6] ,\ENG_WADDR_reg_n_0_[6][5] ,\ENG_WADDR_reg_n_0_[6][4] ,\ENG_WADDR_reg_n_0_[6][3] ,\ENG_WADDR_reg_n_0_[6][2] ,\ENG_WADDR_reg_n_0_[6][1] ,\ENG_WADDR_reg_n_0_[6][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[6]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__8 \generate_engines[7].ENGINE_inst 
       (.\ENG_RADDR_reg[7][6] (\eng_slv_rdata[31]_i_53_n_0 ),
        .\ENG_RADDR_reg[7][7] ({\ENG_RADDR_reg_n_0_[7][7] ,\ENG_RADDR_reg_n_0_[7][6] ,\ENG_RADDR_reg_n_0_[7][5] ,\ENG_RADDR_reg_n_0_[7][4] ,\ENG_RADDR_reg_n_0_[7][3] ,\ENG_RADDR_reg_n_0_[7][2] ,\ENG_RADDR_reg_n_0_[7][1] ,\ENG_RADDR_reg_n_0_[7][0] }),
        .\ENG_RDATA[7]__0 (\ENG_RDATA[7]__0 ),
        .\ENG_REN_reg[7] (\ENG_REN_reg_n_0_[7] ),
        .\ENG_WDATA_reg[7][7] ({\ENG_WDATA_reg_n_0_[7][7] ,\ENG_WDATA_reg_n_0_[7][6] ,\ENG_WDATA_reg_n_0_[7][5] ,\ENG_WDATA_reg_n_0_[7][4] ,\ENG_WDATA_reg_n_0_[7][3] ,\ENG_WDATA_reg_n_0_[7][2] ,\ENG_WDATA_reg_n_0_[7][1] ,\ENG_WDATA_reg_n_0_[7][0] }),
        .\ENG_WEN_reg[7] (\ENG_WEN_reg_n_0_[7] ),
        .Q({\ENG_WADDR_reg_n_0_[7][7] ,\ENG_WADDR_reg_n_0_[7][6] ,\ENG_WADDR_reg_n_0_[7][5] ,\ENG_WADDR_reg_n_0_[7][4] ,\ENG_WADDR_reg_n_0_[7][3] ,\ENG_WADDR_reg_n_0_[7][2] ,\ENG_WADDR_reg_n_0_[7][1] ,\ENG_WADDR_reg_n_0_[7][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[7]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__9 \generate_engines[8].ENGINE_inst 
       (.\ENG_RADDR_reg[8][6] (\eng_slv_rdata[31]_i_39_n_0 ),
        .\ENG_RADDR_reg[8][7] ({\ENG_RADDR_reg_n_0_[8][7] ,\ENG_RADDR_reg_n_0_[8][6] ,\ENG_RADDR_reg_n_0_[8][5] ,\ENG_RADDR_reg_n_0_[8][4] ,\ENG_RADDR_reg_n_0_[8][3] ,\ENG_RADDR_reg_n_0_[8][2] ,\ENG_RADDR_reg_n_0_[8][1] ,\ENG_RADDR_reg_n_0_[8][0] }),
        .\ENG_RDATA[8] (\ENG_RDATA[8] ),
        .\ENG_REN_reg[8] (\ENG_REN_reg_n_0_[8] ),
        .\ENG_WDATA_reg[8][7] ({\ENG_WDATA_reg_n_0_[8][7] ,\ENG_WDATA_reg_n_0_[8][6] ,\ENG_WDATA_reg_n_0_[8][5] ,\ENG_WDATA_reg_n_0_[8][4] ,\ENG_WDATA_reg_n_0_[8][3] ,\ENG_WDATA_reg_n_0_[8][2] ,\ENG_WDATA_reg_n_0_[8][1] ,\ENG_WDATA_reg_n_0_[8][0] }),
        .\ENG_WEN_reg[8] (\ENG_WEN_reg_n_0_[8] ),
        .PATTERN_FOUNDED_reg_0({debug_engine_match[9],debug_engine_match[7:4]}),
        .Q({\ENG_WADDR_reg_n_0_[8][7] ,\ENG_WADDR_reg_n_0_[8][6] ,\ENG_WADDR_reg_n_0_[8][5] ,\ENG_WADDR_reg_n_0_[8][4] ,\ENG_WADDR_reg_n_0_[8][3] ,\ENG_WADDR_reg_n_0_[8][2] ,\ENG_WADDR_reg_n_0_[8][1] ,\ENG_WADDR_reg_n_0_[8][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[8]),
        .drop_packet_reg(\generate_engines[8].ENGINE_inst_n_9 ),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  main_design_inspection_unit_0_0_engine__xdcDup__10 \generate_engines[9].ENGINE_inst 
       (.\ENG_RADDR_reg[9][6] (\eng_slv_rdata[31]_i_41_n_0 ),
        .\ENG_RADDR_reg[9][7] ({\ENG_RADDR_reg_n_0_[9][7] ,\ENG_RADDR_reg_n_0_[9][6] ,\ENG_RADDR_reg_n_0_[9][5] ,\ENG_RADDR_reg_n_0_[9][4] ,\ENG_RADDR_reg_n_0_[9][3] ,\ENG_RADDR_reg_n_0_[9][2] ,\ENG_RADDR_reg_n_0_[9][1] ,\ENG_RADDR_reg_n_0_[9][0] }),
        .\ENG_RDATA[9] (\ENG_RDATA[9] ),
        .\ENG_REN_reg[9] (\ENG_REN_reg_n_0_[9] ),
        .\ENG_WDATA_reg[9][7] ({\ENG_WDATA_reg_n_0_[9][7] ,\ENG_WDATA_reg_n_0_[9][6] ,\ENG_WDATA_reg_n_0_[9][5] ,\ENG_WDATA_reg_n_0_[9][4] ,\ENG_WDATA_reg_n_0_[9][3] ,\ENG_WDATA_reg_n_0_[9][2] ,\ENG_WDATA_reg_n_0_[9][1] ,\ENG_WDATA_reg_n_0_[9][0] }),
        .\ENG_WEN_reg[9] (\ENG_WEN_reg_n_0_[9] ),
        .Q({\ENG_WADDR_reg_n_0_[9][7] ,\ENG_WADDR_reg_n_0_[9][6] ,\ENG_WADDR_reg_n_0_[9][5] ,\ENG_WADDR_reg_n_0_[9][4] ,\ENG_WADDR_reg_n_0_[9][3] ,\ENG_WADDR_reg_n_0_[9][2] ,\ENG_WADDR_reg_n_0_[9][1] ,\ENG_WADDR_reg_n_0_[9][0] }),
        .SR(\generate_engines[14].ENGINE_inst_n_0 ),
        ._m_axis_eng_tdata(_m_axis_eng_tdata),
        ._m_axis_eng_tvalid(_m_axis_eng_tvalid),
        ._transfer_active(_transfer_active),
        .debug_engine_match(debug_engine_match[9]),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \index[0]_i_1 
       (.I0(s_axis_tvalid),
        .I1(\index[0]_i_3_n_0 ),
        .I2(index_reg[14]),
        .I3(index_reg[13]),
        .I4(index_reg[15]),
        .I5(\index[0]_i_4_n_0 ),
        .O(index));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \index[0]_i_3 
       (.I0(index_reg[6]),
        .I1(index_reg[5]),
        .I2(index_reg[8]),
        .I3(index_reg[7]),
        .I4(\index[0]_i_6_n_0 ),
        .O(\index[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \index[0]_i_4 
       (.I0(index_reg[11]),
        .I1(index_reg[12]),
        .I2(index_reg[9]),
        .I3(index_reg[10]),
        .O(\index[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \index[0]_i_5 
       (.I0(index_reg[0]),
        .O(\index[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \index[0]_i_6 
       (.I0(index_reg[3]),
        .I1(index_reg[4]),
        .I2(index_reg[0]),
        .I3(index_reg[1]),
        .I4(index_reg[2]),
        .O(\index[0]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[0]_i_2_n_7 ),
        .Q(index_reg[0]),
        .R(index));
  CARRY4 \index_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\index_reg[0]_i_2_n_0 ,\index_reg[0]_i_2_n_1 ,\index_reg[0]_i_2_n_2 ,\index_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\index_reg[0]_i_2_n_4 ,\index_reg[0]_i_2_n_5 ,\index_reg[0]_i_2_n_6 ,\index_reg[0]_i_2_n_7 }),
        .S({index_reg[3:1],\index[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[10] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[8]_i_1_n_5 ),
        .Q(index_reg[10]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[11] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[8]_i_1_n_4 ),
        .Q(index_reg[11]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[12] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[12]_i_1_n_7 ),
        .Q(index_reg[12]),
        .R(index));
  CARRY4 \index_reg[12]_i_1 
       (.CI(\index_reg[8]_i_1_n_0 ),
        .CO({\NLW_index_reg[12]_i_1_CO_UNCONNECTED [3],\index_reg[12]_i_1_n_1 ,\index_reg[12]_i_1_n_2 ,\index_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_reg[12]_i_1_n_4 ,\index_reg[12]_i_1_n_5 ,\index_reg[12]_i_1_n_6 ,\index_reg[12]_i_1_n_7 }),
        .S(index_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[13] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[12]_i_1_n_6 ),
        .Q(index_reg[13]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[14] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[12]_i_1_n_5 ),
        .Q(index_reg[14]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[15] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[12]_i_1_n_4 ),
        .Q(index_reg[15]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[0]_i_2_n_6 ),
        .Q(index_reg[1]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[0]_i_2_n_5 ),
        .Q(index_reg[2]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[0]_i_2_n_4 ),
        .Q(index_reg[3]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[4]_i_1_n_7 ),
        .Q(index_reg[4]),
        .R(index));
  CARRY4 \index_reg[4]_i_1 
       (.CI(\index_reg[0]_i_2_n_0 ),
        .CO({\index_reg[4]_i_1_n_0 ,\index_reg[4]_i_1_n_1 ,\index_reg[4]_i_1_n_2 ,\index_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_reg[4]_i_1_n_4 ,\index_reg[4]_i_1_n_5 ,\index_reg[4]_i_1_n_6 ,\index_reg[4]_i_1_n_7 }),
        .S(index_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[5] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[4]_i_1_n_6 ),
        .Q(index_reg[5]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[6] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[4]_i_1_n_5 ),
        .Q(index_reg[6]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[7] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[4]_i_1_n_4 ),
        .Q(index_reg[7]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[8] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[8]_i_1_n_7 ),
        .Q(index_reg[8]),
        .R(index));
  CARRY4 \index_reg[8]_i_1 
       (.CI(\index_reg[4]_i_1_n_0 ),
        .CO({\index_reg[8]_i_1_n_0 ,\index_reg[8]_i_1_n_1 ,\index_reg[8]_i_1_n_2 ,\index_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_reg[8]_i_1_n_4 ,\index_reg[8]_i_1_n_5 ,\index_reg[8]_i_1_n_6 ,\index_reg[8]_i_1_n_7 }),
        .S(index_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[9] 
       (.C(axis_clk),
        .CE(s_axis_tvalid),
        .D(\index_reg[8]_i_1_n_6 ),
        .Q(index_reg[9]),
        .R(index));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axis_eng_tdata[7]_i_1 
       (.I0(broadcast_state[0]),
        .I1(broadcast_state[1]),
        .O(\m_axis_eng_tdata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[0] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[0]),
        .Q(\m_axis_eng_tdata_reg_n_0_[0] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[1] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[1]),
        .Q(\m_axis_eng_tdata_reg_n_0_[1] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[2] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[2]),
        .Q(\m_axis_eng_tdata_reg_n_0_[2] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[3] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[3]),
        .Q(\m_axis_eng_tdata_reg_n_0_[3] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[4] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[4]),
        .Q(\m_axis_eng_tdata_reg_n_0_[4] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[5] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[5]),
        .Q(\m_axis_eng_tdata_reg_n_0_[5] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[6] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[6]),
        .Q(\m_axis_eng_tdata_reg_n_0_[6] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_eng_tdata_reg[7] 
       (.C(engine_clock),
        .CE(\m_axis_eng_tdata[7]_i_1_n_0 ),
        .D(_mem_doutb[7]),
        .Q(\m_axis_eng_tdata_reg_n_0_[7] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  LUT5 #(
    .INIT(32'hF0BF00B0)) 
    m_axis_eng_tvalid_i_1
       (.I0(debug_start_search),
        .I1(last_transfer07_in),
        .I2(broadcast_state[0]),
        .I3(broadcast_state[1]),
        .I4(m_axis_eng_tvalid),
        .O(m_axis_eng_tvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_eng_tvalid_reg
       (.C(engine_clock),
        .CE(1'b1),
        .D(m_axis_eng_tvalid_i_1_n_0),
        .Q(m_axis_eng_tvalid),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \m_axis_tdata[0]_i_1 
       (.I0(drop_packet),
        .I1(axis_aresetn),
        .I2(search_ready),
        .I3(debug_state[1]),
        .I4(\^m_axis_tdata [0]),
        .O(\m_axis_tdata[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF4000)) 
    \m_axis_tdata[1]_i_1 
       (.I0(drop_packet),
        .I1(axis_aresetn),
        .I2(search_ready),
        .I3(debug_state[1]),
        .I4(\^m_axis_tdata [1]),
        .O(\m_axis_tdata[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .D(\m_axis_tdata[0]_i_1_n_0 ),
        .Q(\^m_axis_tdata [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .D(\m_axis_tdata[1]_i_1_n_0 ),
        .Q(\^m_axis_tdata [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FFA000)) 
    m_axis_tvalid_i_1
       (.I0(debug_state[1]),
        .I1(m_axis_tready),
        .I2(search_ready),
        .I3(axis_aresetn),
        .I4(m_axis_tlast),
        .O(m_axis_tvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg
       (.C(axis_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_i_1_n_0),
        .Q(m_axis_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF555E000)) 
    packet_received_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axis_tvalid),
        .I2(s_axis_tlast),
        .I3(debug_state[0]),
        .I4(packet_received_reg_n_0),
        .O(packet_received_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    packet_received_reg
       (.C(axis_clk),
        .CE(1'b1),
        .D(packet_received_i_1_n_0),
        .Q(packet_received_reg_n_0),
        .R(s_axis_tready_i_1_n_0));
  LUT5 #(
    .INIT(32'h88822282)) 
    \rec_counter[0]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter_reg_n_0_[0] ),
        .I2(s_axis_tkeep[1]),
        .I3(s_axis_tkeep[2]),
        .I4(s_axis_tkeep[3]),
        .O(\rec_counter[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rec_counter[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\rec_counter[10]_i_3_n_0 ),
        .O(\rec_counter[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[10]_i_2 
       (.I0(debug_state[0]),
        .I1(\rec_counter[10]_i_4_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[10]_i_5_n_0 ),
        .O(\rec_counter[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8808000800000000)) 
    \rec_counter[10]_i_3 
       (.I0(debug_state[0]),
        .I1(s_axis_tkeep[0]),
        .I2(s_axis_tkeep[3]),
        .I3(s_axis_tkeep[2]),
        .I4(s_axis_tkeep[1]),
        .I5(s_axis_tvalid),
        .O(\rec_counter[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h47FFB800)) 
    \rec_counter[10]_i_4 
       (.I0(\rec_counter[10]_i_6_n_0 ),
        .I1(s_axis_tkeep[1]),
        .I2(\rec_counter[10]_i_7_n_0 ),
        .I3(\rec_counter_reg_n_0_[9] ),
        .I4(\rec_counter_reg_n_0_[10] ),
        .O(\rec_counter[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h707FFFFF8F800000)) 
    \rec_counter[10]_i_5 
       (.I0(\rec_counter_reg_n_0_[8] ),
        .I1(\rec_counter[10]_i_8_n_0 ),
        .I2(s_axis_tkeep[3]),
        .I3(\rec_counter[10]_i_9_n_0 ),
        .I4(\rec_counter_reg_n_0_[9] ),
        .I5(\rec_counter_reg_n_0_[10] ),
        .O(\rec_counter[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rec_counter[10]_i_6 
       (.I0(\rec_counter_reg_n_0_[8] ),
        .I1(\rec_counter[9]_i_4_n_0 ),
        .I2(\rec_counter_reg_n_0_[7] ),
        .O(\rec_counter[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rec_counter[10]_i_7 
       (.I0(\rec_counter_reg_n_0_[8] ),
        .I1(\rec_counter_reg_n_0_[6] ),
        .I2(\rec_counter[8]_i_4_n_0 ),
        .I3(\rec_counter_reg_n_0_[7] ),
        .O(\rec_counter[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rec_counter[10]_i_8 
       (.I0(\rec_counter_reg_n_0_[7] ),
        .I1(\rec_counter_reg_n_0_[5] ),
        .I2(\rec_counter_reg_n_0_[3] ),
        .I3(\rec_counter_reg_n_0_[2] ),
        .I4(\rec_counter_reg_n_0_[4] ),
        .I5(\rec_counter_reg_n_0_[6] ),
        .O(\rec_counter[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rec_counter[10]_i_9 
       (.I0(\rec_counter_reg_n_0_[8] ),
        .I1(\rec_counter_reg_n_0_[6] ),
        .I2(\rec_counter[8]_i_5_n_0 ),
        .I3(\rec_counter_reg_n_0_[7] ),
        .O(\rec_counter[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8888222882822228)) 
    \rec_counter[1]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter_reg_n_0_[1] ),
        .I2(\rec_counter_reg_n_0_[0] ),
        .I3(s_axis_tkeep[1]),
        .I4(s_axis_tkeep[2]),
        .I5(s_axis_tkeep[3]),
        .O(\rec_counter[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \rec_counter[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(rec_counter),
        .I2(debug_state[0]),
        .O(\rec_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00033377FFFCCC88)) 
    \rec_counter[2]_i_2 
       (.I0(s_axis_tkeep[3]),
        .I1(s_axis_tkeep[2]),
        .I2(s_axis_tkeep[1]),
        .I3(\rec_counter_reg_n_0_[0] ),
        .I4(\rec_counter_reg_n_0_[1] ),
        .I5(\rec_counter_reg_n_0_[2] ),
        .O(rec_counter));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[3]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter[3]_i_2_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[3]_i_3_n_0 ),
        .O(\rec_counter[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h37FFC800)) 
    \rec_counter[3]_i_2 
       (.I0(s_axis_tkeep[1]),
        .I1(\rec_counter_reg_n_0_[1] ),
        .I2(\rec_counter_reg_n_0_[0] ),
        .I3(\rec_counter_reg_n_0_[2] ),
        .I4(\rec_counter_reg_n_0_[3] ),
        .O(\rec_counter[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \rec_counter[3]_i_3 
       (.I0(s_axis_tkeep[3]),
        .I1(\rec_counter_reg_n_0_[0] ),
        .I2(\rec_counter_reg_n_0_[1] ),
        .I3(\rec_counter_reg_n_0_[2] ),
        .I4(\rec_counter_reg_n_0_[3] ),
        .O(\rec_counter[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[4]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter[4]_i_2_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[4]_i_3_n_0 ),
        .O(\rec_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h37FFFFFFC8000000)) 
    \rec_counter[4]_i_2 
       (.I0(s_axis_tkeep[1]),
        .I1(\rec_counter_reg_n_0_[2] ),
        .I2(\rec_counter_reg_n_0_[0] ),
        .I3(\rec_counter_reg_n_0_[1] ),
        .I4(\rec_counter_reg_n_0_[3] ),
        .I5(\rec_counter_reg_n_0_[4] ),
        .O(\rec_counter[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3337FFFFCCC80000)) 
    \rec_counter[4]_i_3 
       (.I0(s_axis_tkeep[3]),
        .I1(\rec_counter_reg_n_0_[2] ),
        .I2(\rec_counter_reg_n_0_[1] ),
        .I3(\rec_counter_reg_n_0_[0] ),
        .I4(\rec_counter_reg_n_0_[3] ),
        .I5(\rec_counter_reg_n_0_[4] ),
        .O(\rec_counter[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[5]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter[5]_i_2_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[5]_i_3_n_0 ),
        .O(\rec_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \rec_counter[5]_i_2 
       (.I0(\rec_counter[5]_i_4_n_0 ),
        .I1(s_axis_tkeep[1]),
        .I2(\rec_counter[5]_i_5_n_0 ),
        .I3(\rec_counter_reg_n_0_[5] ),
        .O(\rec_counter[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F007FFF80FF8000)) 
    \rec_counter[5]_i_3 
       (.I0(\rec_counter_reg_n_0_[3] ),
        .I1(\rec_counter_reg_n_0_[2] ),
        .I2(\rec_counter_reg_n_0_[4] ),
        .I3(s_axis_tkeep[3]),
        .I4(\rec_counter[5]_i_6_n_0 ),
        .I5(\rec_counter_reg_n_0_[5] ),
        .O(\rec_counter[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rec_counter[5]_i_4 
       (.I0(\rec_counter_reg_n_0_[4] ),
        .I1(\rec_counter_reg_n_0_[2] ),
        .I2(\rec_counter_reg_n_0_[1] ),
        .I3(\rec_counter_reg_n_0_[3] ),
        .O(\rec_counter[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rec_counter[5]_i_5 
       (.I0(\rec_counter_reg_n_0_[4] ),
        .I1(\rec_counter_reg_n_0_[2] ),
        .I2(\rec_counter_reg_n_0_[0] ),
        .I3(\rec_counter_reg_n_0_[1] ),
        .I4(\rec_counter_reg_n_0_[3] ),
        .O(\rec_counter[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \rec_counter[5]_i_6 
       (.I0(\rec_counter_reg_n_0_[4] ),
        .I1(\rec_counter_reg_n_0_[2] ),
        .I2(\rec_counter_reg_n_0_[1] ),
        .I3(\rec_counter_reg_n_0_[0] ),
        .I4(\rec_counter_reg_n_0_[3] ),
        .O(\rec_counter[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[6]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter[6]_i_2_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[6]_i_3_n_0 ),
        .O(\rec_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \rec_counter[6]_i_2 
       (.I0(\rec_counter[6]_i_4_n_0 ),
        .I1(s_axis_tkeep[1]),
        .I2(\rec_counter[8]_i_4_n_0 ),
        .I3(\rec_counter_reg_n_0_[6] ),
        .O(\rec_counter[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \rec_counter[6]_i_3 
       (.I0(\rec_counter[6]_i_5_n_0 ),
        .I1(s_axis_tkeep[3]),
        .I2(\rec_counter[8]_i_5_n_0 ),
        .I3(\rec_counter_reg_n_0_[6] ),
        .O(\rec_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rec_counter[6]_i_4 
       (.I0(\rec_counter_reg_n_0_[5] ),
        .I1(\rec_counter_reg_n_0_[3] ),
        .I2(\rec_counter_reg_n_0_[1] ),
        .I3(\rec_counter_reg_n_0_[2] ),
        .I4(\rec_counter_reg_n_0_[4] ),
        .O(\rec_counter[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rec_counter[6]_i_5 
       (.I0(\rec_counter_reg_n_0_[5] ),
        .I1(\rec_counter_reg_n_0_[3] ),
        .I2(\rec_counter_reg_n_0_[2] ),
        .I3(\rec_counter_reg_n_0_[4] ),
        .O(\rec_counter[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[7]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter[7]_i_2_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[7]_i_3_n_0 ),
        .O(\rec_counter[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4777B888)) 
    \rec_counter[7]_i_2 
       (.I0(\rec_counter[9]_i_4_n_0 ),
        .I1(s_axis_tkeep[1]),
        .I2(\rec_counter[8]_i_4_n_0 ),
        .I3(\rec_counter_reg_n_0_[6] ),
        .I4(\rec_counter_reg_n_0_[7] ),
        .O(\rec_counter[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4777B888)) 
    \rec_counter[7]_i_3 
       (.I0(\rec_counter[7]_i_4_n_0 ),
        .I1(s_axis_tkeep[3]),
        .I2(\rec_counter[8]_i_5_n_0 ),
        .I3(\rec_counter_reg_n_0_[6] ),
        .I4(\rec_counter_reg_n_0_[7] ),
        .O(\rec_counter[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rec_counter[7]_i_4 
       (.I0(\rec_counter_reg_n_0_[6] ),
        .I1(\rec_counter_reg_n_0_[4] ),
        .I2(\rec_counter_reg_n_0_[2] ),
        .I3(\rec_counter_reg_n_0_[3] ),
        .I4(\rec_counter_reg_n_0_[5] ),
        .O(\rec_counter[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[8]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter[8]_i_2_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[8]_i_3_n_0 ),
        .O(\rec_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4777FFFFB8880000)) 
    \rec_counter[8]_i_2 
       (.I0(\rec_counter[9]_i_4_n_0 ),
        .I1(s_axis_tkeep[1]),
        .I2(\rec_counter_reg_n_0_[6] ),
        .I3(\rec_counter[8]_i_4_n_0 ),
        .I4(\rec_counter_reg_n_0_[7] ),
        .I5(\rec_counter_reg_n_0_[8] ),
        .O(\rec_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h47777777B8888888)) 
    \rec_counter[8]_i_3 
       (.I0(\rec_counter[10]_i_8_n_0 ),
        .I1(s_axis_tkeep[3]),
        .I2(\rec_counter_reg_n_0_[6] ),
        .I3(\rec_counter[8]_i_5_n_0 ),
        .I4(\rec_counter_reg_n_0_[7] ),
        .I5(\rec_counter_reg_n_0_[8] ),
        .O(\rec_counter[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rec_counter[8]_i_4 
       (.I0(\rec_counter_reg_n_0_[5] ),
        .I1(\rec_counter_reg_n_0_[3] ),
        .I2(\rec_counter_reg_n_0_[1] ),
        .I3(\rec_counter_reg_n_0_[0] ),
        .I4(\rec_counter_reg_n_0_[2] ),
        .I5(\rec_counter_reg_n_0_[4] ),
        .O(\rec_counter[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \rec_counter[8]_i_5 
       (.I0(\rec_counter_reg_n_0_[5] ),
        .I1(\rec_counter_reg_n_0_[3] ),
        .I2(\rec_counter_reg_n_0_[0] ),
        .I3(\rec_counter_reg_n_0_[1] ),
        .I4(\rec_counter_reg_n_0_[2] ),
        .I5(\rec_counter_reg_n_0_[4] ),
        .O(\rec_counter[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rec_counter[9]_i_1 
       (.I0(debug_state[0]),
        .I1(\rec_counter[9]_i_2_n_0 ),
        .I2(s_axis_tkeep[2]),
        .I3(\rec_counter[9]_i_3_n_0 ),
        .O(\rec_counter[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F007FFF80FF8000)) 
    \rec_counter[9]_i_2 
       (.I0(\rec_counter_reg_n_0_[7] ),
        .I1(\rec_counter[9]_i_4_n_0 ),
        .I2(\rec_counter_reg_n_0_[8] ),
        .I3(s_axis_tkeep[1]),
        .I4(\rec_counter[10]_i_7_n_0 ),
        .I5(\rec_counter_reg_n_0_[9] ),
        .O(\rec_counter[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h707F8F80)) 
    \rec_counter[9]_i_3 
       (.I0(\rec_counter[10]_i_8_n_0 ),
        .I1(\rec_counter_reg_n_0_[8] ),
        .I2(s_axis_tkeep[3]),
        .I3(\rec_counter[10]_i_9_n_0 ),
        .I4(\rec_counter_reg_n_0_[9] ),
        .O(\rec_counter[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rec_counter[9]_i_4 
       (.I0(\rec_counter_reg_n_0_[6] ),
        .I1(\rec_counter_reg_n_0_[4] ),
        .I2(\rec_counter_reg_n_0_[2] ),
        .I3(\rec_counter_reg_n_0_[1] ),
        .I4(\rec_counter_reg_n_0_[3] ),
        .I5(\rec_counter_reg_n_0_[5] ),
        .O(\rec_counter[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[0] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[0]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[0] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[10] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[10]_i_2_n_0 ),
        .Q(\rec_counter_reg_n_0_[10] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[1] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[1]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[1] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[2] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[2]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[2] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[3] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[3]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[3] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[4] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[4]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[4] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[5] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[5]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[5] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[6] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[6]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[6] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[7] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[7]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[7] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[8] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[8]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[8] ),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rec_counter_reg[9] 
       (.C(axis_clk),
        .CE(\rec_counter[10]_i_1_n_0 ),
        .D(\rec_counter[9]_i_1_n_0 ),
        .Q(\rec_counter_reg_n_0_[9] ),
        .R(s_axis_tready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_tready_i_1
       (.I0(axis_aresetn),
        .O(s_axis_tready_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    s_axis_tready_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axis_tvalid),
        .I2(s_axis_tlast),
        .I3(debug_state[0]),
        .I4(s_axis_tready),
        .O(s_axis_tready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg
       (.C(axis_clk),
        .CE(1'b1),
        .D(s_axis_tready_i_2_n_0),
        .Q(s_axis_tready),
        .R(s_axis_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[0] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[0]),
        .Q(S_AXI_LITE_RDATA[0]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[10] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[10]),
        .Q(S_AXI_LITE_RDATA[10]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[11] 
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_2),
        .Q(S_AXI_LITE_RDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[12] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[12]),
        .Q(S_AXI_LITE_RDATA[12]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[13] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[13]),
        .Q(S_AXI_LITE_RDATA[13]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[14] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[14]),
        .Q(S_AXI_LITE_RDATA[14]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[15] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[15]),
        .Q(S_AXI_LITE_RDATA[15]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[16] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[16]),
        .Q(S_AXI_LITE_RDATA[16]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[17] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[17]),
        .Q(S_AXI_LITE_RDATA[17]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[18] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[18]),
        .Q(S_AXI_LITE_RDATA[18]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[19] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[19]),
        .Q(S_AXI_LITE_RDATA[19]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[1] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[1]),
        .Q(S_AXI_LITE_RDATA[1]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[20] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[20]),
        .Q(S_AXI_LITE_RDATA[20]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[21] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[21]),
        .Q(S_AXI_LITE_RDATA[21]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[22] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[22]),
        .Q(S_AXI_LITE_RDATA[22]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[23] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[23]),
        .Q(S_AXI_LITE_RDATA[23]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[24] 
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_3),
        .Q(S_AXI_LITE_RDATA[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[25] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[25]),
        .Q(S_AXI_LITE_RDATA[25]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[26] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[26]),
        .Q(S_AXI_LITE_RDATA[26]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[27] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[27]),
        .Q(S_AXI_LITE_RDATA[27]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[28] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[28]),
        .Q(S_AXI_LITE_RDATA[28]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[29] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[29]),
        .Q(S_AXI_LITE_RDATA[29]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[2] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[2]),
        .Q(S_AXI_LITE_RDATA[2]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[30] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[30]),
        .Q(S_AXI_LITE_RDATA[30]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[31] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[31]),
        .Q(S_AXI_LITE_RDATA[31]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[3] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[3]),
        .Q(S_AXI_LITE_RDATA[3]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[4] 
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_0),
        .Q(S_AXI_LITE_RDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[5] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[5]),
        .Q(S_AXI_LITE_RDATA[5]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[6] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[6]),
        .Q(S_AXI_LITE_RDATA[6]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[7] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[7]),
        .Q(S_AXI_LITE_RDATA[7]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[8] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[8]),
        .Q(S_AXI_LITE_RDATA[8]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rdata_reg[9] 
       (.C(S_AXI_LITE_ACLK),
        .CE(AXI_LITE_STAVE_inst_n_1),
        .D(eng_slv_rdata[9]),
        .Q(S_AXI_LITE_RDATA[9]),
        .R(AXI_LITE_STAVE_inst_n_98));
  FDRE #(
    .INIT(1'b0)) 
    slv_rdvalid_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_95),
        .Q(slv_rdvalid_reg_n_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    start_operation_reg
       (.C(S_AXI_LITE_ACLK),
        .CE(1'b1),
        .D(AXI_LITE_STAVE_inst_n_100),
        .Q(start_operation_reg_n_0),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h80)) 
    start_search_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axis_tvalid),
        .I2(s_axis_tready),
        .O(start_search));
  FDRE #(
    .INIT(1'b0)) 
    start_search_reg
       (.C(axis_clk),
        .CE(1'b1),
        .D(start_search),
        .Q(start_search_reg_n_0),
        .R(s_axis_tready_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf0
       (.I(\m_axis_eng_tdata_reg_n_0_[0] ),
        .O(_m_axis_eng_tdata[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf1
       (.I(\m_axis_eng_tdata_reg_n_0_[1] ),
        .O(_m_axis_eng_tdata[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf2
       (.I(\m_axis_eng_tdata_reg_n_0_[2] ),
        .O(_m_axis_eng_tdata[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf3
       (.I(\m_axis_eng_tdata_reg_n_0_[3] ),
        .O(_m_axis_eng_tdata[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf4
       (.I(\m_axis_eng_tdata_reg_n_0_[4] ),
        .O(_m_axis_eng_tdata[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf5
       (.I(\m_axis_eng_tdata_reg_n_0_[5] ),
        .O(_m_axis_eng_tdata[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf6
       (.I(\m_axis_eng_tdata_reg_n_0_[6] ),
        .O(_m_axis_eng_tdata[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tdata_buf7
       (.I(\m_axis_eng_tdata_reg_n_0_[7] ),
        .O(_m_axis_eng_tdata[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tlast_buf
       (.I(I0),
        .O(_transfer_active));
  LUT1 #(
    .INIT(2'h1)) 
    tlast_buf_i_1
       (.I0(debug_search_ready),
        .O(I0));
  LUT6 #(
    .INIT(64'h0000EEEE0000EEEA)) 
    \transfer_to_eng_counter[0]_i_1 
       (.I0(eng_alite_state),
        .I1(eng_al_op_fin),
        .I2(\transfer_to_eng_counter_reg_n_0_[2] ),
        .I3(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I4(\transfer_to_eng_counter_reg_n_0_[0] ),
        .I5(\transfer_to_eng_counter_reg_n_0_[1] ),
        .O(transfer_to_eng_counter[0]));
  LUT6 #(
    .INIT(64'hEEEE00000000EEEA)) 
    \transfer_to_eng_counter[1]_i_1 
       (.I0(eng_alite_state),
        .I1(eng_al_op_fin),
        .I2(\transfer_to_eng_counter_reg_n_0_[2] ),
        .I3(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I4(\transfer_to_eng_counter_reg_n_0_[0] ),
        .I5(\transfer_to_eng_counter_reg_n_0_[1] ),
        .O(transfer_to_eng_counter[1]));
  LUT6 #(
    .INIT(64'hF0F0F10FF5F5F55F)) 
    \transfer_to_eng_counter[2]_i_1 
       (.I0(eng_al_op_fin),
        .I1(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I2(\transfer_to_eng_counter_reg_n_0_[2] ),
        .I3(\transfer_to_eng_counter_reg_n_0_[0] ),
        .I4(\transfer_to_eng_counter_reg_n_0_[1] ),
        .I5(eng_alite_state),
        .O(transfer_to_eng_counter[2]));
  LUT6 #(
    .INIT(64'hEE00EE00EE00E00A)) 
    \transfer_to_eng_counter[3]_i_1 
       (.I0(eng_alite_state),
        .I1(eng_al_op_fin),
        .I2(\transfer_to_eng_counter_reg_n_0_[2] ),
        .I3(\transfer_to_eng_counter_reg_n_0_[3] ),
        .I4(\transfer_to_eng_counter_reg_n_0_[0] ),
        .I5(\transfer_to_eng_counter_reg_n_0_[1] ),
        .O(transfer_to_eng_counter[3]));
  FDRE #(
    .INIT(1'b0)) 
    \transfer_to_eng_counter_reg[0] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(transfer_to_eng_counter[0]),
        .Q(\transfer_to_eng_counter_reg_n_0_[0] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \transfer_to_eng_counter_reg[1] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(transfer_to_eng_counter[1]),
        .Q(\transfer_to_eng_counter_reg_n_0_[1] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \transfer_to_eng_counter_reg[2] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(transfer_to_eng_counter[2]),
        .Q(\transfer_to_eng_counter_reg_n_0_[2] ),
        .S(\generate_engines[14].ENGINE_inst_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \transfer_to_eng_counter_reg[3] 
       (.C(engine_clock),
        .CE(1'b1),
        .D(transfer_to_eng_counter[3]),
        .Q(\transfer_to_eng_counter_reg_n_0_[3] ),
        .R(\generate_engines[14].ENGINE_inst_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG tvalid_buf
       (.I(m_axis_eng_tvalid),
        .O(_m_axis_eng_tvalid));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_cdc_single__1 xpm_cdc_single_inst0
       (.dest_clk(S_AXI_LITE_ACLK),
        .dest_out(al_op_fin),
        .src_clk(engine_clock),
        .src_in(eng_al_op_fin_reg_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_cdc_single__2 xpm_cdc_single_inst3
       (.dest_clk(axis_clk),
        .dest_out(search_ready),
        .src_clk(engine_clock),
        .src_in(debug_search_ready));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_cdc_single__3 xpm_cdc_single_inst4
       (.dest_clk(engine_clock),
        .dest_out(debug_start_search),
        .src_clk(axis_clk),
        .src_in(start_search_reg_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_cdc_single__4 xpm_cdc_single_inst5
       (.dest_clk(engine_clock),
        .dest_out(eng_packet_received),
        .src_clk(axis_clk),
        .src_in(packet_received_reg_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_cdc_single xpm_cdc_single_inst6
       (.dest_clk(engine_clock),
        .dest_out(eng_start_operation),
        .src_clk(S_AXI_LITE_ACLK),
        .src_in(start_operation_reg_n_0));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* CLOCKING_MODE = "independent_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "16384" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "2" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_MODE_B = "no_change" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_sdpram xpm_memory_sdpram_inst
       (.addra({\_mem_addra_reg_n_0_[8] ,\_mem_addra_reg_n_0_[7] ,\_mem_addra_reg_n_0_[6] ,\_mem_addra_reg_n_0_[5] ,\_mem_addra_reg_n_0_[4] ,\_mem_addra_reg_n_0_[3] ,\_mem_addra_reg_n_0_[2] ,\_mem_addra_reg_n_0_[1] ,\_mem_addra_reg_n_0_[0] }),
        .addrb(_mem_addrb_reg__0),
        .clka(axis_clk),
        .clkb(engine_clock),
        .dbiterrb(NLW_xpm_memory_sdpram_inst_dbiterrb_UNCONNECTED),
        .dina({\_mem_dina_reg_n_0_[31] ,\_mem_dina_reg_n_0_[30] ,\_mem_dina_reg_n_0_[29] ,\_mem_dina_reg_n_0_[28] ,\_mem_dina_reg_n_0_[27] ,\_mem_dina_reg_n_0_[26] ,\_mem_dina_reg_n_0_[25] ,\_mem_dina_reg_n_0_[24] ,\_mem_dina_reg_n_0_[23] ,\_mem_dina_reg_n_0_[22] ,\_mem_dina_reg_n_0_[21] ,\_mem_dina_reg_n_0_[20] ,\_mem_dina_reg_n_0_[19] ,\_mem_dina_reg_n_0_[18] ,\_mem_dina_reg_n_0_[17] ,\_mem_dina_reg_n_0_[16] ,\_mem_dina_reg_n_0_[15] ,\_mem_dina_reg_n_0_[14] ,\_mem_dina_reg_n_0_[13] ,\_mem_dina_reg_n_0_[12] ,\_mem_dina_reg_n_0_[11] ,\_mem_dina_reg_n_0_[10] ,\_mem_dina_reg_n_0_[9] ,\_mem_dina_reg_n_0_[8] ,\_mem_dina_reg_n_0_[7] ,\_mem_dina_reg_n_0_[6] ,\_mem_dina_reg_n_0_[5] ,\_mem_dina_reg_n_0_[4] ,\_mem_dina_reg_n_0_[3] ,\_mem_dina_reg_n_0_[2] ,\_mem_dina_reg_n_0_[1] ,\_mem_dina_reg_n_0_[0] }),
        .doutb(_mem_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectsbiterra(1'b0),
        .regceb(1'b1),
        .rstb(\generate_engines[14].ENGINE_inst_n_0 ),
        .sbiterrb(NLW_xpm_memory_sdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(_mem_wea_reg_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "main_design_inspection_unit_0_0,inspection_unit,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "inspection_unit,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module main_design_inspection_unit_0_0
   (S_AXI_LITE_ARESETN,
    S_AXI_LITE_ACLK,
    S_AXI_LITE_AWADDR,
    S_AXI_LITE_AWVALID,
    S_AXI_LITE_AWREADY,
    S_AXI_LITE_WDATA,
    S_AXI_LITE_WSTRB,
    S_AXI_LITE_WVALID,
    S_AXI_LITE_WREADY,
    S_AXI_LITE_BRESP,
    S_AXI_LITE_BVALID,
    S_AXI_LITE_BREADY,
    S_AXI_LITE_ARADDR,
    S_AXI_LITE_ARVALID,
    S_AXI_LITE_ARREADY,
    S_AXI_LITE_RDATA,
    S_AXI_LITE_RVALID,
    S_AXI_LITE_RREADY,
    S_AXI_LITE_RRESP,
    axis_aresetn,
    axis_clk,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    engine_aresetn,
    engine_clock,
    debug_tdata,
    debug_tlast,
    debug_tready,
    debug_tvalid,
    debug_data,
    debug_search_ready,
    debug_engine_match,
    debug_start_search,
    debug_state);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_LITE_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_LITE_ARESETN, POLARITY ACTIVE_LOW" *) input S_AXI_LITE_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET S_AXI_LITE_ARESETN, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0" *) input S_AXI_LITE_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [15:0]S_AXI_LITE_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input S_AXI_LITE_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output S_AXI_LITE_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]S_AXI_LITE_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WSTRB" *) input [3:0]S_AXI_LITE_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input S_AXI_LITE_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output S_AXI_LITE_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]S_AXI_LITE_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output S_AXI_LITE_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input S_AXI_LITE_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [15:0]S_AXI_LITE_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input S_AXI_LITE_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output S_AXI_LITE_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]S_AXI_LITE_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output S_AXI_LITE_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input S_AXI_LITE_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [1:0]S_AXI_LITE_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 axis_aresetn RST, xilinx.com:signal:reset:1.0 RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axis_aresetn, POLARITY ACTIVE_LOW, XIL_INTERFACENAME RESETN, POLARITY ACTIVE_LOW" *) input axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axis_clk CLK, xilinx.com:signal:clock:1.0 CLOCK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, XIL_INTERFACENAME CLOCK, ASSOCIATED_RESET axis_aresetn, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0" *) input axis_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [31:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TKEEP" *) output [3:0]m_axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) output m_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [31:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TKEEP" *) input [3:0]s_axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 engine_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME engine_aresetn, POLARITY ACTIVE_LOW" *) input engine_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 engine_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME engine_clock, ASSOCIATED_RESET engine_aresetn, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK1" *) input engine_clock;
  output [31:0]debug_tdata;
  output debug_tlast;
  output debug_tready;
  output debug_tvalid;
  output [95:0]debug_data;
  output debug_search_ready;
  output [15:0]debug_engine_match;
  output debug_start_search;
  output [1:0]debug_state;

  wire S_AXI_LITE_ACLK;
  wire [15:0]S_AXI_LITE_ARADDR;
  wire S_AXI_LITE_ARESETN;
  wire S_AXI_LITE_ARREADY;
  wire S_AXI_LITE_ARVALID;
  wire [15:0]S_AXI_LITE_AWADDR;
  wire S_AXI_LITE_AWREADY;
  wire S_AXI_LITE_AWVALID;
  wire S_AXI_LITE_BREADY;
  wire [1:0]S_AXI_LITE_BRESP;
  wire S_AXI_LITE_BVALID;
  wire [31:0]S_AXI_LITE_RDATA;
  wire S_AXI_LITE_RREADY;
  wire [1:0]S_AXI_LITE_RRESP;
  wire S_AXI_LITE_RVALID;
  wire [31:0]S_AXI_LITE_WDATA;
  wire S_AXI_LITE_WREADY;
  wire [3:0]S_AXI_LITE_WSTRB;
  wire S_AXI_LITE_WVALID;
  wire axis_aresetn;
  wire axis_clk;
  wire [95:0]debug_data;
  wire [15:0]debug_engine_match;
  wire debug_search_ready;
  wire debug_start_search;
  wire [1:0]debug_state;
  wire [31:0]debug_tdata;
  wire debug_tlast;
  wire debug_tready;
  wire debug_tvalid;
  wire engine_aresetn;
  wire engine_clock;
  wire [31:0]m_axis_tdata;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;

  (* ADDR_WIDTH = "16" *) 
  (* AL_IDLE = "2'b00" *) 
  (* AL_WAIT_OP_FIN = "2'b01" *) 
  (* AXI_LITE_DATA_BYTES = "4" *) 
  (* DATA_WIDTH = "32" *) 
  (* ENGINES_NUMBER = "16'b0000000000010000" *) 
  (* ENGINE_MAX_SIZE = "16'b0000000100000000" *) 
  (* ENG_ADDR_SIZE = "8" *) 
  (* ENG_AL_ADDR_SIZE = "6" *) 
  (* ENG_DATA_SIZE = "8" *) 
  (* ENG_NR_ADDR = "4" *) 
  (* ENL_IDLE = "2'b00" *) 
  (* ENL_READ_FROM_ENG = "2'b10" *) 
  (* ENL_WRITE_TO_ENG = "2'b01" *) 
  (* IDLE = "2'b00" *) 
  (* MAX_PACKET_LENGTH = "2048" *) 
  (* MEMORY_RADDR_INCR = "11'b00000000001" *) 
  (* MEMORY_RADDR_WIDTH = "11" *) 
  (* MEMORY_SIZE = "16384" *) 
  (* MEMORY_WADDR_INCR = "9'b000000001" *) 
  (* MEMORY_WADDR_WIDTH = "9" *) 
  (* RECEIVE_PACKET = "2'b01" *) 
  (* SEND_TO_ENGINES = "2'b01" *) 
  (* SLV_ADDR_SIZE = "14" *) 
  (* SLV_DATA_SIZE = "32" *) 
  (* SLV_STRB_SIZE = "4" *) 
  (* TCQ = "1" *) 
  (* WAIT_A_CICLE = "2'b10" *) 
  (* WAIT_PACKET = "2'b00" *) 
  (* WAIT_SEARCH = "2'b10" *) 
  (* WAIT_SIGNALING = "2'b11" *) 
  main_design_inspection_unit_0_0_inspection_unit inst
       (.S_AXI_LITE_ACLK(S_AXI_LITE_ACLK),
        .S_AXI_LITE_ARADDR(S_AXI_LITE_ARADDR),
        .S_AXI_LITE_ARESETN(S_AXI_LITE_ARESETN),
        .S_AXI_LITE_ARREADY(S_AXI_LITE_ARREADY),
        .S_AXI_LITE_ARVALID(S_AXI_LITE_ARVALID),
        .S_AXI_LITE_AWADDR(S_AXI_LITE_AWADDR),
        .S_AXI_LITE_AWREADY(S_AXI_LITE_AWREADY),
        .S_AXI_LITE_AWVALID(S_AXI_LITE_AWVALID),
        .S_AXI_LITE_BREADY(S_AXI_LITE_BREADY),
        .S_AXI_LITE_BRESP(S_AXI_LITE_BRESP),
        .S_AXI_LITE_BVALID(S_AXI_LITE_BVALID),
        .S_AXI_LITE_RDATA(S_AXI_LITE_RDATA),
        .S_AXI_LITE_RREADY(S_AXI_LITE_RREADY),
        .S_AXI_LITE_RRESP(S_AXI_LITE_RRESP),
        .S_AXI_LITE_RVALID(S_AXI_LITE_RVALID),
        .S_AXI_LITE_WDATA(S_AXI_LITE_WDATA),
        .S_AXI_LITE_WREADY(S_AXI_LITE_WREADY),
        .S_AXI_LITE_WSTRB(S_AXI_LITE_WSTRB),
        .S_AXI_LITE_WVALID(S_AXI_LITE_WVALID),
        .axis_aresetn(axis_aresetn),
        .axis_clk(axis_clk),
        .debug_data(debug_data),
        .debug_engine_match(debug_engine_match),
        .debug_search_ready(debug_search_ready),
        .debug_start_search(debug_start_search),
        .debug_state(debug_state),
        .debug_tdata(debug_tdata),
        .debug_tlast(debug_tlast),
        .debug_tready(debug_tready),
        .debug_tvalid(debug_tvalid),
        .engine_aresetn(engine_aresetn),
        .engine_clock(engine_clock),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module main_design_inspection_unit_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_clk;
  wire src_ff;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(src_ff),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_ff),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module main_design_inspection_unit_0_0_xpm_cdc_single__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_clk;
  wire src_ff;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(src_ff),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_ff),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module main_design_inspection_unit_0_0_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_clk;
  wire src_ff;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(src_ff),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_ff),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module main_design_inspection_unit_0_0_xpm_cdc_single__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_clk;
  wire src_ff;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(src_ff),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_ff),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module main_design_inspection_unit_0_0_xpm_cdc_single__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_clk;
  wire src_ff;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(src_ff),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_ff),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) (* P_MEMORY_OPT = "yes" *) 
(* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) (* P_MIN_WIDTH_DATA_A = "8" *) 
(* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) 
(* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) 
(* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) 
(* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
(* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
(* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) (* P_WIDTH_ADDR_WRITE_A = "8" *) 
(* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) (* P_WIDTH_COL_WRITE_B = "8" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) 
(* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__16
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__17
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__18
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__19
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__20
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__21
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__22
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__23
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__24
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__25
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__26
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__27
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__28
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__29
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__30
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_b.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO({\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [15:8],doutb}),
        .DOPADOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "16384" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "2048" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "8" *) 
(* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "8" *) (* P_MIN_WIDTH_DATA_ECC = "8" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "4" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "4" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "2" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "2" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "9" *) (* P_WIDTH_ADDR_READ_B = "11" *) 
(* P_WIDTH_ADDR_WRITE_A = "9" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) (* P_WIDTH_COL_WRITE_A = "8" *) 
(* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "8" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1_n_0 ;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [15:8]\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_wide.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_aspect_ratio = "4" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_wide.mem_reg_bram_0 
       (.ADDRARDADDR({addrb,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DIADI(dina[15:0]),
        .DIBDI(dina[31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOADO_UNCONNECTED [15:8],doutb}),
        .DOBDO(\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rstb),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* CLOCKING_MODE = "independent_clock" *) (* ECC_MODE = "no_ecc" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "16384" *) (* MESSAGE_CONTROL = "0" *) 
(* P_CLOCKING_MODE = "1" *) (* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_B = "2" *) 
(* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_MODE_B = "no_change" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_sdpram
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [8:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [10:0]addrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [31:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "16384" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "4" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "4" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "2" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "2" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "9" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "9" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) 
(* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) 
(* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) (* READ_DATA_WIDTH_A = "8" *) 
(* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "8" *) 
(* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) (* WRITE_MODE_B = "read_first" *) 
(* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__16
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__16 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__17
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__17 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__18
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__18 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__19
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__19 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__20
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__20 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__21
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__21 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__22
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__22 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__23
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__23 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__24
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__24 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__25
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__25 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__26
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__26 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__27
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__27 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__28
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__28 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__29
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__29 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "2048" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "1" *) (* P_WRITE_MODE_B = "1" *) 
(* READ_DATA_WIDTH_A = "8" *) (* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) 
(* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) (* WRITE_MODE_A = "read_first" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module main_design_inspection_unit_0_0_xpm_memory_tdpram__30
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  main_design_inspection_unit_0_0_xpm_memory_base__30 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
