# This script segment is generated automatically by AutoPilot

set id 1
set name myproject_mux_94_bkb
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 18
set din0_signed 0
set din1_width 18
set din1_signed 0
set din2_width 18
set din2_signed 0
set din3_width 18
set din3_signed 0
set din4_width 18
set din4_signed 0
set din5_width 18
set din5_signed 0
set din6_width 18
set din6_signed 0
set din7_width 18
set din7_signed 0
set din8_width 18
set din8_signed 0
set din9_width 4
set din9_signed 0
set dout_width 18
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


set id 12
set name myproject_mux_154cud
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 32
set din0_signed 0
set din1_width 32
set din1_signed 0
set din2_width 32
set din2_signed 0
set din3_width 32
set din3_signed 1
set din4_width 32
set din4_signed 1
set din5_width 32
set din5_signed 1
set din6_width 32
set din6_signed 1
set din7_width 32
set din7_signed 1
set din8_width 32
set din8_signed 1
set din9_width 32
set din9_signed 1
set din10_width 32
set din10_signed 1
set din11_width 32
set din11_signed 1
set din12_width 32
set din12_signed 1
set din13_width 32
set din13_signed 1
set din14_width 32
set din14_signed 1
set din15_width 4
set din15_signed 0
set dout_width 32
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


set id 25
set name myproject_mux_154dEe
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 1
set din0_signed 0
set din1_width 1
set din1_signed 0
set din2_width 1
set din2_signed 0
set din3_width 1
set din3_signed 0
set din4_width 1
set din4_signed 0
set din5_width 1
set din5_signed 0
set din6_width 1
set din6_signed 0
set din7_width 1
set din7_signed 0
set din8_width 1
set din8_signed 0
set din9_width 1
set din9_signed 0
set din10_width 1
set din10_signed 0
set din11_width 1
set din11_signed 1
set din12_width 1
set din12_signed 1
set din13_width 1
set din13_signed 1
set din14_width 1
set din14_signed 1
set din15_width 4
set din15_signed 0
set dout_width 1
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


set id 26
set name myproject_mux_154dEe
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 1
set din0_signed 0
set din1_width 1
set din1_signed 0
set din2_width 1
set din2_signed 0
set din3_width 1
set din3_signed 0
set din4_width 1
set din4_signed 0
set din5_width 1
set din5_signed 0
set din6_width 1
set din6_signed 0
set din7_width 1
set din7_signed 0
set din8_width 1
set din8_signed 0
set din9_width 1
set din9_signed 0
set din10_width 1
set din10_signed 0
set din11_width 1
set din11_signed 1
set din12_width 1
set din12_signed 1
set din13_width 1
set din13_signed 1
set din14_width 1
set din14_signed 1
set din15_width 4
set din15_signed 0
set dout_width 1
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


set id 51
set name myproject_mux_83_eOg
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 18
set din0_signed 1
set din1_width 18
set din1_signed 1
set din2_width 18
set din2_signed 1
set din3_width 18
set din3_signed 1
set din4_width 18
set din4_signed 1
set din5_width 18
set din5_signed 1
set din6_width 18
set din6_signed 1
set din7_width 18
set din7_signed 1
set din8_width 3
set din8_signed 0
set dout_width 18
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_feature_read { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_feature_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_feature_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_feature_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_threshold_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_threshold_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_threshold_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_threshold_V_read { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_value_V_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_value_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_value_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_value_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_value_V_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_value_V_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_0_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_children_left_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_children_left_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_children_left_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_parent_read { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_parent_read { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_parent_read { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_parent_read { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_parent_read { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_parent_read { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_parent_read { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_parent_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_parent_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_parent_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_parent_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_parent_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_parent_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_parent_read \
    op interface \
    ports { Tree_3_ap_fixed_18_8_5_3_0_9_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_parent_read { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name x_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_0_V_read \
    op interface \
    ports { x_0_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name x_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1_V_read \
    op interface \
    ports { x_1_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name x_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_V_read \
    op interface \
    ports { x_2_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name x_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3_V_read \
    op interface \
    ports { x_3_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name x_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_4_V_read \
    op interface \
    ports { x_4_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name x_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_5_V_read \
    op interface \
    ports { x_5_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name x_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6_V_read \
    op interface \
    ports { x_6_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name x_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_7_V_read \
    op interface \
    ports { x_7_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name x_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_8_V_read \
    op interface \
    ports { x_8_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 18 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


