[1] K. Gu ̈nther, “Prevention of deadlocks in packet-switched data transport systems,” Communications, IEEE Transactions on, vol. 29, no. 4, pp. 512 – 524, apr 1981.
[2] L. Valiant, “A scheme for fast parallel communication,” SIAM journal on computing, vol. 11, p. 350, 1982.
[3] G. Faanes, A. Bataineh, D. Roweth, T. Court, E. Froese, B. Alverson, T. Johnson, J. Kopnick, M. Higgins, and J. Reinhard, “Cray Cascade: a scalable HPC system based on a Dragonfly network,” in Intl Conf High Performance Computing, Networking, Storage and Analysis, 2012.
[4] Y. Tamir and G. L. Frazier, “Dynamically-allocated multi-queue buffers for VLSI communication switches,” IEEE Trans. Comput., vol. 41, no. 6, pp. 725–737, Jun. 1992.
[5] J. Kim, W. J. Dally, and D. Abts, “Flattened butterfly: a cost-efficient topology for high-radix networks,” in International Symposium on Computer Architecture. ACM, 2007, pp. 126–137.
[6] J. H. Ahn, N. Binkert, A. Davis, M. McLaren, and R. S. Schreiber, “HyperX: Topology, routing, and packaging of efficient large-scale networks,” in Intl. Conf. on High Performance Computing Networking, Storage and Analysis. ACM, 2009, pp. 41:1–41:11.
[7] J. Kim, W. Dally, S. Scott, and D. Abts, “Technology-driven, highly- scalable dragonfly topology,” in International Symposium on Computer Architecture. IEEE Computer Society, 2008, pp. 77–88.
[8] C. Camarero, C. Mart ́ınez, E. Vallejo, and R. Beivide, “Projective networks: Topologies for large parallel computer systems,” IEEE Trans- actions on Parallel and Distributed Systems (To appear), 2017.
[9] M. Besta and T. Hoefler, “Slim Fly: A cost effective low-diameter net- work topology,” in Int. Conf. High Performance Computing, Networking, Storage and Analysis. Piscataway, NJ, USA: IEEE Press, 2014, pp. 348–359.
[10] M. Valerio, L. E. Moser, and P. M. Melliar-Smith, “Using fat-trees to maximize the number of processors in a massively parallel computer,” in Intl Conf on Parallel and Distributed Systems, 1993, pp. 128–134.
[11] G. Kathareios, C. Minkenberg, B. Prisacari, G. Rodriguez, and T. Hoe- fler, “Cost-effective diameter-two topologies: Analysis and evaluation,” in Intl Conf High Performance Computing, Networking, Storage and Analysis, New York, NY, USA, 2015, pp. 36:1–36:11.
[12] A. Singh, “Load-balanced routing in interconnection networks,” Ph.D. dissertation, 2005.
[13] N. Jiang, J. Kim, and W. J. Dally, “Indirect adaptive routing on large scale interconnection networks,” in International Symposium on Computer Architecture, 2009.
[14] W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2003.
[15] B. Prisacari, G. Rodriguez, M. Garcia, E. Vallejo, R. Beivide, and C. Minkenberg, “Performance implications of remote-only load balanc- ing under adversarial traffic in dragonflies,” in Workshop on Interconnec- tion Network Architecture: On-Chip, Multi-Chip (INA-OCMC), 2014.
[16] J. Won, G. Kim, J. Kim, T. Jiang, M. Parker, and S. Scott, “Overcoming far-end congestion in large-scale networks,” in Intl Symposium on High Performance Computer Architecture (HPCA), Feb 2015, pp. 415–427.
[17] M. Garc ́ıa, E. Vallejo, R. Beivide, M. Odriozola, C. Camarero, M. Valero, G. Rodr ́ıguez, J. Labarta, and C. Minkenberg, “On-the- fly adaptive routing in high-radix hierarchical networks,” in The 41st International Conference on Parallel Processing (ICPP), 09 2012.
[18] S. Scott, D. Abts, J. Kim, and W. J. Dally, “The BlackWidow high- radix Clos network,” in Intl Symposium on Computer Architecture. Washington, DC, USA: IEEE Computer Society, 2006, pp. 16–28.
[19] N. Chrysos, C. Minkenberg, M. Rudquist, C. Basso, and B. Vanderpool, “SCOC: High-radix switches made of bufferless clos networks,” in Intl Symp. on High Performance Computer Architecture, 2015, pp. 402–414.
[20] X.-K. Liao, Z.-B. Pang, K.-F. Wang, Y.-T. Lu, M. Xie, J. Xia, D.-Z. Dong, and G. Suo, “High performance interconnect network for tianhe system,” Journal of Computer Science and Technology, vol. 30, no. 2, pp. 259–272, 2015.
[21] J. Duato, “A necessary and sufficient condition for deadlock-free routing in cut-through and store-and-forward networks,” IEEE Transactions on Parallel and Distributed Systems, vol. 7, no. 8, pp. 841–854, Aug 1996.
[22] Y. Ho Song and T. M. Pinkston, “A progressive approach to handling message-dependent deadlock in parallel computer systems,” IEEE Trans. Parallel Distrib. Syst., vol. 14, no. 3, pp. 259–275, Mar. 2003.
[23] M. Garc ́ıa, P. Fuentes, M. Odriozola, E. Vallejo, and R. Beivide. (2014) FOGSim Interconnection Network Simulator. University of Cantabria. [Online]. Available: http://fuentesp.github.io/fogsim/
[24] A. Adas, “Traffic models in broadband networks,” IEEE Communica- tions Magazine, vol. 35, no. 7, pp. 82–89, Jul 1997.
[25] T. Benson, A. Anand, A. Akella, and M. Zhang, “Understanding data center traffic characteristics,” SIGCOMM Comput. Commun. Rev., vol. 40, no. 1, pp. 92–99, Jan. 2010.
[26] Texas Instruments, FIFO Architecture, Functions, and Applications, 1999.
[27] Y. Choi and T. M. Pinkston, “Evaluation of queue designs for true fully adaptive routers,” J. Parallel Distrib. Comput., vol. 64, no. 5, pp. 606– 616, May 2004.
[28] G. L. Frazier and Y. Tamir, “The design and implementation of a multiqueue buffer for vlsi communication switches,” in Intl Conference on Computer Design, Oct 1989, pp. 466–471.
[29] I. S. Gopal, “Interconnection networks for high-performance parallel computers,” I. D. Scherson and A. S. Youssef, Eds. Los Alamitos, CA, USA: IEEE Computer Society Press, 1994, ch. Prevention of Store-and- forward Deadlock in Computer Networks, pp. 338–344.
[30] B. Arimilli, R. Arimilli, V. Chung, S. Clark, W. Denzel, B. Drerup, T. Hoefler, J. Joyner, J. Lewis, J. Li et al., “The PERCS high- performance interconnect,” in 18th Symposium on High Performance Interconnects. IEEE, 2010, pp. 75–82.
[31] T. Schneider, O. Bibartiu, and T. Hoefler, “Ensuring deadlock-freedom in low-diameter InfiniBand networks,” in IEEE Hot Interconnects, 2016.
[32] M. Garc ́ıa, E. Vallejo, R. Beivide, M. Odriozola, and M. Valero, “Efficient routing mechanisms for dragonfly networks,” in The 42nd
International Conference on Parallel Processing (ICPP), 10 2013.
[33] T. Skeie, O. Lysne, and I. Theiss, “Layered shortest path (LASH) routing in irregular system area networks,” in Intl Parallel and Distributed
Processing Symposium, Washington, DC, USA, 2002, pp. 194–.
[34] T. Hoefler, T. Schneider, and A. Lumsdaine, “Optimized routing for large-scale InfiniBand networks,” in 2009 17th IEEE Symposium on
High Performance Interconnects, Aug 2009, pp. 103–111.
[35] J. Domke, T. Hoefler, and W. E. Nagel, “Deadlock-free oblivious routing for arbitrary topologies,” in Parallel Distributed Processing Symposium
(IPDPS), 2011 IEEE International, May 2011, pp. 616–627.
[36] J. Domke, T. Hoefler, and S. Matsuoka, “Routing on the Dependency Graph: A New Approach to Deadlock-Free High-Performance Routing,” in Symposium on High-Performance Parallel and Distributed Computing
(HPDC’16), Jun. 2016.
[37] R. Wang, L. Chen, and T. M. Pinkston, “Bubble coloring: Avoiding
routing- and protocol-induced deadlocks with minimal virtual channel requirement,” in International Conference on Supercomputing, 2013, pp. 193–202.
[38] P. Ye ́benes, J. Escudero-Sahuquillo, P. J. Garc ́ıa, and F. J. Quiles, “Straightforward solutions to reduce HoL blocking in different Drag- onfly fully-connected interconnection patterns,” The Journal of Super- computing, pp. 1–23, 2016.
[39] J. Park, B. O’Krafka, S. Vassiliadis, and J. Delgado-Frias, “Design and evaluation of a DAMQ multiprocessor network with self-compacting buffers,” in Supercomputing ’94., Proceedings, Nov 1994, pp. 713–722.
[40] N. Ni, M. Pirvu, and L. Bhuyan, “Circular buffered switch design with wormhole routing and virtual channels,” in Intl Conf on Computer Design, Oct 1998, pp. 466–473.
[41] C. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. Yousif, and C. Das, “ViChaR: A dynamic virtual channel regulator for network-on- chip routers,” in Intl Symp. on Microarchitecture, 2006, pp. 333–346.
[42] J. Liu and J. G. Delgado-Frias, “A shared self-compacting buffer for network-on-chip systems,” in 2006 49th IEEE International Midwest Symposium on Circuits and Systems, vol. 2, Aug 2006, pp. 26–30.
[43] H. Zhang, K. Wang, J. Zhang, N. Wu, and Y. Dai, “A fast and fair shared buffer for high-radix router,” Journal of Circuits, Systems and Computers, vol. 23, no. 01, p. 1450012, 2014.
[44] D. U. Becker, “Adaptive backpressure: Efficient buffer management for on-chip networks,” in Intl Conf. on Computer Design. Washington, DC, USA: IEEE Computer Society, 2012, pp. 419–426.
[45] H. Zhang, K. Wang, Z. Pang, L. Xiao, Q. Dou, and Y. Yuan, “An area-efficient DAMQ buffer with congestion control support,” Journal of Circuits, Systems and Computers, vol. 25, no. 10, p. 1650125, 2016.
