# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab4_1.srcs/sources_1/new/Register_behavior.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sources_1/new/mux_8bit_2to1_behavior.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sources_1/new/Adder_dataflow.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sources_1/new/Data_path_with_mux_adder_register.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sources_1/new/Datapath_with_mux_adder_register_memory.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sources_1/new/memory.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sim_1/new/memory_tb.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sim_1/new/Data_path_with_mux_adder_register_tb.v"
verilog xil_defaultlib  "../../../lab4_1.srcs/sim_1/new/Datapath_with_mux_adder_register_memory_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
