Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 04 02:02:26 2017
| Host         : acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: ts/ex/cc1rr/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.188        0.000                      0                  869        0.108        0.000                      0                  869        4.500        0.000                       0                   492  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.188        0.000                      0                  869        0.108        0.000                      0                  869        4.500        0.000                       0                   492  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.878ns (24.143%)  route 5.901ns (75.857%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.045     7.566    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.690 r  ts/taskthreeb/dmg/U0/g39_b11/O
                         net (fo=1, routed)           0.000     7.690    ts/taskthreeb/dmg/U0/g39_b11_n_0
    SLICE_X36Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     7.907 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_34/O
                         net (fo=1, routed)           0.950     8.857    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_34_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.299     9.156 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     9.156    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_14_n_0
    SLICE_X37Y79         MUXF7 (Prop_muxf7_I0_O)      0.238     9.394 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.394    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_6_n_0
    SLICE_X37Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     9.498 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.658    11.156    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.316    11.472 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           1.247    12.719    ts/taskthreeb/mpthreeOut[11]
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.843 r  ts/taskthreeb/speaker_inter[11]_i_2/O
                         net (fo=1, routed)           0.000    12.843    ts/taskthreeb_n_11
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.031    15.032    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 1.939ns (25.281%)  route 5.731ns (74.719%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.677     8.198    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X55Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.322 r  ts/taskthreeb/dmg/U0/g77_b5/O
                         net (fo=1, routed)           0.000     8.322    ts/taskthreeb/dmg/U0/g77_b5_n_0
    SLICE_X55Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     8.567 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_42/O
                         net (fo=1, routed)           0.833     9.400    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_42_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I1_O)        0.298     9.698 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     9.698    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_20_n_0
    SLICE_X56Y61         MUXF7 (Prop_muxf7_I1_O)      0.247     9.945 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.945    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_8_n_0
    SLICE_X56Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    10.043 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.989    11.032    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.319    11.351 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0/O
                         net (fo=1, routed)           1.232    12.583    ts/taskthreeb/mpthreeOut[5]
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    12.735 r  ts/taskthreeb/speaker_inter[5]_i_1/O
                         net (fo=1, routed)           0.000    12.735    ts/taskthreeb_n_5
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[5]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.075    15.076    ts/speaker_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 1.885ns (25.170%)  route 5.604ns (74.830%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.891     8.412    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.536 r  ts/taskthreeb/dmg/U0/g47_b1/O
                         net (fo=1, routed)           0.000     8.536    ts/taskthreeb/dmg/U0/g47_b1_n_0
    SLICE_X51Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     8.753 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_61/O
                         net (fo=1, routed)           0.966     9.719    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_61_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.299    10.018 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    10.018    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_34_n_0
    SLICE_X49Y66         MUXF7 (Prop_muxf7_I1_O)      0.245    10.263 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.263    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_11_n_0
    SLICE_X49Y66         MUXF8 (Prop_muxf8_I0_O)      0.104    10.367 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.801    11.167    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I3_O)        0.316    11.483 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           0.946    12.430    ts/taskthreeb/mpthreeOut[1]
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    12.554 r  ts/taskthreeb/speaker_inter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.554    ts/taskthreeb_n_1
    SLICE_X42Y59         FDRE                                         r  ts/speaker_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  ts/speaker_inter_reg[1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.077    15.076    ts/speaker_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 2.226ns (29.618%)  route 5.290ns (70.382%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.285     7.806    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  ts/taskthreeb/dmg/U0/g108_b2/O
                         net (fo=1, routed)           0.000     7.930    ts/taskthreeb/dmg/U0/g108_b2_n_0
    SLICE_X33Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     8.168 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.687     8.855    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_66_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.298     9.153 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.153    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_22_n_0
    SLICE_X33Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     9.398 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_8/O
                         net (fo=1, routed)           1.093    10.491    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_8_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.298    10.789 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.789    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    11.034 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           1.224    12.258    ts/taskthreeb/mpthreeOut[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.322    12.580 r  ts/taskthreeb/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.580    ts/taskthreeb_n_2
    SLICE_X42Y59         FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.118    15.117    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 1.874ns (25.463%)  route 5.486ns (74.537%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.594     8.115    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.239 r  ts/taskthreeb/dmg/U0/g93_b0/O
                         net (fo=1, routed)           0.000     8.239    ts/taskthreeb/dmg/U0/g93_b0_n_0
    SLICE_X29Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     8.484 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_54/O
                         net (fo=1, routed)           0.808     9.292    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_54_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I1_O)        0.298     9.590 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.590    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_32_n_0
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     9.807 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.807    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_10_n_0
    SLICE_X31Y78         MUXF8 (Prop_muxf8_I1_O)      0.094     9.901 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.062    10.963    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_2_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.316    11.279 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           1.021    12.301    ts/taskthreeb/mpthreeOut[0]
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.425 r  ts/taskthreeb/speaker_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.425    ts/taskthreeb_n_0
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.029    15.030    ts/speaker_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.496ns (20.346%)  route 5.857ns (79.654%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.677     8.198    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.322 r  ts/taskthreeb/dmg/U0/g95_b7/O
                         net (fo=1, routed)           0.725     9.047    ts/taskthreeb/dmg/U0/g95_b7_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.171 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.171    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_16_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     9.388 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.575     9.963    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_6_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I0_O)        0.299    10.262 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.781    11.044    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_2_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.168 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           1.098    12.266    ts/taskthreeb/mpthreeOut[7]
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    12.418 r  ts/taskthreeb/speaker_inter[7]_i_1/O
                         net (fo=1, routed)           0.000    12.418    ts/taskthreeb_n_7
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[7]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.075    15.076    ts/speaker_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 1.904ns (26.016%)  route 5.415ns (73.984%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.611     8.132    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  ts/taskthreeb/dmg/U0/g46_b6/O
                         net (fo=1, routed)           0.000     8.256    ts/taskthreeb/dmg/U0/g46_b6_n_0
    SLICE_X54Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_55/O
                         net (fo=1, routed)           0.873     9.370    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_55_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.298     9.668 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.668    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_22_n_0
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     9.913 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.913    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_10_n_0
    SLICE_X55Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    10.017 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.866    10.883    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.316    11.199 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           1.065    12.264    ts/taskthreeb/mpthreeOut[6]
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.120    12.384 r  ts/taskthreeb/speaker_inter[6]_i_1/O
                         net (fo=1, routed)           0.000    12.384    ts/taskthreeb_n_6
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[6]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.075    15.076    ts/speaker_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 1.912ns (26.307%)  route 5.356ns (73.693%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.224     7.745    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.869 r  ts/taskthreeb/dmg/U0/g79_b10/O
                         net (fo=1, routed)           0.000     7.869    ts/taskthreeb/dmg/U0/g79_b10_n_0
    SLICE_X37Y77         MUXF7 (Prop_muxf7_I1_O)      0.245     8.114 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_28/O
                         net (fo=1, routed)           0.802     8.915    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_28_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.298     9.213 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.213    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_11_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     9.458 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.458    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_4_n_0
    SLICE_X37Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     9.562 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.932    10.494    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_1_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.316    10.810 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           1.399    12.209    ts/taskthreeb/mpthreeOut[10]
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.333 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    12.333    ts/taskthreeb_n_10
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.031    15.032    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 1.837ns (25.404%)  route 5.394ns (74.596%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.702     8.223    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.347 r  ts/taskthreeb/dmg/U0/g52_b8/O
                         net (fo=1, routed)           0.000     8.347    ts/taskthreeb/dmg/U0/g52_b8_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.559 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.989     9.548    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_50_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.299     9.847 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     9.847    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_31_n_0
    SLICE_X29Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.059 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.059    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_11_n_0
    SLICE_X29Y79         MUXF8 (Prop_muxf8_I1_O)      0.094    10.153 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.691    10.844    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_3_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.316    11.160 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0/O
                         net (fo=1, routed)           1.012    12.172    ts/taskthreeb/mpthreeOut[8]
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.296 r  ts/taskthreeb/speaker_inter[8]_i_1/O
                         net (fo=1, routed)           0.000    12.296    ts/taskthreeb_n_8
    SLICE_X44Y60         FDRE                                         r  ts/speaker_inter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.436    14.777    ts/CLK_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  ts/speaker_inter_reg[8]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.032    15.032    ts/speaker_inter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 2.138ns (29.992%)  route 4.991ns (70.008%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.544     5.065    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        1.971     7.492    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.616 r  ts/taskthreeb/dmg/U0/g53_b3/O
                         net (fo=1, routed)           0.000     7.616    ts/taskthreeb/dmg/U0/g53_b3_n_0
    SLICE_X37Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     7.833 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.797     8.630    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_26_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I1_O)        0.299     8.929 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     8.929    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_11_n_0
    SLICE_X37Y66         MUXF7 (Prop_muxf7_I0_O)      0.238     9.167 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.278    10.445    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_3_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.298    10.743 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.743    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1_n_0
    SLICE_X38Y62         MUXF7 (Prop_muxf7_I0_O)      0.209    10.952 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           0.944    11.896    ts/taskthreeb/mpthreeOut[3]
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.297    12.193 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    12.193    ts/taskthreeb_n_3
    SLICE_X44Y60         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.436    14.777    ts/CLK_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031    15.031    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.950%)  route 0.138ns (27.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.567     1.450    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.138     1.752    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.908    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.961 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.961    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6_n_7
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.835     1.963    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ts/mpt/led_display_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/led_inter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.433%)  route 0.286ns (60.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    ts/mpt/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  ts/mpt/led_display_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ts/mpt/led_display_reg[12]/Q
                         net (fo=1, routed)           0.286     1.874    ts/mpt/led_twobout[12]
    SLICE_X41Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.919 r  ts/mpt/led_inter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.919    ts/mpt_n_32
    SLICE_X41Y50         FDRE                                         r  ts/led_inter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.832     1.959    ts/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  ts/led_inter_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092     1.807    ts/led_inter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.056%)  route 0.131ns (26.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.567     1.450    ts/mpt/ah2/cc2b100h/mtc/CLK_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.130     1.721    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[16]_i_1__4_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.936    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]_i_1__4_n_7
    SLICE_X49Y50         FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.834     1.962    ts/mpt/ah2/cc2b100h/mtc/CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.190%)  route 0.130ns (26.810%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.569     1.452    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.129     1.722    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.883    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.937 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.937    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]_i_1__8_n_7
    SLICE_X57Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.835     1.963    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/al2/cc2b100l/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.620%)  route 0.138ns (26.380%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.567     1.450    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.138     1.752    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.908    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.974 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.974    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6_n_5
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.835     1.963    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.652%)  route 0.131ns (26.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.567     1.450    ts/mpt/ah2/cc2b100h/mtc/CLK_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.130     1.721    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[19]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[16]_i_1__4_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.947    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[20]_i_1__4_n_5
    SLICE_X49Y50         FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.834     1.962    ts/mpt/ah2/cc2b100h/mtc/CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.366ns (73.785%)  route 0.130ns (26.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.569     1.452    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.129     1.722    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[27]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.882 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.883    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.948 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.948    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[28]_i_1__8_n_5
    SLICE_X57Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.835     1.963    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/al2/cc2b100l/mtc/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.409ns (74.729%)  route 0.138ns (25.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.567     1.450    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.138     1.752    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.908    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.997 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.997    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6_n_6
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.835     1.963    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/al2/cc2b100l/mtc/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.411ns (74.821%)  route 0.138ns (25.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.567     1.450    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.138     1.752    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.908    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.999 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.999    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6_n_4
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.835     1.963    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.912%)  route 0.138ns (25.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.567     1.450    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.138     1.752    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.908    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.948 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.948    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__6_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.001 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     2.001    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]_i_1__6_n_7
    SLICE_X54Y51         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.835     1.963    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   ts/an_inter_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   ts/an_inter_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y45   ts/an_inter_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   ts/an_inter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y74   ts/ex/third_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y74   ts/ex/third_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y74   ts/ex/third_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y74   ts/ex/third_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50   ts/led_inter_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   ts/an_inter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   ts/mpt/led_display_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   ts/mpt/led_display_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   ts/mpt/led_display_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   ts/mpt/led_display_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   ts/mpt/stats_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   ts/mpt/stats_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y41   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y41   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y41   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y74   ts/ex/third_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   ts/led_inter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   ts/mpt/led_display_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   ts/mpt/led_display_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   ts/mpt/led_display_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   ts/mpt/led_display_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   ts/led_inter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   ts/led_inter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   ts/led_inter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   ts/led_inter_reg[13]/C



