var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ocfastmode_2',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_3',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode_4',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode()'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate_5',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_6',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity_7',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['odisr_8',['ODISR',['../struct_h_r_t_i_m___common___type_def.html#a7cb85e2fd497a237e79c9186126aa724',1,'HRTIM_Common_TypeDef']]],
  ['odr_9',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odsr_10',['ODSR',['../struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c',1,'HRTIM_Common_TypeDef']]],
  ['oenr_11',['OENR',['../struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5',1,'HRTIM_Common_TypeDef']]],
  ['offstateidlemode_12',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_13',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_14',['OFR1',['../struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7',1,'ADC_TypeDef']]],
  ['ofr2_15',['OFR2',['../struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1',1,'ADC_TypeDef']]],
  ['ofr3_16',['OFR3',['../struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d',1,'ADC_TypeDef']]],
  ['ofr4_17',['OFR4',['../struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149',1,'ADC_TypeDef']]],
  ['onebitsampling_18',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['optiontype_19',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_20',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_21',['OPTR',['../struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_22',['OR',['../struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef::OR()'],['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef::OR()']]],
  ['oscillatortype_23',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_24',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['otyper_25',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['outxr_26',['OUTxR',['../struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b',1,'HRTIM_Timerx_TypeDef']]],
  ['overrundisable_27',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_28',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]]
];
