
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.003012    0.014677    0.007839    2.007839 ^ rst_n (in)
                                                         rst_n (net)
                      0.014679    0.000000    2.007839 ^ input10/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004065    0.042550    0.055346    2.063185 ^ input10/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net10 (net)
                      0.042550    0.000262    2.063446 ^ fanout31/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.028039    0.120064    0.131059    2.194505 ^ fanout31/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net31 (net)
                      0.120082    0.001230    2.195736 ^ fanout30/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.034686    0.147012    0.167034    2.362770 ^ fanout30/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net30 (net)
                      0.147065    0.002286    2.365056 ^ _314_/B (sky130_fd_sc_hd__and2b_2)
    10    0.045308    0.171290    0.208659    2.573715 ^ _314_/X (sky130_fd_sc_hd__and2b_2)
                                                         _157_ (net)
                      0.171634    0.006283    2.579998 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002603    0.037188    0.190650    2.770648 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                                         _072_ (net)
                      0.037188    0.000167    2.770815 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003653    0.042078    0.367339    3.138154 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net52 (net)
                      0.042078    0.000240    3.138393 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                              3.138393   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.018713    0.067460    0.046317   10.046317 ^ clk (in)
                                                         clk (net)
                      0.067482    0.000000   10.046317 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.082511    0.076219    0.128266   10.174583 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076608    0.004345   10.178928 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.034038    0.041196    0.105771   10.284698 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_3_6__leaf_clk (net)
                      0.041350    0.001845   10.286544 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   10.036544   clock uncertainty
                                  0.000000   10.036544   clock reconvergence pessimism
                                 -0.072701    9.963842   library setup time
                                              9.963842   data required time
---------------------------------------------------------------------------------------------
                                              9.963842   data required time
                                             -3.138393   data arrival time
---------------------------------------------------------------------------------------------
                                              6.825449   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_3_2__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_3__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_1__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_5__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_6__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 clkload3/Y
 clkload4/X
 clkload5/X
 clkload6/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 8 unclocked register/latch pins.
  _461_/GATE_N
  _462_/GATE_N
  _463_/GATE_N
  _464_/GATE_N
  _465_/GATE_N
  _466_/GATE_N
  _467_/GATE_N
  _468_/GATE_N
Warning: There are 8 unconstrained endpoints.
  _461_/D
  _462_/D
  _463_/D
  _464_/D
  _465_/D
  _466_/D
  _467_/D
  _468_/D
