

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_64_2_1_1_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:39:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.471 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP    |        ?|        ?|         ?|          -|          -|     4|        no|
        | + L_BFLYs_LOOP  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%br_ln149 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 13 'br' 'br_ln149' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.54>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f10 = phi i2 0, void, i2 %f, void"   --->   Operation 14 'phi' 'f10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 16 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.54ns)   --->   "%f = add i2 %f10, i2 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 17 'add' 'f' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln151 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 18 'br' 'br_ln151' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%k9 = phi i32 0, void %.split, i32 %k, void"   --->   Operation 19 'phi' 'k9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local2, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 23 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.01ns)   --->   "%k_5 = add i32 %k9, i32 4294967295" [../fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 24 'add' 'k_5' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 25 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.42>
ST_3 : Operation 26 [1/1] (1.93ns)   --->   "%fftOutData_local2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'fftOutData_local2_read' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i128 %fftOutData_local2_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i25 @_ssdm_op_PartSelect.i25.i128.i32.i32, i128 %fftOutData_local2_read, i32 32, i32 56" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i128.i32.i32, i128 %fftOutData_local2_read, i32 64, i32 88" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i128.i32.i32, i128 %fftOutData_local2_read, i32 96, i32 120" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %k9" [../fixed/vitis_fft/hls_ssr_fft.hpp:177]   --->   Operation 31 'trunc' 'trunc_ln177' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%index_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln177, i2 0"   --->   Operation 32 'bitconcatenate' 'index_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.78ns)   --->   "%index_cos_V = add i6 %index_V, i6 48"   --->   Operation 33 'add' 'index_cos_V' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 2"   --->   Operation 34 'bitselect' 'index_invert_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 3"   --->   Operation 35 'bitselect' 'output_negate_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %trunc_ln177, i4 4"   --->   Operation 36 'icmp' 'icmp_ln1049' <Predicate = (tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln1049_7 = icmp_eq  i4 %trunc_ln177, i4 12"   --->   Operation 37 'icmp' 'icmp_ln1049_7' <Predicate = (tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %k9"   --->   Operation 38 'trunc' 'trunc_ln674' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lut_index_imag_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln674, i2 0"   --->   Operation 39 'bitconcatenate' 'lut_index_imag_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.79ns)   --->   "%lut_index_imag_V_5 = sub i4 0, i4 %lut_index_imag_V"   --->   Operation 40 'sub' 'lut_index_imag_V_5' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.39ns)   --->   "%lut_index_imag_V_6 = select i1 %index_invert_control_imag, i4 %lut_index_imag_V_5, i4 %lut_index_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:163]   --->   Operation 41 'select' 'lut_index_imag_V_6' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %lut_index_imag_V_6"   --->   Operation 42 'zext' 'zext_ln573' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_2_addr = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_2, i64 0, i64 %zext_ln573"   --->   Operation 43 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_2_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr"   --->   Operation 44 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 4"   --->   Operation 45 'bitselect' 'index_invert_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5"   --->   Operation 46 'bitselect' 'output_negate_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln1049_8 = icmp_eq  i6 %index_cos_V, i6 16"   --->   Operation 47 'icmp' 'icmp_ln1049_8' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.72ns)   --->   "%icmp_ln1049_9 = icmp_eq  i4 %trunc_ln177, i4 0"   --->   Operation 48 'icmp' 'icmp_ln1049_9' <Predicate = (tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i6 %index_cos_V"   --->   Operation 49 'trunc' 'lut_index_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%lut_index_real_V_5 = sub i4 0, i4 %lut_index_real_V"   --->   Operation 50 'sub' 'lut_index_real_V_5' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.39ns)   --->   "%lut_index_real_V_6 = select i1 %index_invert_control_real_V, i4 %lut_index_real_V_5, i4 %lut_index_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:181]   --->   Operation 51 'select' 'lut_index_real_V_6' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i4 %lut_index_real_V_6"   --->   Operation 52 'zext' 'zext_ln573_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_2_addr_1 = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_2, i64 0, i64 %zext_ln573_3"   --->   Operation 53 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_2_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr_1"   --->   Operation 54 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k9, void, i32 %k_5, void"   --->   Operation 56 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.01ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 57 'add' 'k' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %k, i32 3, i32 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 58 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.01ns)   --->   "%icmp_ln151 = icmp_slt  i29 %tmp_38, i29 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 59 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 60 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 61 [1/1] (0.94ns)   --->   "%complexExpMulOut_M_real_V_0 = add i25 %X_of_ns_M_real_V_1, i25 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 61 'add' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.94ns)   --->   "%bflyOutData_M_imag_V_0 = add i25 %X_of_ns_M_imag_V_1, i25 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 62 'add' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i25.i13, i25 %X_of_ns_M_real_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.02ns)   --->   "%r_V = sub i38 0, i38 %shl_ln" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 64 'sub' 'r_V' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%real1_V_12 = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %r_V, i32 13, i32 37" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 65 'partselect' 'real1_V_12' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i25.i13, i25 %X_of_ns_M_imag_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 66 'bitconcatenate' 'shl_ln1171_3' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.02ns)   --->   "%r_V_13 = sub i38 0, i38 %shl_ln1171_3" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 67 'sub' 'r_V_13' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%imag2_V_15 = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %r_V_13, i32 13, i32 37" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 68 'partselect' 'imag2_V_15' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.94ns)   --->   "%r_V_14 = add i25 %real1_V_12, i25 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 69 'add' 'r_V_14' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.94ns)   --->   "%r_V_15 = add i25 %imag2_V_15, i25 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 70 'add' 'r_V_15' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_7" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:161]   --->   Operation 71 'or' 'output_saturation_control_imag' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr"   --->   Operation 72 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_4 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i14 8192, i14 %lut_out_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:167]   --->   Operation 73 'select' 'temp_out_sin_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i14 %temp_out_sin_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:166]   --->   Operation 74 'sext' 'sext_ln166' <Predicate = (tmp & output_negate_control_imag)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.83ns)   --->   "%p_Val2_12 = sub i14 0, i14 %temp_out_sin_V"   --->   Operation 75 'sub' 'p_Val2_12' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln755 = zext i14 %p_Val2_12"   --->   Operation 76 'zext' 'zext_ln755' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.23ns)   --->   "%temp_out_sin_V_6 = select i1 %output_negate_control_imag, i15 %sext_ln166, i15 %zext_ln755" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:172]   --->   Operation 77 'select' 'temp_out_sin_V_6' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_8, i1 %icmp_ln1049_9" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:179]   --->   Operation 78 'or' 'output_saturation_control_real_V' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr_1"   --->   Operation 79 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_4 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i14 8192, i14 %lut_out_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:184]   --->   Operation 80 'select' 'temp_out_cos_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i14 %temp_out_cos_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:183]   --->   Operation 81 'sext' 'sext_ln183' <Predicate = (tmp & !output_negate_control_real_V)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.83ns)   --->   "%p_Val2_14 = sub i14 0, i14 %temp_out_cos_V"   --->   Operation 82 'sub' 'p_Val2_14' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln755_3 = zext i14 %p_Val2_14"   --->   Operation 83 'zext' 'zext_ln755_3' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.23ns)   --->   "%p_Val2_s = select i1 %output_negate_control_real_V, i15 %zext_ln755_3, i15 %sext_ln183" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:188]   --->   Operation 84 'select' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i25 %r_V_14"   --->   Operation 85 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i15 %p_Val2_s"   --->   Operation 86 'sext' 'sext_ln1171_7' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 87 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 87 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i25 %r_V_15"   --->   Operation 88 'sext' 'sext_ln1171_8' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i15 %temp_out_sin_V_6"   --->   Operation 89 'sext' 'sext_ln1171_9' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 90 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 90 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 91 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 92 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 93 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 93 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 94 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 95 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 96 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 97 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 97 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 98 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 99 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 100 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.88>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i25 %complexExpMulOut_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 101 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 102 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 102 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%real1_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168, i32 13, i32 38"   --->   Operation 103 'partselect' 'real1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 104 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%real2_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168_7, i32 13, i32 38"   --->   Operation 105 'partselect' 'real2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.95ns)   --->   "%real_out_V = sub i26 %real1_V, i26 %real2_V"   --->   Operation 106 'sub' 'real_out_V' <Predicate = (tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 107 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%imag1_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168_8, i32 13, i32 38"   --->   Operation 108 'partselect' 'imag1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 109 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%imag2_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168_9, i32 13, i32 38"   --->   Operation 110 'partselect' 'imag2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.95ns)   --->   "%imag_out_V = add i26 %imag2_V, i26 %imag1_V"   --->   Operation 111 'add' 'imag_out_V' <Predicate = (tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i25 %bflyOutData_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i26 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i122 @_ssdm_op_BitConcatenate.i122.i26.i6.i26.i32.i6.i26, i26 %imag_out_V, i6 0, i26 %real_out_V, i32 %zext_ln174, i6 0, i26 %sext_ln712" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'bitconcatenate' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i122 %tmp_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'zext' 'zext_ln174_3' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>

State 8 <SV = 3> <Delay = 0.44>
ST_8 : Operation 117 [1/1] (0.44ns)   --->   "%icmp_ln149 = icmp_eq  i2 %f10, i2 3" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 117 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %.split, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 118 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln189 = ret" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 119 'ret' 'ret_ln189' <Predicate = (icmp_ln149)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                           (specmemcore      ) [ 000000000]
specmemcore_ln0                           (specmemcore      ) [ 000000000]
specinterface_ln0                         (specinterface    ) [ 000000000]
specinterface_ln0                         (specinterface    ) [ 000000000]
br_ln149                                  (br               ) [ 011111111]
f10                                       (phi              ) [ 001111111]
empty                                     (speclooptripcount) [ 000000000]
specloopname_ln149                        (specloopname     ) [ 000000000]
f                                         (add              ) [ 011111111]
br_ln151                                  (br               ) [ 001111111]
k9                                        (phi              ) [ 000111110]
specpipeline_ln136                        (specpipeline     ) [ 000000000]
specloopname_ln136                        (specloopname     ) [ 000000000]
tmp                                       (nbreadreq        ) [ 001111111]
br_ln153                                  (br               ) [ 000000000]
k_5                                       (add              ) [ 000000000]
br_ln155                                  (br               ) [ 000000000]
fftOutData_local2_read                    (read             ) [ 000000000]
X_of_ns_M_real_V_0                        (trunc            ) [ 000110000]
X_of_ns_M_imag_V_0                        (partselect       ) [ 000110000]
X_of_ns_M_real_V_1                        (partselect       ) [ 000110000]
X_of_ns_M_imag_V_1                        (partselect       ) [ 000110000]
trunc_ln177                               (trunc            ) [ 000000000]
index_V                                   (bitconcatenate   ) [ 000000000]
index_cos_V                               (add              ) [ 000000000]
index_invert_control_imag                 (bitselect        ) [ 000000000]
output_negate_control_imag                (bitselect        ) [ 000110000]
icmp_ln1049                               (icmp             ) [ 000110000]
icmp_ln1049_7                             (icmp             ) [ 000110000]
trunc_ln674                               (trunc            ) [ 000000000]
lut_index_imag_V                          (bitconcatenate   ) [ 000000000]
lut_index_imag_V_5                        (sub              ) [ 000000000]
lut_index_imag_V_6                        (select           ) [ 000000000]
zext_ln573                                (zext             ) [ 000000000]
twiddleObj_twiddleTable_M_imag_V_2_addr   (getelementptr    ) [ 000110000]
index_invert_control_real_V               (bitselect        ) [ 000000000]
output_negate_control_real_V              (bitselect        ) [ 000110000]
icmp_ln1049_8                             (icmp             ) [ 000110000]
icmp_ln1049_9                             (icmp             ) [ 000110000]
lut_index_real_V                          (trunc            ) [ 000000000]
lut_index_real_V_5                        (sub              ) [ 000000000]
lut_index_real_V_6                        (select           ) [ 000000000]
zext_ln573_3                              (zext             ) [ 000000000]
twiddleObj_twiddleTable_M_imag_V_2_addr_1 (getelementptr    ) [ 000110000]
br_ln0                                    (br               ) [ 000000000]
k_1                                       (phi              ) [ 000000000]
k                                         (add              ) [ 001111111]
tmp_38                                    (partselect       ) [ 000000000]
icmp_ln151                                (icmp             ) [ 001111111]
br_ln151                                  (br               ) [ 001111111]
complexExpMulOut_M_real_V_0               (add              ) [ 000101110]
bflyOutData_M_imag_V_0                    (add              ) [ 000101110]
shl_ln                                    (bitconcatenate   ) [ 000000000]
r_V                                       (sub              ) [ 000000000]
real1_V_12                                (partselect       ) [ 000000000]
shl_ln1171_3                              (bitconcatenate   ) [ 000000000]
r_V_13                                    (sub              ) [ 000000000]
imag2_V_15                                (partselect       ) [ 000000000]
r_V_14                                    (add              ) [ 000000000]
r_V_15                                    (add              ) [ 000000000]
output_saturation_control_imag            (or               ) [ 000000000]
lut_out_imag_V                            (load             ) [ 000000000]
temp_out_sin_V                            (select           ) [ 000000000]
sext_ln166                                (sext             ) [ 000000000]
p_Val2_12                                 (sub              ) [ 000000000]
zext_ln755                                (zext             ) [ 000000000]
temp_out_sin_V_6                          (select           ) [ 000000000]
output_saturation_control_real_V          (or               ) [ 000000000]
lut_out_real_V                            (load             ) [ 000000000]
temp_out_cos_V                            (select           ) [ 000000000]
sext_ln183                                (sext             ) [ 000000000]
p_Val2_14                                 (sub              ) [ 000000000]
zext_ln755_3                              (zext             ) [ 000000000]
p_Val2_s                                  (select           ) [ 000000000]
sext_ln1171                               (sext             ) [ 000101110]
sext_ln1171_7                             (sext             ) [ 000101110]
sext_ln1171_8                             (sext             ) [ 000101110]
sext_ln1171_9                             (sext             ) [ 000101110]
sext_ln712                                (sext             ) [ 000000000]
mul_ln1168                                (mul              ) [ 000000000]
real1_V                                   (partselect       ) [ 000000000]
mul_ln1168_7                              (mul              ) [ 000000000]
real2_V                                   (partselect       ) [ 000000000]
real_out_V                                (sub              ) [ 000000000]
mul_ln1168_8                              (mul              ) [ 000000000]
imag1_V                                   (partselect       ) [ 000000000]
mul_ln1168_9                              (mul              ) [ 000000000]
imag2_V                                   (partselect       ) [ 000000000]
imag_out_V                                (add              ) [ 000000000]
sext_ln174                                (sext             ) [ 000000000]
zext_ln174                                (zext             ) [ 000000000]
tmp_4                                     (bitconcatenate   ) [ 000000000]
zext_ln174_3                              (zext             ) [ 000000000]
write_ln174                               (write            ) [ 000000000]
icmp_ln149                                (icmp             ) [ 001111111]
br_ln149                                  (br               ) [ 011111111]
ret_ln189                                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="twiddleObj_twiddleTable_M_imag_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i122.i26.i6.i26.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_nbreadreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fftOutData_local2_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local2_read/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln174_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="0" index="2" bw="122" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="twiddleObj_twiddleTable_M_imag_V_2_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddleObj_twiddleTable_M_imag_V_2_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="156" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
<pin id="158" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_out_imag_V/3 lut_out_real_V/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="twiddleObj_twiddleTable_M_imag_V_2_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddleObj_twiddleTable_M_imag_V_2_addr_1/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="f10_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="1"/>
<pin id="170" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f10 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="f10_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f10/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="k9_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k9 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="k9_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k9/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="k_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="k_1_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="f_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="X_of_ns_M_real_V_0_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="0"/>
<pin id="216" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="X_of_ns_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="X_of_ns_M_imag_V_0_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="25" slack="0"/>
<pin id="220" dir="0" index="1" bw="128" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="7" slack="0"/>
<pin id="223" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="X_of_ns_M_real_V_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="25" slack="0"/>
<pin id="230" dir="0" index="1" bw="128" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="X_of_ns_M_imag_V_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="25" slack="0"/>
<pin id="240" dir="0" index="1" bw="128" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="8" slack="0"/>
<pin id="243" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln177_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="index_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index_V/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="index_cos_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="index_invert_control_imag_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="output_negate_control_imag_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_imag/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln1049_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln1049_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_7/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln674_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="lut_index_imag_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="2" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lut_index_imag_V/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lut_index_imag_V_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_5/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="lut_index_imag_V_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_6/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln573_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="index_invert_control_real_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="output_negate_control_real_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln1049_8_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_8/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln1049_9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_9/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="lut_index_real_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lut_index_real_V_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_5/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lut_index_real_V_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="0" index="2" bw="4" slack="0"/>
<pin id="367" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_6/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln573_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_3/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="k_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_38_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="29" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln151_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="29" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="complexExpMulOut_M_real_V_0_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="25" slack="1"/>
<pin id="400" dir="0" index="1" bw="25" slack="1"/>
<pin id="401" dir="1" index="2" bw="25" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="complexExpMulOut_M_real_V_0/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="bflyOutData_M_imag_V_0_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="25" slack="1"/>
<pin id="404" dir="0" index="1" bw="25" slack="1"/>
<pin id="405" dir="1" index="2" bw="25" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bflyOutData_M_imag_V_0/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shl_ln_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="38" slack="0"/>
<pin id="408" dir="0" index="1" bw="25" slack="1"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="r_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="38" slack="0"/>
<pin id="416" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="real1_V_12_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="25" slack="0"/>
<pin id="421" dir="0" index="1" bw="38" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real1_V_12/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="shl_ln1171_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="38" slack="0"/>
<pin id="431" dir="0" index="1" bw="25" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_3/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="r_V_13_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="38" slack="0"/>
<pin id="439" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="imag2_V_15_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="25" slack="0"/>
<pin id="444" dir="0" index="1" bw="38" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag2_V_15/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="r_V_14_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="25" slack="0"/>
<pin id="454" dir="0" index="1" bw="25" slack="1"/>
<pin id="455" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_14/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="r_V_15_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="25" slack="0"/>
<pin id="459" dir="0" index="1" bw="25" slack="1"/>
<pin id="460" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_15/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="output_saturation_control_imag_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="1"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="temp_out_sin_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="14" slack="0"/>
<pin id="469" dir="0" index="2" bw="14" slack="0"/>
<pin id="470" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln166_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="0"/>
<pin id="476" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Val2_12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="14" slack="0"/>
<pin id="481" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_12/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln755_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="0"/>
<pin id="486" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="temp_out_sin_V_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="14" slack="0"/>
<pin id="491" dir="0" index="2" bw="14" slack="0"/>
<pin id="492" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V_6/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="output_saturation_control_real_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="1" slack="1"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="temp_out_cos_V_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="14" slack="0"/>
<pin id="502" dir="0" index="2" bw="14" slack="0"/>
<pin id="503" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln183_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Val2_14_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="14" slack="0"/>
<pin id="514" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_14/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln755_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755_3/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Val2_s_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="14" slack="0"/>
<pin id="524" dir="0" index="2" bw="14" slack="0"/>
<pin id="525" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln1171_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="25" slack="0"/>
<pin id="530" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln1171_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_7/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln1171_8_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="25" slack="0"/>
<pin id="538" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_8/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln1171_9_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="15" slack="0"/>
<pin id="542" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_9/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln712_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="25" slack="3"/>
<pin id="546" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="real1_V_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="26" slack="0"/>
<pin id="549" dir="0" index="1" bw="39" slack="0"/>
<pin id="550" dir="0" index="2" bw="5" slack="0"/>
<pin id="551" dir="0" index="3" bw="7" slack="0"/>
<pin id="552" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real1_V/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="real2_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="26" slack="0"/>
<pin id="558" dir="0" index="1" bw="39" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="0" index="3" bw="7" slack="0"/>
<pin id="561" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real2_V/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="real_out_V_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="26" slack="0"/>
<pin id="567" dir="0" index="1" bw="26" slack="0"/>
<pin id="568" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="real_out_V/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="imag1_V_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="26" slack="0"/>
<pin id="573" dir="0" index="1" bw="39" slack="0"/>
<pin id="574" dir="0" index="2" bw="5" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag1_V/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="imag2_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="26" slack="0"/>
<pin id="582" dir="0" index="1" bw="39" slack="0"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="0" index="3" bw="7" slack="0"/>
<pin id="585" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag2_V/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="imag_out_V_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="26" slack="0"/>
<pin id="591" dir="0" index="1" bw="26" slack="0"/>
<pin id="592" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="imag_out_V/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln174_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="25" slack="3"/>
<pin id="597" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln174_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="25" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="122" slack="0"/>
<pin id="604" dir="0" index="1" bw="26" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="0" index="3" bw="26" slack="0"/>
<pin id="607" dir="0" index="4" bw="26" slack="0"/>
<pin id="608" dir="0" index="5" bw="1" slack="0"/>
<pin id="609" dir="0" index="6" bw="25" slack="0"/>
<pin id="610" dir="1" index="7" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln174_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="122" slack="0"/>
<pin id="620" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_3/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln149_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="2"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/8 "/>
</bind>
</comp>

<comp id="629" class="1007" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="25" slack="0"/>
<pin id="631" dir="0" index="1" bw="15" slack="0"/>
<pin id="632" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/4 "/>
</bind>
</comp>

<comp id="636" class="1007" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="25" slack="0"/>
<pin id="638" dir="0" index="1" bw="15" slack="0"/>
<pin id="639" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_7/4 "/>
</bind>
</comp>

<comp id="643" class="1007" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="25" slack="0"/>
<pin id="645" dir="0" index="1" bw="15" slack="0"/>
<pin id="646" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_8/4 "/>
</bind>
</comp>

<comp id="650" class="1007" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="25" slack="0"/>
<pin id="652" dir="0" index="1" bw="15" slack="0"/>
<pin id="653" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_9/4 "/>
</bind>
</comp>

<comp id="657" class="1005" name="f_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="666" class="1005" name="X_of_ns_M_real_V_0_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="25" slack="1"/>
<pin id="668" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_real_V_0 "/>
</bind>
</comp>

<comp id="672" class="1005" name="X_of_ns_M_imag_V_0_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="25" slack="1"/>
<pin id="674" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_imag_V_0 "/>
</bind>
</comp>

<comp id="678" class="1005" name="X_of_ns_M_real_V_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="25" slack="1"/>
<pin id="680" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_real_V_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="X_of_ns_M_imag_V_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="25" slack="1"/>
<pin id="686" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_imag_V_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="output_negate_control_imag_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_negate_control_imag "/>
</bind>
</comp>

<comp id="695" class="1005" name="icmp_ln1049_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="700" class="1005" name="icmp_ln1049_7_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_7 "/>
</bind>
</comp>

<comp id="705" class="1005" name="twiddleObj_twiddleTable_M_imag_V_2_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="1"/>
<pin id="707" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="twiddleObj_twiddleTable_M_imag_V_2_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="output_negate_control_real_V_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_negate_control_real_V "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln1049_8_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_8 "/>
</bind>
</comp>

<comp id="720" class="1005" name="icmp_ln1049_9_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_9 "/>
</bind>
</comp>

<comp id="725" class="1005" name="twiddleObj_twiddleTable_M_imag_V_2_addr_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="1"/>
<pin id="727" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="twiddleObj_twiddleTable_M_imag_V_2_addr_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="k_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln151_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="739" class="1005" name="complexExpMulOut_M_real_V_0_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="25" slack="3"/>
<pin id="741" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="complexExpMulOut_M_real_V_0 "/>
</bind>
</comp>

<comp id="744" class="1005" name="bflyOutData_M_imag_V_0_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="25" slack="3"/>
<pin id="746" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="bflyOutData_M_imag_V_0 "/>
</bind>
</comp>

<comp id="749" class="1005" name="sext_ln1171_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="39" slack="1"/>
<pin id="751" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="755" class="1005" name="sext_ln1171_7_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="39" slack="1"/>
<pin id="757" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_7 "/>
</bind>
</comp>

<comp id="761" class="1005" name="sext_ln1171_8_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="39" slack="1"/>
<pin id="763" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_8 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sext_ln1171_9_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="39" slack="1"/>
<pin id="769" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="118" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="143" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="200"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="172" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="184" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="217"><net_src comp="130" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="130" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="130" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="130" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="184" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="184" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="184" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="248" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="248" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="72" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="184" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="74" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="298" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="266" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="298" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="260" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="260" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="84" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="260" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="86" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="248" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="260" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="76" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="325" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="353" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="380"><net_src comp="194" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="88" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="90" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="382" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="92" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="411"><net_src comp="94" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="96" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="98" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="100" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="102" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="104" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="96" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="98" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="100" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="102" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="104" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="456"><net_src comp="419" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="442" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="106" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="150" pin="7"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="108" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="466" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="474" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="106" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="150" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="108" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="499" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="507" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="452" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="521" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="457" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="488" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="553"><net_src comp="110" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="102" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="555"><net_src comp="112" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="110" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="102" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="564"><net_src comp="112" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="547" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="556" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="110" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="102" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="112" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="586"><net_src comp="110" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="102" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="112" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="593"><net_src comp="580" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="571" pin="4"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="611"><net_src comp="114" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="589" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="116" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="565" pin="2"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="598" pin="1"/><net_sink comp="602" pin=4"/></net>

<net id="616"><net_src comp="116" pin="0"/><net_sink comp="602" pin=5"/></net>

<net id="617"><net_src comp="544" pin="1"/><net_sink comp="602" pin=6"/></net>

<net id="621"><net_src comp="602" pin="7"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="627"><net_src comp="168" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="120" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="528" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="532" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="629" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="640"><net_src comp="536" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="540" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="636" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="647"><net_src comp="528" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="540" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="649"><net_src comp="643" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="654"><net_src comp="536" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="532" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="650" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="660"><net_src comp="201" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="665"><net_src comp="122" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="214" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="675"><net_src comp="218" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="681"><net_src comp="228" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="687"><net_src comp="238" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="693"><net_src comp="274" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="698"><net_src comp="282" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="703"><net_src comp="288" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="708"><net_src comp="143" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="713"><net_src comp="333" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="718"><net_src comp="341" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="723"><net_src comp="347" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="728"><net_src comp="160" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="733"><net_src comp="376" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="738"><net_src comp="392" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="398" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="747"><net_src comp="402" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="752"><net_src comp="528" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="758"><net_src comp="532" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="764"><net_src comp="536" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="770"><net_src comp="540" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="643" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local | {7 }
 - Input state : 
	Port: fftStageKernelS2S<64, 2, 1, 1, 0, 4, complex<ap_fixed<26, 11, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<26, 11, 5, 3, 0> > > : fftOutData_local2 | {3 }
	Port: fftStageKernelS2S<64, 2, 1, 1, 0, 4, complex<ap_fixed<26, 11, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<26, 11, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V_2 | {3 4 }
  - Chain level:
	State 1
	State 2
		f : 1
	State 3
		k_5 : 1
		trunc_ln177 : 1
		index_V : 2
		index_cos_V : 3
		index_invert_control_imag : 1
		output_negate_control_imag : 1
		icmp_ln1049 : 2
		icmp_ln1049_7 : 2
		trunc_ln674 : 1
		lut_index_imag_V : 2
		lut_index_imag_V_5 : 3
		lut_index_imag_V_6 : 4
		zext_ln573 : 5
		twiddleObj_twiddleTable_M_imag_V_2_addr : 6
		lut_out_imag_V : 7
		index_invert_control_real_V : 4
		output_negate_control_real_V : 4
		icmp_ln1049_8 : 4
		icmp_ln1049_9 : 2
		lut_index_real_V : 4
		lut_index_real_V_5 : 5
		lut_index_real_V_6 : 6
		zext_ln573_3 : 7
		twiddleObj_twiddleTable_M_imag_V_2_addr_1 : 8
		lut_out_real_V : 9
		k_1 : 2
		k : 3
		tmp_38 : 4
		icmp_ln151 : 5
		br_ln151 : 6
	State 4
		r_V : 1
		real1_V_12 : 2
		r_V_13 : 1
		imag2_V_15 : 2
		r_V_14 : 3
		r_V_15 : 3
		temp_out_sin_V : 1
		sext_ln166 : 2
		p_Val2_12 : 2
		zext_ln755 : 3
		temp_out_sin_V_6 : 4
		temp_out_cos_V : 1
		sext_ln183 : 2
		p_Val2_14 : 2
		zext_ln755_3 : 3
		p_Val2_s : 4
		sext_ln1171 : 4
		sext_ln1171_7 : 5
		mul_ln1168 : 6
		sext_ln1171_8 : 4
		sext_ln1171_9 : 5
		mul_ln1168_7 : 6
		mul_ln1168_8 : 6
		mul_ln1168_9 : 6
	State 5
	State 6
	State 7
		real1_V : 1
		real2_V : 1
		real_out_V : 2
		imag1_V : 1
		imag2_V : 1
		imag_out_V : 2
		zext_ln174 : 1
		tmp_4 : 3
		zext_ln174_3 : 4
		write_ln174 : 5
	State 8
		br_ln149 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                 f_fu_201                |    0    |    0    |    9    |
|          |                k_5_fu_207               |    0    |    0    |    39   |
|          |            index_cos_V_fu_260           |    0    |    0    |    13   |
|          |                 k_fu_376                |    0    |    0    |    39   |
|    add   |    complexExpMulOut_M_real_V_0_fu_398   |    0    |    0    |    32   |
|          |      bflyOutData_M_imag_V_0_fu_402      |    0    |    0    |    32   |
|          |              r_V_14_fu_452              |    0    |    0    |    32   |
|          |              r_V_15_fu_457              |    0    |    0    |    32   |
|          |            imag_out_V_fu_589            |    0    |    0    |    33   |
|----------|-----------------------------------------|---------|---------|---------|
|          |        lut_index_imag_V_5_fu_306        |    0    |    0    |    12   |
|          |        lut_index_real_V_5_fu_357        |    0    |    0    |    12   |
|          |                r_V_fu_413               |    0    |    0    |    45   |
|    sub   |              r_V_13_fu_436              |    0    |    0    |    45   |
|          |             p_Val2_12_fu_478            |    0    |    0    |    21   |
|          |             p_Val2_14_fu_511            |    0    |    0    |    21   |
|          |            real_out_V_fu_565            |    0    |    0    |    33   |
|----------|-----------------------------------------|---------|---------|---------|
|          |        lut_index_imag_V_6_fu_312        |    0    |    0    |    4    |
|          |        lut_index_real_V_6_fu_363        |    0    |    0    |    4    |
|  select  |          temp_out_sin_V_fu_466          |    0    |    0    |    14   |
|          |         temp_out_sin_V_6_fu_488         |    0    |    0    |    14   |
|          |          temp_out_cos_V_fu_499          |    0    |    0    |    14   |
|          |             p_Val2_s_fu_521             |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            icmp_ln1049_fu_282           |    0    |    0    |    9    |
|          |           icmp_ln1049_7_fu_288          |    0    |    0    |    9    |
|   icmp   |           icmp_ln1049_8_fu_341          |    0    |    0    |    10   |
|          |           icmp_ln1049_9_fu_347          |    0    |    0    |    9    |
|          |            icmp_ln151_fu_392            |    0    |    0    |    18   |
|          |            icmp_ln149_fu_623            |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|
|    or    |  output_saturation_control_imag_fu_462  |    0    |    0    |    2    |
|          | output_saturation_control_real_V_fu_495 |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_629               |    1    |    0    |    0    |
|    mul   |                grp_fu_636               |    1    |    0    |    0    |
|          |                grp_fu_643               |    1    |    0    |    0    |
|          |                grp_fu_650               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| nbreadreq|           tmp_nbreadreq_fu_122          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |    fftOutData_local2_read_read_fu_130   |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |         write_ln174_write_fu_136        |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        X_of_ns_M_real_V_0_fu_214        |    0    |    0    |    0    |
|   trunc  |            trunc_ln177_fu_248           |    0    |    0    |    0    |
|          |            trunc_ln674_fu_294           |    0    |    0    |    0    |
|          |         lut_index_real_V_fu_353         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        X_of_ns_M_imag_V_0_fu_218        |    0    |    0    |    0    |
|          |        X_of_ns_M_real_V_1_fu_228        |    0    |    0    |    0    |
|          |        X_of_ns_M_imag_V_1_fu_238        |    0    |    0    |    0    |
|          |              tmp_38_fu_382              |    0    |    0    |    0    |
|partselect|            real1_V_12_fu_419            |    0    |    0    |    0    |
|          |            imag2_V_15_fu_442            |    0    |    0    |    0    |
|          |              real1_V_fu_547             |    0    |    0    |    0    |
|          |              real2_V_fu_556             |    0    |    0    |    0    |
|          |              imag1_V_fu_571             |    0    |    0    |    0    |
|          |              imag2_V_fu_580             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              index_V_fu_252             |    0    |    0    |    0    |
|          |         lut_index_imag_V_fu_298         |    0    |    0    |    0    |
|bitconcatenate|              shl_ln_fu_406              |    0    |    0    |    0    |
|          |           shl_ln1171_3_fu_429           |    0    |    0    |    0    |
|          |               tmp_4_fu_602              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |     index_invert_control_imag_fu_266    |    0    |    0    |    0    |
| bitselect|    output_negate_control_imag_fu_274    |    0    |    0    |    0    |
|          |    index_invert_control_real_V_fu_325   |    0    |    0    |    0    |
|          |   output_negate_control_real_V_fu_333   |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln573_fu_320            |    0    |    0    |    0    |
|          |           zext_ln573_3_fu_371           |    0    |    0    |    0    |
|   zext   |            zext_ln755_fu_484            |    0    |    0    |    0    |
|          |           zext_ln755_3_fu_517           |    0    |    0    |    0    |
|          |            zext_ln174_fu_598            |    0    |    0    |    0    |
|          |           zext_ln174_3_fu_618           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            sext_ln166_fu_474            |    0    |    0    |    0    |
|          |            sext_ln183_fu_507            |    0    |    0    |    0    |
|          |            sext_ln1171_fu_528           |    0    |    0    |    0    |
|   sext   |           sext_ln1171_7_fu_532          |    0    |    0    |    0    |
|          |           sext_ln1171_8_fu_536          |    0    |    0    |    0    |
|          |           sext_ln1171_9_fu_540          |    0    |    0    |    0    |
|          |            sext_ln712_fu_544            |    0    |    0    |    0    |
|          |            sext_ln174_fu_595            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    4    |    0    |   581   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|            X_of_ns_M_imag_V_0_reg_672           |   25   |
|            X_of_ns_M_imag_V_1_reg_684           |   25   |
|            X_of_ns_M_real_V_0_reg_666           |   25   |
|            X_of_ns_M_real_V_1_reg_678           |   25   |
|          bflyOutData_M_imag_V_0_reg_744         |   25   |
|       complexExpMulOut_M_real_V_0_reg_739       |   25   |
|                   f10_reg_168                   |    2   |
|                    f_reg_657                    |    2   |
|              icmp_ln1049_7_reg_700              |    1   |
|              icmp_ln1049_8_reg_715              |    1   |
|              icmp_ln1049_9_reg_720              |    1   |
|               icmp_ln1049_reg_695               |    1   |
|                icmp_ln151_reg_735               |    1   |
|                    k9_reg_180                   |   32   |
|                   k_1_reg_191                   |   32   |
|                    k_reg_730                    |   32   |
|        output_negate_control_imag_reg_690       |    1   |
|       output_negate_control_real_V_reg_710      |    1   |
|              sext_ln1171_7_reg_755              |   39   |
|              sext_ln1171_8_reg_761              |   39   |
|              sext_ln1171_9_reg_767              |   39   |
|               sext_ln1171_reg_749               |   39   |
|                   tmp_reg_662                   |    1   |
|twiddleObj_twiddleTable_M_imag_V_2_addr_1_reg_725|    4   |
| twiddleObj_twiddleTable_M_imag_V_2_addr_reg_705 |    4   |
+-------------------------------------------------+--------+
|                      Total                      |   422  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_150 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p2  |   2  |   0  |    0   ||    9    |
|    f10_reg_168    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_629    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_629    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_636    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_636    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_643    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_643    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_650    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_650    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   332  ||  4.697  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   581  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   99   |
|  Register |    -   |    -   |   422  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   422  |   680  |
+-----------+--------+--------+--------+--------+
