;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/11/2018 11:48:15 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x0A590000  	2649
0x0008	0x0A010000  	2561
0x000C	0x0A010000  	2561
0x0010	0x0A010000  	2561
0x0014	0x0A010000  	2561
0x0018	0x0A010000  	2561
0x001C	0x0A010000  	2561
0x0020	0x0A010000  	2561
0x0024	0x0A010000  	2561
0x0028	0x0A010000  	2561
0x002C	0x0A010000  	2561
0x0030	0x0A010000  	2561
0x0034	0x0A010000  	2561
0x0038	0x0A010000  	2561
0x003C	0x0A010000  	2561
0x0040	0x0A010000  	2561
0x0044	0x0A010000  	2561
0x0048	0x0A010000  	2561
0x004C	0x0A010000  	2561
0x0050	0x0A010000  	2561
0x0054	0x0A010000  	2561
0x0058	0x0A010000  	2561
0x005C	0x0A010000  	2561
0x0060	0x0A010000  	2561
0x0064	0x0A010000  	2561
0x0068	0x0A010000  	2561
0x006C	0x0A010000  	2561
0x0070	0x0A010000  	2561
0x0074	0x0A010000  	2561
0x0078	0x0A010000  	2561
0x007C	0x0A010000  	2561
0x0080	0x0A010000  	2561
0x0084	0x0A010000  	2561
0x0088	0x0A010000  	2561
0x008C	0x0A010000  	2561
0x0090	0x0A010000  	2561
0x0094	0x0A010000  	2561
0x0098	0x0A010000  	2561
0x009C	0x0A010000  	2561
0x00A0	0x0A010000  	2561
0x00A4	0x0A010000  	2561
0x00A8	0x0A010000  	2561
0x00AC	0x0A010000  	2561
0x00B0	0x0A010000  	2561
0x00B4	0x0A010000  	2561
0x00B8	0x0A010000  	2561
0x00BC	0x0A010000  	2561
0x00C0	0x0A010000  	2561
0x00C4	0x0A010000  	2561
0x00C8	0x0A010000  	2561
0x00CC	0x0A010000  	2561
0x00D0	0x0A010000  	2561
0x00D4	0x0A010000  	2561
0x00D8	0x0A010000  	2561
0x00DC	0x0A010000  	2561
0x00E0	0x0A010000  	2561
0x00E4	0x0A010000  	2561
0x00E8	0x0A010000  	2561
0x00EC	0x0A010000  	2561
0x00F0	0x0A010000  	2561
0x00F4	0x0A010000  	2561
0x00F8	0x0A010000  	2561
0x00FC	0x0A010000  	2561
0x0100	0x0A010000  	2561
0x0104	0x0A010000  	2561
0x0108	0x0A010000  	2561
0x010C	0x0A010000  	2561
0x0110	0x0A010000  	2561
0x0114	0x0A010000  	2561
0x0118	0x0A010000  	2561
0x011C	0x0A010000  	2561
0x0120	0x0A010000  	2561
0x0124	0x0A010000  	2561
0x0128	0x0A010000  	2561
0x012C	0x0A010000  	2561
0x0130	0x0A010000  	2561
0x0134	0x0A010000  	2561
0x0138	0x0A010000  	2561
0x013C	0x0A010000  	2561
0x0140	0x0A010000  	2561
0x0144	0x0A010000  	2561
0x0148	0x0A010000  	2561
0x014C	0x0A010000  	2561
0x0150	0x0A010000  	2561
0x0154	0x0A010000  	2561
0x0158	0x0A010000  	2561
0x015C	0x0A010000  	2561
0x0160	0x0A010000  	2561
0x0164	0x0A010000  	2561
0x0168	0x0A010000  	2561
0x016C	0x0A010000  	2561
0x0170	0x0A010000  	2561
0x0174	0x0A010000  	2561
0x0178	0x0A010000  	2561
0x017C	0x0A010000  	2561
0x0180	0x0A010000  	2561
0x0184	0x0A010000  	2561
; end of ____SysVT
_main:
;SizeOf.c, 6 :: 		void main() {
0x0A58	0xB081    SUB	SP, SP, #4
0x0A5A	0xF000F881  BL	2912
0x0A5E	0xF7FFFFD3  BL	2568
0x0A62	0xF000FA75  BL	3920
0x0A66	0xF7FFFFE5  BL	2612
0x0A6A	0xF000FA31  BL	3792
;SizeOf.c, 11 :: 		u8 HEIGHT=1;
;SizeOf.c, 13 :: 		char arr[7] = {sizeof(char),sizeof(int),sizeof(short int),sizeof(long int),sizeof(float),sizeof(double),sizeof(long double)} ;
;SizeOf.c, 20 :: 		GPIO_Digital_Output(&GPIOD_ODR,_GPIO_PINMASK_ALL);
0x0A6E	0xF64F71FF  MOVW	R1, #65535
0x0A72	0x4836    LDR	R0, [PC, #216]
0x0A74	0xF7FFFEC4  BL	_GPIO_Digital_Output+0
;SizeOf.c, 23 :: 		GPIO_Digital_Output(&GPIOB_ODR,_GPIO_PINMASK_ALL);
0x0A78	0xF64F71FF  MOVW	R1, #65535
0x0A7C	0x4834    LDR	R0, [PC, #208]
0x0A7E	0xF7FFFEBF  BL	_GPIO_Digital_Output+0
;SizeOf.c, 24 :: 		GPIO_Digital_Output(&GPIOC_ODR,_GPIO_PINMASK_ALL);
0x0A82	0xF64F71FF  MOVW	R1, #65535
0x0A86	0x4833    LDR	R0, [PC, #204]
0x0A88	0xF7FFFEBA  BL	_GPIO_Digital_Output+0
;SizeOf.c, 26 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_3);
0x0A8C	0xF2400008  MOVW	R0, #8
0x0A90	0xF7FFFEC4  BL	_ADC_Set_Input_Channel+0
;SizeOf.c, 28 :: 		ADC1_Init();
0x0A94	0xF7FFFF9A  BL	_ADC1_Init+0
;SizeOf.c, 31 :: 		GPIO_Digital_Output(&GPIOE_ODR,_GPIO_PINMASK_14);
0x0A98	0xF2440100  MOVW	R1, #16384
0x0A9C	0x482E    LDR	R0, [PC, #184]
0x0A9E	0xF7FFFEAF  BL	_GPIO_Digital_Output+0
;SizeOf.c, 32 :: 		GPIOE_ODR =0;
0x0AA2	0x2100    MOVS	R1, #0
0x0AA4	0x482C    LDR	R0, [PC, #176]
0x0AA6	0x6001    STR	R1, [R0, #0]
;SizeOf.c, 34 :: 		GPIOD_ODR =0;
0x0AA8	0x2100    MOVS	R1, #0
0x0AAA	0x4828    LDR	R0, [PC, #160]
0x0AAC	0x6001    STR	R1, [R0, #0]
;SizeOf.c, 37 :: 		while(1)
L_main0:
;SizeOf.c, 41 :: 		GPIOD_ODR =0;
0x0AAE	0x2100    MOVS	R1, #0
0x0AB0	0x4826    LDR	R0, [PC, #152]
0x0AB2	0x6001    STR	R1, [R0, #0]
;SizeOf.c, 42 :: 		adcValue = ADC1_Get_Sample(3);
0x0AB4	0x2003    MOVS	R0, #3
0x0AB6	0xF7FFFE03  BL	_ADC1_Get_Sample+0
;SizeOf.c, 43 :: 		BuzzerFrequency=2000+(adcValue*2000/4096.0);
0x0ABA	0xF24071D0  MOVW	R1, #2000
0x0ABE	0x4341    MULS	R1, R0, R1
0x0AC0	0xB289    UXTH	R1, R1
0x0AC2	0xEE001A90  VMOV	S1, R1
0x0AC6	0xEEF80A60  VCVT.F32.U32	S1, S1
0x0ACA	0xF04F418B  MOV	R1, #1166016512
0x0ACE	0xEE001A10  VMOV	S0, R1
0x0AD2	0xEEC00A80  VDIV.F32	S1, S1, S0
0x0AD6	0x4921    LDR	R1, [PC, #132]
0x0AD8	0xEE001A10  VMOV	S0, R1
0x0ADC	0xEE300A20  VADD.F32	S0, S0, S1
0x0AE0	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0AE4	0xEE102A10  VMOV	R2, S0
0x0AE8	0xB292    UXTH	R2, R2
;SizeOf.c, 46 :: 		COUNT = adcValue/1023;
0x0AEA	0xF24031FF  MOVW	R1, #1023
0x0AEE	0xFBB0F0F1  UDIV	R0, R0, R1
0x0AF2	0xF88D0000  STRB	R0, [SP, #0]
;SizeOf.c, 47 :: 		BuzzerOn(BuzzerFrequency,0.5);
0x0AF6	0xEEB60A00  VMOV.F32	S0, #0.5
0x0AFA	0xB290    UXTH	R0, R2
0x0AFC	0xF7FFFDF0  BL	_BuzzerOn+0
;SizeOf.c, 48 :: 		for(i=0;i<COUNT;i++)
0x0B00	0x2000    MOVS	R0, #0
0x0B02	0xF88D0001  STRB	R0, [SP, #1]
L_main2:
0x0B06	0xF89D1000  LDRB	R1, [SP, #0]
0x0B0A	0xF89D0001  LDRB	R0, [SP, #1]
0x0B0E	0x4288    CMP	R0, R1
0x0B10	0xD21A    BCS	L_main3
;SizeOf.c, 51 :: 		GPIOD_ODR |= (1<<4*i)<<COUNT-1;
0x0B12	0xF89D0001  LDRB	R0, [SP, #1]
0x0B16	0x0081    LSLS	R1, R0, #2
0x0B18	0xB209    SXTH	R1, R1
0x0B1A	0x2001    MOVS	R0, #1
0x0B1C	0xB200    SXTH	R0, R0
0x0B1E	0xFA00F101  LSL	R1, R0, R1
0x0B22	0xB209    SXTH	R1, R1
0x0B24	0xF89D0000  LDRB	R0, [SP, #0]
0x0B28	0x1E40    SUBS	R0, R0, #1
0x0B2A	0xB200    SXTH	R0, R0
0x0B2C	0x4081    LSLS	R1, R0
0x0B2E	0xB209    SXTH	R1, R1
0x0B30	0x4806    LDR	R0, [PC, #24]
0x0B32	0x6800    LDR	R0, [R0, #0]
0x0B34	0xEA400101  ORR	R1, R0, R1, LSL #0
0x0B38	0x4804    LDR	R0, [PC, #16]
0x0B3A	0x6001    STR	R1, [R0, #0]
;SizeOf.c, 48 :: 		for(i=0;i<COUNT;i++)
0x0B3C	0xF89D0001  LDRB	R0, [SP, #1]
0x0B40	0x1C40    ADDS	R0, R0, #1
0x0B42	0xF88D0001  STRB	R0, [SP, #1]
;SizeOf.c, 53 :: 		}
0x0B46	0xE7DE    B	L_main2
L_main3:
;SizeOf.c, 84 :: 		}
0x0B48	0xE7B1    B	L_main0
;SizeOf.c, 87 :: 		}
L_end_main:
L__main_end_loop:
0x0B4A	0xE7FE    B	L__main_end_loop
0x0B4C	0x0C144002  	GPIOD_ODR+0
0x0B50	0x04144002  	GPIOB_ODR+0
0x0B54	0x08144002  	GPIOC_ODR+0
0x0B58	0x10144002  	GPIOE_ODR+0
0x0B5C	0x000044FA  	#1157234688
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x07EC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x07EE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x07F2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x07F6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x07FA	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x07FC	0xB001    ADD	SP, SP, #4
0x07FE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0990	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0992	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0996	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x099A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x099E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x09A0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x09A4	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x09A6	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x09A8	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x09AA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x09AE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x09B2	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x09B4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x09B8	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x09BA	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x09BC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x09C0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x09C4	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x09C6	0xB001    ADD	SP, SP, #4
0x09C8	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0800	0xB081    SUB	SP, SP, #4
0x0802	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0806	0x4A04    LDR	R2, [PC, #16]
0x0808	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x080A	0xF7FFFE41  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x080E	0xF8DDE000  LDR	LR, [SP, #0]
0x0812	0xB001    ADD	SP, SP, #4
0x0814	0x4770    BX	LR
0x0816	0xBF00    NOP
0x0818	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0490	0xB084    SUB	SP, SP, #16
0x0492	0xF8CDE000  STR	LR, [SP, #0]
0x0496	0xB28D    UXTH	R5, R1
0x0498	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x049A	0x4B86    LDR	R3, [PC, #536]
0x049C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x04A0	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x04A2	0x4618    MOV	R0, R3
0x04A4	0xF7FFFE76  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x04A8	0xF1B50FFF  CMP	R5, #255
0x04AC	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x04AE	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x04B0	0x4B81    LDR	R3, [PC, #516]
0x04B2	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x04B6	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x04B8	0x4B80    LDR	R3, [PC, #512]
0x04BA	0x429E    CMP	R6, R3
0x04BC	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x04BE	0xF2455355  MOVW	R3, #21845
0x04C2	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x04C6	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x04C8	0x1D3D    ADDS	R5, R7, #4
0x04CA	0x682C    LDR	R4, [R5, #0]
0x04CC	0xF06F03FF  MVN	R3, #255
0x04D0	0xEA040303  AND	R3, R4, R3, LSL #0
0x04D4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x04D6	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x04DA	0x682C    LDR	R4, [R5, #0]
0x04DC	0xF64F73FF  MOVW	R3, #65535
0x04E0	0xEA440303  ORR	R3, R4, R3, LSL #0
0x04E4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x04E6	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x04E8	0x2E42    CMP	R6, #66
0x04EA	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x04EC	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x04EE	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x04F0	0xF64F73FF  MOVW	R3, #65535
0x04F4	0x429D    CMP	R5, R3
0x04F6	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x04F8	0x4B70    LDR	R3, [PC, #448]
0x04FA	0x429E    CMP	R6, R3
0x04FC	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x04FE	0xF04F3355  MOV	R3, #1431655765
0x0502	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0504	0x1D3C    ADDS	R4, R7, #4
0x0506	0x2300    MOVS	R3, #0
0x0508	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x050A	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x050E	0xF04F33FF  MOV	R3, #-1
0x0512	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0514	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0516	0x2E42    CMP	R6, #66
0x0518	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x051A	0x2300    MOVS	R3, #0
0x051C	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x051E	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0520	0xF0060301  AND	R3, R6, #1
0x0524	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0526	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0528	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x052A	0xF0060308  AND	R3, R6, #8
0x052E	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0530	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0532	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0534	0xF0060304  AND	R3, R6, #4
0x0538	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x053A	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x053C	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x053E	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0540	0xF4062301  AND	R3, R6, #528384
0x0544	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0546	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0548	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x054A	0xF4066300  AND	R3, R6, #2048
0x054E	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0550	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0552	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0554	0xF4066380  AND	R3, R6, #1024
0x0558	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x055A	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x055C	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x055E	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0560	0xF0060320  AND	R3, R6, #32
0x0564	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0566	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0568	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x056A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x056C	0xF4067380  AND	R3, R6, #256
0x0570	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0572	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0574	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0576	0xF0060380  AND	R3, R6, #128
0x057A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x057C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x057E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0580	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0582	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0586	0x9201    STR	R2, [SP, #4]
0x0588	0xFA1FF985  UXTH	R9, R5
0x058C	0x46B0    MOV	R8, R6
0x058E	0x4606    MOV	R6, R0
0x0590	0x4618    MOV	R0, R3
0x0592	0x460A    MOV	R2, R1
0x0594	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0596	0xF1BA0F10  CMP	R10, #16
0x059A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x059E	0xF04F0301  MOV	R3, #1
0x05A2	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x05A6	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x05AA	0x42A3    CMP	R3, R4
0x05AC	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x05B0	0xEA4F044A  LSL	R4, R10, #1
0x05B4	0xF04F0303  MOV	R3, #3
0x05B8	0x40A3    LSLS	R3, R4
0x05BA	0x43DC    MVN	R4, R3
0x05BC	0x683B    LDR	R3, [R7, #0]
0x05BE	0x4023    ANDS	R3, R4
0x05C0	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x05C2	0xEA4F034A  LSL	R3, R10, #1
0x05C6	0xFA06F403  LSL	R4, R6, R3
0x05CA	0x683B    LDR	R3, [R7, #0]
0x05CC	0x4323    ORRS	R3, R4
0x05CE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x05D0	0xF008030C  AND	R3, R8, #12
0x05D4	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x05D6	0xF2070508  ADDW	R5, R7, #8
0x05DA	0xEA4F044A  LSL	R4, R10, #1
0x05DE	0xF04F0303  MOV	R3, #3
0x05E2	0x40A3    LSLS	R3, R4
0x05E4	0x43DC    MVN	R4, R3
0x05E6	0x682B    LDR	R3, [R5, #0]
0x05E8	0x4023    ANDS	R3, R4
0x05EA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x05EC	0xF2070508  ADDW	R5, R7, #8
0x05F0	0xEA4F034A  LSL	R3, R10, #1
0x05F4	0xFA02F403  LSL	R4, R2, R3
0x05F8	0x682B    LDR	R3, [R5, #0]
0x05FA	0x4323    ORRS	R3, R4
0x05FC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x05FE	0x1D3D    ADDS	R5, R7, #4
0x0600	0xFA1FF48A  UXTH	R4, R10
0x0604	0xF04F0301  MOV	R3, #1
0x0608	0x40A3    LSLS	R3, R4
0x060A	0x43DC    MVN	R4, R3
0x060C	0x682B    LDR	R3, [R5, #0]
0x060E	0x4023    ANDS	R3, R4
0x0610	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0612	0x1D3D    ADDS	R5, R7, #4
0x0614	0xFA1FF48A  UXTH	R4, R10
0x0618	0xB28B    UXTH	R3, R1
0x061A	0xFA03F404  LSL	R4, R3, R4
0x061E	0xB2A4    UXTH	R4, R4
0x0620	0x682B    LDR	R3, [R5, #0]
0x0622	0x4323    ORRS	R3, R4
0x0624	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0626	0xF207050C  ADDW	R5, R7, #12
0x062A	0xFA1FF38A  UXTH	R3, R10
0x062E	0x005C    LSLS	R4, R3, #1
0x0630	0xB2A4    UXTH	R4, R4
0x0632	0xF04F0303  MOV	R3, #3
0x0636	0x40A3    LSLS	R3, R4
0x0638	0x43DC    MVN	R4, R3
0x063A	0x682B    LDR	R3, [R5, #0]
0x063C	0x4023    ANDS	R3, R4
0x063E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0640	0xF207050C  ADDW	R5, R7, #12
0x0644	0xEA4F034A  LSL	R3, R10, #1
0x0648	0xFA00F403  LSL	R4, R0, R3
0x064C	0x682B    LDR	R3, [R5, #0]
0x064E	0x4323    ORRS	R3, R4
0x0650	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0652	0xF0080308  AND	R3, R8, #8
0x0656	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0658	0xF4080370  AND	R3, R8, #15728640
0x065C	0x0D1B    LSRS	R3, R3, #20
0x065E	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0662	0xF1BA0F07  CMP	R10, #7
0x0666	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0668	0xF2070324  ADDW	R3, R7, #36
0x066C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x066E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0672	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0674	0xF2070320  ADDW	R3, R7, #32
0x0678	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x067A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x067C	0x00AC    LSLS	R4, R5, #2
0x067E	0xF04F030F  MOV	R3, #15
0x0682	0x40A3    LSLS	R3, R4
0x0684	0x43DC    MVN	R4, R3
0x0686	0x9B02    LDR	R3, [SP, #8]
0x0688	0x681B    LDR	R3, [R3, #0]
0x068A	0xEA030404  AND	R4, R3, R4, LSL #0
0x068E	0x9B02    LDR	R3, [SP, #8]
0x0690	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0692	0xF89D400C  LDRB	R4, [SP, #12]
0x0696	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0698	0x409C    LSLS	R4, R3
0x069A	0x9B02    LDR	R3, [SP, #8]
0x069C	0x681B    LDR	R3, [R3, #0]
0x069E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x06A2	0x9B02    LDR	R3, [SP, #8]
0x06A4	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x06A6	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x06AA	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x06AC	0xF8DDE000  LDR	LR, [SP, #0]
0x06B0	0xB004    ADD	SP, SP, #16
0x06B2	0x4770    BX	LR
0x06B4	0xFC00FFFF  	#-1024
0x06B8	0x0000FFFF  	#-65536
0x06BC	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0194	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0196	0x491E    LDR	R1, [PC, #120]
0x0198	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x019C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x019E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x01A0	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01A2	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x01A4	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01A6	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x01A8	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01AA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01AC	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01AE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01B0	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01B2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01B4	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01B6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01B8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01BA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01BC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01BE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01C0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01C2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01C6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01C8	0x4912    LDR	R1, [PC, #72]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01CE	0x4912    LDR	R1, [PC, #72]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01D4	0x4911    LDR	R1, [PC, #68]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01DA	0x4911    LDR	R1, [PC, #68]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01E0	0x4910    LDR	R1, [PC, #64]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01E6	0x4910    LDR	R1, [PC, #64]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01EC	0x490F    LDR	R1, [PC, #60]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01F2	0x490F    LDR	R1, [PC, #60]
0x01F4	0x4288    CMP	R0, R1
0x01F6	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01F8	0x490E    LDR	R1, [PC, #56]
0x01FA	0x4288    CMP	R0, R1
0x01FC	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01FE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0200	0x490D    LDR	R1, [PC, #52]
0x0202	0x6809    LDR	R1, [R1, #0]
0x0204	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0208	0x490B    LDR	R1, [PC, #44]
0x020A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x020C	0xB001    ADD	SP, SP, #4
0x020E	0x4770    BX	LR
0x0210	0xFC00FFFF  	#-1024
0x0214	0x00004002  	#1073872896
0x0218	0x04004002  	#1073873920
0x021C	0x08004002  	#1073874944
0x0220	0x0C004002  	#1073875968
0x0224	0x10004002  	#1073876992
0x0228	0x14004002  	#1073878016
0x022C	0x18004002  	#1073879040
0x0230	0x1C004002  	#1073880064
0x0234	0x20004002  	#1073881088
0x0238	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x081C	0xB081    SUB	SP, SP, #4
0x081E	0xF8CDE000  STR	LR, [SP, #0]
0x0822	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x0826	0xF3CB0100  UBFX	R1, R11, #0, #1
0x082A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x082C	0xF2400101  MOVW	R1, #1
0x0830	0x4853    LDR	R0, [PC, #332]
0x0832	0xF7FFFD53  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x0836	0xF3CB0140  UBFX	R1, R11, #1, #1
0x083A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x083C	0xF2400102  MOVW	R1, #2
0x0840	0x484F    LDR	R0, [PC, #316]
0x0842	0xF7FFFD4B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x0846	0xF3CB0180  UBFX	R1, R11, #2, #1
0x084A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x084C	0xF2400104  MOVW	R1, #4
0x0850	0x484B    LDR	R0, [PC, #300]
0x0852	0xF7FFFD43  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x0856	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x085A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x085C	0xF2400108  MOVW	R1, #8
0x0860	0x4847    LDR	R0, [PC, #284]
0x0862	0xF7FFFD3B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x0866	0xF3CB1100  UBFX	R1, R11, #4, #1
0x086A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x086C	0xF2400110  MOVW	R1, #16
0x0870	0x4843    LDR	R0, [PC, #268]
0x0872	0xF7FFFD33  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x0876	0xF2400140  MOVW	R1, #64
0x087A	0x4842    LDR	R0, [PC, #264]
0x087C	0xF7FFFD2E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x0880	0xF3CB1140  UBFX	R1, R11, #5, #1
0x0884	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x0886	0xF2400120  MOVW	R1, #32
0x088A	0x483D    LDR	R0, [PC, #244]
0x088C	0xF7FFFD26  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x0890	0xF2400180  MOVW	R1, #128
0x0894	0x483B    LDR	R0, [PC, #236]
0x0896	0xF7FFFD21  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x089A	0xF3CB1180  UBFX	R1, R11, #6, #1
0x089E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x08A0	0xF2400140  MOVW	R1, #64
0x08A4	0x4836    LDR	R0, [PC, #216]
0x08A6	0xF7FFFD19  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x08AA	0xF2401100  MOVW	R1, #256
0x08AE	0x4835    LDR	R0, [PC, #212]
0x08B0	0xF7FFFD14  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x08B4	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x08B8	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x08BA	0xF2400180  MOVW	R1, #128
0x08BE	0x4830    LDR	R0, [PC, #192]
0x08C0	0xF7FFFD0C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x08C4	0xF2402100  MOVW	R1, #512
0x08C8	0x482E    LDR	R0, [PC, #184]
0x08CA	0xF7FFFD07  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x08CE	0xF3CB2100  UBFX	R1, R11, #8, #1
0x08D2	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x08D4	0xF2400101  MOVW	R1, #1
0x08D8	0x482B    LDR	R0, [PC, #172]
0x08DA	0xF7FFFCFF  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x08DE	0xF2404100  MOVW	R1, #1024
0x08E2	0x4828    LDR	R0, [PC, #160]
0x08E4	0xF7FFFCFA  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x08E8	0xF3CB2140  UBFX	R1, R11, #9, #1
0x08EC	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x08EE	0xF2400102  MOVW	R1, #2
0x08F2	0x4825    LDR	R0, [PC, #148]
0x08F4	0xF7FFFCF2  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x08F8	0xF2400108  MOVW	R1, #8
0x08FC	0x4821    LDR	R0, [PC, #132]
0x08FE	0xF7FFFCED  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x0902	0xF3CB2180  UBFX	R1, R11, #10, #1
0x0906	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x0908	0xF2400101  MOVW	R1, #1
0x090C	0x481F    LDR	R0, [PC, #124]
0x090E	0xF7FFFCE5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x0912	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x0916	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x0918	0xF2400102  MOVW	R1, #2
0x091C	0x481B    LDR	R0, [PC, #108]
0x091E	0xF7FFFCDD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x0922	0xF3CB3100  UBFX	R1, R11, #12, #1
0x0926	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x0928	0xF2400104  MOVW	R1, #4
0x092C	0x4817    LDR	R0, [PC, #92]
0x092E	0xF7FFFCD5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x0932	0xF3CB3140  UBFX	R1, R11, #13, #1
0x0936	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x0938	0xF2400108  MOVW	R1, #8
0x093C	0x4813    LDR	R0, [PC, #76]
0x093E	0xF7FFFCCD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x0942	0xF3CB3180  UBFX	R1, R11, #14, #1
0x0946	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x0948	0xF2400110  MOVW	R1, #16
0x094C	0x480F    LDR	R0, [PC, #60]
0x094E	0xF7FFFCC5  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x0952	0xF2400110  MOVW	R1, #16
0x0956	0x480B    LDR	R0, [PC, #44]
0x0958	0xF7FFFCC0  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x095C	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x0960	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x0962	0xF2400120  MOVW	R1, #32
0x0966	0x4809    LDR	R0, [PC, #36]
0x0968	0xF7FFFCB8  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x096C	0xF2400120  MOVW	R1, #32
0x0970	0x4804    LDR	R0, [PC, #16]
0x0972	0xF7FFFCB3  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x0976	0xF8DDE000  LDR	LR, [SP, #0]
0x097A	0xB001    ADD	SP, SP, #4
0x097C	0x4770    BX	LR
0x097E	0xBF00    NOP
0x0980	0x00004002  	GPIOA_BASE+0
0x0984	0x14004002  	GPIOF_BASE+0
0x0988	0x04004002  	GPIOB_BASE+0
0x098C	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x02DC	0xB081    SUB	SP, SP, #4
0x02DE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x02E2	0xF04F0201  MOV	R2, #1
0x02E6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x02E8	0xF000F8D2  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x02EC	0xF8DDE000  LDR	LR, [SP, #0]
0x02F0	0xB001    ADD	SP, SP, #4
0x02F2	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x09CC	0xB081    SUB	SP, SP, #4
0x09CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x09D2	0x4907    LDR	R1, [PC, #28]
0x09D4	0x4807    LDR	R0, [PC, #28]
0x09D6	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x09D8	0x2101    MOVS	R1, #1
0x09DA	0xB249    SXTB	R1, R1
0x09DC	0x4806    LDR	R0, [PC, #24]
0x09DE	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x09E0	0x4806    LDR	R0, [PC, #24]
0x09E2	0xF7FFFCCB  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x09E6	0xF8DDE000  LDR	LR, [SP, #0]
0x09EA	0xB001    ADD	SP, SP, #4
0x09EC	0x4770    BX	LR
0x09EE	0xBF00    NOP
0x09F0	0x06C10000  	_ADC1_Get_Sample+0
0x09F4	0x00102000  	_ADC_Get_Sample_Ptr+0
0x09F8	0x08A04247  	RCC_APB2ENRbits+0
0x09FC	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x037C	0xB086    SUB	SP, SP, #24
0x037E	0xF8CDE000  STR	LR, [SP, #0]
0x0382	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x0384	0xA901    ADD	R1, SP, #4
0x0386	0x4608    MOV	R0, R1
0x0388	0xF7FFFF58  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x038C	0x9A04    LDR	R2, [SP, #16]
0x038E	0x4939    LDR	R1, [PC, #228]
0x0390	0x428A    CMP	R2, R1
0x0392	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x0394	0x2201    MOVS	R2, #1
0x0396	0xB252    SXTB	R2, R2
0x0398	0x4937    LDR	R1, [PC, #220]
0x039A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x039C	0x4937    LDR	R1, [PC, #220]
0x039E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x03A0	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x03A2	0x9A04    LDR	R2, [SP, #16]
0x03A4	0x4936    LDR	R1, [PC, #216]
0x03A6	0x428A    CMP	R2, R1
0x03A8	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x03AA	0x2200    MOVS	R2, #0
0x03AC	0xB252    SXTB	R2, R2
0x03AE	0x4932    LDR	R1, [PC, #200]
0x03B0	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x03B2	0x2201    MOVS	R2, #1
0x03B4	0xB252    SXTB	R2, R2
0x03B6	0x4931    LDR	R1, [PC, #196]
0x03B8	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x03BA	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x03BC	0x9A04    LDR	R2, [SP, #16]
0x03BE	0x4931    LDR	R1, [PC, #196]
0x03C0	0x428A    CMP	R2, R1
0x03C2	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x03C4	0x2201    MOVS	R2, #1
0x03C6	0xB252    SXTB	R2, R2
0x03C8	0x492B    LDR	R1, [PC, #172]
0x03CA	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x03CC	0x2200    MOVS	R2, #0
0x03CE	0xB252    SXTB	R2, R2
0x03D0	0x492A    LDR	R1, [PC, #168]
0x03D2	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x03D4	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x03D6	0x2200    MOVS	R2, #0
0x03D8	0xB252    SXTB	R2, R2
0x03DA	0x4927    LDR	R1, [PC, #156]
0x03DC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x03DE	0x4927    LDR	R1, [PC, #156]
0x03E0	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x03E2	0x1D23    ADDS	R3, R4, #4
0x03E4	0x681A    LDR	R2, [R3, #0]
0x03E6	0x4928    LDR	R1, [PC, #160]
0x03E8	0xEA020101  AND	R1, R2, R1, LSL #0
0x03EC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x03EE	0xF2040308  ADDW	R3, R4, #8
0x03F2	0x681A    LDR	R2, [R3, #0]
0x03F4	0x4925    LDR	R1, [PC, #148]
0x03F6	0xEA020101  AND	R1, R2, R1, LSL #0
0x03FA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x03FC	0x1D23    ADDS	R3, R4, #4
0x03FE	0x2200    MOVS	R2, #0
0x0400	0x6819    LDR	R1, [R3, #0]
0x0402	0xF3622108  BFI	R1, R2, #8, #1
0x0406	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0408	0xF2040308  ADDW	R3, R4, #8
0x040C	0x2200    MOVS	R2, #0
0x040E	0x6819    LDR	R1, [R3, #0]
0x0410	0xF3620141  BFI	R1, R2, #1, #1
0x0414	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0416	0xF2040308  ADDW	R3, R4, #8
0x041A	0x2200    MOVS	R2, #0
0x041C	0x6819    LDR	R1, [R3, #0]
0x041E	0xF36221CB  BFI	R1, R2, #11, #1
0x0422	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0424	0xF204032C  ADDW	R3, R4, #44
0x0428	0x2200    MOVS	R2, #0
0x042A	0x6819    LDR	R1, [R3, #0]
0x042C	0xF3625114  BFI	R1, R2, #20, #1
0x0430	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x0432	0xF204032C  ADDW	R3, R4, #44
0x0436	0x2200    MOVS	R2, #0
0x0438	0x6819    LDR	R1, [R3, #0]
0x043A	0xF3625155  BFI	R1, R2, #21, #1
0x043E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x0440	0xF204032C  ADDW	R3, R4, #44
0x0444	0x2200    MOVS	R2, #0
0x0446	0x6819    LDR	R1, [R3, #0]
0x0448	0xF3625196  BFI	R1, R2, #22, #1
0x044C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x044E	0xF204032C  ADDW	R3, R4, #44
0x0452	0x2200    MOVS	R2, #0
0x0454	0x6819    LDR	R1, [R3, #0]
0x0456	0xF36251D7  BFI	R1, R2, #23, #1
0x045A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x045C	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x0460	0x2201    MOVS	R2, #1
0x0462	0x6819    LDR	R1, [R3, #0]
0x0464	0xF3620100  BFI	R1, R2, #0, #1
0x0468	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x046A	0xF8DDE000  LDR	LR, [SP, #0]
0x046E	0xB006    ADD	SP, SP, #24
0x0470	0x4770    BX	LR
0x0472	0xBF00    NOP
0x0474	0x95000ABA  	#180000000
0x0478	0x60C04224  	ADC_CCR+0
0x047C	0x60C44224  	ADC_CCR+0
0x0480	0x0E000727  	#120000000
0x0484	0x87000393  	#60000000
0x0488	0xFEFFFFF0  	#-983297
0x048C	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x023C	0xB082    SUB	SP, SP, #8
0x023E	0xF8CDE000  STR	LR, [SP, #0]
0x0242	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0244	0x4619    MOV	R1, R3
0x0246	0x9101    STR	R1, [SP, #4]
0x0248	0xF7FFFF9E  BL	_Get_Fosc_kHz+0
0x024C	0xF24031E8  MOVW	R1, #1000
0x0250	0xFB00F201  MUL	R2, R0, R1
0x0254	0x9901    LDR	R1, [SP, #4]
0x0256	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0258	0x4917    LDR	R1, [PC, #92]
0x025A	0x6809    LDR	R1, [R1, #0]
0x025C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0260	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0262	0x4916    LDR	R1, [PC, #88]
0x0264	0x1889    ADDS	R1, R1, R2
0x0266	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0268	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x026A	0x1D1A    ADDS	R2, R3, #4
0x026C	0x6819    LDR	R1, [R3, #0]
0x026E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0270	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0272	0x4911    LDR	R1, [PC, #68]
0x0274	0x6809    LDR	R1, [R1, #0]
0x0276	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x027A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x027C	0x490F    LDR	R1, [PC, #60]
0x027E	0x1889    ADDS	R1, R1, R2
0x0280	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0282	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0284	0xF2030208  ADDW	R2, R3, #8
0x0288	0x1D19    ADDS	R1, R3, #4
0x028A	0x6809    LDR	R1, [R1, #0]
0x028C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x028E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0290	0x4909    LDR	R1, [PC, #36]
0x0292	0x6809    LDR	R1, [R1, #0]
0x0294	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0298	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x029A	0x4908    LDR	R1, [PC, #32]
0x029C	0x1889    ADDS	R1, R1, R2
0x029E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x02A0	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x02A2	0xF203020C  ADDW	R2, R3, #12
0x02A6	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x02A8	0x6809    LDR	R1, [R1, #0]
0x02AA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x02AC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x02AE	0xF8DDE000  LDR	LR, [SP, #0]
0x02B2	0xB002    ADD	SP, SP, #8
0x02B4	0x4770    BX	LR
0x02B6	0xBF00    NOP
0x02B8	0x38084002  	RCC_CFGR+0
0x02BC	0x00002000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0188	0x4801    LDR	R0, [PC, #4]
0x018A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x018C	0x4770    BX	LR
0x018E	0xBF00    NOP
0x0190	0x00142000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x06C0	0xB081    SUB	SP, SP, #4
0x06C2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x06C6	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x06C8	0x4803    LDR	R0, [PC, #12]
0x06CA	0xF7FFFE13  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x06CE	0xF8DDE000  LDR	LR, [SP, #0]
0x06D2	0xB001    ADD	SP, SP, #4
0x06D4	0x4770    BX	LR
0x06D6	0xBF00    NOP
0x06D8	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x02F4	0xB081    SUB	SP, SP, #4
0x02F6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x02FA	0xF2000434  ADDW	R4, R0, #52
0x02FE	0x090A    LSRS	R2, R1, #4
0x0300	0xB292    UXTH	R2, R2
0x0302	0xB293    UXTH	R3, R2
0x0304	0x6822    LDR	R2, [R4, #0]
0x0306	0xF3631204  BFI	R2, R3, #4, #1
0x030A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x030C	0xF2000434  ADDW	R4, R0, #52
0x0310	0x08CA    LSRS	R2, R1, #3
0x0312	0xB292    UXTH	R2, R2
0x0314	0xB293    UXTH	R3, R2
0x0316	0x6822    LDR	R2, [R4, #0]
0x0318	0xF36302C3  BFI	R2, R3, #3, #1
0x031C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x031E	0xF2000434  ADDW	R4, R0, #52
0x0322	0x088A    LSRS	R2, R1, #2
0x0324	0xB292    UXTH	R2, R2
0x0326	0xB293    UXTH	R3, R2
0x0328	0x6822    LDR	R2, [R4, #0]
0x032A	0xF3630282  BFI	R2, R3, #2, #1
0x032E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x0330	0xF2000434  ADDW	R4, R0, #52
0x0334	0x084A    LSRS	R2, R1, #1
0x0336	0xB292    UXTH	R2, R2
0x0338	0xB293    UXTH	R3, R2
0x033A	0x6822    LDR	R2, [R4, #0]
0x033C	0xF3630241  BFI	R2, R3, #1, #1
0x0340	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x0342	0xF2000434  ADDW	R4, R0, #52
0x0346	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0348	0x6822    LDR	R2, [R4, #0]
0x034A	0xF3630200  BFI	R2, R3, #0, #1
0x034E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x0350	0xF2000408  ADDW	R4, R0, #8
0x0354	0x2301    MOVS	R3, #1
0x0356	0x6822    LDR	R2, [R4, #0]
0x0358	0xF363729E  BFI	R2, R3, #30, #1
0x035C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x035E	0xF7FFFFAF  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0362	0x6803    LDR	R3, [R0, #0]
0x0364	0xF3C30240  UBFX	R2, R3, #1, #1
0x0368	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x036A	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x036C	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0370	0x6812    LDR	R2, [R2, #0]
0x0372	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0374	0xF8DDE000  LDR	LR, [SP, #0]
0x0378	0xB001    ADD	SP, SP, #4
0x037A	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x02C0	0xF2400703  MOVW	R7, #3
0x02C4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x02C8	0x1E7F    SUBS	R7, R7, #1
0x02CA	0xD1FD    BNE	L_Delay_1us0
0x02CC	0xBF00    NOP
0x02CE	0xBF00    NOP
0x02D0	0xBF00    NOP
0x02D2	0xBF00    NOP
0x02D4	0xBF00    NOP
0x02D6	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x02D8	0x4770    BX	LR
; end of _Delay_1us
_BuzzerOn:
;SizeOf.c, 102 :: 		void BuzzerOn(u32 frequency,f32 DutyCycle)
; DutyCycle start address is: 0 (S0)
; frequency start address is: 0 (R0)
0x06E0	0xEEB01A40  VMOV.F32	S2, S0
; DutyCycle end address is: 0 (S0)
; frequency end address is: 0 (R0)
; frequency start address is: 0 (R0)
; DutyCycle start address is: 8 (S2)
;SizeOf.c, 110 :: 		PeriodicTime = 1000.0/frequency;
0x06E4	0xEE000A90  VMOV	S1, R0
0x06E8	0xEEF80A60  VCVT.F32.U32	S1, S1
; frequency end address is: 0 (R0)
0x06EC	0x492A    LDR	R1, [PC, #168]
0x06EE	0xEE001A10  VMOV	S0, R1
0x06F2	0xEEC00A20  VDIV.F32	S1, S0, S1
;SizeOf.c, 111 :: 		T_ON = PeriodicTime * DutyCycle;
0x06F6	0xEE200A81  VMUL.F32	S0, S1, S2
; DutyCycle end address is: 8 (S2)
; T_ON start address is: 12 (S3)
0x06FA	0xEEF01A40  VMOV.F32	S3, S0
;SizeOf.c, 112 :: 		T_OFF = PeriodicTime - T_ON;
0x06FE	0xEE301AC0  VSUB.F32	S2, S1, S0
; T_OFF start address is: 8 (S2)
;SizeOf.c, 118 :: 		GPIOE_ODR |= (1<<14);
0x0702	0x4926    LDR	R1, [PC, #152]
0x0704	0x6809    LDR	R1, [R1, #0]
0x0706	0xF4414280  ORR	R2, R1, #16384
0x070A	0x4924    LDR	R1, [PC, #144]
0x070C	0x600A    STR	R2, [R1, #0]
;SizeOf.c, 119 :: 		for(i=0;i<T_ON*1000;++i)
; i start address is: 0 (R0)
0x070E	0x2000    MOVS	R0, #0
; T_ON end address is: 12 (S3)
; T_OFF end address is: 8 (S2)
; i end address is: 0 (R0)
L_BuzzerOn8:
; i start address is: 0 (R0)
; T_OFF start address is: 8 (S2)
; T_ON start address is: 12 (S3)
0x0710	0x4921    LDR	R1, [PC, #132]
0x0712	0xEE001A10  VMOV	S0, R1
0x0716	0xEE610A80  VMUL.F32	S1, S3, S0
0x071A	0xEE000A10  VMOV	S0, R0
0x071E	0xEEB80A40  VCVT.F32.U32	S0, S0
0x0722	0xEEB40AE0  VCMPE.F32	S0, S1
0x0726	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x072A	0xDA0E    BGE	L_BuzzerOn9
;SizeOf.c, 121 :: 		Delay_us(1);
0x072C	0xF2400703  MOVW	R7, #3
0x0730	0xF2C00700  MOVT	R7, #0
0x0734	0xBF00    NOP
0x0736	0xBF00    NOP
L_BuzzerOn11:
0x0738	0x1E7F    SUBS	R7, R7, #1
0x073A	0xD1FD    BNE	L_BuzzerOn11
0x073C	0xBF00    NOP
0x073E	0xBF00    NOP
0x0740	0xBF00    NOP
0x0742	0xBF00    NOP
;SizeOf.c, 119 :: 		for(i=0;i<T_ON*1000;++i)
0x0744	0x1C40    ADDS	R0, R0, #1
0x0746	0xB280    UXTH	R0, R0
;SizeOf.c, 122 :: 		}
; T_ON end address is: 12 (S3)
; i end address is: 0 (R0)
0x0748	0xE7E2    B	L_BuzzerOn8
L_BuzzerOn9:
;SizeOf.c, 124 :: 		GPIOE_ODR &= ~(1<<14);
0x074A	0x4914    LDR	R1, [PC, #80]
0x074C	0x680A    LDR	R2, [R1, #0]
0x074E	0xF46F4180  MVN	R1, #16384
0x0752	0x400A    ANDS	R2, R1
0x0754	0x4911    LDR	R1, [PC, #68]
0x0756	0x600A    STR	R2, [R1, #0]
;SizeOf.c, 125 :: 		for(i=0;i<T_OFF*1000;i++)
; i start address is: 0 (R0)
0x0758	0x2000    MOVS	R0, #0
; T_OFF end address is: 8 (S2)
; i end address is: 0 (R0)
L_BuzzerOn13:
; i start address is: 0 (R0)
; T_OFF start address is: 8 (S2)
0x075A	0x490F    LDR	R1, [PC, #60]
0x075C	0xEE001A10  VMOV	S0, R1
0x0760	0xEE610A00  VMUL.F32	S1, S2, S0
0x0764	0xEE000A10  VMOV	S0, R0
0x0768	0xEEB80A40  VCVT.F32.U32	S0, S0
0x076C	0xEEB40AE0  VCMPE.F32	S0, S1
0x0770	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0774	0xDA0E    BGE	L_BuzzerOn14
;SizeOf.c, 127 :: 		Delay_us(1);
0x0776	0xF2400703  MOVW	R7, #3
0x077A	0xF2C00700  MOVT	R7, #0
0x077E	0xBF00    NOP
0x0780	0xBF00    NOP
L_BuzzerOn16:
0x0782	0x1E7F    SUBS	R7, R7, #1
0x0784	0xD1FD    BNE	L_BuzzerOn16
0x0786	0xBF00    NOP
0x0788	0xBF00    NOP
0x078A	0xBF00    NOP
0x078C	0xBF00    NOP
;SizeOf.c, 125 :: 		for(i=0;i<T_OFF*1000;i++)
0x078E	0x1C40    ADDS	R0, R0, #1
0x0790	0xB280    UXTH	R0, R0
;SizeOf.c, 128 :: 		}
; T_OFF end address is: 8 (S2)
; i end address is: 0 (R0)
0x0792	0xE7E2    B	L_BuzzerOn13
L_BuzzerOn14:
;SizeOf.c, 136 :: 		return;
;SizeOf.c, 137 :: 		}
L_end_BuzzerOn:
0x0794	0x4770    BX	LR
0x0796	0xBF00    NOP
0x0798	0x0000447A  	#1148846080
0x079C	0x10144002  	GPIOE_ODR+0
; end of _BuzzerOn
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x0B60	0xB082    SUB	SP, SP, #8
0x0B62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0B66	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0B68	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0B6A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0B6C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B6E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x0B70	0x2803    CMP	R0, #3
0x0B72	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x0B76	0x4893    LDR	R0, [PC, #588]
0x0B78	0x4281    CMP	R1, R0
0x0B7A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0B7C	0x4892    LDR	R0, [PC, #584]
0x0B7E	0x6800    LDR	R0, [R0, #0]
0x0B80	0xF0400105  ORR	R1, R0, #5
0x0B84	0x4890    LDR	R0, [PC, #576]
0x0B86	0x6001    STR	R1, [R0, #0]
0x0B88	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B8A	0x4890    LDR	R0, [PC, #576]
0x0B8C	0x4281    CMP	R1, R0
0x0B8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x0B90	0x488D    LDR	R0, [PC, #564]
0x0B92	0x6800    LDR	R0, [R0, #0]
0x0B94	0xF0400104  ORR	R1, R0, #4
0x0B98	0x488B    LDR	R0, [PC, #556]
0x0B9A	0x6001    STR	R1, [R0, #0]
0x0B9C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B9E	0x488C    LDR	R0, [PC, #560]
0x0BA0	0x4281    CMP	R1, R0
0x0BA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x0BA4	0x4888    LDR	R0, [PC, #544]
0x0BA6	0x6800    LDR	R0, [R0, #0]
0x0BA8	0xF0400103  ORR	R1, R0, #3
0x0BAC	0x4886    LDR	R0, [PC, #536]
0x0BAE	0x6001    STR	R1, [R0, #0]
0x0BB0	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BB2	0xF64E2060  MOVW	R0, #60000
0x0BB6	0x4281    CMP	R1, R0
0x0BB8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x0BBA	0x4883    LDR	R0, [PC, #524]
0x0BBC	0x6800    LDR	R0, [R0, #0]
0x0BBE	0xF0400102  ORR	R1, R0, #2
0x0BC2	0x4881    LDR	R0, [PC, #516]
0x0BC4	0x6001    STR	R1, [R0, #0]
0x0BC6	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BC8	0xF2475030  MOVW	R0, #30000
0x0BCC	0x4281    CMP	R1, R0
0x0BCE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x0BD0	0x487D    LDR	R0, [PC, #500]
0x0BD2	0x6800    LDR	R0, [R0, #0]
0x0BD4	0xF0400101  ORR	R1, R0, #1
0x0BD8	0x487B    LDR	R0, [PC, #492]
0x0BDA	0x6001    STR	R1, [R0, #0]
0x0BDC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x0BDE	0x487A    LDR	R0, [PC, #488]
0x0BE0	0x6801    LDR	R1, [R0, #0]
0x0BE2	0xF06F0007  MVN	R0, #7
0x0BE6	0x4001    ANDS	R1, R0
0x0BE8	0x4877    LDR	R0, [PC, #476]
0x0BEA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x0BEC	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0BEE	0x2802    CMP	R0, #2
0x0BF0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x0BF4	0x4877    LDR	R0, [PC, #476]
0x0BF6	0x4281    CMP	R1, R0
0x0BF8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x0BFA	0x4873    LDR	R0, [PC, #460]
0x0BFC	0x6800    LDR	R0, [R0, #0]
0x0BFE	0xF0400106  ORR	R1, R0, #6
0x0C02	0x4871    LDR	R0, [PC, #452]
0x0C04	0x6001    STR	R1, [R0, #0]
0x0C06	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C08	0x4870    LDR	R0, [PC, #448]
0x0C0A	0x4281    CMP	R1, R0
0x0C0C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x0C0E	0x486E    LDR	R0, [PC, #440]
0x0C10	0x6800    LDR	R0, [R0, #0]
0x0C12	0xF0400105  ORR	R1, R0, #5
0x0C16	0x486C    LDR	R0, [PC, #432]
0x0C18	0x6001    STR	R1, [R0, #0]
0x0C1A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C1C	0x486E    LDR	R0, [PC, #440]
0x0C1E	0x4281    CMP	R1, R0
0x0C20	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x0C22	0x4869    LDR	R0, [PC, #420]
0x0C24	0x6800    LDR	R0, [R0, #0]
0x0C26	0xF0400104  ORR	R1, R0, #4
0x0C2A	0x4867    LDR	R0, [PC, #412]
0x0C2C	0x6001    STR	R1, [R0, #0]
0x0C2E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C30	0x486A    LDR	R0, [PC, #424]
0x0C32	0x4281    CMP	R1, R0
0x0C34	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x0C36	0x4864    LDR	R0, [PC, #400]
0x0C38	0x6800    LDR	R0, [R0, #0]
0x0C3A	0xF0400103  ORR	R1, R0, #3
0x0C3E	0x4862    LDR	R0, [PC, #392]
0x0C40	0x6001    STR	R1, [R0, #0]
0x0C42	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C44	0xF64B3080  MOVW	R0, #48000
0x0C48	0x4281    CMP	R1, R0
0x0C4A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x0C4C	0x485E    LDR	R0, [PC, #376]
0x0C4E	0x6800    LDR	R0, [R0, #0]
0x0C50	0xF0400102  ORR	R1, R0, #2
0x0C54	0x485C    LDR	R0, [PC, #368]
0x0C56	0x6001    STR	R1, [R0, #0]
0x0C58	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C5A	0xF64550C0  MOVW	R0, #24000
0x0C5E	0x4281    CMP	R1, R0
0x0C60	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x0C62	0x4859    LDR	R0, [PC, #356]
0x0C64	0x6800    LDR	R0, [R0, #0]
0x0C66	0xF0400101  ORR	R1, R0, #1
0x0C6A	0x4857    LDR	R0, [PC, #348]
0x0C6C	0x6001    STR	R1, [R0, #0]
0x0C6E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x0C70	0x4855    LDR	R0, [PC, #340]
0x0C72	0x6801    LDR	R1, [R0, #0]
0x0C74	0xF06F0007  MVN	R0, #7
0x0C78	0x4001    ANDS	R1, R0
0x0C7A	0x4853    LDR	R0, [PC, #332]
0x0C7C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x0C7E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0C80	0x2801    CMP	R0, #1
0x0C82	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x0C86	0x4851    LDR	R0, [PC, #324]
0x0C88	0x4281    CMP	R1, R0
0x0C8A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x0C8C	0x484E    LDR	R0, [PC, #312]
0x0C8E	0x6800    LDR	R0, [R0, #0]
0x0C90	0xF0400107  ORR	R1, R0, #7
0x0C94	0x484C    LDR	R0, [PC, #304]
0x0C96	0x6001    STR	R1, [R0, #0]
0x0C98	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0C9A	0x4851    LDR	R0, [PC, #324]
0x0C9C	0x4281    CMP	R1, R0
0x0C9E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x0CA0	0x4849    LDR	R0, [PC, #292]
0x0CA2	0x6800    LDR	R0, [R0, #0]
0x0CA4	0xF0400106  ORR	R1, R0, #6
0x0CA8	0x4847    LDR	R0, [PC, #284]
0x0CAA	0x6001    STR	R1, [R0, #0]
0x0CAC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CAE	0x4848    LDR	R0, [PC, #288]
0x0CB0	0x4281    CMP	R1, R0
0x0CB2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x0CB4	0x4844    LDR	R0, [PC, #272]
0x0CB6	0x6800    LDR	R0, [R0, #0]
0x0CB8	0xF0400105  ORR	R1, R0, #5
0x0CBC	0x4842    LDR	R0, [PC, #264]
0x0CBE	0x6001    STR	R1, [R0, #0]
0x0CC0	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CC2	0x4846    LDR	R0, [PC, #280]
0x0CC4	0x4281    CMP	R1, R0
0x0CC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x0CC8	0x483F    LDR	R0, [PC, #252]
0x0CCA	0x6800    LDR	R0, [R0, #0]
0x0CCC	0xF0400104  ORR	R1, R0, #4
0x0CD0	0x483D    LDR	R0, [PC, #244]
0x0CD2	0x6001    STR	R1, [R0, #0]
0x0CD4	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CD6	0xF24D20F0  MOVW	R0, #54000
0x0CDA	0x4281    CMP	R1, R0
0x0CDC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x0CDE	0x483A    LDR	R0, [PC, #232]
0x0CE0	0x6800    LDR	R0, [R0, #0]
0x0CE2	0xF0400103  ORR	R1, R0, #3
0x0CE6	0x4838    LDR	R0, [PC, #224]
0x0CE8	0x6001    STR	R1, [R0, #0]
0x0CEA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CEC	0xF64840A0  MOVW	R0, #36000
0x0CF0	0x4281    CMP	R1, R0
0x0CF2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x0CF4	0x4834    LDR	R0, [PC, #208]
0x0CF6	0x6800    LDR	R0, [R0, #0]
0x0CF8	0xF0400102  ORR	R1, R0, #2
0x0CFC	0x4832    LDR	R0, [PC, #200]
0x0CFE	0x6001    STR	R1, [R0, #0]
0x0D00	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D02	0xF2446050  MOVW	R0, #18000
0x0D06	0x4281    CMP	R1, R0
0x0D08	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x0D0A	0x482F    LDR	R0, [PC, #188]
0x0D0C	0x6800    LDR	R0, [R0, #0]
0x0D0E	0xF0400101  ORR	R1, R0, #1
0x0D12	0x482D    LDR	R0, [PC, #180]
0x0D14	0x6001    STR	R1, [R0, #0]
0x0D16	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x0D18	0x482B    LDR	R0, [PC, #172]
0x0D1A	0x6801    LDR	R1, [R0, #0]
0x0D1C	0xF06F0007  MVN	R0, #7
0x0D20	0x4001    ANDS	R1, R0
0x0D22	0x4829    LDR	R0, [PC, #164]
0x0D24	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x0D26	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0D28	0x2800    CMP	R0, #0
0x0D2A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x0D2E	0x482D    LDR	R0, [PC, #180]
0x0D30	0x4281    CMP	R1, R0
0x0D32	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x0D34	0x4824    LDR	R0, [PC, #144]
0x0D36	0x6800    LDR	R0, [R0, #0]
0x0D38	0xF0400107  ORR	R1, R0, #7
0x0D3C	0x4822    LDR	R0, [PC, #136]
0x0D3E	0x6001    STR	R1, [R0, #0]
0x0D40	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D42	0x4825    LDR	R0, [PC, #148]
0x0D44	0x4281    CMP	R1, R0
0x0D46	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x0D48	0x481F    LDR	R0, [PC, #124]
0x0D4A	0x6800    LDR	R0, [R0, #0]
0x0D4C	0xF0400106  ORR	R1, R0, #6
0x0D50	0x481D    LDR	R0, [PC, #116]
0x0D52	0x6001    STR	R1, [R0, #0]
0x0D54	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D56	0x4824    LDR	R0, [PC, #144]
0x0D58	0x4281    CMP	R1, R0
0x0D5A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x0D5C	0x481A    LDR	R0, [PC, #104]
0x0D5E	0x6800    LDR	R0, [R0, #0]
0x0D60	0xF0400105  ORR	R1, R0, #5
0x0D64	0x4818    LDR	R0, [PC, #96]
0x0D66	0x6001    STR	R1, [R0, #0]
0x0D68	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D6A	0xF5B14F7A  CMP	R1, #64000
0x0D6E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x0D70	0x4815    LDR	R0, [PC, #84]
0x0D72	0x6800    LDR	R0, [R0, #0]
0x0D74	0xF0400104  ORR	R1, R0, #4
0x0D78	0x4813    LDR	R0, [PC, #76]
0x0D7A	0x6001    STR	R1, [R0, #0]
0x0D7C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D7E	0xF64B3080  MOVW	R0, #48000
0x0D82	0x4281    CMP	R1, R0
0x0D84	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x0D86	0x4810    LDR	R0, [PC, #64]
0x0D88	0x6800    LDR	R0, [R0, #0]
0x0D8A	0xF0400103  ORR	R1, R0, #3
0x0D8E	0x480E    LDR	R0, [PC, #56]
0x0D90	0x6001    STR	R1, [R0, #0]
0x0D92	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D94	0xF5B14FFA  CMP	R1, #32000
0x0D98	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x0D9A	0x480B    LDR	R0, [PC, #44]
0x0D9C	0x6800    LDR	R0, [R0, #0]
0x0D9E	0xF0400102  ORR	R1, R0, #2
0x0DA2	0x4809    LDR	R0, [PC, #36]
0x0DA4	0x6001    STR	R1, [R0, #0]
0x0DA6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DA8	0xF5B15F7A  CMP	R1, #16000
0x0DAC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x0DAE	0xE01D    B	#58
0x0DB0	0x00810000  	#129
0x0DB4	0x00100400  	#67108880
0x0DB8	0x00000000  	#0
0x0DBC	0x00030000  	#3
0x0DC0	0x3E800000  	#16000
0x0DC4	0x49F00002  	#150000
0x0DC8	0x3C004002  	FLASH_ACR+0
0x0DCC	0xD4C00001  	#120000
0x0DD0	0x5F900001  	#90000
0x0DD4	0x32800002  	#144000
0x0DD8	0x77000001  	#96000
0x0DDC	0x19400001  	#72000
0x0DE0	0xA5E00001  	#108000
0x0DE4	0xB5800001  	#112000
0x0DE8	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x0DEC	0x482D    LDR	R0, [PC, #180]
0x0DEE	0x6800    LDR	R0, [R0, #0]
0x0DF0	0xF0400101  ORR	R1, R0, #1
0x0DF4	0x482B    LDR	R0, [PC, #172]
0x0DF6	0x6001    STR	R1, [R0, #0]
0x0DF8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x0DFA	0x482A    LDR	R0, [PC, #168]
0x0DFC	0x6801    LDR	R1, [R0, #0]
0x0DFE	0xF06F0007  MVN	R0, #7
0x0E02	0x4001    ANDS	R1, R0
0x0E04	0x4827    LDR	R0, [PC, #156]
0x0E06	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x0E08	0x2101    MOVS	R1, #1
0x0E0A	0xB249    SXTB	R1, R1
0x0E0C	0x4826    LDR	R0, [PC, #152]
0x0E0E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x0E10	0x4826    LDR	R0, [PC, #152]
0x0E12	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x0E14	0xF7FFFCC4  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x0E18	0x4825    LDR	R0, [PC, #148]
0x0E1A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x0E1C	0x4825    LDR	R0, [PC, #148]
0x0E1E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x0E20	0x4825    LDR	R0, [PC, #148]
0x0E22	0xEA020100  AND	R1, R2, R0, LSL #0
0x0E26	0x4825    LDR	R0, [PC, #148]
0x0E28	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x0E2A	0xF0020001  AND	R0, R2, #1
0x0E2E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0E30	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0E32	0x4822    LDR	R0, [PC, #136]
0x0E34	0x6800    LDR	R0, [R0, #0]
0x0E36	0xF0000002  AND	R0, R0, #2
0x0E3A	0x2800    CMP	R0, #0
0x0E3C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x0E3E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0E40	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x0E42	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0E44	0xF4023080  AND	R0, R2, #65536
0x0E48	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0E4A	0x481C    LDR	R0, [PC, #112]
0x0E4C	0x6800    LDR	R0, [R0, #0]
0x0E4E	0xF4003000  AND	R0, R0, #131072
0x0E52	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x0E54	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x0E56	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0E58	0x460A    MOV	R2, R1
0x0E5A	0x9901    LDR	R1, [SP, #4]
0x0E5C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x0E5E	0x9101    STR	R1, [SP, #4]
0x0E60	0x4611    MOV	R1, R2
0x0E62	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0E64	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0E68	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x0E6A	0x4814    LDR	R0, [PC, #80]
0x0E6C	0x6800    LDR	R0, [R0, #0]
0x0E6E	0xF0407180  ORR	R1, R0, #16777216
0x0E72	0x4812    LDR	R0, [PC, #72]
0x0E74	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0E76	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x0E78	0x4810    LDR	R0, [PC, #64]
0x0E7A	0x6800    LDR	R0, [R0, #0]
0x0E7C	0xF0007000  AND	R0, R0, #33554432
0x0E80	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x0E82	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x0E84	0x460A    MOV	R2, R1
0x0E86	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x0E88	0x480A    LDR	R0, [PC, #40]
0x0E8A	0x6800    LDR	R0, [R0, #0]
0x0E8C	0xF000010C  AND	R1, R0, #12
0x0E90	0x0090    LSLS	R0, R2, #2
0x0E92	0xF000000C  AND	R0, R0, #12
0x0E96	0x4281    CMP	R1, R0
0x0E98	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0E9A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x0E9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA0	0xB002    ADD	SP, SP, #8
0x0EA2	0x4770    BX	LR
0x0EA4	0x3C004002  	FLASH_ACR+0
0x0EA8	0x80204247  	FLASH_ACR+0
0x0EAC	0x80244247  	FLASH_ACR+0
0x0EB0	0x38044002  	RCC_PLLCFGR+0
0x0EB4	0x38084002  	RCC_CFGR+0
0x0EB8	0xFFFF000F  	#1048575
0x0EBC	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x07A0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x07A2	0x480D    LDR	R0, [PC, #52]
0x07A4	0x6800    LDR	R0, [R0, #0]
0x07A6	0xF0400101  ORR	R1, R0, #1
0x07AA	0x480B    LDR	R0, [PC, #44]
0x07AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x07AE	0x2100    MOVS	R1, #0
0x07B0	0x480A    LDR	R0, [PC, #40]
0x07B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x07B4	0x4808    LDR	R0, [PC, #32]
0x07B6	0x6801    LDR	R1, [R0, #0]
0x07B8	0x4809    LDR	R0, [PC, #36]
0x07BA	0x4001    ANDS	R1, R0
0x07BC	0x4806    LDR	R0, [PC, #24]
0x07BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x07C0	0x4908    LDR	R1, [PC, #32]
0x07C2	0x4809    LDR	R0, [PC, #36]
0x07C4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x07C6	0x4804    LDR	R0, [PC, #16]
0x07C8	0x6801    LDR	R1, [R0, #0]
0x07CA	0xF46F2080  MVN	R0, #262144
0x07CE	0x4001    ANDS	R1, R0
0x07D0	0x4801    LDR	R0, [PC, #4]
0x07D2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x07D4	0xB001    ADD	SP, SP, #4
0x07D6	0x4770    BX	LR
0x07D8	0x38004002  	RCC_CR+0
0x07DC	0x38084002  	RCC_CFGR+0
0x07E0	0xFFFFFEF6  	#-17367041
0x07E4	0x30102400  	#603992080
0x07E8	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x0A34	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x0A36	0x4904    LDR	R1, [PC, #16]
0x0A38	0x4804    LDR	R0, [PC, #16]
0x0A3A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x0A3C	0x4904    LDR	R1, [PC, #16]
0x0A3E	0x4805    LDR	R0, [PC, #20]
0x0A40	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x0A42	0xB001    ADD	SP, SP, #4
0x0A44	0x4770    BX	LR
0x0A46	0xBF00    NOP
0x0A48	0x3E800000  	#16000
0x0A4C	0x00142000  	___System_CLOCK_IN_KHZ+0
0x0A50	0x00030000  	#3
0x0A54	0x00182000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x0A00	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x0A02	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x0A04	0xB001    ADD	SP, SP, #4
0x0A06	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x0A08	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x0A0A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x0A0E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x0A12	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x0A14	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x0A18	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x0A1A	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x0A1C	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x0A1E	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x0A20	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x0A22	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x0A26	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x0A2A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x0A2E	0xB001    ADD	SP, SP, #4
0x0A30	0x4770    BX	LR
; end of ___EnableFPU
0x0ED0	0xB500    PUSH	(R14)
0x0ED2	0xF8DFB014  LDR	R11, [PC, #20]
0x0ED6	0xF8DFA014  LDR	R10, [PC, #20]
0x0EDA	0xF8DFC014  LDR	R12, [PC, #20]
0x0EDE	0xF7FFFC85  BL	2028
0x0EE2	0xBD00    POP	(R15)
0x0EE4	0x4770    BX	LR
0x0EE6	0xBF00    NOP
0x0EE8	0x00002000  	#536870912
0x0EEC	0x00102000  	#536870928
0x0EF0	0x0EC00000  	#3776
0x0F50	0xB500    PUSH	(R14)
0x0F52	0xF8DFB010  LDR	R11, [PC, #16]
0x0F56	0xF8DFA010  LDR	R10, [PC, #16]
0x0F5A	0xF7FFFD19  BL	2448
0x0F5E	0xBD00    POP	(R15)
0x0F60	0x4770    BX	LR
0x0F62	0xBF00    NOP
0x0F64	0x00002000  	#536870912
0x0F68	0x001C2000  	#536870940
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x0EC0	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x0EC4	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x0EC8	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x0ECC	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [12]    _Get_Fosc_kHz
0x0194     [168]    _GPIO_Clk_Enable
0x023C     [132]    _RCC_GetClocksFrequency
0x02C0      [26]    _Delay_1us
0x02DC      [24]    _GPIO_Analog_Input
0x02F4     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x037C     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x0490     [560]    _GPIO_Config
0x06C0      [28]    _ADC1_Get_Sample
0x06E0     [192]    _BuzzerOn
0x07A0      [76]    __Lib_System_4XX_SystemClockSetDefault
0x07EC      [20]    ___CC2DW
0x0800      [28]    _GPIO_Digital_Output
0x081C     [372]    _ADC_Set_Input_Channel
0x0990      [58]    ___FillZeros
0x09CC      [52]    _ADC1_Init
0x0A00       [8]    ___GenExcept
0x0A08      [42]    ___EnableFPU
0x0A34      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0A58     [264]    _main
0x0B60     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_BuzzerOn_DutyCycle
0x20000000      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000010       [4]    _ADC_Get_Sample_Ptr
0x20000014       [4]    ___System_CLOCK_IN_KHZ
0x20000018       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0EC0      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
