{"vcs1":{"timestamp_begin":1684348164.203764581, "rt":1.70, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684348165.995398397, "rt":1.45, "ut":0.47, "st":0.16}}
{"link":{"timestamp_begin":1684348167.514974495, "rt":0.48, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684348163.548530549}
{"VCS_COMP_START_TIME": 1684348163.548530549}
{"VCS_COMP_END_TIME": 1684348169.630002184}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330620}}
{"stitch_vcselab": {"peak_mem": 211888}}
