import "primitives/core.futil";
import "primitives/memories/comb.futil";
import "primitives/pipelined.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
    b = std_reg(2);
    c = std_reg(2);
    d = std_reg(2);
    @generated fsm = std_reg(5);
    @generated adder = std_add(5);
    @generated adder0 = std_add(5);
    @generated ud = undef(1);
    @generated ud0 = undef(1);
    @generated fsm0 = std_reg(3);
    @generated adder1 = std_add(3);
    @generated adder2 = std_add(3);
    @generated ud1 = undef(1);
    @generated ud2 = undef(1);
    @generated signal_reg = std_reg(1);
    @generated signal_reg0 = std_reg(1);
  }
  wires {
    group early_reset_A {
      a.in = 2'd0;
      a.write_en = fsm.out == 5'd0 ? 1'd1;
      adder.left = fsm.out;
      adder.right = 5'd1;
      fsm.write_en = 1'd1;
      fsm.in = !(fsm.out == 5'd13) ? adder.out;
      fsm.in = fsm.out == 5'd13 ? 5'd0;
      early_reset_A[done] = ud.out;
    }
    group early_reset_D {
      d.in = 2'd0;
      d.write_en = fsm.out == 5'd0 ? 1'd1;
      adder0.left = fsm.out;
      adder0.right = 5'd1;
      fsm.write_en = 1'd1;
      fsm.in = !(fsm.out == 5'd15) ? adder0.out;
      fsm.in = fsm.out == 5'd15 ? 5'd0;
      early_reset_D[done] = ud0.out;
    }
    group early_reset_B {
      b.in = 2'd0;
      b.write_en = fsm0.out == 3'd0 ? 1'd1;
      adder1.left = fsm0.out;
      adder1.right = 3'd1;
      fsm0.write_en = 1'd1;
      fsm0.in = !(fsm0.out == 3'd1) ? adder1.out;
      fsm0.in = fsm0.out == 3'd1 ? 3'd0;
      early_reset_B[done] = ud1.out;
    }
    group early_reset_C {
      c.in = 2'd0;
      c.write_en = fsm0.out == 3'd0 ? 1'd1;
      adder2.left = fsm0.out;
      adder2.right = 3'd1;
      fsm0.write_en = 1'd1;
      fsm0.in = !(fsm0.out == 3'd3) ? adder2.out;
      fsm0.in = fsm0.out == 3'd3 ? 3'd0;
      early_reset_C[done] = ud2.out;
    }
    group wrapper_early_reset_A {
      early_reset_A[go] = 1'd1;
      signal_reg.write_en = fsm.out == 5'd0 & !signal_reg.out ? 1'd1;
      signal_reg.in = fsm.out == 5'd0 & !signal_reg.out ? 1'd1;
      wrapper_early_reset_A[done] = fsm.out == 5'd0 & signal_reg.out ? 1'd1;
    }
    group wrapper_early_reset_B {
      early_reset_B[go] = 1'd1;
      signal_reg0.write_en = fsm0.out == 3'd0 & !signal_reg0.out ? 1'd1;
      signal_reg0.in = fsm0.out == 3'd0 & !signal_reg0.out ? 1'd1;
      wrapper_early_reset_B[done] = fsm0.out == 3'd0 & signal_reg0.out ? 1'd1;
    }
    group wrapper_early_reset_C {
      early_reset_C[go] = 1'd1;
      signal_reg0.write_en = fsm0.out == 3'd0 & !signal_reg0.out ? 1'd1;
      signal_reg0.in = fsm0.out == 3'd0 & !signal_reg0.out ? 1'd1;
      wrapper_early_reset_C[done] = fsm0.out == 3'd0 & signal_reg0.out ? 1'd1;
    }
    group wrapper_early_reset_D {
      early_reset_D[go] = 1'd1;
      signal_reg.write_en = fsm.out == 5'd0 & !signal_reg.out ? 1'd1;
      signal_reg.in = fsm.out == 5'd0 & !signal_reg.out ? 1'd1;
      wrapper_early_reset_D[done] = fsm.out == 5'd0 & signal_reg.out ? 1'd1;
    }
    signal_reg.write_en = fsm.out == 5'd0 & signal_reg.out ? 1'd1;
    signal_reg.in = fsm.out == 5'd0 & signal_reg.out ? 1'd0;
    signal_reg0.write_en = fsm0.out == 3'd0 & signal_reg0.out ? 1'd1;
    signal_reg0.in = fsm0.out == 3'd0 & signal_reg0.out ? 1'd0;
  }
  control {
    seq {
      wrapper_early_reset_A;
      wrapper_early_reset_B;
      wrapper_early_reset_C;
      wrapper_early_reset_D;
    }
  }
}
