
# ä»é›¶å†™ OS å†…æ ¸-ç¬¬ä¸‰åå››ç¯‡ï¼šPCIe åŸºç¡€ä¸é©±åŠ¨æ¡†æ¶ â€”â€” ç°ä»£ç¡¬ä»¶çš„é«˜é€Ÿå…¬è·¯

> **â€œe1000 é©±åŠ¨è®©æˆ‘ä»¬è¿ä¸Šç½‘ï¼Œä½†ç°ä»£ç½‘å¡æ—©å·²å‡çº§åˆ° PCIeï¼  
> ä»Šå¤©ï¼Œæˆ‘ä»¬æ·±å…¥ PCIe ä¸–ç•Œï¼Œå®ç°é…ç½®ç©ºé—´è®¿é—®ã€MSI ä¸­æ–­ä¸è®¾å¤‡æšä¸¾ï¼â€**

åœ¨ä¸Šä¸€ç¯‡ä¸­ï¼Œæˆ‘ä»¬å®ç°äº† **e1000 ç½‘å¡é©±åŠ¨**ï¼Œ  
ä½†ä»£ç ä»…ä½¿ç”¨äº†**ä¼ ç»Ÿ PCI é…ç½®æœºåˆ¶**ï¼ˆCF8/CFC ç«¯å£ï¼‰ã€‚  
è€Œç°ä»£ç¡¬ä»¶ï¼ˆåŒ…æ‹¬ QEMU æ¨¡æ‹Ÿçš„ e1000ï¼‰å®é™…è¿è¡Œåœ¨ **PCI Expressï¼ˆPCIeï¼‰** æ€»çº¿ä¸Šã€‚

PCIe ä¸ä»…æ˜¯â€œæ›´å¿«çš„ PCIâ€ï¼Œ  
æ›´æ˜¯**å…¨æ–°çš„é«˜é€Ÿä¸²è¡Œäº’è¿æ¶æ„**ï¼  

ä»Šå¤©ï¼Œæˆ‘ä»¬å°±æ¥ï¼š  
âœ… **è§£æ PCIe ä¸ä¼ ç»Ÿ PCI çš„åŒºåˆ«**  
âœ… **å®ç° PCIe é…ç½®ç©ºé—´è®¿é—®**  
âœ… **æ”¯æŒ MSI/MSI-X ä¸­æ–­**  
âœ… **æ„å»ºé€šç”¨ PCIe é©±åŠ¨æ¡†æ¶**  

è®©ä½ çš„ OS æ‹¥æœ‰**ç°ä»£ç¡¬ä»¶æ”¯æŒèƒ½åŠ›**ï¼

---

## ğŸš— ä¸€ã€PCI vs PCIeï¼šæ¶æ„é©å‘½

### ä¼ ç»Ÿ PCIï¼ˆå¹¶è¡Œæ€»çº¿ï¼‰ï¼š
- **å…±äº«æ€»çº¿**ï¼šæ‰€æœ‰è®¾å¤‡äº‰ç”¨åŒä¸€å¸¦å®½  
- **33/66 MHz æ—¶é’Ÿ**ï¼šæœ€å¤§ 133 MB/s å¸¦å®½  
- **ä¸­æ–­å…±äº«**ï¼šIRQ çº¿éœ€å¤šä¸ªè®¾å¤‡å…±äº«  
- **é…ç½®æœºåˆ¶**ï¼šé€šè¿‡ `0xCF8/0xCFC` ç«¯å£è®¿é—®  

### PCIeï¼ˆä¸²è¡Œç‚¹å¯¹ç‚¹ï¼‰ï¼š
- **ç‚¹å¯¹ç‚¹è¿æ¥**ï¼šæ¯ä¸ªè®¾å¤‡ç‹¬å é€šé“ï¼ˆLaneï¼‰  
- **é«˜å¸¦å®½**ï¼šx1 é€šé“ = 250 MB/sï¼ˆGen1ï¼‰ï¼Œx16 = 4 GB/s  
- **æ¶ˆæ¯ä¸­æ–­**ï¼šMSI/MSI-X æ›¿ä»£ä¼ ç»Ÿ IRQ  
- **é…ç½®ç©ºé—´æ‰©å±•**ï¼šä» 256B â†’ 4KB  

| ç‰¹æ€§ | PCI | PCIe |
|------|-----|------|
| **æ‹“æ‰‘** | å…±äº«æ€»çº¿ | æ ‘çŠ¶æ‹“æ‰‘ï¼ˆRoot Complex + Switchesï¼‰|
| **é…ç½®ç©ºé—´** | 256 å­—èŠ‚ | 4KBï¼ˆå«æ‰©å±• Capabilityï¼‰|
| **ä¸­æ–­** | 4 æ¡ IRQ çº¿ | MSI/MSI-Xï¼ˆå†…å­˜å†™ä¸­æ–­ï¼‰|
| **çƒ­æ’æ‹”** | ä¸æ”¯æŒ | åŸç”Ÿæ”¯æŒ |

> ğŸ’¡ **PCIe å‘å‰å…¼å®¹ PCI é…ç½®ç©ºé—´å‰ 256 å­—èŠ‚**ï¼Œä½†æ‰©å±•åŠŸèƒ½éœ€æ–°æœºåˆ¶ï¼

---

## ğŸ”Œ äºŒã€PCIe é…ç½®ç©ºé—´è®¿é—®

### 1. **ä¼ ç»Ÿ PCI é…ç½®ï¼ˆç«¯å£ I/Oï¼‰**
```c
// ä»…æ”¯æŒå‰ 256 å­—èŠ‚ï¼Œä¸”éœ€ä¸²è¡Œè®¿é—®
uint32_t pci_config_read(uint8_t bus, uint8_t slot, uint8_t func, uint8_t offset) {
    uint32_t address = (1 << 31) | (bus << 16) | (slot << 11) | (func << 8) | (offset & 0xFC);
    outl(0xCF8, address);
    return inl(0xCFC + (offset & 0x3));
}
```

### 2. **PCIe é…ç½®ï¼ˆMMIO æ–¹å¼ï¼‰**
ç°ä»£ç³»ç»Ÿé€šè¿‡ **MCFG è¡¨**ï¼ˆACPIï¼‰æä¾› **ECAM**ï¼ˆEnhanced Configuration Access Mechanismï¼‰åŸºåœ°å€ï¼š

```c
// ACPI MCFG è¡¨ç»“æ„
struct acpi_mcfg {
    char signature[4];      // "MCFG"
    uint32_t length;
    uint8_t revision;
    uint8_t checksum;
    char oem_id[6];
    char oem_table_id[8];
    uint32_t oem_revision;
    uint32_t creator_id;
    uint32_t creator_revision;
    uint64_t reserved;
    struct mcfg_allocation {
        uint64_t base_address;
        uint16_t segment_group;
        uint8_t start_bus;
        uint8_t end_bus;
        uint32_t reserved;
    } allocations[0];
};
```

### 3. **ECAM åœ°å€è®¡ç®—**
```c
// ECAM åç§» = (Bus << 20) | (Device << 15) | (Function << 12) | Offset
uint32_t ecam_read(uint64_t ecam_base, 
                   uint8_t bus, uint8_t dev, uint8_t func, uint16_t offset) {
    uint64_t addr = ecam_base + 
                   ((uint64_t)bus << 20) + 
                   ((uint64_t)dev << 15) + 
                   ((uint64_t)func << 12) + 
                   offset;
    return *(volatile uint32_t*)(addr + KERNEL_VIRTUAL_BASE);
}
```

> ğŸ”‘ **ECAM å…è®¸å¹¶è¡Œè®¿é—®ï¼Œä¸”æ”¯æŒå®Œæ•´ 4KB é…ç½®ç©ºé—´**ï¼

---

## ğŸ“¦ ä¸‰ã€PCIe Capability é“¾

PCIe è®¾å¤‡é€šè¿‡ **Capability é“¾** æš´éœ²é«˜çº§åŠŸèƒ½ï¼š

### 1. **Capability ID åˆ—è¡¨**
| ID | åŠŸèƒ½ |
|----|------|
| `0x01` | PMï¼ˆç”µæºç®¡ç†ï¼‰|
| `0x05` | MSIï¼ˆæ¶ˆæ¯ä¿¡å·ä¸­æ–­ï¼‰|
| `0x10` | PCIeï¼ˆè®¾å¤‡èƒ½åŠ›ï¼‰|
| `0x11` | MSI-X |
| `0x12` | Vendor-Specific |

### 2. **éå† Capability é“¾**
```c
void pci_scan_capabilities(uint8_t bus, uint8_t dev, uint8_t func) {
    uint16_t status = pci_read_word(bus, dev, func, 0x06);
    if (!(status & 0x10)) return; // æ—  Capability é“¾
    
    uint8_t cap_ptr = pci_read_byte(bus, dev, func, 0x34);
    while (cap_ptr) {
        uint8_t cap_id = pci_read_byte(bus, dev, func, cap_ptr);
        uint8_t next_ptr = pci_read_byte(bus, dev, func, cap_ptr + 1);
        
        switch (cap_id) {
            case 0x05: // MSI
                handle_msi_capability(bus, dev, func, cap_ptr);
                break;
            case 0x11: // MSI-X
                handle_msix_capability(bus, dev, func, cap_ptr);
                break;
            case 0x10: // PCIe
                handle_pcie_capability(bus, dev, func, cap_ptr);
                break;
        }
        cap_ptr = next_ptr;
    }
}
```

---

## âš¡ å››ã€MSI ä¸­æ–­ï¼šå‘Šåˆ« IRQ å…±äº«

### MSI ä¼˜åŠ¿ï¼š
- **æ— å…±äº«å†²çª**ï¼šæ¯ä¸ªè®¾å¤‡ç‹¬ç«‹ä¸­æ–­å‘é‡  
- **ä½å»¶è¿Ÿ**ï¼šç›´æ¥å†…å­˜å†™ï¼Œæ— éœ€ IRQ çº¿  
- **å¤šå‘é‡æ”¯æŒ**ï¼šä¸€ä¸ªè®¾å¤‡å¯ç”³è¯·å¤šä¸ªä¸­æ–­  

### 1. **MSI Capability ç»“æ„**
```c
// MSI Capability å¯„å­˜å™¨ï¼ˆåç§» cap_ptrï¼‰
#define MSI_CAP_MSG_CONTROL  (cap_ptr + 2)
#define MSI_CAP_MSG_ADDR_LO  (cap_ptr + 4)
#define MSI_CAP_MSG_ADDR_HI  (cap_ptr + 8)
#define MSI_CAP_MSG_DATA     (cap_ptr + 12)
```

### 2. **å¯ç”¨ MSI**
```c
void enable_msi(uint8_t bus, uint8_t dev, uint8_t func, uint8_t cap_ptr) {
    // 1. è¯»å– MSI æ§åˆ¶å¯„å­˜å™¨
    uint16_t msi_ctrl = pci_read_word(bus, dev, func, MSI_CAP_MSG_CONTROL);
    
    // 2. è®¾ç½®ä¸­æ–­å‘é‡ï¼ˆå‡è®¾ IRQ 16-23 å¯ç”¨ï¼‰
    uint32_t msg_addr = 0xFEE00000 | (0x00 << 12); // LAPIC åœ°å€ + ç›®æ ‡æ ¸
    uint16_t msg_data = 0x00 | (16 << 0);           // å‘é‡å· 16
    
    // 3. å†™å…¥ MSI å¯„å­˜å™¨
    pci_write_dword(bus, dev, func, MSI_CAP_MSG_ADDR_LO, msg_addr);
    if (msi_ctrl & 0x80) { // 64-bit åœ°å€
        pci_write_dword(bus, dev, func, MSI_CAP_MSG_ADDR_HI, 0x00000000);
        pci_write_word(bus, dev, func, MSI_CAP_MSG_DATA, msg_data);
    } else {
        pci_write_word(bus, dev, func, MSI_CAP_MSG_DATA, msg_data);
    }
    
    // 4. å¯ç”¨ MSI
    msi_ctrl |= 0x01;
    pci_write_word(bus, dev, func, MSI_CAP_MSG_CONTROL, msi_ctrl);
    
    // 5. å±è”½ä¼ ç»Ÿ INTx
    uint16_t devctl = pci_read_word(bus, dev, func, cap_ptr + 0x08);
    devctl |= 0x400; // INTx Disable
    pci_write_word(bus, dev, func, cap_ptr + 0x08, devctl);
}
```

### 3. **æ³¨å†Œ MSI ä¸­æ–­å¤„ç†ç¨‹åº**
```c
// å°†å‘é‡ 16 æ˜ å°„åˆ° e1000 ä¸­æ–­å¤„ç†ç¨‹åº
idt_set_gate(32 + 16, (uint32_t)e1000_msi_handler, 0x08, 0x8E);
```

> âœ… **MSI è®©æ¯ä¸ªè®¾å¤‡æ‹¥æœ‰ä¸“å±ä¸­æ–­ï¼Œå½»åº•è§£å†³ IRQ å…±äº«é—®é¢˜**ï¼

---

## ğŸ—ï¸ äº”ã€é€šç”¨ PCIe é©±åŠ¨æ¡†æ¶

### 1. **è®¾å¤‡ç»“æ„æŠ½è±¡**
```c
struct pcie_device {
    uint8_t bus, dev, func;
    uint16_t vendor_id, device_id;
    uint8_t class_code[3];
    uint64_t bar[6];        // Base Address Registers
    uint8_t msi_enabled;
    uint8_t msix_enabled;
    void *driver_data;
};

// å…¨å±€è®¾å¤‡åˆ—è¡¨
struct pcie_device pcie_devices[MAX_DEVICES];
int pcie_device_count = 0;
```

### 2. **è®¾å¤‡æšä¸¾**
```c
void pcie_enumerate() {
    for (int bus = 0; bus < 256; bus++) {
        for (int dev = 0; dev < 32; dev++) {
            // æ£€æŸ¥æ˜¯å¦ä¸ºå¤šåŠŸèƒ½è®¾å¤‡
            uint16_t vendor = pci_read_word(bus, dev, 0, 0x00);
            if (vendor == 0xFFFF) continue;
            
            int max_func = ((pci_read_byte(bus, dev, 0, 0x0E) & 0x80) ? 8 : 1);
            for (int func = 0; func < max_func; func++) {
                vendor = pci_read_word(bus, dev, func, 0x00);
                if (vendor == 0xFFFF) continue;
                
                uint16_t device = pci_read_word(bus, dev, func, 0x02);
                uint32_t class_rev = pci_read_dword(bus, dev, func, 0x08);
                
                // ä¿å­˜è®¾å¤‡ä¿¡æ¯
                struct pcie_device *pdev = &pcie_devices[pcie_device_count++];
                pdev->bus = bus; pdev->dev = dev; pdev->func = func;
                pdev->vendor_id = vendor; pdev->device_id = device;
                pdev->class_code[0] = (class_rev >> 24) & 0xFF;
                pdev->class_code[1] = (class_rev >> 16) & 0xFF;
                pdev->class_code[2] = (class_rev >> 8) & 0xFF;
                
                // è¯»å– BAR
                for (int i = 0; i < 6; i++) {
                    uint32_t bar = pci_read_dword(bus, dev, func, 0x10 + i*4);
                    if (bar == 0) continue;
                    
                    // åˆ¤æ–­å†…å­˜/IO ç©ºé—´
                    if (bar & 0x01) {
                        // IO ç©ºé—´ï¼ˆä¼ ç»Ÿ PCIï¼‰
                        pdev->bar[i] = bar & 0xFFFFFFFC;
                    } else {
                        // å†…å­˜ç©ºé—´
                        uint8_t type = (bar >> 1) & 0x03;
                        if (type == 0x02) {
                            // 64-bit BAR
                            uint32_t bar_high = pci_read_dword(bus, dev, func, 0x14 + i*4);
                            pdev->bar[i] = ((uint64_t)bar_high << 32) | (bar & 0xFFFFFFF0);
                            i++; // è·³è¿‡ä¸‹ä¸€ä¸ª BAR
                        } else {
                            pdev->bar[i] = bar & 0xFFFFFFF0;
                        }
                    }
                }
                
                // æ‰«æ Capability
                pci_scan_capabilities(bus, dev, func);
                
                // å°è¯•åŒ¹é…é©±åŠ¨
                match_driver(pdev);
            }
        }
    }
}
```

### 3. **é©±åŠ¨åŒ¹é…æœºåˆ¶**
```c
struct pcie_driver {
    char name[32];
    uint16_t vendor_id;
    uint16_t device_id;
    int (*probe)(struct pcie_device *dev);
};

// æ³¨å†Œé©±åŠ¨
static struct pcie_driver e1000_driver = {
    .name = "e1000",
    .vendor_id = 0x8086,
    .device_id = 0x100E,
    .probe = e1000_probe,
};

void match_driver(struct pcie_device *dev) {
    if (dev->vendor_id == e1000_driver.vendor_id &&
        dev->device_id == e1000_driver.device_id) {
        e1000_driver.probe(dev);
    }
}
```

---

## ğŸ§ª å…­ã€æµ‹è¯•ï¼šQEMU PCIe ç¯å¢ƒ

### 1. **QEMU å¯åŠ¨å‘½ä»¤**
```bash
# QEMU é»˜è®¤ä½¿ç”¨ PCIe æ€»çº¿ï¼ˆå³ä½¿æŒ‡å®š -device e1000ï¼‰
qemu-system-i386 -kernel kernel.bin -hda disk.img \
                 -netdev user,id=n1 -device e1000,netdev=n1
```

### 2. **å†…æ ¸å¯åŠ¨æ—¥å¿—**
```
[PCIe] Found 82540EM Gigabit Ethernet Controller (8086:100E)
[PCIe] BAR0: MMIO at 0xFEBC0000 (128KB)
[PCIe] MSI enabled (vector 16)
[e1000] Driver loaded successfully
```

### 3. **éªŒè¯ MSI ä¸­æ–­**
- ä¼ ç»Ÿ IRQ 10 ä¸å†è§¦å‘  
- å‘é‡ 48ï¼ˆ32+16ï¼‰çš„ä¸­æ–­å¤„ç†ç¨‹åºè¢«è°ƒç”¨  

âœ… **PCIe + MSI å®Œæ•´å·¥ä½œé“¾**ï¼

---

## âš ï¸ ä¸ƒã€é«˜çº§è¯é¢˜

1. **MSI-X æ”¯æŒ**  
   - æ”¯æŒæ›´å¤šä¸­æ–­å‘é‡ï¼ˆ>32ï¼‰  
   - è¡¨ç»“æ„å­˜å‚¨åœ¨è®¾å¤‡å†…å­˜ä¸­  

2. **PCIe é“¾è·¯è®­ç»ƒ**  
   - è‡ªåŠ¨åå•†é€šé“å®½åº¦ï¼ˆx1/x4/x8ï¼‰  
   - é€Ÿç‡åå•†ï¼ˆGen1/Gen2/Gen3ï¼‰  

3. **ATSï¼ˆAddress Translation Serviceï¼‰**  
   - ä¸ IOMMU ååŒï¼Œæ”¯æŒè™šæ‹ŸåŒ–  

4. **SR-IOVï¼ˆSingle Root I/O Virtualizationï¼‰**  
   - ç‰©ç†è®¾å¤‡è™šæ‹ŸåŒ–ä¸ºå¤šä¸ª VFï¼ˆVirtual Functionï¼‰  

> ğŸ’¡ **ç°ä»£æ•°æ®ä¸­å¿ƒä¾èµ– PCIe é«˜çº§ç‰¹æ€§å®ç°é«˜æ€§èƒ½ I/O è™šæ‹ŸåŒ–**ï¼

---

## ğŸ’¬ å†™åœ¨æœ€å

PCIe æ˜¯ç°ä»£è®¡ç®—çš„**ç¡¬ä»¶éª¨å¹²**ã€‚  
å®ƒä¸ä»…æ˜¯æ›´å¿«çš„æ€»çº¿ï¼Œ  
æ›´æ˜¯**é«˜æ€§èƒ½ã€ä½å»¶è¿Ÿã€å¯æ‰©å±• I/O çš„åŸºçŸ³**ã€‚

ä»Šå¤©ä½ å¯ç”¨çš„ç¬¬ä¸€ä¸ª MSI ä¸­æ–­ï¼Œ  
æ­£æ˜¯æ— æ•° NVMe SSDã€GPUã€100G ç½‘å¡é«˜æ•ˆå·¥ä½œçš„èµ·ç‚¹ã€‚

> ğŸŒŸ **ç†è§£ PCIeï¼Œå°±æ˜¯ç†è§£ç°ä»£ç¡¬ä»¶çš„è„‰æ**ã€‚

---

ğŸ“¬ **åŠ¨æ‰‹æŒ‘æˆ˜**ï¼š  
ä¸º e1000 é©±åŠ¨æ·»åŠ  MSI-X æ”¯æŒï¼Œå¹¶æµ‹è¯•å¤šé˜Ÿåˆ—ä¸­æ–­ã€‚  
æ¬¢è¿åœ¨è¯„è®ºåŒºåˆ†äº«ä½ çš„ PCIe è®¾å¤‡æšä¸¾æ—¥å¿—ï¼

ğŸ‘‡ ä¸‹ä¸€ç¯‡ä½ æƒ³çœ‹ï¼š**NVMe SSD é©±åŠ¨**ï¼Œè¿˜æ˜¯ **IOMMU ä¸ DMA ä¿æŠ¤**ï¼Ÿ

---

**#æ“ä½œç³»ç»Ÿ #å†…æ ¸å¼€å‘ #PCIe #MSI #è®¾å¤‡é©±åŠ¨ #ç¡¬ä»¶æŠ½è±¡ #ä»é›¶å¼€å§‹**

---

> ğŸ“¢ **å½©è›‹**ï¼šå…³æ³¨åå›å¤å…³é”®è¯ **â€œpcieâ€**ï¼Œè·å–ï¼š
> - å®Œæ•´ PCIe æšä¸¾ä¸ MSI å¯ç”¨ä»£ç 
> - ACPI MCFG è§£ææ¨¡æ¿
> - é€šç”¨ PCIe é©±åŠ¨æ¡†æ¶
