<stg><name>solve_NTRU_all.1</name>


<trans_list>

<trans id="3813" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3814" from="1" to="265">
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="10"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3815" from="1" to="274">
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="!10"/>
<literal name="depth_offset_read" val="!1"/>
<literal name="depth_offset_read" val="!0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3967" from="1" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3817" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3818" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3819" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3821" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3823" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3824" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3825" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3826" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3827" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3831" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3832" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3833" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="13" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3837" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3838" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3839" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3840" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3841" from="18" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3843" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3845" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3846" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="empty_270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="empty_270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3858" from="31" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3860" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3861" from="33" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3863" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3867" from="37" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="39" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3873" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3876" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3877" from="43" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3879" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3881" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3882" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3883" from="47" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3886" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="50" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3889" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3890" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3891" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3893" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3894" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3897" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3896" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3898" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3899" from="58" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3901" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3902" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3903" from="61" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3906" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3907" from="64" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="empty_276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3908" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="empty_276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3909" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3910" from="65" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3912" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3913" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3914" from="68" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3916" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3917" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3918" from="70" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3920" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3921" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3922" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3923" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3924" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3925" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3926" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3927" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3929" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3931" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3932" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3933" from="84" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="86" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="88" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3944" from="90" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="91" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="97" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="100" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="104" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="105" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4631" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="106" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4631" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="111" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="112" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="113" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="118" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="120" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="empty_212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="empty_212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="122" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="empty_218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="empty_218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="123" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3999" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="128" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="129" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4007" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="133" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="135" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="136" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4016" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="138" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4019" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="140" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="empty_224" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="empty_224" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4023" from="142" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="empty_230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4024" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="empty_230" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4025" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4026" from="144" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="empty_236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4027" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="empty_236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4028" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4029" from="145" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4031" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4032" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4033" from="148" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4035" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4036" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4037" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4038" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="152" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4042" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4044" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="158" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4048" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4049" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4050" from="161" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4051" from="161" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4052" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4053" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4054" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4055" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4056" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4059" from="166" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4802" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4798" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4058" from="167" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4061" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4062" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4063" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4064" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4065" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4066" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4067" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4068" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4069" from="176" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="empty_242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4070" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="empty_242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4071" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4072" from="178" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="empty_248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4073" from="178" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="empty_248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4074" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4075" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4076" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4077" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4078" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4079" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="empty_254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4080" from="184" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="empty_254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4081" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4082" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4083" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4084" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4085" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4086" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4087" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4088" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4089" from="193" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4105" from="193" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4091" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4092" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4093" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4094" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4095" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4096" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4097" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4098" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4099" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4100" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4101" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4102" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4103" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="207" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4106" from="208" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4123" from="208" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4108" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4109" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4110" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4111" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4112" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4113" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4114" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4115" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4116" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4117" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4118" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4119" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4120" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4121" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4122" from="223" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4124" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4125" from="224" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4127" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4128" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4129" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4130" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4131" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4132" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4133" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4134" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4135" from="233" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4137" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4138" from="235" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4139" from="235" to="240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4141" from="236" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4905_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4146" from="236" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4905_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4143" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4144" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4145" from="239" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4148" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4149" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4150" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4151" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4152" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4153" from="245" to="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4158" from="245" to="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4155" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4156" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4157" from="248" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4159" from="249" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4160" from="249" to="254">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4162" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4163" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4164" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4165" from="253" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4167" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4168" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4169" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4170" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4171" from="258" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="empty_263" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4172" from="258" to="259">
<condition id="-1">
<or_exp><and_exp><literal name="empty_263" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4173" from="259" to="260">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4180" from="259" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4175" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4176" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4177" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4178" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4179" from="264" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4182" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4183" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4184" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4185" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4186" from="269" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4187" from="269" to="270">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4188" from="270" to="271">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4191" from="270" to="272">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4190" from="271" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4193" from="272" to="273">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4196" from="272" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4567" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4195" from="273" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4199" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4200" from="275" to="277">
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4201" from="275" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4205" from="275" to="278">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4202" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4203" from="277" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4207" from="277" to="278">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4208" from="277" to="280">
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_n_to_0254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4209" from="277" to="279">
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4213" from="277" to="281">
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4206" from="278" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4210" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4211" from="280" to="279">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_306" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4215" from="280" to="281">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_314" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4216" from="280" to="282">
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="empty_314" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4214" from="281" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4217" from="282" to="283">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4236" from="282" to="295">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4219" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4220" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4221" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4222" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4223" from="287" to="288">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4227" from="287" to="289">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4226" from="288" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4228" from="289" to="290">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4235" from="289" to="282">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4230" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4231" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4232" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4233" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4234" from="294" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4237" from="295" to="296">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4238" from="295" to="340">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4240" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4241" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4242" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4243" from="299" to="300">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4244" from="299" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4246" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4247" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4248" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4250" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4251" from="304" to="305">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4268" from="304" to="316">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4252" from="305" to="306">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4256" from="305" to="307">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4255" from="306" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4257" from="307" to="308">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4258" from="307" to="313">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4260" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4261" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4262" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4264" from="312" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4266" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4267" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4279" from="315" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4269" from="316" to="317">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4270" from="316" to="320">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4272" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4274" from="319" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4276" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4277" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4278" from="322" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4280" from="323" to="324">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4281" from="323" to="327">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4284" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4285" from="326" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4287" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4288" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4289" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4290" from="330" to="331">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4291" from="330" to="337">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4293" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4294" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4295" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4296" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4297" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4298" from="336" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4300" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4301" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4302" from="339" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4304" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4305" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4306" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4307" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4308" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4309" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4310" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4311" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4312" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4313" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4314" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4315" from="351" to="352">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4331" from="351" to="368">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
<literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4332" from="351" to="366">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
<literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4317" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4318" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4319" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4320" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4321" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4322" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4323" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4324" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4325" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4326" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4327" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4328" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4329" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4330" from="365" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4333" from="366" to="367">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4336" from="366" to="368">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4335" from="367" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4337" from="368" to="369">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4340" from="368" to="370">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4339" from="369" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4341" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4342" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4343" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4344" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4345" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4346" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4347" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4348" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4349" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4350" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4351" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4352" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4353" from="382" to="383">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4358" from="382" to="386">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4355" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4356" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4357" from="385" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4359" from="386" to="387">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4360" from="386" to="394">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4362" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4363" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4364" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4365" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4366" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4367" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4368" from="393" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4370" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4371" from="395" to="396">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5623" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4375" from="395" to="398">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5623" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4373" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4374" from="397" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4376" from="398" to="399">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4377" from="398" to="403">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4379" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4380" from="400" to="401">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln5647" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4384" from="400" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln5647" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4382" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4383" from="402" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4386" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4387" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4388" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4389" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4390" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4391" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4392" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4393" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4394" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4395" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4396" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4397" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4398" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4399" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4400" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4401" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4402" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4403" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4404" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4405" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4407" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4408" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4410" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4412" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4416" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4417" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4418" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4419" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4420" from="437" to="438">
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4421" from="437" to="441">
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4423" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4424" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4428" from="440" to="370">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4429" from="440" to="443">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4426" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4427" from="442" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4431" from="443" to="444">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4440" from="443" to="448">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4433" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4434" from="445" to="446">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4435" from="445" to="445">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4437" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4438" from="447" to="447">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4439" from="447" to="443">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4441" from="448" to="449">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
<literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4444" from="448" to="451">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
<literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4448" from="448" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4442" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4443" from="450" to="449">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4446" from="450" to="451">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4447" from="450" to="448">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4445" from="451" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %depth_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %depth_offset

]]></Node>
<StgValue><ssdm name="depth_offset_read"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %trunc_ln5235 = trunc i32 %depth_offset_read

]]></Node>
<StgValue><ssdm name="trunc_ln5235"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %g_addr = getelementptr i8 %g, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %f_addr = getelementptr i8 %f, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
entry:6 %switch_ln4523 = switch i32 %depth_offset_read, void %if.else579, i32 10, void %if.then, i32 1, void %VITIS_LOOP_4640_2.preheader, i32 0, void %if.then286

]]></Node>
<StgValue><ssdm name="switch_ln4523"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32">
<![CDATA[
if.then286:0 %u_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_25"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10">
<![CDATA[
if.then286:1 %call_ln4975 = call void @modp_mkgm2.1, i32 %vla18, i15 12288, i15 16384, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln4975"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then286:2 %store_ln4980 = store i10 0, i10 %u_25

]]></Node>
<StgValue><ssdm name="store_ln4980"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.preheader:0 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_4640_2.preheader:1 %store_ln4631 = store i2 0, i2 %u

]]></Node>
<StgValue><ssdm name="store_ln4631"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4640_2.preheader:2 %br_ln4631 = br void %VITIS_LOOP_4640_2

]]></Node>
<StgValue><ssdm name="br_ln4631"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="1" op_7_bw="10" op_8_bw="8" op_9_bw="25" op_10_bw="31" op_11_bw="31">
<![CDATA[
if.then:0 %call_ln4537 = call void @make_fg.1, i32 %vla18, i64 1672, i8 %f, i8 %g, i32 10, i1 0, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4537"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="!10"/>
<literal name="depth_offset_read" val="!1"/>
<literal name="depth_offset_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else579:14 %add_ln5220 = add i4 %trunc_ln5235, i4 1

]]></Node>
<StgValue><ssdm name="add_ln5220"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="!10"/>
<literal name="depth_offset_read" val="!1"/>
<literal name="depth_offset_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="4">
<![CDATA[
if.else579:15 %zext_ln5220 = zext i4 %add_ln5220

]]></Node>
<StgValue><ssdm name="zext_ln5220"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="!10"/>
<literal name="depth_offset_read" val="!1"/>
<literal name="depth_offset_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else579:16 %MAX_BL_SMALL_addr_1 = getelementptr i8 %MAX_BL_SMALL, i64 0, i64 %zext_ln5220

]]></Node>
<StgValue><ssdm name="MAX_BL_SMALL_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="depth_offset_read" val="!10"/>
<literal name="depth_offset_read" val="!1"/>
<literal name="depth_offset_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="8" op_0_bw="4">
<![CDATA[
if.else579:17 %dlen = load i4 %MAX_BL_SMALL_addr_1

]]></Node>
<StgValue><ssdm name="dlen"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="471" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10">
<![CDATA[
if.then286:1 %call_ln4975 = call void @modp_mkgm2.1, i32 %vla18, i15 12288, i15 16384, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln4975"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
if.then286:3 %br_ln4980 = br void %for.inc324

]]></Node>
<StgValue><ssdm name="br_ln4980"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc324:0 %u_103 = load i10 %u_25

]]></Node>
<StgValue><ssdm name="u_103"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
for.inc324:1 %zext_ln4980 = zext i10 %u_103

]]></Node>
<StgValue><ssdm name="zext_ln4980"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc324:2 %icmp_ln4980 = icmp_eq  i10 %u_103, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln4980"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc324:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc324:4 %u_104 = add i10 %u_103, i10 1

]]></Node>
<StgValue><ssdm name="u_104"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc324:5 %br_ln4980 = br i1 %icmp_ln4980, void %for.inc324.split, void %for.end326

]]></Node>
<StgValue><ssdm name="br_ln4980"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc324.split:1 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln4980

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="13">
<![CDATA[
for.inc324.split:2 %w = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="10">
<![CDATA[
for.inc324.split:10 %trunc_ln4982 = trunc i10 %u_103

]]></Node>
<StgValue><ssdm name="trunc_ln4982"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc324.split:11 %zext_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %trunc_ln4982

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="10">
<![CDATA[
for.inc324.split:12 %zext_ln2310 = zext i10 %zext_ln

]]></Node>
<StgValue><ssdm name="zext_ln2310"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc324.split:13 %vla18_addr_54 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2310

]]></Node>
<StgValue><ssdm name="vla18_addr_54"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="13">
<![CDATA[
for.inc324.split:14 %w_9 = load i13 %vla18_addr_54

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc324.split:22 %store_ln4980 = store i10 %u_104, i10 %u_25

]]></Node>
<StgValue><ssdm name="store_ln4980"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="32">
<![CDATA[
for.end326:0 %u_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_29"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
for.end326:1 %call_ln4984 = call void @modp_NTT2_ext.1, i32 %vla18, i15 0, i8 1, i15 12288, i32 9, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4984"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4980" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end326:3 %store_ln4990 = store i11 0, i11 %u_29

]]></Node>
<StgValue><ssdm name="store_ln4990"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc324.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="13">
<![CDATA[
for.inc324.split:2 %w = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc324.split:3 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.inc324.split:4 %and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_39, i31 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc324.split:5 %w_7 = or i32 %w, i32 %and_ln

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc324.split:6 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc324.split:7 %select_ln635 = select i1 %tmp_74, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc324.split:8 %w_8 = add i32 %select_ln635, i32 %w_7

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc324.split:9 %store_ln4981 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %w_8, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4981"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="13">
<![CDATA[
for.inc324.split:14 %w_9 = load i13 %vla18_addr_54

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc324.split:15 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_9, i32 30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.inc324.split:16 %and_ln2311_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_75, i31 0

]]></Node>
<StgValue><ssdm name="and_ln2311_1"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc324.split:17 %w_10 = or i32 %w_9, i32 %and_ln2311_1

]]></Node>
<StgValue><ssdm name="w_10"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc324.split:18 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc324.split:19 %select_ln635_1 = select i1 %tmp_76, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_1"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc324.split:20 %w_11 = add i32 %select_ln635_1, i32 %w_10

]]></Node>
<StgValue><ssdm name="w_11"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc324.split:21 %store_ln4982 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_54, i32 %w_11, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4982"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc324.split:23 %br_ln4980 = br void %for.inc324

]]></Node>
<StgValue><ssdm name="br_ln4980"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="508" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
for.end326:1 %call_ln4984 = call void @modp_NTT2_ext.1, i32 %vla18, i15 0, i8 1, i15 12288, i32 9, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4984"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="509" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end326:2 %call_ln4985 = call void @modp_NTT2_ext.1, i32 %vla18, i15 2048, i8 1, i15 12288, i32 9, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4985"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="510" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end326:2 %call_ln4985 = call void @modp_NTT2_ext.1, i32 %vla18, i15 2048, i8 1, i15 12288, i32 9, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4985"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.end326:4 %br_ln4990 = br void %for.inc340

]]></Node>
<StgValue><ssdm name="br_ln4990"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc340:0 %u_107 = load i11 %u_29

]]></Node>
<StgValue><ssdm name="u_107"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="11">
<![CDATA[
for.inc340:1 %zext_ln4990 = zext i11 %u_107

]]></Node>
<StgValue><ssdm name="zext_ln4990"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc340:2 %icmp_ln4990 = icmp_eq  i11 %u_107, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln4990"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc340:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc340:4 %u_108 = add i11 %u_107, i11 1

]]></Node>
<StgValue><ssdm name="u_108"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc340:5 %br_ln4990 = br i1 %icmp_ln4990, void %for.inc340.split, void %for.end342

]]></Node>
<StgValue><ssdm name="br_ln4990"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc340.split:1 %f_addr_1 = getelementptr i8 %f, i64 0, i64 %zext_ln4990

]]></Node>
<StgValue><ssdm name="f_addr_1"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="10">
<![CDATA[
for.inc340.split:2 %w_12 = load i10 %f_addr_1

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="11">
<![CDATA[
for.inc340.split:7 %trunc_ln4991 = trunc i11 %u_107

]]></Node>
<StgValue><ssdm name="trunc_ln4991"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc340.split:12 %g_addr_1 = getelementptr i8 %g, i64 0, i64 %zext_ln4990

]]></Node>
<StgValue><ssdm name="g_addr_1"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="10">
<![CDATA[
for.inc340.split:13 %w_14 = load i10 %g_addr_1

]]></Node>
<StgValue><ssdm name="w_14"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc340.split:22 %store_ln4990 = store i11 %u_108, i11 %u_29

]]></Node>
<StgValue><ssdm name="store_ln4990"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="32">
<![CDATA[
for.end342:0 %u_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_34"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end342:1 %call_ln4994 = call void @modp_NTT2_ext.1, i32 %vla18, i15 4096, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4994"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4990" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end342:3 %store_ln5000 = store i11 0, i11 %u_34

]]></Node>
<StgValue><ssdm name="store_ln5000"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc340.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="10">
<![CDATA[
for.inc340.split:2 %w_12 = load i10 %f_addr_1

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
for.inc340.split:3 %sext_ln4991 = sext i8 %w_12

]]></Node>
<StgValue><ssdm name="sext_ln4991"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc340.split:4 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc340.split:5 %select_ln635_2 = select i1 %tmp_96, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_2"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc340.split:6 %w_13 = add i32 %select_ln635_2, i32 %sext_ln4991

]]></Node>
<StgValue><ssdm name="w_13"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc340.split:8 %zext_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln4991

]]></Node>
<StgValue><ssdm name="zext_ln1"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
for.inc340.split:9 %zext_ln4991 = zext i11 %zext_ln1

]]></Node>
<StgValue><ssdm name="zext_ln4991"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc340.split:10 %vla18_addr_62 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4991

]]></Node>
<StgValue><ssdm name="vla18_addr_62"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc340.split:11 %store_ln4991 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_62, i32 %w_13, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4991"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="10">
<![CDATA[
for.inc340.split:13 %w_14 = load i10 %g_addr_1

]]></Node>
<StgValue><ssdm name="w_14"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
for.inc340.split:14 %sext_ln4992 = sext i8 %w_14

]]></Node>
<StgValue><ssdm name="sext_ln4992"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc340.split:15 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc340.split:16 %select_ln635_3 = select i1 %tmp_97, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_3"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc340.split:17 %w_15 = add i32 %select_ln635_3, i32 %sext_ln4992

]]></Node>
<StgValue><ssdm name="w_15"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc340.split:18 %zext_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln4991

]]></Node>
<StgValue><ssdm name="zext_ln2"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="12">
<![CDATA[
for.inc340.split:19 %zext_ln4992 = zext i12 %zext_ln2

]]></Node>
<StgValue><ssdm name="zext_ln4992"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc340.split:20 %vla18_addr_63 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4992

]]></Node>
<StgValue><ssdm name="vla18_addr_63"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc340.split:21 %store_ln4992 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_63, i32 %w_15, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4992"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc340.split:23 %br_ln4990 = br void %for.inc340

]]></Node>
<StgValue><ssdm name="br_ln4990"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="547" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end342:1 %call_ln4994 = call void @modp_NTT2_ext.1, i32 %vla18, i15 4096, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4994"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="548" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end342:2 %call_ln4995 = call void @modp_NTT2_ext.1, i32 %vla18, i15 8192, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4995"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="549" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end342:2 %call_ln4995 = call void @modp_NTT2_ext.1, i32 %vla18, i15 8192, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4995"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
for.end342:4 %br_ln5000 = br void %for.inc378

]]></Node>
<StgValue><ssdm name="br_ln5000"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc378:0 %u_112 = load i11 %u_34

]]></Node>
<StgValue><ssdm name="u_112"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc378:1 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %u_112, i32 10

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc378:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc378:3 %br_ln5000 = br i1 %tmp_100, void %for.inc378.split, void %for.end380

]]></Node>
<StgValue><ssdm name="br_ln5000"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="11">
<![CDATA[
for.inc378.split:1 %trunc_ln5004 = trunc i11 %u_112

]]></Node>
<StgValue><ssdm name="trunc_ln5004"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc378.split:2 %zext_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln5004

]]></Node>
<StgValue><ssdm name="zext_ln3"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="11">
<![CDATA[
for.inc378.split:3 %zext_ln5004 = zext i11 %zext_ln3

]]></Node>
<StgValue><ssdm name="zext_ln5004"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc378.split:4 %vla18_addr_69 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5004

]]></Node>
<StgValue><ssdm name="vla18_addr_69"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:5 %ftA = load i13 %vla18_addr_69

]]></Node>
<StgValue><ssdm name="ftA"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc378.split:19 %lshr_ln19 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %u_112, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln19"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc378.split:37 %u_113 = add i11 %u_112, i11 2

]]></Node>
<StgValue><ssdm name="u_113"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc378.split:38 %store_ln5000 = store i11 %u_113, i11 %u_34

]]></Node>
<StgValue><ssdm name="store_ln5000"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="32">
<![CDATA[
for.end380:0 %index_ptr295 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr295"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end380:1 %call_ln5015 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 4096, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5015"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.end380:3 %store_ln0 = store i13 0, i13 %index_ptr295

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="566" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:5 %ftA = load i13 %vla18_addr_69

]]></Node>
<StgValue><ssdm name="ftA"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc378.split:6 %or_ln5005 = or i10 %trunc_ln5004, i10 1

]]></Node>
<StgValue><ssdm name="or_ln5005"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc378.split:7 %zext_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %or_ln5005

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="11">
<![CDATA[
for.inc378.split:8 %zext_ln5005 = zext i11 %zext_ln4

]]></Node>
<StgValue><ssdm name="zext_ln5005"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc378.split:9 %vla18_addr_70 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5005

]]></Node>
<StgValue><ssdm name="vla18_addr_70"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:10 %ftB = load i13 %vla18_addr_70

]]></Node>
<StgValue><ssdm name="ftB"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc378.split:11 %zext_ln5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5004

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
for.inc378.split:12 %zext_ln5006 = zext i12 %zext_ln5

]]></Node>
<StgValue><ssdm name="zext_ln5006"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc378.split:13 %vla18_addr_71 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5006

]]></Node>
<StgValue><ssdm name="vla18_addr_71"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:14 %gtA = load i13 %vla18_addr_71

]]></Node>
<StgValue><ssdm name="gtA"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="576" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:10 %ftB = load i13 %vla18_addr_70

]]></Node>
<StgValue><ssdm name="ftB"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:14 %gtA = load i13 %vla18_addr_71

]]></Node>
<StgValue><ssdm name="gtA"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc378.split:15 %zext_ln6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %or_ln5005

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="12">
<![CDATA[
for.inc378.split:16 %zext_ln5007 = zext i12 %zext_ln6

]]></Node>
<StgValue><ssdm name="zext_ln5007"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc378.split:17 %vla18_addr_72 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5007

]]></Node>
<StgValue><ssdm name="vla18_addr_72"/></StgValue>
</operation>

<operation id="581" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:18 %gtB = load i13 %vla18_addr_72

]]></Node>
<StgValue><ssdm name="gtB"/></StgValue>
</operation>

<operation id="582" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="9">
<![CDATA[
for.inc378.split:20 %zext_ln5008 = zext i9 %lshr_ln19

]]></Node>
<StgValue><ssdm name="zext_ln5008"/></StgValue>
</operation>

<operation id="583" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc378.split:21 %vla18_addr_73 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5008

]]></Node>
<StgValue><ssdm name="vla18_addr_73"/></StgValue>
</operation>

<operation id="584" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:22 %vla18_load_46 = load i13 %vla18_addr_73

]]></Node>
<StgValue><ssdm name="vla18_load_46"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="585" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:18 %gtB = load i13 %vla18_addr_72

]]></Node>
<StgValue><ssdm name="gtB"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:22 %vla18_load_46 = load i13 %vla18_addr_73

]]></Node>
<StgValue><ssdm name="vla18_load_46"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc378.split:23 %mFp = call i32 @modp_montymul, i32 %vla18_load_46, i32 104837121, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="mFp"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc378.split:24 %zext_ln7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %lshr_ln19

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
for.inc378.split:25 %zext_ln5009 = zext i10 %zext_ln7

]]></Node>
<StgValue><ssdm name="zext_ln5009"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc378.split:26 %vla18_addr_74 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5009

]]></Node>
<StgValue><ssdm name="vla18_addr_74"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:27 %vla18_load_47 = load i13 %vla18_addr_74

]]></Node>
<StgValue><ssdm name="vla18_load_47"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc378.split:29 %tmp_2 = call i32 @modp_montymul, i32 %gtB, i32 %mFp, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc378.split:31 %tmp_3 = call i32 @modp_montymul, i32 %gtA, i32 %mFp, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="594" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="13">
<![CDATA[
for.inc378.split:27 %vla18_load_47 = load i13 %vla18_addr_74

]]></Node>
<StgValue><ssdm name="vla18_load_47"/></StgValue>
</operation>

<operation id="595" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc378.split:28 %mGp = call i32 @modp_montymul, i32 %vla18_load_47, i32 104837121, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="mGp"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc378.split:30 %store_ln5010 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_69, i32 %tmp_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5010"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc378.split:32 %store_ln5011 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_70, i32 %tmp_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5011"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc378.split:33 %tmp_4 = call i32 @modp_montymul, i32 %ftB, i32 %mGp, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc378.split:35 %tmp_5 = call i32 @modp_montymul, i32 %ftA, i32 %mGp, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="600" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc378.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_123

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc378.split:34 %store_ln5012 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_71, i32 %tmp_4, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5012"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc378.split:36 %store_ln5013 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_72, i32 %tmp_5, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5013"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
for.inc378.split:39 %br_ln5000 = br void %for.inc378

]]></Node>
<StgValue><ssdm name="br_ln5000"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="604" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end380:1 %call_ln5015 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 4096, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5015"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="605" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end380:2 %call_ln5016 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 8192, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5016"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="606" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end380:2 %call_ln5016 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 8192, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5016"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
for.end380:4 %br_ln0 = br void %copy_forward_loop294

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="608" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
copy_forward_loop294:0 %index_ptr295_load = load i13 %index_ptr295

]]></Node>
<StgValue><ssdm name="index_ptr295_load"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="13">
<![CDATA[
copy_forward_loop294:1 %index_ptr295_cast44 = zext i13 %index_ptr295_load

]]></Node>
<StgValue><ssdm name="index_ptr295_cast44"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="13">
<![CDATA[
copy_forward_loop294:2 %empty_264 = trunc i13 %index_ptr295_load

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
copy_forward_loop294:3 %empty_265 = add i14 %index_ptr295_cast44, i14 4096

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop294:4 %tmp_101 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %empty_265, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
copy_forward_loop294:5 %p_cast152 = zext i12 %tmp_101

]]></Node>
<StgValue><ssdm name="p_cast152"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop294:6 %vla18_addr_75 = getelementptr i32 %vla18, i64 0, i64 %p_cast152

]]></Node>
<StgValue><ssdm name="vla18_addr_75"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop294:7 %vla18_load_48 = load i13 %vla18_addr_75

]]></Node>
<StgValue><ssdm name="vla18_load_48"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop294:16 %tmp_103 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %index_ptr295_load, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="617" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop294:7 %vla18_load_48 = load i13 %vla18_addr_75

]]></Node>
<StgValue><ssdm name="vla18_load_48"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop294:8 %tmp_102 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_264, i3 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop294:9 %p_cast153 = zext i5 %tmp_102

]]></Node>
<StgValue><ssdm name="p_cast153"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop294:10 %empty_266 = lshr i32 %vla18_load_48, i32 %p_cast153

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop294:11 %empty_267 = trunc i32 %empty_266

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop294:12 %p_cast45_cast = zext i8 %empty_267

]]></Node>
<StgValue><ssdm name="p_cast45_cast"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop294:13 %index_ptr295_cast_cast154 = zext i2 %empty_264

]]></Node>
<StgValue><ssdm name="index_ptr295_cast_cast154"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop294:14 %empty_268 = shl i4 1, i4 %index_ptr295_cast_cast154

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop294:15 %empty_269 = shl i32 %p_cast45_cast, i32 %p_cast153

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="11">
<![CDATA[
copy_forward_loop294:17 %p_cast155 = zext i11 %tmp_103

]]></Node>
<StgValue><ssdm name="p_cast155"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop294:18 %vla18_addr_76 = getelementptr i32 %vla18, i64 0, i64 %p_cast155

]]></Node>
<StgValue><ssdm name="vla18_addr_76"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_forward_loop294:19 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_76, i32 %empty_269, i4 %empty_268

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
copy_forward_loop294:20 %index_increment297_cast = add i13 %index_ptr295_load, i13 1

]]></Node>
<StgValue><ssdm name="index_increment297_cast"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
copy_forward_loop294:21 %empty_270 = icmp_eq  i13 %index_ptr295_load, i13 8191

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop294:22 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop294:23 %br_ln0 = br i1 %empty_270, void %copy_forward_loop294.copy_forward_loop294_crit_edge, void %memmove_done289

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop294.copy_forward_loop294_crit_edge:0 %store_ln0 = store i13 %index_increment297_cast, i13 %index_ptr295

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop294.copy_forward_loop294_crit_edge:1 %br_ln0 = br void %copy_forward_loop294

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="32">
<![CDATA[
memmove_done289:0 %u_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_37"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
memmove_done289:13 %store_ln5052 = store i11 1, i11 %u_37

]]></Node>
<StgValue><ssdm name="store_ln5052"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="637" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
memmove_done289:1 %call_ln5039 = call void @modp_mkgm2.1, i32 %vla18, i15 8192, i15 12288, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5039"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="638" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
memmove_done289:1 %call_ln5039 = call void @modp_mkgm2.1, i32 %vla18, i15 8192, i15 12288, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5039"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="639" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
memmove_done289:2 %call_ln5044 = call void @modp_NTT2_ext.1, i32 %vla18, i15 0, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5044"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="640" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
memmove_done289:2 %call_ln5044 = call void @modp_NTT2_ext.1, i32 %vla18, i15 0, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5044"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="641" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
memmove_done289:3 %call_ln5045 = call void @modp_NTT2_ext.1, i32 %vla18, i15 4096, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5045"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="642" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
memmove_done289:3 %call_ln5045 = call void @modp_NTT2_ext.1, i32 %vla18, i15 4096, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5045"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="10">
<![CDATA[
memmove_done289:4 %w_16 = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="w_16"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="644" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="10">
<![CDATA[
memmove_done289:4 %w_16 = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="w_16"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="8">
<![CDATA[
memmove_done289:5 %sext_ln5051 = sext i8 %w_16

]]></Node>
<StgValue><ssdm name="sext_ln5051"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
memmove_done289:6 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_16, i32 7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
memmove_done289:7 %select_ln635_4 = select i1 %tmp_111, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_4"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memmove_done289:8 %w_17 = add i32 %select_ln635_4, i32 %sext_ln5051

]]></Node>
<StgValue><ssdm name="w_17"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memmove_done289:9 %vla18_addr_81 = getelementptr i32 %vla18, i64 0, i64 6144

]]></Node>
<StgValue><ssdm name="vla18_addr_81"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
memmove_done289:10 %store_ln5051 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_81, i32 %w_17, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5051"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memmove_done289:11 %vla18_addr_82 = getelementptr i32 %vla18, i64 0, i64 5120

]]></Node>
<StgValue><ssdm name="vla18_addr_82"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
memmove_done289:12 %store_ln5051 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_82, i32 %w_17, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5051"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
memmove_done289:14 %br_ln5052 = br void %for.inc407

]]></Node>
<StgValue><ssdm name="br_ln5052"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="654" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc407:0 %u_115 = load i11 %u_37

]]></Node>
<StgValue><ssdm name="u_115"/></StgValue>
</operation>

<operation id="655" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="11">
<![CDATA[
for.inc407:1 %zext_ln5052 = zext i11 %u_115

]]></Node>
<StgValue><ssdm name="zext_ln5052"/></StgValue>
</operation>

<operation id="656" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc407:2 %icmp_ln5052 = icmp_eq  i11 %u_115, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5052"/></StgValue>
</operation>

<operation id="657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc407:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1023, i64 1023, i64 1023

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="658" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc407:4 %br_ln5052 = br i1 %icmp_ln5052, void %for.inc407.split, void %for.end409

]]></Node>
<StgValue><ssdm name="br_ln5052"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc407.split:1 %f_addr_3 = getelementptr i8 %f, i64 0, i64 %zext_ln5052

]]></Node>
<StgValue><ssdm name="f_addr_3"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="10">
<![CDATA[
for.inc407.split:2 %w_22 = load i10 %f_addr_3

]]></Node>
<StgValue><ssdm name="w_22"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="11">
<![CDATA[
for.inc407.split:8 %trunc_ln5053 = trunc i11 %u_115

]]></Node>
<StgValue><ssdm name="trunc_ln5053"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc407.split:23 %u_116 = add i11 %u_115, i11 1

]]></Node>
<StgValue><ssdm name="u_116"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc407.split:24 %store_ln5052 = store i11 %u_116, i11 %u_37

]]></Node>
<StgValue><ssdm name="store_ln5052"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="32">
<![CDATA[
for.end409:0 %u_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_42"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.end409:1 %call_ln5056 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5056"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end409:3 %store_ln5062 = store i11 0, i11 %u_42

]]></Node>
<StgValue><ssdm name="store_ln5062"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="667" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="10">
<![CDATA[
for.inc407.split:2 %w_22 = load i10 %f_addr_3

]]></Node>
<StgValue><ssdm name="w_22"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
for.inc407.split:3 %sext_ln5053 = sext i8 %w_22

]]></Node>
<StgValue><ssdm name="sext_ln5053"/></StgValue>
</operation>

<operation id="669" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8">
<![CDATA[
for.inc407.split:4 %sext_ln630 = sext i8 %w_22

]]></Node>
<StgValue><ssdm name="sext_ln630"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc407.split:5 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_22, i32 7

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="671" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc407.split:6 %select_ln635_7 = select i1 %tmp_116, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_7"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc407.split:7 %w_23 = add i32 %select_ln635_7, i32 %sext_ln5053

]]></Node>
<StgValue><ssdm name="w_23"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc407.split:9 %zext_ln8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %trunc_ln5053

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="13">
<![CDATA[
for.inc407.split:10 %zext_ln5053 = zext i13 %zext_ln8

]]></Node>
<StgValue><ssdm name="zext_ln5053"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc407.split:11 %vla18_addr_87 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5053

]]></Node>
<StgValue><ssdm name="vla18_addr_87"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc407.split:12 %store_ln5053 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_87, i32 %w_23, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5053"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc407.split:13 %w_24 = sub i9 0, i9 %sext_ln630

]]></Node>
<StgValue><ssdm name="w_24"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc407.split:14 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_24, i32 8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc407.split:15 %select_ln635_8 = select i1 %tmp_117, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_8"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc407.split:16 %w_25 = sub i32 %select_ln635_8, i32 %sext_ln5053

]]></Node>
<StgValue><ssdm name="w_25"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="681" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc407.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_102

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc407.split:17 %sub_ln5054 = sub i10 0, i10 %trunc_ln5053

]]></Node>
<StgValue><ssdm name="sub_ln5054"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc407.split:18 %or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %sub_ln5054

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="684" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="12">
<![CDATA[
for.inc407.split:19 %sext_ln5054 = sext i12 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln5054"/></StgValue>
</operation>

<operation id="685" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="13">
<![CDATA[
for.inc407.split:20 %zext_ln5054 = zext i13 %sext_ln5054

]]></Node>
<StgValue><ssdm name="zext_ln5054"/></StgValue>
</operation>

<operation id="686" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc407.split:21 %vla18_addr_88 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5054

]]></Node>
<StgValue><ssdm name="vla18_addr_88"/></StgValue>
</operation>

<operation id="687" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc407.split:22 %store_ln5054 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_88, i32 %w_25, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5054"/></StgValue>
</operation>

<operation id="688" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
for.inc407.split:25 %br_ln5052 = br void %for.inc407

]]></Node>
<StgValue><ssdm name="br_ln5052"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="689" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.end409:1 %call_ln5056 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5056"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="690" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.end409:2 %call_ln5057 = call void @modp_NTT2_ext.1, i32 %vla18, i15 24576, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5057"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="691" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.end409:2 %call_ln5057 = call void @modp_NTT2_ext.1, i32 %vla18, i15 24576, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5057"/></StgValue>
</operation>

<operation id="692" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.end409:4 %br_ln5062 = br void %for.inc421

]]></Node>
<StgValue><ssdm name="br_ln5062"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="693" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc421:0 %u_119 = load i11 %u_42

]]></Node>
<StgValue><ssdm name="u_119"/></StgValue>
</operation>

<operation id="694" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="11">
<![CDATA[
for.inc421:1 %zext_ln5062 = zext i11 %u_119

]]></Node>
<StgValue><ssdm name="zext_ln5062"/></StgValue>
</operation>

<operation id="695" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc421:2 %icmp_ln5062 = icmp_eq  i11 %u_119, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5062"/></StgValue>
</operation>

<operation id="696" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc421:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="697" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc421:4 %u_120 = add i11 %u_119, i11 1

]]></Node>
<StgValue><ssdm name="u_120"/></StgValue>
</operation>

<operation id="698" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc421:5 %br_ln5062 = br i1 %icmp_ln5062, void %for.inc421.split, void %for.end423

]]></Node>
<StgValue><ssdm name="br_ln5062"/></StgValue>
</operation>

<operation id="699" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="11">
<![CDATA[
for.inc421.split:1 %trunc_ln5065 = trunc i11 %u_119

]]></Node>
<StgValue><ssdm name="trunc_ln5065"/></StgValue>
</operation>

<operation id="700" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc421.split:2 %or_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5065

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="701" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="12">
<![CDATA[
for.inc421.split:3 %sext_ln5065 = sext i12 %or_ln1

]]></Node>
<StgValue><ssdm name="sext_ln5065"/></StgValue>
</operation>

<operation id="702" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="13">
<![CDATA[
for.inc421.split:4 %zext_ln5065 = zext i13 %sext_ln5065

]]></Node>
<StgValue><ssdm name="zext_ln5065"/></StgValue>
</operation>

<operation id="703" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc421.split:5 %vla18_addr_94 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5065

]]></Node>
<StgValue><ssdm name="vla18_addr_94"/></StgValue>
</operation>

<operation id="704" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="13">
<![CDATA[
for.inc421.split:6 %vla18_load_55 = load i13 %vla18_addr_94

]]></Node>
<StgValue><ssdm name="vla18_load_55"/></StgValue>
</operation>

<operation id="705" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc421.split:8 %vla18_addr_95 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5062

]]></Node>
<StgValue><ssdm name="vla18_addr_95"/></StgValue>
</operation>

<operation id="706" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="13">
<![CDATA[
for.inc421.split:9 %vla18_load_56 = load i13 %vla18_addr_95

]]></Node>
<StgValue><ssdm name="vla18_load_56"/></StgValue>
</operation>

<operation id="707" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc421.split:25 %store_ln5062 = store i11 %u_120, i11 %u_42

]]></Node>
<StgValue><ssdm name="store_ln5062"/></StgValue>
</operation>

<operation id="708" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="32">
<![CDATA[
for.end423:0 %u_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_47"/></StgValue>
</operation>

<operation id="709" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="10">
<![CDATA[
for.end423:1 %w_26 = load i10 %g_addr

]]></Node>
<StgValue><ssdm name="w_26"/></StgValue>
</operation>

<operation id="710" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end423:8 %store_ln5075 = store i11 1, i11 %u_47

]]></Node>
<StgValue><ssdm name="store_ln5075"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="711" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="13">
<![CDATA[
for.inc421.split:6 %vla18_load_55 = load i13 %vla18_addr_94

]]></Node>
<StgValue><ssdm name="vla18_load_55"/></StgValue>
</operation>

<operation id="712" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="13">
<![CDATA[
for.inc421.split:9 %vla18_load_56 = load i13 %vla18_addr_95

]]></Node>
<StgValue><ssdm name="vla18_load_56"/></StgValue>
</operation>

<operation id="713" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc421.split:16 %zext_ln10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %trunc_ln5065

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="714" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="13">
<![CDATA[
for.inc421.split:17 %zext_ln5067 = zext i13 %zext_ln10

]]></Node>
<StgValue><ssdm name="zext_ln5067"/></StgValue>
</operation>

<operation id="715" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc421.split:18 %vla18_addr_97 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5067

]]></Node>
<StgValue><ssdm name="vla18_addr_97"/></StgValue>
</operation>

<operation id="716" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="13">
<![CDATA[
for.inc421.split:19 %vla18_load_57 = load i13 %vla18_addr_97

]]></Node>
<StgValue><ssdm name="vla18_load_57"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="717" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc421.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="718" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc421.split:7 %w_28 = call i32 @modp_montymul, i32 %vla18_load_55, i32 104837121, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="w_28"/></StgValue>
</operation>

<operation id="719" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc421.split:10 %tmp_9 = call i32 @modp_montymul, i32 %w_28, i32 %vla18_load_56, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="720" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc421.split:11 %or_ln5066 = or i11 %u_119, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln5066"/></StgValue>
</operation>

<operation id="721" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
for.inc421.split:12 %sext_ln5066 = sext i11 %or_ln5066

]]></Node>
<StgValue><ssdm name="sext_ln5066"/></StgValue>
</operation>

<operation id="722" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="12">
<![CDATA[
for.inc421.split:13 %zext_ln5066 = zext i12 %sext_ln5066

]]></Node>
<StgValue><ssdm name="zext_ln5066"/></StgValue>
</operation>

<operation id="723" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc421.split:14 %vla18_addr_96 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5066

]]></Node>
<StgValue><ssdm name="vla18_addr_96"/></StgValue>
</operation>

<operation id="724" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc421.split:15 %store_ln5066 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_96, i32 %tmp_9, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5066"/></StgValue>
</operation>

<operation id="725" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="13">
<![CDATA[
for.inc421.split:19 %vla18_load_57 = load i13 %vla18_addr_97

]]></Node>
<StgValue><ssdm name="vla18_load_57"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc421.split:20 %tmp_10 = call i32 @modp_montymul, i32 %w_28, i32 %vla18_load_57, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="727" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc421.split:21 %zext_ln5067_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 4, i10 %trunc_ln5065

]]></Node>
<StgValue><ssdm name="zext_ln5067_1"/></StgValue>
</operation>

<operation id="728" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="13">
<![CDATA[
for.inc421.split:22 %zext_ln5067_2 = zext i13 %zext_ln5067_1

]]></Node>
<StgValue><ssdm name="zext_ln5067_2"/></StgValue>
</operation>

<operation id="729" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc421.split:23 %vla18_addr_98 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5067_2

]]></Node>
<StgValue><ssdm name="vla18_addr_98"/></StgValue>
</operation>

<operation id="730" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc421.split:24 %store_ln5067 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_98, i32 %tmp_10, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5067"/></StgValue>
</operation>

<operation id="731" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
for.inc421.split:26 %br_ln5062 = br void %for.inc421

]]></Node>
<StgValue><ssdm name="br_ln5062"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="732" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="10">
<![CDATA[
for.end423:1 %w_26 = load i10 %g_addr

]]></Node>
<StgValue><ssdm name="w_26"/></StgValue>
</operation>

<operation id="733" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="8">
<![CDATA[
for.end423:2 %sext_ln5074 = sext i8 %w_26

]]></Node>
<StgValue><ssdm name="sext_ln5074"/></StgValue>
</operation>

<operation id="734" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.end423:3 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="735" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end423:4 %select_ln635_9 = select i1 %tmp_122, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_9"/></StgValue>
</operation>

<operation id="736" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end423:5 %w_27 = add i32 %select_ln635_9, i32 %sext_ln5074

]]></Node>
<StgValue><ssdm name="w_27"/></StgValue>
</operation>

<operation id="737" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.end423:6 %store_ln5074 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_81, i32 %w_27, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5074"/></StgValue>
</operation>

<operation id="738" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.end423:7 %store_ln5074 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_82, i32 %w_27, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5074"/></StgValue>
</operation>

<operation id="739" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
for.end423:9 %br_ln5075 = br void %for.inc442

]]></Node>
<StgValue><ssdm name="br_ln5075"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="740" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc442:0 %u_123 = load i11 %u_47

]]></Node>
<StgValue><ssdm name="u_123"/></StgValue>
</operation>

<operation id="741" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="11">
<![CDATA[
for.inc442:1 %zext_ln5075 = zext i11 %u_123

]]></Node>
<StgValue><ssdm name="zext_ln5075"/></StgValue>
</operation>

<operation id="742" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc442:2 %icmp_ln5075 = icmp_eq  i11 %u_123, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5075"/></StgValue>
</operation>

<operation id="743" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc442:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1023, i64 1023, i64 1023

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="744" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc442:4 %br_ln5075 = br i1 %icmp_ln5075, void %for.inc442.split, void %for.end444

]]></Node>
<StgValue><ssdm name="br_ln5075"/></StgValue>
</operation>

<operation id="745" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc442.split:1 %g_addr_3 = getelementptr i8 %g, i64 0, i64 %zext_ln5075

]]></Node>
<StgValue><ssdm name="g_addr_3"/></StgValue>
</operation>

<operation id="746" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="10">
<![CDATA[
for.inc442.split:2 %w_29 = load i10 %g_addr_3

]]></Node>
<StgValue><ssdm name="w_29"/></StgValue>
</operation>

<operation id="747" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="11">
<![CDATA[
for.inc442.split:8 %trunc_ln5076 = trunc i11 %u_123

]]></Node>
<StgValue><ssdm name="trunc_ln5076"/></StgValue>
</operation>

<operation id="748" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc442.split:23 %u_124 = add i11 %u_123, i11 1

]]></Node>
<StgValue><ssdm name="u_124"/></StgValue>
</operation>

<operation id="749" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc442.split:24 %store_ln5075 = store i11 %u_124, i11 %u_47

]]></Node>
<StgValue><ssdm name="store_ln5075"/></StgValue>
</operation>

<operation id="750" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="32">
<![CDATA[
for.end444:0 %u_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_55"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.end444:1 %call_ln5079 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5079"/></StgValue>
</operation>

<operation id="752" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5075" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end444:3 %store_ln5085 = store i11 0, i11 %u_55

]]></Node>
<StgValue><ssdm name="store_ln5085"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="753" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="10">
<![CDATA[
for.inc442.split:2 %w_29 = load i10 %g_addr_3

]]></Node>
<StgValue><ssdm name="w_29"/></StgValue>
</operation>

<operation id="754" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
for.inc442.split:3 %sext_ln5076 = sext i8 %w_29

]]></Node>
<StgValue><ssdm name="sext_ln5076"/></StgValue>
</operation>

<operation id="755" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="8">
<![CDATA[
for.inc442.split:4 %sext_ln630_1 = sext i8 %w_29

]]></Node>
<StgValue><ssdm name="sext_ln630_1"/></StgValue>
</operation>

<operation id="756" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc442.split:5 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_29, i32 7

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="757" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc442.split:6 %select_ln635_10 = select i1 %tmp_127, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_10"/></StgValue>
</operation>

<operation id="758" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc442.split:7 %w_30 = add i32 %select_ln635_10, i32 %sext_ln5076

]]></Node>
<StgValue><ssdm name="w_30"/></StgValue>
</operation>

<operation id="759" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc442.split:9 %zext_ln11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %trunc_ln5076

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="760" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="13">
<![CDATA[
for.inc442.split:10 %zext_ln5076 = zext i13 %zext_ln11

]]></Node>
<StgValue><ssdm name="zext_ln5076"/></StgValue>
</operation>

<operation id="761" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc442.split:11 %vla18_addr_104 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5076

]]></Node>
<StgValue><ssdm name="vla18_addr_104"/></StgValue>
</operation>

<operation id="762" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc442.split:12 %store_ln5076 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_104, i32 %w_30, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5076"/></StgValue>
</operation>

<operation id="763" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc442.split:13 %w_31 = sub i9 0, i9 %sext_ln630_1

]]></Node>
<StgValue><ssdm name="w_31"/></StgValue>
</operation>

<operation id="764" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc442.split:14 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_31, i32 8

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="765" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc442.split:15 %select_ln635_11 = select i1 %tmp_128, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_11"/></StgValue>
</operation>

<operation id="766" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc442.split:16 %w_32 = sub i32 %select_ln635_11, i32 %sext_ln5076

]]></Node>
<StgValue><ssdm name="w_32"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="767" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc442.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="768" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc442.split:17 %sub_ln5077 = sub i10 0, i10 %trunc_ln5076

]]></Node>
<StgValue><ssdm name="sub_ln5077"/></StgValue>
</operation>

<operation id="769" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc442.split:18 %or_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %sub_ln5077

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="770" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="12">
<![CDATA[
for.inc442.split:19 %sext_ln5077 = sext i12 %or_ln2

]]></Node>
<StgValue><ssdm name="sext_ln5077"/></StgValue>
</operation>

<operation id="771" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="13">
<![CDATA[
for.inc442.split:20 %zext_ln5077 = zext i13 %sext_ln5077

]]></Node>
<StgValue><ssdm name="zext_ln5077"/></StgValue>
</operation>

<operation id="772" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc442.split:21 %vla18_addr_105 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5077

]]></Node>
<StgValue><ssdm name="vla18_addr_105"/></StgValue>
</operation>

<operation id="773" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc442.split:22 %store_ln5077 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_105, i32 %w_32, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5077"/></StgValue>
</operation>

<operation id="774" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
for.inc442.split:25 %br_ln5075 = br void %for.inc442

]]></Node>
<StgValue><ssdm name="br_ln5075"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="775" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.end444:1 %call_ln5079 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5079"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="776" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.end444:2 %call_ln5080 = call void @modp_NTT2_ext.1, i32 %vla18, i15 24576, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5080"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="777" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.end444:2 %call_ln5080 = call void @modp_NTT2_ext.1, i32 %vla18, i15 24576, i8 1, i15 8192, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5080"/></StgValue>
</operation>

<operation id="778" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
for.end444:4 %br_ln5085 = br void %for.inc461

]]></Node>
<StgValue><ssdm name="br_ln5085"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="779" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc461:0 %u_131 = load i11 %u_55

]]></Node>
<StgValue><ssdm name="u_131"/></StgValue>
</operation>

<operation id="780" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc461:1 %icmp_ln5085 = icmp_eq  i11 %u_131, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5085"/></StgValue>
</operation>

<operation id="781" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc461:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="782" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc461:3 %u_132 = add i11 %u_131, i11 1

]]></Node>
<StgValue><ssdm name="u_132"/></StgValue>
</operation>

<operation id="783" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc461:4 %br_ln5085 = br i1 %icmp_ln5085, void %for.inc461.split, void %for.end463

]]></Node>
<StgValue><ssdm name="br_ln5085"/></StgValue>
</operation>

<operation id="784" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="11">
<![CDATA[
for.inc461.split:1 %trunc_ln5088 = trunc i11 %u_131

]]></Node>
<StgValue><ssdm name="trunc_ln5088"/></StgValue>
</operation>

<operation id="785" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc461.split:2 %or_ln3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5088

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="786" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="12">
<![CDATA[
for.inc461.split:3 %sext_ln5088 = sext i12 %or_ln3

]]></Node>
<StgValue><ssdm name="sext_ln5088"/></StgValue>
</operation>

<operation id="787" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="13">
<![CDATA[
for.inc461.split:4 %zext_ln5088 = zext i13 %sext_ln5088

]]></Node>
<StgValue><ssdm name="zext_ln5088"/></StgValue>
</operation>

<operation id="788" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc461.split:5 %vla18_addr_140 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5088

]]></Node>
<StgValue><ssdm name="vla18_addr_140"/></StgValue>
</operation>

<operation id="789" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:6 %vla18_load_86 = load i13 %vla18_addr_140

]]></Node>
<StgValue><ssdm name="vla18_load_86"/></StgValue>
</operation>

<operation id="790" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc461.split:39 %store_ln5085 = store i11 %u_132, i11 %u_55

]]></Node>
<StgValue><ssdm name="store_ln5085"/></StgValue>
</operation>

<operation id="791" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="32">
<![CDATA[
for.end463:0 %u_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_59"/></StgValue>
</operation>

<operation id="792" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.end463:1 %call_ln5101 = call void @modp_mkgm2.1, i32 %vla18, i15 8192, i15 20480, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5101"/></StgValue>
</operation>

<operation id="793" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end463:4 %store_ln5104 = store i11 0, i11 %u_59

]]></Node>
<StgValue><ssdm name="store_ln5104"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="794" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:6 %vla18_load_86 = load i13 %vla18_addr_140

]]></Node>
<StgValue><ssdm name="vla18_load_86"/></StgValue>
</operation>

<operation id="795" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc461.split:7 %w_33 = call i32 @modp_montymul, i32 %vla18_load_86, i32 104837121, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="w_33"/></StgValue>
</operation>

<operation id="796" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc461.split:8 %or_ln5089 = or i11 %u_131, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln5089"/></StgValue>
</operation>

<operation id="797" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="11">
<![CDATA[
for.inc461.split:9 %sext_ln5089 = sext i11 %or_ln5089

]]></Node>
<StgValue><ssdm name="sext_ln5089"/></StgValue>
</operation>

<operation id="798" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="12">
<![CDATA[
for.inc461.split:10 %zext_ln5089 = zext i12 %sext_ln5089

]]></Node>
<StgValue><ssdm name="zext_ln5089"/></StgValue>
</operation>

<operation id="799" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc461.split:11 %vla18_addr_141 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5089

]]></Node>
<StgValue><ssdm name="vla18_addr_141"/></StgValue>
</operation>

<operation id="800" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:12 %vla18_load_104 = load i13 %vla18_addr_141

]]></Node>
<StgValue><ssdm name="vla18_load_104"/></StgValue>
</operation>

<operation id="801" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc461.split:13 %zext_ln18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln5088

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="802" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="11">
<![CDATA[
for.inc461.split:14 %zext_ln5090 = zext i11 %zext_ln18

]]></Node>
<StgValue><ssdm name="zext_ln5090"/></StgValue>
</operation>

<operation id="803" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc461.split:15 %vla18_addr_142 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5090

]]></Node>
<StgValue><ssdm name="vla18_addr_142"/></StgValue>
</operation>

<operation id="804" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:16 %vla18_load_88 = load i13 %vla18_addr_142

]]></Node>
<StgValue><ssdm name="vla18_load_88"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="805" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:12 %vla18_load_104 = load i13 %vla18_addr_141

]]></Node>
<StgValue><ssdm name="vla18_load_104"/></StgValue>
</operation>

<operation id="806" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:16 %vla18_load_88 = load i13 %vla18_addr_142

]]></Node>
<StgValue><ssdm name="vla18_load_88"/></StgValue>
</operation>

<operation id="807" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc461.split:17 %b_assign_3 = call i32 @modp_montymul, i32 %w_33, i32 %vla18_load_88, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="b_assign_3"/></StgValue>
</operation>

<operation id="808" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc461.split:18 %add_ln685 = add i32 %b_assign_3, i32 2147493887

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="809" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc461.split:19 %add_ln685_5 = add i32 %add_ln685, i32 %vla18_load_104

]]></Node>
<StgValue><ssdm name="add_ln685_5"/></StgValue>
</operation>

<operation id="810" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc461.split:20 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="811" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc461.split:21 %select_ln685_5 = select i1 %tmp_132, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln685_5"/></StgValue>
</operation>

<operation id="812" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc461.split:22 %add_ln685_6 = add i32 %select_ln685_5, i32 %add_ln685_5

]]></Node>
<StgValue><ssdm name="add_ln685_6"/></StgValue>
</operation>

<operation id="813" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc461.split:24 %zext_ln19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 4, i10 %trunc_ln5088

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="814" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="13">
<![CDATA[
for.inc461.split:25 %zext_ln5091 = zext i13 %zext_ln19

]]></Node>
<StgValue><ssdm name="zext_ln5091"/></StgValue>
</operation>

<operation id="815" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc461.split:26 %vla18_addr_143 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5091

]]></Node>
<StgValue><ssdm name="vla18_addr_143"/></StgValue>
</operation>

<operation id="816" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:27 %vla18_load_116 = load i13 %vla18_addr_143

]]></Node>
<StgValue><ssdm name="vla18_load_116"/></StgValue>
</operation>

<operation id="817" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc461.split:28 %zext_ln20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %trunc_ln5088

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="818" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="13">
<![CDATA[
for.inc461.split:29 %zext_ln5092 = zext i13 %zext_ln20

]]></Node>
<StgValue><ssdm name="zext_ln5092"/></StgValue>
</operation>

<operation id="819" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc461.split:30 %vla18_addr_144 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5092

]]></Node>
<StgValue><ssdm name="vla18_addr_144"/></StgValue>
</operation>

<operation id="820" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:31 %vla18_load_90 = load i13 %vla18_addr_144

]]></Node>
<StgValue><ssdm name="vla18_load_90"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="821" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc461.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="822" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc461.split:23 %store_ln5089 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_141, i32 %add_ln685_6, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5089"/></StgValue>
</operation>

<operation id="823" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:27 %vla18_load_116 = load i13 %vla18_addr_143

]]></Node>
<StgValue><ssdm name="vla18_load_116"/></StgValue>
</operation>

<operation id="824" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="13">
<![CDATA[
for.inc461.split:31 %vla18_load_90 = load i13 %vla18_addr_144

]]></Node>
<StgValue><ssdm name="vla18_load_90"/></StgValue>
</operation>

<operation id="825" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc461.split:32 %b_assign_4 = call i32 @modp_montymul, i32 %w_33, i32 %vla18_load_90, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="b_assign_4"/></StgValue>
</operation>

<operation id="826" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc461.split:33 %add_ln685_7 = add i32 %b_assign_4, i32 2147493887

]]></Node>
<StgValue><ssdm name="add_ln685_7"/></StgValue>
</operation>

<operation id="827" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc461.split:34 %add_ln685_8 = add i32 %add_ln685_7, i32 %vla18_load_116

]]></Node>
<StgValue><ssdm name="add_ln685_8"/></StgValue>
</operation>

<operation id="828" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc461.split:35 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="829" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc461.split:36 %select_ln685_6 = select i1 %tmp_133, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln685_6"/></StgValue>
</operation>

<operation id="830" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc461.split:37 %add_ln685_9 = add i32 %select_ln685_6, i32 %add_ln685_8

]]></Node>
<StgValue><ssdm name="add_ln685_9"/></StgValue>
</operation>

<operation id="831" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc461.split:38 %store_ln5091 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_143, i32 %add_ln685_9, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5091"/></StgValue>
</operation>

<operation id="832" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
for.inc461.split:40 %br_ln5085 = br void %for.inc461

]]></Node>
<StgValue><ssdm name="br_ln5085"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="833" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.end463:1 %call_ln5101 = call void @modp_mkgm2.1, i32 %vla18, i15 8192, i15 20480, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5101"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="834" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.end463:2 %call_ln5102 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 12288, i9 1, i15 20480, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5102"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="835" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.end463:2 %call_ln5102 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 12288, i9 1, i15 20480, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5102"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="836" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.end463:3 %call_ln5103 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 16384, i9 1, i15 20480, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5103"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="837" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.end463:3 %call_ln5103 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 16384, i9 1, i15 20480, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5103"/></StgValue>
</operation>

<operation id="838" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
for.end463:5 %br_ln5104 = br void %for.inc473

]]></Node>
<StgValue><ssdm name="br_ln5104"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="839" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc473:0 %u_135 = load i11 %u_59

]]></Node>
<StgValue><ssdm name="u_135"/></StgValue>
</operation>

<operation id="840" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc473:1 %icmp_ln5104 = icmp_eq  i11 %u_135, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5104"/></StgValue>
</operation>

<operation id="841" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc473:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="842" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc473:3 %u_136 = add i11 %u_135, i11 1

]]></Node>
<StgValue><ssdm name="u_136"/></StgValue>
</operation>

<operation id="843" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc473:4 %br_ln5104 = br i1 %icmp_ln5104, void %for.inc473.split, void %for.inc484.preheader

]]></Node>
<StgValue><ssdm name="br_ln5104"/></StgValue>
</operation>

<operation id="844" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="11">
<![CDATA[
for.inc473.split:1 %trunc_ln5105 = trunc i11 %u_135

]]></Node>
<StgValue><ssdm name="trunc_ln5105"/></StgValue>
</operation>

<operation id="845" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc473.split:2 %or_ln5105 = or i11 %u_135, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln5105"/></StgValue>
</operation>

<operation id="846" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="11">
<![CDATA[
for.inc473.split:3 %sext_ln5105 = sext i11 %or_ln5105

]]></Node>
<StgValue><ssdm name="sext_ln5105"/></StgValue>
</operation>

<operation id="847" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="12">
<![CDATA[
for.inc473.split:4 %zext_ln5105 = zext i12 %sext_ln5105

]]></Node>
<StgValue><ssdm name="zext_ln5105"/></StgValue>
</operation>

<operation id="848" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc473.split:5 %vla18_addr_161 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5105

]]></Node>
<StgValue><ssdm name="vla18_addr_161"/></StgValue>
</operation>

<operation id="849" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="13">
<![CDATA[
for.inc473.split:6 %vla18_load_121 = load i13 %vla18_addr_161

]]></Node>
<StgValue><ssdm name="vla18_load_121"/></StgValue>
</operation>

<operation id="850" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc473.split:15 %zext_ln22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 4, i10 %trunc_ln5105

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="851" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="13">
<![CDATA[
for.inc473.split:16 %zext_ln5106 = zext i13 %zext_ln22

]]></Node>
<StgValue><ssdm name="zext_ln5106"/></StgValue>
</operation>

<operation id="852" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc473.split:17 %vla18_addr_163 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5106

]]></Node>
<StgValue><ssdm name="vla18_addr_163"/></StgValue>
</operation>

<operation id="853" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="13">
<![CDATA[
for.inc473.split:18 %vla18_load_122 = load i13 %vla18_addr_163

]]></Node>
<StgValue><ssdm name="vla18_load_122"/></StgValue>
</operation>

<operation id="854" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.split:24 %store_ln5104 = store i11 %u_136, i11 %u_59

]]></Node>
<StgValue><ssdm name="store_ln5104"/></StgValue>
</operation>

<operation id="855" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="32">
<![CDATA[
for.inc484.preheader:0 %u_65 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_65"/></StgValue>
</operation>

<operation id="856" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc484.preheader:1 %store_ln5128 = store i11 0, i11 %u_65

]]></Node>
<StgValue><ssdm name="store_ln5128"/></StgValue>
</operation>

<operation id="857" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
for.inc484.preheader:2 %br_ln5128 = br void %for.inc484

]]></Node>
<StgValue><ssdm name="br_ln5128"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="858" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc473.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="859" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="13">
<![CDATA[
for.inc473.split:6 %vla18_load_121 = load i13 %vla18_addr_161

]]></Node>
<StgValue><ssdm name="vla18_load_121"/></StgValue>
</operation>

<operation id="860" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc473.split:7 %add_ln644 = add i32 %vla18_load_121, i32 3221230591

]]></Node>
<StgValue><ssdm name="add_ln644"/></StgValue>
</operation>

<operation id="861" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc473.split:8 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln644, i32 31

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="862" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc473.split:9 %select_ln644 = select i1 %tmp_136, i32 0, i32 2147473409

]]></Node>
<StgValue><ssdm name="select_ln644"/></StgValue>
</operation>

<operation id="863" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc473.split:10 %sub_ln644 = sub i32 %vla18_load_121, i32 %select_ln644

]]></Node>
<StgValue><ssdm name="sub_ln644"/></StgValue>
</operation>

<operation id="864" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc473.split:11 %zext_ln5105_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5105

]]></Node>
<StgValue><ssdm name="zext_ln5105_1"/></StgValue>
</operation>

<operation id="865" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
for.inc473.split:12 %zext_ln5105_2 = zext i12 %zext_ln5105_1

]]></Node>
<StgValue><ssdm name="zext_ln5105_2"/></StgValue>
</operation>

<operation id="866" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc473.split:13 %vla18_addr_162 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5105_2

]]></Node>
<StgValue><ssdm name="vla18_addr_162"/></StgValue>
</operation>

<operation id="867" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc473.split:14 %store_ln5105 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_162, i32 %sub_ln644, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5105"/></StgValue>
</operation>

<operation id="868" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="13">
<![CDATA[
for.inc473.split:18 %vla18_load_122 = load i13 %vla18_addr_163

]]></Node>
<StgValue><ssdm name="vla18_load_122"/></StgValue>
</operation>

<operation id="869" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc473.split:19 %add_ln644_1 = add i32 %vla18_load_122, i32 3221230591

]]></Node>
<StgValue><ssdm name="add_ln644_1"/></StgValue>
</operation>

<operation id="870" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc473.split:20 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln644_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="871" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc473.split:21 %select_ln644_1 = select i1 %tmp_137, i32 0, i32 2147473409

]]></Node>
<StgValue><ssdm name="select_ln644_1"/></StgValue>
</operation>

<operation id="872" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc473.split:22 %sub_ln644_1 = sub i32 %vla18_load_122, i32 %select_ln644_1

]]></Node>
<StgValue><ssdm name="sub_ln644_1"/></StgValue>
</operation>

<operation id="873" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc473.split:23 %store_ln5106 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_161, i32 %sub_ln644_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5106"/></StgValue>
</operation>

<operation id="874" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
for.inc473.split:25 %br_ln5104 = br void %for.inc473

]]></Node>
<StgValue><ssdm name="br_ln5104"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="875" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc484:0 %u_141 = load i11 %u_65

]]></Node>
<StgValue><ssdm name="u_141"/></StgValue>
</operation>

<operation id="876" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc484:1 %icmp_ln5128 = icmp_eq  i11 %u_141, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5128"/></StgValue>
</operation>

<operation id="877" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc484:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="878" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc484:3 %u_142 = add i11 %u_141, i11 1

]]></Node>
<StgValue><ssdm name="u_142"/></StgValue>
</operation>

<operation id="879" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc484:4 %br_ln5128 = br i1 %icmp_ln5128, void %for.inc484.split, void %for.end486

]]></Node>
<StgValue><ssdm name="br_ln5128"/></StgValue>
</operation>

<operation id="880" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc484.split:1 %or_ln5129 = or i11 %u_141, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln5129"/></StgValue>
</operation>

<operation id="881" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="11">
<![CDATA[
for.inc484.split:2 %sext_ln5129_1 = sext i11 %or_ln5129

]]></Node>
<StgValue><ssdm name="sext_ln5129_1"/></StgValue>
</operation>

<operation id="882" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
for.inc484.split:3 %zext_ln5129 = zext i12 %sext_ln5129_1

]]></Node>
<StgValue><ssdm name="zext_ln5129"/></StgValue>
</operation>

<operation id="883" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc484.split:4 %vla18_addr_175 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5129

]]></Node>
<StgValue><ssdm name="vla18_addr_175"/></StgValue>
</operation>

<operation id="884" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="13">
<![CDATA[
for.inc484.split:5 %vla18_load_115 = load i13 %vla18_addr_175

]]></Node>
<StgValue><ssdm name="vla18_load_115"/></StgValue>
</operation>

<operation id="885" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc484.split:22 %store_ln5128 = store i11 %u_142, i11 %u_65

]]></Node>
<StgValue><ssdm name="store_ln5128"/></StgValue>
</operation>

<operation id="886" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="32">
<![CDATA[
for.end486:0 %index_ptr283 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr283"/></StgValue>
</operation>

<operation id="887" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.end486:1 %call_ln5131 = call void @FFT.1, i32 %vla18, i15 16384, i32 10, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5131"/></StgValue>
</operation>

<operation id="888" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end486:2 %store_ln0 = store i12 0, i12 %index_ptr283

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="889" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="13">
<![CDATA[
for.inc484.split:5 %vla18_load_115 = load i13 %vla18_addr_175

]]></Node>
<StgValue><ssdm name="vla18_load_115"/></StgValue>
</operation>

<operation id="890" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
for.inc484.split:6 %sext_ln5129 = sext i32 %vla18_load_115

]]></Node>
<StgValue><ssdm name="sext_ln5129"/></StgValue>
</operation>

<operation id="891" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc484.split:7 %tmp_38 = call i64 @fpr_of, i64 %sext_ln5129

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="892" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc484.split:7 %tmp_38 = call i64 @fpr_of, i64 %sext_ln5129

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="893" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="11">
<![CDATA[
for.inc484.split:8 %trunc_ln5129 = trunc i11 %u_141

]]></Node>
<StgValue><ssdm name="trunc_ln5129"/></StgValue>
</operation>

<operation id="894" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64">
<![CDATA[
for.inc484.split:9 %bitcast_ln5129 = bitcast i64 %tmp_38

]]></Node>
<StgValue><ssdm name="bitcast_ln5129"/></StgValue>
</operation>

<operation id="895" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="10" op_3_bw="1">
<![CDATA[
for.inc484.split:11 %zext_ln5129_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i10.i1, i2 2, i10 %trunc_ln5129, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln5129_1"/></StgValue>
</operation>

<operation id="896" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="13">
<![CDATA[
for.inc484.split:12 %zext_ln5129_2 = zext i13 %zext_ln5129_1

]]></Node>
<StgValue><ssdm name="zext_ln5129_2"/></StgValue>
</operation>

<operation id="897" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="64">
<![CDATA[
for.inc484.split:13 %trunc_ln5129_2 = trunc i64 %bitcast_ln5129

]]></Node>
<StgValue><ssdm name="trunc_ln5129_2"/></StgValue>
</operation>

<operation id="898" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc484.split:14 %vla18_addr_176 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5129_2

]]></Node>
<StgValue><ssdm name="vla18_addr_176"/></StgValue>
</operation>

<operation id="899" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc484.split:15 %store_ln5129 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_176, i32 %trunc_ln5129_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5129"/></StgValue>
</operation>

<operation id="900" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc484.split:16 %trunc_ln5129_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln5129, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5129_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="901" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc484.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="902" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc484.split:10 %shl_ln5129 = shl i11 %u_141, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln5129"/></StgValue>
</operation>

<operation id="903" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc484.split:17 %or_ln5129_1 = or i11 %shl_ln5129, i11 1

]]></Node>
<StgValue><ssdm name="or_ln5129_1"/></StgValue>
</operation>

<operation id="904" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
for.inc484.split:18 %zext_ln5129_2_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 2, i11 %or_ln5129_1

]]></Node>
<StgValue><ssdm name="zext_ln5129_2_cast"/></StgValue>
</operation>

<operation id="905" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="13">
<![CDATA[
for.inc484.split:19 %zext_ln5129_3 = zext i13 %zext_ln5129_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln5129_3"/></StgValue>
</operation>

<operation id="906" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc484.split:20 %vla18_addr_177 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5129_3

]]></Node>
<StgValue><ssdm name="vla18_addr_177"/></StgValue>
</operation>

<operation id="907" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc484.split:21 %store_ln5129 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_177, i32 %trunc_ln5129_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5129"/></StgValue>
</operation>

<operation id="908" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
for.inc484.split:23 %br_ln5128 = br void %for.inc484

]]></Node>
<StgValue><ssdm name="br_ln5128"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="909" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.end486:1 %call_ln5131 = call void @FFT.1, i32 %vla18, i15 16384, i32 10, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5131"/></StgValue>
</operation>

<operation id="910" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
for.end486:3 %br_ln0 = br void %copy_forward_loop282

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="911" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
copy_forward_loop282:0 %index_ptr283_load = load i12 %index_ptr283

]]></Node>
<StgValue><ssdm name="index_ptr283_load"/></StgValue>
</operation>

<operation id="912" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="12">
<![CDATA[
copy_forward_loop282:1 %empty_271 = trunc i12 %index_ptr283_load

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="913" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop282:2 %tmp_140 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %index_ptr283_load, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="914" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
copy_forward_loop282:3 %p_cast9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 4, i10 %tmp_140

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="915" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop282:4 %p_cast209_cast = zext i13 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast209_cast"/></StgValue>
</operation>

<operation id="916" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop282:5 %vla18_addr_179 = getelementptr i32 %vla18, i64 0, i64 %p_cast209_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_179"/></StgValue>
</operation>

<operation id="917" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop282:6 %vla18_load_118 = load i13 %vla18_addr_179

]]></Node>
<StgValue><ssdm name="vla18_load_118"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="918" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop282:6 %vla18_load_118 = load i13 %vla18_addr_179

]]></Node>
<StgValue><ssdm name="vla18_load_118"/></StgValue>
</operation>

<operation id="919" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop282:7 %tmp_141 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_271, i3 0

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="920" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop282:8 %p_cast210 = zext i5 %tmp_141

]]></Node>
<StgValue><ssdm name="p_cast210"/></StgValue>
</operation>

<operation id="921" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop282:9 %empty_272 = lshr i32 %vla18_load_118, i32 %p_cast210

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="922" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop282:10 %empty_273 = trunc i32 %empty_272

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="923" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop282:11 %p_cast96_cast = zext i8 %empty_273

]]></Node>
<StgValue><ssdm name="p_cast96_cast"/></StgValue>
</operation>

<operation id="924" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop282:12 %index_ptr283_cast_cast211 = zext i2 %empty_271

]]></Node>
<StgValue><ssdm name="index_ptr283_cast_cast211"/></StgValue>
</operation>

<operation id="925" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop282:13 %empty_274 = shl i4 1, i4 %index_ptr283_cast_cast211

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="926" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop282:14 %empty_275 = shl i32 %p_cast96_cast, i32 %p_cast210

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="927" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
copy_forward_loop282:15 %tmp_142 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="928" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="11">
<![CDATA[
copy_forward_loop282:16 %p_cast212_cast = sext i11 %tmp_142

]]></Node>
<StgValue><ssdm name="p_cast212_cast"/></StgValue>
</operation>

<operation id="929" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="12">
<![CDATA[
copy_forward_loop282:17 %p_cast212_cast_cast = zext i12 %p_cast212_cast

]]></Node>
<StgValue><ssdm name="p_cast212_cast_cast"/></StgValue>
</operation>

<operation id="930" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop282:18 %vla18_addr_180 = getelementptr i32 %vla18, i64 0, i64 %p_cast212_cast_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_180"/></StgValue>
</operation>

<operation id="931" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
copy_forward_loop282:19 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_180, i32 %empty_275, i4 %empty_274

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="932" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop282:20 %index_increment285_cast = add i12 %index_ptr283_load, i12 1

]]></Node>
<StgValue><ssdm name="index_increment285_cast"/></StgValue>
</operation>

<operation id="933" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop282:21 %empty_276 = icmp_eq  i12 %index_ptr283_load, i12 4095

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="934" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop282:22 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="935" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop282:23 %br_ln0 = br i1 %empty_276, void %copy_forward_loop282.copy_forward_loop282_crit_edge, void %for.inc497.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="936" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop282.copy_forward_loop282_crit_edge:0 %store_ln0 = store i12 %index_increment285_cast, i12 %index_ptr283

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="937" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop282.copy_forward_loop282_crit_edge:1 %br_ln0 = br void %copy_forward_loop282

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="938" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="32">
<![CDATA[
for.inc497.preheader:0 %u_73 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_73"/></StgValue>
</operation>

<operation id="939" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc497.preheader:1 %store_ln5139 = store i11 0, i11 %u_73

]]></Node>
<StgValue><ssdm name="store_ln5139"/></StgValue>
</operation>

<operation id="940" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
for.inc497.preheader:2 %br_ln5139 = br void %for.inc497

]]></Node>
<StgValue><ssdm name="br_ln5139"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="941" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc497:0 %u_149 = load i11 %u_73

]]></Node>
<StgValue><ssdm name="u_149"/></StgValue>
</operation>

<operation id="942" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc497:1 %icmp_ln5139 = icmp_eq  i11 %u_149, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5139"/></StgValue>
</operation>

<operation id="943" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc497:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="944" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc497:3 %u_150 = add i11 %u_149, i11 1

]]></Node>
<StgValue><ssdm name="u_150"/></StgValue>
</operation>

<operation id="945" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc497:4 %br_ln5139 = br i1 %icmp_ln5139, void %for.inc497.split, void %for.end499

]]></Node>
<StgValue><ssdm name="br_ln5139"/></StgValue>
</operation>

<operation id="946" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="11">
<![CDATA[
for.inc497.split:1 %trunc_ln5140 = trunc i11 %u_149

]]></Node>
<StgValue><ssdm name="trunc_ln5140"/></StgValue>
</operation>

<operation id="947" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc497.split:2 %zext_ln33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5140

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="948" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="12">
<![CDATA[
for.inc497.split:3 %zext_ln5140 = zext i12 %zext_ln33

]]></Node>
<StgValue><ssdm name="zext_ln5140"/></StgValue>
</operation>

<operation id="949" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc497.split:4 %vla18_addr_205 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5140

]]></Node>
<StgValue><ssdm name="vla18_addr_205"/></StgValue>
</operation>

<operation id="950" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="13">
<![CDATA[
for.inc497.split:5 %vla18_load_135 = load i13 %vla18_addr_205

]]></Node>
<StgValue><ssdm name="vla18_load_135"/></StgValue>
</operation>

<operation id="951" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc497.split:21 %store_ln5139 = store i11 %u_150, i11 %u_73

]]></Node>
<StgValue><ssdm name="store_ln5139"/></StgValue>
</operation>

<operation id="952" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="32">
<![CDATA[
for.end499:0 %u_80 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_80"/></StgValue>
</operation>

<operation id="953" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.end499:1 %call_ln5142 = call void @FFT.1, i32 %vla18, i15 16384, i32 10, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5142"/></StgValue>
</operation>

<operation id="954" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end499:2 %store_ln248 = store i10 0, i10 %u_80

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="955" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="13">
<![CDATA[
for.inc497.split:5 %vla18_load_135 = load i13 %vla18_addr_205

]]></Node>
<StgValue><ssdm name="vla18_load_135"/></StgValue>
</operation>

<operation id="956" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="32">
<![CDATA[
for.inc497.split:6 %sext_ln5140 = sext i32 %vla18_load_135

]]></Node>
<StgValue><ssdm name="sext_ln5140"/></StgValue>
</operation>

<operation id="957" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc497.split:7 %tmp_49 = call i64 @fpr_of, i64 %sext_ln5140

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="958" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc497.split:7 %tmp_49 = call i64 @fpr_of, i64 %sext_ln5140

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="959" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64">
<![CDATA[
for.inc497.split:8 %bitcast_ln5140 = bitcast i64 %tmp_49

]]></Node>
<StgValue><ssdm name="bitcast_ln5140"/></StgValue>
</operation>

<operation id="960" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="10" op_3_bw="1">
<![CDATA[
for.inc497.split:10 %zext_ln5140_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i10.i1, i2 2, i10 %trunc_ln5140, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln5140_1"/></StgValue>
</operation>

<operation id="961" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="13">
<![CDATA[
for.inc497.split:11 %zext_ln5140_2 = zext i13 %zext_ln5140_1

]]></Node>
<StgValue><ssdm name="zext_ln5140_2"/></StgValue>
</operation>

<operation id="962" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="64">
<![CDATA[
for.inc497.split:12 %trunc_ln5140_2 = trunc i64 %bitcast_ln5140

]]></Node>
<StgValue><ssdm name="trunc_ln5140_2"/></StgValue>
</operation>

<operation id="963" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc497.split:13 %vla18_addr_206 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5140_2

]]></Node>
<StgValue><ssdm name="vla18_addr_206"/></StgValue>
</operation>

<operation id="964" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc497.split:14 %store_ln5140 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_206, i32 %trunc_ln5140_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5140"/></StgValue>
</operation>

<operation id="965" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc497.split:15 %trunc_ln5140_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln5140, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5140_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="966" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc497.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="967" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc497.split:9 %shl_ln5140 = shl i11 %u_149, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln5140"/></StgValue>
</operation>

<operation id="968" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc497.split:16 %or_ln5140 = or i11 %shl_ln5140, i11 1

]]></Node>
<StgValue><ssdm name="or_ln5140"/></StgValue>
</operation>

<operation id="969" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
for.inc497.split:17 %zext_ln5140_2_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 2, i11 %or_ln5140

]]></Node>
<StgValue><ssdm name="zext_ln5140_2_cast"/></StgValue>
</operation>

<operation id="970" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="13">
<![CDATA[
for.inc497.split:18 %zext_ln5140_3 = zext i13 %zext_ln5140_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln5140_3"/></StgValue>
</operation>

<operation id="971" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc497.split:19 %vla18_addr_207 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5140_3

]]></Node>
<StgValue><ssdm name="vla18_addr_207"/></StgValue>
</operation>

<operation id="972" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc497.split:20 %store_ln5140 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_207, i32 %trunc_ln5140_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5140"/></StgValue>
</operation>

<operation id="973" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
for.inc497.split:22 %br_ln5139 = br void %for.inc497

]]></Node>
<StgValue><ssdm name="br_ln5139"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="974" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.end499:1 %call_ln5142 = call void @FFT.1, i32 %vla18, i15 16384, i32 10, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5142"/></StgValue>
</operation>

<operation id="975" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
for.end499:3 %br_ln248 = br void %for.inc.i764

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="976" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i764:0 %u_155 = load i10 %u_80

]]></Node>
<StgValue><ssdm name="u_155"/></StgValue>
</operation>

<operation id="977" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i764:1 %icmp_ln248 = icmp_eq  i10 %u_155, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="978" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i764:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="979" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i764:3 %u_156 = add i10 %u_155, i10 1

]]></Node>
<StgValue><ssdm name="u_156"/></StgValue>
</operation>

<operation id="980" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i764:4 %br_ln248 = br i1 %icmp_ln248, void %for.inc.i764.split, void %poly_div_autoadj_fft.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="981" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc.i764.split:2 %shl_ln252_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %u_155, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln252_1"/></StgValue>
</operation>

<operation id="982" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i764.split:3 %or_ln252_1 = or i11 %shl_ln252_1, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln252_1"/></StgValue>
</operation>

<operation id="983" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i764.split:4 %sext_ln252 = sext i11 %or_ln252_1

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="984" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i764.split:5 %zext_ln252 = zext i12 %sext_ln252

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="985" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i764.split:6 %vla18_addr_226 = getelementptr i32 %vla18, i64 0, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="vla18_addr_226"/></StgValue>
</operation>

<operation id="986" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:7 %vla18_load_150 = load i13 %vla18_addr_226

]]></Node>
<StgValue><ssdm name="vla18_load_150"/></StgValue>
</operation>

<operation id="987" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i764.split:8 %or_ln252 = or i11 %shl_ln252_1, i11 1025

]]></Node>
<StgValue><ssdm name="or_ln252"/></StgValue>
</operation>

<operation id="988" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i764.split:9 %sext_ln252_1 = sext i11 %or_ln252

]]></Node>
<StgValue><ssdm name="sext_ln252_1"/></StgValue>
</operation>

<operation id="989" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i764.split:10 %zext_ln252_1 = zext i12 %sext_ln252_1

]]></Node>
<StgValue><ssdm name="zext_ln252_1"/></StgValue>
</operation>

<operation id="990" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i764.split:11 %vla18_addr_227 = getelementptr i32 %vla18, i64 0, i64 %zext_ln252_1

]]></Node>
<StgValue><ssdm name="vla18_addr_227"/></StgValue>
</operation>

<operation id="991" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:12 %vla18_load_151 = load i13 %vla18_addr_227

]]></Node>
<StgValue><ssdm name="vla18_load_151"/></StgValue>
</operation>

<operation id="992" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i764.split:50 %store_ln248 = store i10 %u_156, i10 %u_80

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="993" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="32">
<![CDATA[
poly_div_autoadj_fft.exit:0 %u_85 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_85"/></StgValue>
</operation>

<operation id="994" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
poly_div_autoadj_fft.exit:1 %call_ln5149 = call void @iFFT.1, i32 %vla18, i15 16384, i32 10, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln5149"/></StgValue>
</operation>

<operation id="995" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
poly_div_autoadj_fft.exit:2 %store_ln5150 = store i11 0, i11 %u_85

]]></Node>
<StgValue><ssdm name="store_ln5150"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="996" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:7 %vla18_load_150 = load i13 %vla18_addr_226

]]></Node>
<StgValue><ssdm name="vla18_load_150"/></StgValue>
</operation>

<operation id="997" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:12 %vla18_load_151 = load i13 %vla18_addr_227

]]></Node>
<StgValue><ssdm name="vla18_load_151"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="998" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i764.split:13 %tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_151, i32 %vla18_load_150

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="999" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i764.split:14 %bitcast_ln252 = bitcast i64 %tmp_58

]]></Node>
<StgValue><ssdm name="bitcast_ln252"/></StgValue>
</operation>

<operation id="1000" st_id="72" stage="6" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:15 %ib = ddiv i64 1, i64 %bitcast_ln252

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1001" st_id="73" stage="5" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:15 %ib = ddiv i64 1, i64 %bitcast_ln252

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1002" st_id="74" stage="4" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:15 %ib = ddiv i64 1, i64 %bitcast_ln252

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1003" st_id="75" stage="3" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:15 %ib = ddiv i64 1, i64 %bitcast_ln252

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1004" st_id="76" stage="2" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:15 %ib = ddiv i64 1, i64 %bitcast_ln252

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1005" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i764.split:1 %trunc_ln252 = trunc i10 %u_155

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="1006" st_id="77" stage="1" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:15 %ib = ddiv i64 1, i64 %bitcast_ln252

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="1007" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i764.split:16 %shl_ln253 = shl i10 %u_155, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln253"/></StgValue>
</operation>

<operation id="1008" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="9" op_3_bw="1">
<![CDATA[
for.inc.i764.split:17 %zext_ln34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i9.i1, i3 4, i9 %trunc_ln252, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="1009" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i764.split:18 %zext_ln253 = zext i13 %zext_ln34

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="1010" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i764.split:19 %vla18_addr_228 = getelementptr i32 %vla18, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="vla18_addr_228"/></StgValue>
</operation>

<operation id="1011" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:20 %vla18_load_152 = load i13 %vla18_addr_228

]]></Node>
<StgValue><ssdm name="vla18_load_152"/></StgValue>
</operation>

<operation id="1012" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i764.split:21 %or_ln253 = or i10 %shl_ln253, i10 1

]]></Node>
<StgValue><ssdm name="or_ln253"/></StgValue>
</operation>

<operation id="1013" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc.i764.split:22 %zext_ln253_1_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 4, i10 %or_ln253

]]></Node>
<StgValue><ssdm name="zext_ln253_1_cast"/></StgValue>
</operation>

<operation id="1014" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i764.split:23 %zext_ln253_1 = zext i13 %zext_ln253_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln253_1"/></StgValue>
</operation>

<operation id="1015" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i764.split:24 %vla18_addr_229 = getelementptr i32 %vla18, i64 0, i64 %zext_ln253_1

]]></Node>
<StgValue><ssdm name="vla18_addr_229"/></StgValue>
</operation>

<operation id="1016" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:25 %vla18_load_153 = load i13 %vla18_addr_229

]]></Node>
<StgValue><ssdm name="vla18_load_153"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1017" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:20 %vla18_load_152 = load i13 %vla18_addr_228

]]></Node>
<StgValue><ssdm name="vla18_load_152"/></StgValue>
</operation>

<operation id="1018" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i764.split:25 %vla18_load_153 = load i13 %vla18_addr_229

]]></Node>
<StgValue><ssdm name="vla18_load_153"/></StgValue>
</operation>

<operation id="1019" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i764.split:26 %tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_153, i32 %vla18_load_152

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1020" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i764.split:27 %bitcast_ln253_1 = bitcast i64 %tmp_59

]]></Node>
<StgValue><ssdm name="bitcast_ln253_1"/></StgValue>
</operation>

<operation id="1021" st_id="78" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:28 %mul_i_i2 = dmul i64 %bitcast_ln253_1, i64 %ib

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1022" st_id="79" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:28 %mul_i_i2 = dmul i64 %bitcast_ln253_1, i64 %ib

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>

<operation id="1023" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i764.split:29 %bitcast_ln253 = bitcast i64 %mul_i_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln253"/></StgValue>
</operation>

<operation id="1024" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i764.split:30 %trunc_ln253 = trunc i64 %bitcast_ln253

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="1025" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.i764.split:31 %store_ln253 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_228, i32 %trunc_ln253, i4 15

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="1026" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i764.split:32 %trunc_ln253_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln253, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1027" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i764.split:33 %store_ln253 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_229, i32 %trunc_ln253_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1028" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="9" op_3_bw="1">
<![CDATA[
for.inc.i764.split:34 %zext_ln35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i9.i1, i3 5, i9 %trunc_ln252, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="1029" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i764.split:35 %zext_ln254 = zext i13 %zext_ln35

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="1030" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i764.split:36 %vla18_addr_230 = getelementptr i32 %vla18, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="vla18_addr_230"/></StgValue>
</operation>

<operation id="1031" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i764.split:37 %vla18_load_154 = load i13 %vla18_addr_230

]]></Node>
<StgValue><ssdm name="vla18_load_154"/></StgValue>
</operation>

<operation id="1032" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc.i764.split:38 %zext_ln254_1_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %or_ln253

]]></Node>
<StgValue><ssdm name="zext_ln254_1_cast"/></StgValue>
</operation>

<operation id="1033" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i764.split:39 %zext_ln254_1 = zext i13 %zext_ln254_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln254_1"/></StgValue>
</operation>

<operation id="1034" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i764.split:40 %vla18_addr_231 = getelementptr i32 %vla18, i64 0, i64 %zext_ln254_1

]]></Node>
<StgValue><ssdm name="vla18_addr_231"/></StgValue>
</operation>

<operation id="1035" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i764.split:41 %vla18_load_155 = load i13 %vla18_addr_231

]]></Node>
<StgValue><ssdm name="vla18_load_155"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1036" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i764.split:37 %vla18_load_154 = load i13 %vla18_addr_230

]]></Node>
<StgValue><ssdm name="vla18_load_154"/></StgValue>
</operation>

<operation id="1037" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i764.split:41 %vla18_load_155 = load i13 %vla18_addr_231

]]></Node>
<StgValue><ssdm name="vla18_load_155"/></StgValue>
</operation>

<operation id="1038" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i764.split:42 %tmp_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_155, i32 %vla18_load_154

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1039" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i764.split:43 %bitcast_ln254_1 = bitcast i64 %tmp_60

]]></Node>
<StgValue><ssdm name="bitcast_ln254_1"/></StgValue>
</operation>

<operation id="1040" st_id="82" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:44 %mul_i2_i = dmul i64 %bitcast_ln254_1, i64 %ib

]]></Node>
<StgValue><ssdm name="mul_i2_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1041" st_id="83" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i764.split:44 %mul_i2_i = dmul i64 %bitcast_ln254_1, i64 %ib

]]></Node>
<StgValue><ssdm name="mul_i2_i"/></StgValue>
</operation>

<operation id="1042" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i764.split:45 %bitcast_ln254 = bitcast i64 %mul_i2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln254"/></StgValue>
</operation>

<operation id="1043" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i764.split:46 %trunc_ln254 = trunc i64 %bitcast_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="1044" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i764.split:47 %store_ln254 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_230, i32 %trunc_ln254, i4 15

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="1045" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i764.split:48 %trunc_ln254_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln254, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln254_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1046" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i764.split:0 %specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85

]]></Node>
<StgValue><ssdm name="specloopname_ln244"/></StgValue>
</operation>

<operation id="1047" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i764.split:49 %store_ln254 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_231, i32 %trunc_ln254_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="1048" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i764.split:51 %br_ln248 = br void %for.inc.i764

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1049" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
poly_div_autoadj_fft.exit:1 %call_ln5149 = call void @iFFT.1, i32 %vla18, i15 16384, i32 10, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln5149"/></StgValue>
</operation>

<operation id="1050" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
poly_div_autoadj_fft.exit:3 %br_ln5150 = br void %for.inc508

]]></Node>
<StgValue><ssdm name="br_ln5150"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1051" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc508:0 %u_159 = load i11 %u_85

]]></Node>
<StgValue><ssdm name="u_159"/></StgValue>
</operation>

<operation id="1052" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc508:1 %icmp_ln5150 = icmp_eq  i11 %u_159, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5150"/></StgValue>
</operation>

<operation id="1053" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc508:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1054" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc508:3 %u_160 = add i11 %u_159, i11 1

]]></Node>
<StgValue><ssdm name="u_160"/></StgValue>
</operation>

<operation id="1055" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc508:4 %br_ln5150 = br i1 %icmp_ln5150, void %for.inc508.split, void %for.end510

]]></Node>
<StgValue><ssdm name="br_ln5150"/></StgValue>
</operation>

<operation id="1056" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="11">
<![CDATA[
for.inc508.split:1 %trunc_ln5151 = trunc i11 %u_159

]]></Node>
<StgValue><ssdm name="trunc_ln5151"/></StgValue>
</operation>

<operation id="1057" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc508.split:2 %shl_ln5151 = shl i11 %u_159, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln5151"/></StgValue>
</operation>

<operation id="1058" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="10" op_3_bw="1">
<![CDATA[
for.inc508.split:3 %zext_ln38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i10.i1, i2 2, i10 %trunc_ln5151, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="1059" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="13">
<![CDATA[
for.inc508.split:4 %zext_ln5151 = zext i13 %zext_ln38

]]></Node>
<StgValue><ssdm name="zext_ln5151"/></StgValue>
</operation>

<operation id="1060" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc508.split:5 %vla18_addr_244 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5151

]]></Node>
<StgValue><ssdm name="vla18_addr_244"/></StgValue>
</operation>

<operation id="1061" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="13">
<![CDATA[
for.inc508.split:6 %vla18_load_167 = load i13 %vla18_addr_244

]]></Node>
<StgValue><ssdm name="vla18_load_167"/></StgValue>
</operation>

<operation id="1062" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc508.split:7 %or_ln5151 = or i11 %shl_ln5151, i11 1

]]></Node>
<StgValue><ssdm name="or_ln5151"/></StgValue>
</operation>

<operation id="1063" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
for.inc508.split:8 %zext_ln5151_2_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 2, i11 %or_ln5151

]]></Node>
<StgValue><ssdm name="zext_ln5151_2_cast"/></StgValue>
</operation>

<operation id="1064" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="13">
<![CDATA[
for.inc508.split:9 %zext_ln5151_2 = zext i13 %zext_ln5151_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln5151_2"/></StgValue>
</operation>

<operation id="1065" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc508.split:10 %vla18_addr_245 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5151_2

]]></Node>
<StgValue><ssdm name="vla18_addr_245"/></StgValue>
</operation>

<operation id="1066" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="13">
<![CDATA[
for.inc508.split:11 %vla18_load_168 = load i13 %vla18_addr_245

]]></Node>
<StgValue><ssdm name="vla18_load_168"/></StgValue>
</operation>

<operation id="1067" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc508.split:23 %store_ln5150 = store i11 %u_160, i11 %u_85

]]></Node>
<StgValue><ssdm name="store_ln5150"/></StgValue>
</operation>

<operation id="1068" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="32">
<![CDATA[
for.end510:0 %u_89 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_89"/></StgValue>
</operation>

<operation id="1069" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.end510:1 %call_ln5167 = call void @modp_mkgm2.1, i32 %vla18, i15 12288, i15 16384, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5167"/></StgValue>
</operation>

<operation id="1070" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end510:2 %store_ln5168 = store i11 0, i11 %u_89

]]></Node>
<StgValue><ssdm name="store_ln5168"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1071" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="13">
<![CDATA[
for.inc508.split:6 %vla18_load_167 = load i13 %vla18_addr_244

]]></Node>
<StgValue><ssdm name="vla18_load_167"/></StgValue>
</operation>

<operation id="1072" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="13">
<![CDATA[
for.inc508.split:11 %vla18_load_168 = load i13 %vla18_addr_245

]]></Node>
<StgValue><ssdm name="vla18_load_168"/></StgValue>
</operation>

<operation id="1073" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc508.split:12 %tmp_65 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_168, i32 %vla18_load_167

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1074" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64">
<![CDATA[
for.inc508.split:13 %bitcast_ln5151 = bitcast i64 %tmp_65

]]></Node>
<StgValue><ssdm name="bitcast_ln5151"/></StgValue>
</operation>

<operation id="1075" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc508.split:14 %tmp_66 = call i64 @fpr_rint, i64 %bitcast_ln5151

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1076" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc508.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_84

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="1077" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc508.split:14 %tmp_66 = call i64 @fpr_rint, i64 %bitcast_ln5151

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1078" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="64">
<![CDATA[
for.inc508.split:15 %w_34 = trunc i64 %tmp_66

]]></Node>
<StgValue><ssdm name="w_34"/></StgValue>
</operation>

<operation id="1079" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc508.split:16 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_66, i32 31

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1080" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc508.split:17 %select_ln635_12 = select i1 %tmp_147, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_12"/></StgValue>
</operation>

<operation id="1081" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc508.split:18 %w_35 = add i32 %select_ln635_12, i32 %w_34

]]></Node>
<StgValue><ssdm name="w_35"/></StgValue>
</operation>

<operation id="1082" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc508.split:19 %zext_ln5151_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5151

]]></Node>
<StgValue><ssdm name="zext_ln5151_1"/></StgValue>
</operation>

<operation id="1083" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="12">
<![CDATA[
for.inc508.split:20 %zext_ln5151_3 = zext i12 %zext_ln5151_1

]]></Node>
<StgValue><ssdm name="zext_ln5151_3"/></StgValue>
</operation>

<operation id="1084" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc508.split:21 %vla18_addr_246 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5151_3

]]></Node>
<StgValue><ssdm name="vla18_addr_246"/></StgValue>
</operation>

<operation id="1085" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc508.split:22 %store_ln5151 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_246, i32 %w_35, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5151"/></StgValue>
</operation>

<operation id="1086" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
for.inc508.split:24 %br_ln5150 = br void %for.inc508

]]></Node>
<StgValue><ssdm name="br_ln5150"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1087" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.end510:1 %call_ln5167 = call void @modp_mkgm2.1, i32 %vla18, i15 12288, i15 16384, i32 10, i31 383167813, i25 33544193, i31 2042615807, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5167"/></StgValue>
</operation>

<operation id="1088" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
for.end510:3 %br_ln5168 = br void %for.inc526

]]></Node>
<StgValue><ssdm name="br_ln5168"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1089" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc526:0 %u_163 = load i11 %u_89

]]></Node>
<StgValue><ssdm name="u_163"/></StgValue>
</operation>

<operation id="1090" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="11">
<![CDATA[
for.inc526:1 %zext_ln5168 = zext i11 %u_163

]]></Node>
<StgValue><ssdm name="zext_ln5168"/></StgValue>
</operation>

<operation id="1091" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc526:2 %icmp_ln5168 = icmp_eq  i11 %u_163, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5168"/></StgValue>
</operation>

<operation id="1092" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc526:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1093" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc526:4 %u_164 = add i11 %u_163, i11 1

]]></Node>
<StgValue><ssdm name="u_164"/></StgValue>
</operation>

<operation id="1094" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc526:5 %br_ln5168 = br i1 %icmp_ln5168, void %for.inc526.split, void %for.end528

]]></Node>
<StgValue><ssdm name="br_ln5168"/></StgValue>
</operation>

<operation id="1095" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc526.split:1 %f_addr_4 = getelementptr i8 %f, i64 0, i64 %zext_ln5168

]]></Node>
<StgValue><ssdm name="f_addr_4"/></StgValue>
</operation>

<operation id="1096" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="10">
<![CDATA[
for.inc526.split:2 %w_36 = load i10 %f_addr_4

]]></Node>
<StgValue><ssdm name="w_36"/></StgValue>
</operation>

<operation id="1097" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="11">
<![CDATA[
for.inc526.split:7 %trunc_ln5169 = trunc i11 %u_163

]]></Node>
<StgValue><ssdm name="trunc_ln5169"/></StgValue>
</operation>

<operation id="1098" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc526.split:12 %g_addr_4 = getelementptr i8 %g, i64 0, i64 %zext_ln5168

]]></Node>
<StgValue><ssdm name="g_addr_4"/></StgValue>
</operation>

<operation id="1099" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="10">
<![CDATA[
for.inc526.split:13 %w_38 = load i10 %g_addr_4

]]></Node>
<StgValue><ssdm name="w_38"/></StgValue>
</operation>

<operation id="1100" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc526.split:23 %store_ln5168 = store i11 %u_164, i11 %u_89

]]></Node>
<StgValue><ssdm name="store_ln5168"/></StgValue>
</operation>

<operation id="1101" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="32">
<![CDATA[
for.end528:0 %u_93 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_93"/></StgValue>
</operation>

<operation id="1102" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.end528:1 %call_ln5172 = call void @modp_NTT2_ext.1, i32 %vla18, i15 8192, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5172"/></StgValue>
</operation>

<operation id="1103" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end528:4 %store_ln5175 = store i11 0, i11 %u_93

]]></Node>
<StgValue><ssdm name="store_ln5175"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1104" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc526.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="1105" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="10">
<![CDATA[
for.inc526.split:2 %w_36 = load i10 %f_addr_4

]]></Node>
<StgValue><ssdm name="w_36"/></StgValue>
</operation>

<operation id="1106" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="8">
<![CDATA[
for.inc526.split:3 %sext_ln5169 = sext i8 %w_36

]]></Node>
<StgValue><ssdm name="sext_ln5169"/></StgValue>
</operation>

<operation id="1107" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc526.split:4 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_36, i32 7

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1108" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc526.split:5 %select_ln635_13 = select i1 %tmp_148, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_13"/></StgValue>
</operation>

<operation id="1109" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc526.split:6 %w_37 = add i32 %select_ln635_13, i32 %sext_ln5169

]]></Node>
<StgValue><ssdm name="w_37"/></StgValue>
</operation>

<operation id="1110" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc526.split:8 %zext_ln41 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %trunc_ln5169

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="1111" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="13">
<![CDATA[
for.inc526.split:9 %zext_ln5169 = zext i13 %zext_ln41

]]></Node>
<StgValue><ssdm name="zext_ln5169"/></StgValue>
</operation>

<operation id="1112" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc526.split:10 %vla18_addr_253 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5169

]]></Node>
<StgValue><ssdm name="vla18_addr_253"/></StgValue>
</operation>

<operation id="1113" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc526.split:11 %store_ln5169 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_253, i32 %w_37, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5169"/></StgValue>
</operation>

<operation id="1114" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="10">
<![CDATA[
for.inc526.split:13 %w_38 = load i10 %g_addr_4

]]></Node>
<StgValue><ssdm name="w_38"/></StgValue>
</operation>

<operation id="1115" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="8">
<![CDATA[
for.inc526.split:14 %sext_ln5170 = sext i8 %w_38

]]></Node>
<StgValue><ssdm name="sext_ln5170"/></StgValue>
</operation>

<operation id="1116" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc526.split:15 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_38, i32 7

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1117" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc526.split:16 %select_ln635_14 = select i1 %tmp_149, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_14"/></StgValue>
</operation>

<operation id="1118" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc526.split:17 %w_39 = add i32 %select_ln635_14, i32 %sext_ln5170

]]></Node>
<StgValue><ssdm name="w_39"/></StgValue>
</operation>

<operation id="1119" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc526.split:18 %or_ln4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5169

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="1120" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="12">
<![CDATA[
for.inc526.split:19 %sext_ln5170_1 = sext i12 %or_ln4

]]></Node>
<StgValue><ssdm name="sext_ln5170_1"/></StgValue>
</operation>

<operation id="1121" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="13">
<![CDATA[
for.inc526.split:20 %zext_ln5170 = zext i13 %sext_ln5170_1

]]></Node>
<StgValue><ssdm name="zext_ln5170"/></StgValue>
</operation>

<operation id="1122" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc526.split:21 %vla18_addr_254 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5170

]]></Node>
<StgValue><ssdm name="vla18_addr_254"/></StgValue>
</operation>

<operation id="1123" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc526.split:22 %store_ln5170 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_254, i32 %w_39, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5170"/></StgValue>
</operation>

<operation id="1124" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
for.inc526.split:24 %br_ln5168 = br void %for.inc526

]]></Node>
<StgValue><ssdm name="br_ln5168"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1125" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
for.end528:1 %call_ln5172 = call void @modp_NTT2_ext.1, i32 %vla18, i15 8192, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5172"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1126" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
for.end528:2 %call_ln5173 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5173"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1127" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
for.end528:2 %call_ln5173 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5173"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1128" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
for.end528:3 %call_ln5174 = call void @modp_NTT2_ext.1, i32 %vla18, i15 24576, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5174"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1129" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
for.end528:3 %call_ln5174 = call void @modp_NTT2_ext.1, i32 %vla18, i15 24576, i8 1, i15 12288, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5174"/></StgValue>
</operation>

<operation id="1130" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
for.end528:5 %br_ln5175 = br void %for.inc544

]]></Node>
<StgValue><ssdm name="br_ln5175"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1131" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc544:0 %u_166 = load i11 %u_93

]]></Node>
<StgValue><ssdm name="u_166"/></StgValue>
</operation>

<operation id="1132" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="11">
<![CDATA[
for.inc544:1 %zext_ln5175 = zext i11 %u_166

]]></Node>
<StgValue><ssdm name="zext_ln5175"/></StgValue>
</operation>

<operation id="1133" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc544:2 %icmp_ln5175 = icmp_eq  i11 %u_166, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5175"/></StgValue>
</operation>

<operation id="1134" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc544:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc544:4 %u_167 = add i11 %u_166, i11 1

]]></Node>
<StgValue><ssdm name="u_167"/></StgValue>
</operation>

<operation id="1136" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc544:5 %br_ln5175 = br i1 %icmp_ln5175, void %for.inc544.split, void %for.end546

]]></Node>
<StgValue><ssdm name="br_ln5175"/></StgValue>
</operation>

<operation id="1137" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="11">
<![CDATA[
for.inc544.split:1 %trunc_ln5178 = trunc i11 %u_166

]]></Node>
<StgValue><ssdm name="trunc_ln5178"/></StgValue>
</operation>

<operation id="1138" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc544.split:2 %zext_ln42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln5178

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="1139" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="12">
<![CDATA[
for.inc544.split:3 %zext_ln5178 = zext i12 %zext_ln42

]]></Node>
<StgValue><ssdm name="zext_ln5178"/></StgValue>
</operation>

<operation id="1140" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc544.split:4 %vla18_addr_258 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5178

]]></Node>
<StgValue><ssdm name="vla18_addr_258"/></StgValue>
</operation>

<operation id="1141" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:5 %vla18_load_175 = load i13 %vla18_addr_258

]]></Node>
<StgValue><ssdm name="vla18_load_175"/></StgValue>
</operation>

<operation id="1142" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc544.split:7 %vla18_addr_259 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5175

]]></Node>
<StgValue><ssdm name="vla18_addr_259"/></StgValue>
</operation>

<operation id="1143" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc544.split:33 %store_ln5175 = store i11 %u_167, i11 %u_93

]]></Node>
<StgValue><ssdm name="store_ln5175"/></StgValue>
</operation>

<operation id="1144" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="32">
<![CDATA[
for.end546:0 %u_95 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_95"/></StgValue>
</operation>

<operation id="1145" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.end546:1 %call_ln5184 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 0, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5184"/></StgValue>
</operation>

<operation id="1146" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end546:3 %store_ln5186 = store i11 0, i11 %u_95

]]></Node>
<StgValue><ssdm name="store_ln5186"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1147" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:5 %vla18_load_175 = load i13 %vla18_addr_258

]]></Node>
<StgValue><ssdm name="vla18_load_175"/></StgValue>
</operation>

<operation id="1148" st_id="98" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc544.split:6 %kw = call i32 @modp_montymul, i32 %vla18_load_175, i32 104837121, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="kw"/></StgValue>
</operation>

<operation id="1149" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:8 %vla18_load_176 = load i13 %vla18_addr_259

]]></Node>
<StgValue><ssdm name="vla18_load_176"/></StgValue>
</operation>

<operation id="1150" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc544.split:9 %zext_ln43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %trunc_ln5178

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="1151" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="13">
<![CDATA[
for.inc544.split:10 %zext_ln5180 = zext i13 %zext_ln43

]]></Node>
<StgValue><ssdm name="zext_ln5180"/></StgValue>
</operation>

<operation id="1152" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc544.split:11 %vla18_addr_260 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5180

]]></Node>
<StgValue><ssdm name="vla18_addr_260"/></StgValue>
</operation>

<operation id="1153" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:12 %vla18_load_177 = load i13 %vla18_addr_260

]]></Node>
<StgValue><ssdm name="vla18_load_177"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1154" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:8 %vla18_load_176 = load i13 %vla18_addr_259

]]></Node>
<StgValue><ssdm name="vla18_load_176"/></StgValue>
</operation>

<operation id="1155" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:12 %vla18_load_177 = load i13 %vla18_addr_260

]]></Node>
<StgValue><ssdm name="vla18_load_177"/></StgValue>
</operation>

<operation id="1156" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc544.split:13 %b_assign_6 = call i32 @modp_montymul, i32 %kw, i32 %vla18_load_177, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="b_assign_6"/></StgValue>
</operation>

<operation id="1157" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc544.split:14 %sub_ln697 = sub i32 %vla18_load_176, i32 %b_assign_6

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="1158" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc544.split:15 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1159" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc544.split:16 %select_ln697 = select i1 %tmp_153, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="1160" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc544.split:17 %add_ln697 = add i32 %select_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="add_ln697"/></StgValue>
</operation>

<operation id="1161" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc544.split:19 %zext_ln44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln5178

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="1162" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="11">
<![CDATA[
for.inc544.split:20 %zext_ln5181 = zext i11 %zext_ln44

]]></Node>
<StgValue><ssdm name="zext_ln5181"/></StgValue>
</operation>

<operation id="1163" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc544.split:21 %vla18_addr_261 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5181

]]></Node>
<StgValue><ssdm name="vla18_addr_261"/></StgValue>
</operation>

<operation id="1164" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:22 %vla18_load_178 = load i13 %vla18_addr_261

]]></Node>
<StgValue><ssdm name="vla18_load_178"/></StgValue>
</operation>

<operation id="1165" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="12">
<![CDATA[
for.inc544.split:23 %sext_ln5182 = sext i12 %zext_ln42

]]></Node>
<StgValue><ssdm name="sext_ln5182"/></StgValue>
</operation>

<operation id="1166" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="13">
<![CDATA[
for.inc544.split:24 %zext_ln5182 = zext i13 %sext_ln5182

]]></Node>
<StgValue><ssdm name="zext_ln5182"/></StgValue>
</operation>

<operation id="1167" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc544.split:25 %vla18_addr_262 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5182

]]></Node>
<StgValue><ssdm name="vla18_addr_262"/></StgValue>
</operation>

<operation id="1168" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:26 %vla18_load_179 = load i13 %vla18_addr_262

]]></Node>
<StgValue><ssdm name="vla18_load_179"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1169" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc544.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_112

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="1170" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc544.split:18 %store_ln5179 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_259, i32 %add_ln697, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5179"/></StgValue>
</operation>

<operation id="1171" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:22 %vla18_load_178 = load i13 %vla18_addr_261

]]></Node>
<StgValue><ssdm name="vla18_load_178"/></StgValue>
</operation>

<operation id="1172" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="13">
<![CDATA[
for.inc544.split:26 %vla18_load_179 = load i13 %vla18_addr_262

]]></Node>
<StgValue><ssdm name="vla18_load_179"/></StgValue>
</operation>

<operation id="1173" st_id="100" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc544.split:27 %b_assign_7 = call i32 @modp_montymul, i32 %kw, i32 %vla18_load_179, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="b_assign_7"/></StgValue>
</operation>

<operation id="1174" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc544.split:28 %sub_ln697_1 = sub i32 %vla18_load_178, i32 %b_assign_7

]]></Node>
<StgValue><ssdm name="sub_ln697_1"/></StgValue>
</operation>

<operation id="1175" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc544.split:29 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1176" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc544.split:30 %select_ln697_1 = select i1 %tmp_154, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln697_1"/></StgValue>
</operation>

<operation id="1177" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc544.split:31 %add_ln697_1 = add i32 %select_ln697_1, i32 %sub_ln697_1

]]></Node>
<StgValue><ssdm name="add_ln697_1"/></StgValue>
</operation>

<operation id="1178" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc544.split:32 %store_ln5181 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_261, i32 %add_ln697_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5181"/></StgValue>
</operation>

<operation id="1179" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
for.inc544.split:34 %br_ln5175 = br void %for.inc544

]]></Node>
<StgValue><ssdm name="br_ln5175"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1180" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.end546:1 %call_ln5184 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 0, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5184"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1181" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.end546:2 %call_ln5185 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 4096, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5185"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1182" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.end546:2 %call_ln5185 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 4096, i9 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln5185"/></StgValue>
</operation>

<operation id="1183" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
for.end546:4 %br_ln5186 = br void %for.inc556

]]></Node>
<StgValue><ssdm name="br_ln5186"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1184" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc556:0 %u_168 = load i11 %u_95

]]></Node>
<StgValue><ssdm name="u_168"/></StgValue>
</operation>

<operation id="1185" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="11">
<![CDATA[
for.inc556:1 %zext_ln5186 = zext i11 %u_168

]]></Node>
<StgValue><ssdm name="zext_ln5186"/></StgValue>
</operation>

<operation id="1186" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc556:2 %icmp_ln5186 = icmp_eq  i11 %u_168, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5186"/></StgValue>
</operation>

<operation id="1187" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc556:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1188" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc556:4 %u_169 = add i11 %u_168, i11 1

]]></Node>
<StgValue><ssdm name="u_169"/></StgValue>
</operation>

<operation id="1189" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc556:5 %br_ln5186 = br i1 %icmp_ln5186, void %for.inc556.split, void %return.loopexit120

]]></Node>
<StgValue><ssdm name="br_ln5186"/></StgValue>
</operation>

<operation id="1190" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc556.split:1 %vla18_addr_263 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5186

]]></Node>
<StgValue><ssdm name="vla18_addr_263"/></StgValue>
</operation>

<operation id="1191" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="13">
<![CDATA[
for.inc556.split:2 %vla18_load_181 = load i13 %vla18_addr_263

]]></Node>
<StgValue><ssdm name="vla18_load_181"/></StgValue>
</operation>

<operation id="1192" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="11">
<![CDATA[
for.inc556.split:8 %trunc_ln5188 = trunc i11 %u_168

]]></Node>
<StgValue><ssdm name="trunc_ln5188"/></StgValue>
</operation>

<operation id="1193" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc556.split:9 %zext_ln45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln5188

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="1194" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="11">
<![CDATA[
for.inc556.split:10 %zext_ln5188 = zext i11 %zext_ln45

]]></Node>
<StgValue><ssdm name="zext_ln5188"/></StgValue>
</operation>

<operation id="1195" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc556.split:11 %vla18_addr_264 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5188

]]></Node>
<StgValue><ssdm name="vla18_addr_264"/></StgValue>
</operation>

<operation id="1196" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="13">
<![CDATA[
for.inc556.split:12 %vla18_load_182 = load i13 %vla18_addr_264

]]></Node>
<StgValue><ssdm name="vla18_load_182"/></StgValue>
</operation>

<operation id="1197" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc556.split:18 %store_ln5186 = store i11 %u_169, i11 %u_95

]]></Node>
<StgValue><ssdm name="store_ln5186"/></StgValue>
</operation>

<operation id="1198" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit120:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1199" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc556.split:0 %specloopname_ln4940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81

]]></Node>
<StgValue><ssdm name="specloopname_ln4940"/></StgValue>
</operation>

<operation id="1200" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="13">
<![CDATA[
for.inc556.split:2 %vla18_load_181 = load i13 %vla18_addr_263

]]></Node>
<StgValue><ssdm name="vla18_load_181"/></StgValue>
</operation>

<operation id="1201" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc556.split:3 %add_ln644_2 = add i32 %vla18_load_181, i32 3221230591

]]></Node>
<StgValue><ssdm name="add_ln644_2"/></StgValue>
</operation>

<operation id="1202" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc556.split:4 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln644_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1203" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc556.split:5 %select_ln644_2 = select i1 %tmp_155, i32 0, i32 2147473409

]]></Node>
<StgValue><ssdm name="select_ln644_2"/></StgValue>
</operation>

<operation id="1204" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc556.split:6 %sub_ln644_2 = sub i32 %vla18_load_181, i32 %select_ln644_2

]]></Node>
<StgValue><ssdm name="sub_ln644_2"/></StgValue>
</operation>

<operation id="1205" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc556.split:7 %store_ln5187 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_263, i32 %sub_ln644_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5187"/></StgValue>
</operation>

<operation id="1206" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="13">
<![CDATA[
for.inc556.split:12 %vla18_load_182 = load i13 %vla18_addr_264

]]></Node>
<StgValue><ssdm name="vla18_load_182"/></StgValue>
</operation>

<operation id="1207" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc556.split:13 %add_ln644_3 = add i32 %vla18_load_182, i32 3221230591

]]></Node>
<StgValue><ssdm name="add_ln644_3"/></StgValue>
</operation>

<operation id="1208" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc556.split:14 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln644_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1209" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc556.split:15 %select_ln644_3 = select i1 %tmp_156, i32 0, i32 2147473409

]]></Node>
<StgValue><ssdm name="select_ln644_3"/></StgValue>
</operation>

<operation id="1210" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc556.split:16 %sub_ln644_3 = sub i32 %vla18_load_182, i32 %select_ln644_3

]]></Node>
<StgValue><ssdm name="sub_ln644_3"/></StgValue>
</operation>

<operation id="1211" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc556.split:17 %store_ln5188 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_264, i32 %sub_ln644_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5188"/></StgValue>
</operation>

<operation id="1212" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
for.inc556.split:19 %br_ln5186 = br void %for.inc556

]]></Node>
<StgValue><ssdm name="br_ln5186"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1213" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4640_2:0 %u_102 = load i2 %u

]]></Node>
<StgValue><ssdm name="u_102"/></StgValue>
</operation>

<operation id="1214" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_4640_2:1 %zext_ln4631 = zext i2 %u_102

]]></Node>
<StgValue><ssdm name="zext_ln4631"/></StgValue>
</operation>

<operation id="1215" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_4640_2:2 %icmp_ln4631 = icmp_eq  i2 %u_102, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln4631"/></StgValue>
</operation>

<operation id="1216" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_4640_2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1217" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_4640_2:4 %u_111 = add i2 %u_102, i2 1

]]></Node>
<StgValue><ssdm name="u_111"/></StgValue>
</operation>

<operation id="1218" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_4640_2:5 %br_ln4631 = br i1 %icmp_ln4631, void %VITIS_LOOP_4640_2.split, void %copy_forward_loop402.preheader

]]></Node>
<StgValue><ssdm name="br_ln4631"/></StgValue>
</operation>

<operation id="1219" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_4640_2.split:1 %PRIMES_p_addr = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln4631

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr"/></StgValue>
</operation>

<operation id="1220" st_id="106" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_4640_2.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="1221" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="32">
<![CDATA[
copy_forward_loop402.preheader:0 %index_ptr403 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr403"/></StgValue>
</operation>

<operation id="1222" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop402.preheader:1 %store_ln0 = store i12 0, i12 %index_ptr403

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1223" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop402.preheader:2 %br_ln0 = br void %copy_forward_loop402

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1224" st_id="107" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_4640_2.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="1225" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:3 %trunc_ln4632 = trunc i25 %p

]]></Node>
<StgValue><ssdm name="trunc_ln4632"/></StgValue>
</operation>

<operation id="1226" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:4 %sext_ln4632 = sext i25 %p

]]></Node>
<StgValue><ssdm name="sext_ln4632"/></StgValue>
</operation>

<operation id="1227" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_4640_2.split:6 %y = sub i24 2, i24 %trunc_ln4632

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="1228" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="31" op_0_bw="24">
<![CDATA[
VITIS_LOOP_4640_2.split:7 %zext_ln656 = zext i24 %y

]]></Node>
<StgValue><ssdm name="zext_ln656"/></StgValue>
</operation>

<operation id="1229" st_id="107" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:8 %mul_ln656 = mul i31 %sext_ln4632, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="mul_ln656"/></StgValue>
</operation>

<operation id="1230" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:9 %sub_ln656 = sub i31 2, i31 %mul_ln656

]]></Node>
<StgValue><ssdm name="sub_ln656"/></StgValue>
</operation>

<operation id="1231" st_id="107" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:10 %y_19 = mul i31 %sub_ln656, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="y_19"/></StgValue>
</operation>

<operation id="1232" st_id="107" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:11 %mul_ln657 = mul i31 %sext_ln4632, i31 %y_19

]]></Node>
<StgValue><ssdm name="mul_ln657"/></StgValue>
</operation>

<operation id="1233" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:12 %sub_ln657 = sub i31 2, i31 %mul_ln657

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="1234" st_id="107" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:13 %y_20 = mul i31 %sub_ln657, i31 %y_19

]]></Node>
<StgValue><ssdm name="y_20"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1235" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:5 %zext_ln4632 = zext i31 %sext_ln4632

]]></Node>
<StgValue><ssdm name="zext_ln4632"/></StgValue>
</operation>

<operation id="1236" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:14 %mul_ln658 = mul i31 %sext_ln4632, i31 %y_20

]]></Node>
<StgValue><ssdm name="mul_ln658"/></StgValue>
</operation>

<operation id="1237" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:15 %sub_ln658 = sub i31 2, i31 %mul_ln658

]]></Node>
<StgValue><ssdm name="sub_ln658"/></StgValue>
</operation>

<operation id="1238" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:16 %y_21 = mul i31 %sub_ln658, i31 %y_20

]]></Node>
<StgValue><ssdm name="y_21"/></StgValue>
</operation>

<operation id="1239" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:17 %mul_ln659 = mul i31 %sext_ln4632, i31 %y_21

]]></Node>
<StgValue><ssdm name="mul_ln659"/></StgValue>
</operation>

<operation id="1240" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:18 %sub_ln659 = sub i31 2, i31 %mul_ln659

]]></Node>
<StgValue><ssdm name="sub_ln659"/></StgValue>
</operation>

<operation id="1241" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:19 %y_42 = sub i31 0, i31 %y_21

]]></Node>
<StgValue><ssdm name="y_42"/></StgValue>
</operation>

<operation id="1242" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:20 %p0i = mul i31 %sub_ln659, i31 %y_42

]]></Node>
<StgValue><ssdm name="p0i"/></StgValue>
</operation>

<operation id="1243" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:21 %zext_ln4632_1 = zext i31 %p0i

]]></Node>
<StgValue><ssdm name="zext_ln4632_1"/></StgValue>
</operation>

<operation id="1244" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:22 %z = sub i32 2147483648, i32 %zext_ln4632

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="1245" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:23 %shl_ln685 = shl i32 %z, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln685"/></StgValue>
</operation>

<operation id="1246" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:24 %sub_ln685 = sub i32 %shl_ln685, i32 %zext_ln4632

]]></Node>
<StgValue><ssdm name="sub_ln685"/></StgValue>
</operation>

<operation id="1247" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:25 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685, i32 31

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1248" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:26 %select_ln685 = select i1 %tmp_31, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685"/></StgValue>
</operation>

<operation id="1249" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:27 %and_ln685 = and i25 %p, i25 %select_ln685

]]></Node>
<StgValue><ssdm name="and_ln685"/></StgValue>
</operation>

<operation id="1250" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:28 %sext_ln685 = sext i25 %and_ln685

]]></Node>
<StgValue><ssdm name="sext_ln685"/></StgValue>
</operation>

<operation id="1251" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:29 %zext_ln685 = zext i31 %sext_ln685

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="1252" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:30 %z_14 = add i32 %zext_ln685, i32 %sub_ln685

]]></Node>
<StgValue><ssdm name="z_14"/></StgValue>
</operation>

<operation id="1253" st_id="108" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:31 %z_15 = call i32 @modp_montymul, i32 %z_14, i32 %z_14, i32 %zext_ln4632, i32 %zext_ln4632_1

]]></Node>
<StgValue><ssdm name="z_15"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1254" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:32 %z_16 = call i32 @modp_montymul, i32 %z_15, i32 %z_15, i32 %zext_ln4632, i32 %zext_ln4632_1

]]></Node>
<StgValue><ssdm name="z_16"/></StgValue>
</operation>

<operation id="1255" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:33 %z_17 = call i32 @modp_montymul, i32 %z_16, i32 %z_16, i32 %zext_ln4632, i32 %zext_ln4632_1

]]></Node>
<StgValue><ssdm name="z_17"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1256" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4640_2.split:0 %specloopname_ln4578 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80

]]></Node>
<StgValue><ssdm name="specloopname_ln4578"/></StgValue>
</operation>

<operation id="1257" st_id="110" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:34 %z_18 = call i32 @modp_montymul, i32 %z_17, i32 %z_17, i32 %zext_ln4632, i32 %zext_ln4632_1

]]></Node>
<StgValue><ssdm name="z_18"/></StgValue>
</operation>

<operation id="1258" st_id="110" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:35 %z_19 = call i32 @modp_montymul, i32 %z_18, i32 %z_18, i32 %zext_ln4632, i32 %zext_ln4632_1

]]></Node>
<StgValue><ssdm name="z_19"/></StgValue>
</operation>

<operation id="1259" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:36 %trunc_ln735 = trunc i32 %z_19

]]></Node>
<StgValue><ssdm name="trunc_ln735"/></StgValue>
</operation>

<operation id="1260" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:37 %select_ln757 = select i1 %trunc_ln735, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757"/></StgValue>
</operation>

<operation id="1261" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:38 %and_ln757 = and i25 %p, i25 %select_ln757

]]></Node>
<StgValue><ssdm name="and_ln757"/></StgValue>
</operation>

<operation id="1262" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4640_2.split:39 %sext_ln757 = sext i25 %and_ln757

]]></Node>
<StgValue><ssdm name="sext_ln757"/></StgValue>
</operation>

<operation id="1263" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:40 %zext_ln757 = zext i31 %sext_ln757

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="1264" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:41 %add_ln757 = add i32 %zext_ln757, i32 %z_19

]]></Node>
<StgValue><ssdm name="add_ln757"/></StgValue>
</operation>

<operation id="1265" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_4640_2.split:42 %z_57 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="z_57"/></StgValue>
</operation>

<operation id="1266" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4640_2.split:43 %zext_ln757_2 = zext i31 %z_57

]]></Node>
<StgValue><ssdm name="zext_ln757_2"/></StgValue>
</operation>

<operation id="1267" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4640_2.split:44 %br_ln779 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1268" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:0 %i = phi i32 0, void %VITIS_LOOP_4640_2.split, i32 %i_2, void %for.inc.i563

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1269" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:1 %r_2 = phi i32 %zext_ln757_2, void %VITIS_LOOP_4640_2.split, i32 %r_3, void %for.inc.i563

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="1270" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:2 %Rx = phi i32 %z, void %VITIS_LOOP_4640_2.split, i32 %z_23, void %for.inc.i563

]]></Node>
<StgValue><ssdm name="Rx"/></StgValue>
</operation>

<operation id="1271" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i:3 %i_2 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1272" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond.i:4 %switch_ln779 = switch i32 %i, void %for.inc.i563, i32 1, void %for.inc.preheader, i32 0, void %if.then.i

]]></Node>
<StgValue><ssdm name="switch_ln779"/></StgValue>
</operation>

<operation id="1273" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:0 %z_38 = call i32 @modp_montymul, i32 %Rx, i32 %r_2, i32 %zext_ln4632, i32 %zext_ln4632_1

]]></Node>
<StgValue><ssdm name="z_38"/></StgValue>
</operation>

<operation id="1274" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln783 = br void %for.inc.i563

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="1275" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i563:2 %r_3 = call i32 @modp_montymul, i32 %r_2, i32 %r_2, i32 %zext_ln4632, i32 %zext_ln4632_1

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="1276" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="2">
<![CDATA[
for.inc.preheader:0 %trunc_ln4640 = trunc i2 %u_102

]]></Node>
<StgValue><ssdm name="trunc_ln4640"/></StgValue>
</operation>

<operation id="1277" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:1 %br_ln4641 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln4641"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1278" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i563:0 %z_23 = phi i32 %z_38, void %if.then.i, i32 %Rx, void %for.cond.i

]]></Node>
<StgValue><ssdm name="z_23"/></StgValue>
</operation>

<operation id="1279" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i563:1 %specloopname_ln769 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln769"/></StgValue>
</operation>

<operation id="1280" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i563:3 %br_ln779 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1281" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc:0 %v = phi i9 %v_2, void %for.inc.split, i9 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="1282" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc:1 %idx = phi i10 %add_ln4642_1, void %for.inc.split, i10 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="1283" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %icmp_ln4641 = icmp_eq  i9 %v, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln4641"/></StgValue>
</operation>

<operation id="1284" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1285" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:4 %v_2 = add i9 %v, i9 1

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="1286" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln4640 = br i1 %icmp_ln4641, void %for.inc.split, void %for.inc54

]]></Node>
<StgValue><ssdm name="br_ln4640"/></StgValue>
</operation>

<operation id="1287" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:1 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %idx, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1288" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="10">
<![CDATA[
for.inc.split:4 %trunc_ln4634 = trunc i10 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln4634"/></StgValue>
</operation>

<operation id="1289" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.inc.split:5 %xs = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln4634, i2 0

]]></Node>
<StgValue><ssdm name="xs"/></StgValue>
</operation>

<operation id="1290" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="15" op_0_bw="11">
<![CDATA[
for.inc.split:6 %zext_ln4634 = zext i11 %xs

]]></Node>
<StgValue><ssdm name="zext_ln4634"/></StgValue>
</operation>

<operation id="1291" st_id="113" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32">
<![CDATA[
for.inc.split:9 %tmp_s = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %zext_ln4634, i8 2, i25 %p, i31 %p0i, i31 %z_57, i32 %Rx

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1292" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:17 %add_ln4642_1 = add i10 %idx, i10 2

]]></Node>
<StgValue><ssdm name="add_ln4642_1"/></StgValue>
</operation>

<operation id="1293" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54:0 %store_ln4631 = store i2 %u_111, i2 %u

]]></Node>
<StgValue><ssdm name="store_ln4631"/></StgValue>
</operation>

<operation id="1294" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4641" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
for.inc54:1 %br_ln4631 = br void %VITIS_LOOP_4640_2

]]></Node>
<StgValue><ssdm name="br_ln4631"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1295" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32">
<![CDATA[
for.inc.split:9 %tmp_s = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %zext_ln4634, i8 2, i25 %p, i31 %p0i, i31 %z_57, i32 %Rx

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1296" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.split:3 %zext_ln4644_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i8.i1, i2 2, i8 %tmp_73, i1 %trunc_ln4640

]]></Node>
<StgValue><ssdm name="zext_ln4644_cast"/></StgValue>
</operation>

<operation id="1297" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:10 %zext_ln4644 = zext i11 %zext_ln4644_cast

]]></Node>
<StgValue><ssdm name="zext_ln4644"/></StgValue>
</operation>

<operation id="1298" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %vla18_addr_67 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4644

]]></Node>
<StgValue><ssdm name="vla18_addr_67"/></StgValue>
</operation>

<operation id="1299" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:12 %store_ln4644 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_67, i32 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4644"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1300" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="9" op_3_bw="2">
<![CDATA[
for.inc.split:7 %ys = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i9.i2, i1 1, i9 %trunc_ln4634, i2 0

]]></Node>
<StgValue><ssdm name="ys"/></StgValue>
</operation>

<operation id="1301" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="15" op_0_bw="12">
<![CDATA[
for.inc.split:8 %zext_ln4634_1 = zext i12 %ys

]]></Node>
<StgValue><ssdm name="zext_ln4634_1"/></StgValue>
</operation>

<operation id="1302" st_id="116" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:13 %tmp_1 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %zext_ln4634_1, i8 2, i25 %p, i31 %p0i, i31 %z_57, i32 %Rx

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1303" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:13 %tmp_1 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %zext_ln4634_1, i8 2, i25 %p, i31 %p0i, i31 %z_57, i32 %Rx

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1304" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln4634 = specloopname void @_ssdm_op_SpecLoopName, void @empty_79

]]></Node>
<StgValue><ssdm name="specloopname_ln4634"/></StgValue>
</operation>

<operation id="1305" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.split:2 %zext_ln4645_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 4, i8 %tmp_73, i1 %trunc_ln4640

]]></Node>
<StgValue><ssdm name="zext_ln4645_cast"/></StgValue>
</operation>

<operation id="1306" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:14 %zext_ln4645 = zext i12 %zext_ln4645_cast

]]></Node>
<StgValue><ssdm name="zext_ln4645"/></StgValue>
</operation>

<operation id="1307" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %vla18_addr_68 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4645

]]></Node>
<StgValue><ssdm name="vla18_addr_68"/></StgValue>
</operation>

<operation id="1308" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:16 %store_ln4645 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_68, i32 %tmp_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4645"/></StgValue>
</operation>

<operation id="1309" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln4640 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln4640"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1310" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
copy_forward_loop402:0 %index_ptr403_load = load i12 %index_ptr403

]]></Node>
<StgValue><ssdm name="index_ptr403_load"/></StgValue>
</operation>

<operation id="1311" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="2" op_0_bw="12">
<![CDATA[
copy_forward_loop402:1 %empty = trunc i12 %index_ptr403_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1312" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop402:2 %tmp_94 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %index_ptr403_load, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1313" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
copy_forward_loop402:3 %p_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %tmp_94

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="1314" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="11">
<![CDATA[
copy_forward_loop402:4 %p_cast122_cast = zext i11 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast122_cast"/></StgValue>
</operation>

<operation id="1315" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop402:5 %vla18_addr_60 = getelementptr i32 %vla18, i64 0, i64 %p_cast122_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_60"/></StgValue>
</operation>

<operation id="1316" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop402:6 %vla18_load_39 = load i13 %vla18_addr_60

]]></Node>
<StgValue><ssdm name="vla18_load_39"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1317" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop402:6 %vla18_load_39 = load i13 %vla18_addr_60

]]></Node>
<StgValue><ssdm name="vla18_load_39"/></StgValue>
</operation>

<operation id="1318" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop402:7 %tmp_95 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1319" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop402:8 %p_cast123 = zext i5 %tmp_95

]]></Node>
<StgValue><ssdm name="p_cast123"/></StgValue>
</operation>

<operation id="1320" st_id="120" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop402:9 %empty_208 = lshr i32 %vla18_load_39, i32 %p_cast123

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="1321" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop402:10 %empty_209 = trunc i32 %empty_208

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="1322" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop402:11 %p_cast_cast = zext i8 %empty_209

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="1323" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop402:12 %index_ptr403_cast_cast124 = zext i2 %empty

]]></Node>
<StgValue><ssdm name="index_ptr403_cast_cast124"/></StgValue>
</operation>

<operation id="1324" st_id="120" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop402:13 %empty_210 = shl i4 1, i4 %index_ptr403_cast_cast124

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="1325" st_id="120" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop402:14 %empty_211 = shl i32 %p_cast_cast, i32 %p_cast123

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="1326" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="10">
<![CDATA[
copy_forward_loop402:15 %p_cast125 = zext i10 %tmp_94

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>

<operation id="1327" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop402:16 %vla18_addr_61 = getelementptr i32 %vla18, i64 0, i64 %p_cast125

]]></Node>
<StgValue><ssdm name="vla18_addr_61"/></StgValue>
</operation>

<operation id="1328" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
copy_forward_loop402:17 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_61, i32 %empty_211, i4 %empty_210

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop402:18 %index_increment405_cast = add i12 %index_ptr403_load, i12 1

]]></Node>
<StgValue><ssdm name="index_increment405_cast"/></StgValue>
</operation>

<operation id="1330" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop402:19 %empty_212 = icmp_eq  i12 %index_ptr403_load, i12 4095

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="1331" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop402:20 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop402:21 %br_ln0 = br i1 %empty_212, void %copy_forward_loop402.copy_forward_loop402_crit_edge, void %copy_forward_loop390.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1333" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop402.copy_forward_loop402_crit_edge:0 %store_ln0 = store i12 %index_increment405_cast, i12 %index_ptr403

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1334" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop402.copy_forward_loop402_crit_edge:1 %br_ln0 = br void %copy_forward_loop402

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1335" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="32">
<![CDATA[
copy_forward_loop390.preheader:0 %index_ptr391 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr391"/></StgValue>
</operation>

<operation id="1336" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop390.preheader:1 %store_ln0 = store i12 0, i12 %index_ptr391

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1337" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop390.preheader:2 %br_ln0 = br void %copy_forward_loop390

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1338" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
copy_forward_loop390:0 %index_ptr391_load = load i12 %index_ptr391

]]></Node>
<StgValue><ssdm name="index_ptr391_load"/></StgValue>
</operation>

<operation id="1339" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="2" op_0_bw="12">
<![CDATA[
copy_forward_loop390:1 %empty_213 = trunc i12 %index_ptr391_load

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="1340" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop390:2 %tmp_98 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %index_ptr391_load, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1341" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
copy_forward_loop390:3 %p_cast1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %tmp_98

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="1342" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="12">
<![CDATA[
copy_forward_loop390:4 %p_cast131_cast = zext i12 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast131_cast"/></StgValue>
</operation>

<operation id="1343" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop390:5 %vla18_addr_64 = getelementptr i32 %vla18, i64 0, i64 %p_cast131_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_64"/></StgValue>
</operation>

<operation id="1344" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop390:6 %vla18_load_40 = load i13 %vla18_addr_64

]]></Node>
<StgValue><ssdm name="vla18_load_40"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1345" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop390:6 %vla18_load_40 = load i13 %vla18_addr_64

]]></Node>
<StgValue><ssdm name="vla18_load_40"/></StgValue>
</operation>

<operation id="1346" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop390:7 %tmp_99 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_213, i3 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1347" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop390:8 %p_cast132 = zext i5 %tmp_99

]]></Node>
<StgValue><ssdm name="p_cast132"/></StgValue>
</operation>

<operation id="1348" st_id="122" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop390:9 %empty_214 = lshr i32 %vla18_load_40, i32 %p_cast132

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="1349" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop390:10 %empty_215 = trunc i32 %empty_214

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="1350" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop390:11 %p_cast20_cast = zext i8 %empty_215

]]></Node>
<StgValue><ssdm name="p_cast20_cast"/></StgValue>
</operation>

<operation id="1351" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop390:12 %index_ptr391_cast_cast133 = zext i2 %empty_213

]]></Node>
<StgValue><ssdm name="index_ptr391_cast_cast133"/></StgValue>
</operation>

<operation id="1352" st_id="122" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop390:13 %empty_216 = shl i4 1, i4 %index_ptr391_cast_cast133

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="1353" st_id="122" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop390:14 %empty_217 = shl i32 %p_cast20_cast, i32 %p_cast132

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="1354" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
copy_forward_loop390:15 %p_cast2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %tmp_98

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="1355" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="11">
<![CDATA[
copy_forward_loop390:16 %p_cast134_cast = zext i11 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast134_cast"/></StgValue>
</operation>

<operation id="1356" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop390:17 %vla18_addr_65 = getelementptr i32 %vla18, i64 0, i64 %p_cast134_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_65"/></StgValue>
</operation>

<operation id="1357" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
copy_forward_loop390:18 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_65, i32 %empty_217, i4 %empty_216

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1358" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop390:19 %index_increment393_cast = add i12 %index_ptr391_load, i12 1

]]></Node>
<StgValue><ssdm name="index_increment393_cast"/></StgValue>
</operation>

<operation id="1359" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop390:20 %empty_218 = icmp_eq  i12 %index_ptr391_load, i12 4095

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="1360" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop390:21 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1361" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop390:22 %br_ln0 = br i1 %empty_218, void %copy_forward_loop390.copy_forward_loop390_crit_edge, void %VITIS_LOOP_4694_4.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1362" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop390.copy_forward_loop390_crit_edge:0 %store_ln0 = store i12 %index_increment393_cast, i12 %index_ptr391

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1363" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop390.copy_forward_loop390_crit_edge:1 %br_ln0 = br void %copy_forward_loop390

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1364" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_4694_4.preheader:0 %u_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_33"/></StgValue>
</operation>

<operation id="1365" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_4694_4.preheader:1 %store_ln4664 = store i2 0, i2 %u_33

]]></Node>
<StgValue><ssdm name="store_ln4664"/></StgValue>
</operation>

<operation id="1366" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4694_4.preheader:2 %br_ln4664 = br void %VITIS_LOOP_4694_4

]]></Node>
<StgValue><ssdm name="br_ln4664"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1367" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4694_4:0 %u_114 = load i2 %u_33

]]></Node>
<StgValue><ssdm name="u_114"/></StgValue>
</operation>

<operation id="1368" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_4694_4:1 %zext_ln4664 = zext i2 %u_114

]]></Node>
<StgValue><ssdm name="zext_ln4664"/></StgValue>
</operation>

<operation id="1369" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_4694_4:2 %icmp_ln4664 = icmp_eq  i2 %u_114, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln4664"/></StgValue>
</operation>

<operation id="1370" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_4694_4:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_4694_4:4 %u_158 = add i2 %u_114, i2 1

]]></Node>
<StgValue><ssdm name="u_158"/></StgValue>
</operation>

<operation id="1372" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_4694_4:5 %br_ln4664 = br i1 %icmp_ln4664, void %VITIS_LOOP_4694_4.split, void %for.end191

]]></Node>
<StgValue><ssdm name="br_ln4664"/></StgValue>
</operation>

<operation id="1373" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_4694_4.split:1 %PRIMES_p_addr_1 = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln4664

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr_1"/></StgValue>
</operation>

<operation id="1374" st_id="123" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_4694_4.split:2 %p_1 = load i10 %PRIMES_p_addr_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="1375" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="10" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_4694_4.split:35 %PRIMES_g_addr = getelementptr i31 %PRIMES_g, i64 0, i64 %zext_ln4664

]]></Node>
<StgValue><ssdm name="PRIMES_g_addr"/></StgValue>
</operation>

<operation id="1376" st_id="123" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="31" op_0_bw="10">
<![CDATA[
VITIS_LOOP_4694_4.split:36 %PRIMES_g_load = load i10 %PRIMES_g_addr

]]></Node>
<StgValue><ssdm name="PRIMES_g_load"/></StgValue>
</operation>

<operation id="1377" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="12" op_0_bw="32">
<![CDATA[
for.end191:0 %index_ptr343 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr343"/></StgValue>
</operation>

<operation id="1378" st_id="123" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31">
<![CDATA[
for.end191:1 %call_ln4815 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 0, i9 2, i9 2, i64 1024, i1 1, i15 12288, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4815"/></StgValue>
</operation>

<operation id="1379" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end191:5 %store_ln0 = store i12 0, i12 %index_ptr343

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1380" st_id="124" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_4694_4.split:2 %p_1 = load i10 %PRIMES_p_addr_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="1381" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4694_4.split:3 %trunc_ln1402 = trunc i25 %p_1

]]></Node>
<StgValue><ssdm name="trunc_ln1402"/></StgValue>
</operation>

<operation id="1382" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4694_4.split:4 %sext_ln1402 = sext i25 %p_1

]]></Node>
<StgValue><ssdm name="sext_ln1402"/></StgValue>
</operation>

<operation id="1383" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_4694_4.split:6 %y_24 = sub i24 2, i24 %trunc_ln1402

]]></Node>
<StgValue><ssdm name="y_24"/></StgValue>
</operation>

<operation id="1384" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="31" op_0_bw="24">
<![CDATA[
VITIS_LOOP_4694_4.split:7 %zext_ln656_1 = zext i24 %y_24

]]></Node>
<StgValue><ssdm name="zext_ln656_1"/></StgValue>
</operation>

<operation id="1385" st_id="124" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:8 %mul_ln656_6 = mul i31 %sext_ln1402, i31 %zext_ln656_1

]]></Node>
<StgValue><ssdm name="mul_ln656_6"/></StgValue>
</operation>

<operation id="1386" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:9 %sub_ln656_2 = sub i31 2, i31 %mul_ln656_6

]]></Node>
<StgValue><ssdm name="sub_ln656_2"/></StgValue>
</operation>

<operation id="1387" st_id="124" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:10 %y_25 = mul i31 %sub_ln656_2, i31 %zext_ln656_1

]]></Node>
<StgValue><ssdm name="y_25"/></StgValue>
</operation>

<operation id="1388" st_id="124" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="31" op_0_bw="10">
<![CDATA[
VITIS_LOOP_4694_4.split:36 %PRIMES_g_load = load i10 %PRIMES_g_addr

]]></Node>
<StgValue><ssdm name="PRIMES_g_load"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1389" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:11 %mul_ln657_6 = mul i31 %sext_ln1402, i31 %y_25

]]></Node>
<StgValue><ssdm name="mul_ln657_6"/></StgValue>
</operation>

<operation id="1390" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:12 %sub_ln657_2 = sub i31 2, i31 %mul_ln657_6

]]></Node>
<StgValue><ssdm name="sub_ln657_2"/></StgValue>
</operation>

<operation id="1391" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:13 %y_26 = mul i31 %sub_ln657_2, i31 %y_25

]]></Node>
<StgValue><ssdm name="y_26"/></StgValue>
</operation>

<operation id="1392" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:14 %mul_ln658_6 = mul i31 %sext_ln1402, i31 %y_26

]]></Node>
<StgValue><ssdm name="mul_ln658_6"/></StgValue>
</operation>

<operation id="1393" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:15 %sub_ln658_2 = sub i31 2, i31 %mul_ln658_6

]]></Node>
<StgValue><ssdm name="sub_ln658_2"/></StgValue>
</operation>

<operation id="1394" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:16 %y_27 = mul i31 %sub_ln658_2, i31 %y_26

]]></Node>
<StgValue><ssdm name="y_27"/></StgValue>
</operation>

<operation id="1395" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:17 %mul_ln659_2 = mul i31 %sext_ln1402, i31 %y_27

]]></Node>
<StgValue><ssdm name="mul_ln659_2"/></StgValue>
</operation>

<operation id="1396" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:18 %sub_ln659_2 = sub i31 2, i31 %mul_ln659_2

]]></Node>
<StgValue><ssdm name="sub_ln659_2"/></StgValue>
</operation>

<operation id="1397" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:19 %y_43 = sub i31 0, i31 %y_27

]]></Node>
<StgValue><ssdm name="y_43"/></StgValue>
</operation>

<operation id="1398" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:20 %p0i_1 = mul i31 %sub_ln659_2, i31 %y_43

]]></Node>
<StgValue><ssdm name="p0i_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1399" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:5 %zext_ln1402 = zext i31 %sext_ln1402

]]></Node>
<StgValue><ssdm name="zext_ln1402"/></StgValue>
</operation>

<operation id="1400" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:21 %zext_ln1402_1 = zext i31 %p0i_1

]]></Node>
<StgValue><ssdm name="zext_ln1402_1"/></StgValue>
</operation>

<operation id="1401" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_4694_4.split:22 %sub_ln685_4 = sub i24 0, i24 %trunc_ln1402

]]></Node>
<StgValue><ssdm name="sub_ln685_4"/></StgValue>
</operation>

<operation id="1402" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="25" op_0_bw="25" op_1_bw="24" op_2_bw="1">
<![CDATA[
VITIS_LOOP_4694_4.split:23 %shl_ln685_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %sub_ln685_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln685_1"/></StgValue>
</operation>

<operation id="1403" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4694_4.split:24 %zext_ln685_3 = zext i25 %shl_ln685_1

]]></Node>
<StgValue><ssdm name="zext_ln685_3"/></StgValue>
</operation>

<operation id="1404" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_4694_4.split:25 %sub_ln685_1 = sub i32 %zext_ln685_3, i32 %zext_ln1402

]]></Node>
<StgValue><ssdm name="sub_ln685_1"/></StgValue>
</operation>

<operation id="1405" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_4694_4.split:26 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1406" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_4694_4.split:27 %select_ln685_2 = select i1 %tmp_110, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_2"/></StgValue>
</operation>

<operation id="1407" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_4694_4.split:28 %and_ln685_2 = and i25 %p_1, i25 %select_ln685_2

]]></Node>
<StgValue><ssdm name="and_ln685_2"/></StgValue>
</operation>

<operation id="1408" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_4694_4.split:29 %sext_ln685_2 = sext i25 %and_ln685_2

]]></Node>
<StgValue><ssdm name="sext_ln685_2"/></StgValue>
</operation>

<operation id="1409" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_4694_4.split:30 %zext_ln685_4 = zext i31 %sext_ln685_2

]]></Node>
<StgValue><ssdm name="zext_ln685_4"/></StgValue>
</operation>

<operation id="1410" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_4694_4.split:31 %z_43 = add i32 %zext_ln685_4, i32 %sub_ln685_1

]]></Node>
<StgValue><ssdm name="z_43"/></StgValue>
</operation>

<operation id="1411" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4694_4.split:32 %z_46 = call i32 @modp_montymul, i32 %z_43, i32 %z_43, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="z_46"/></StgValue>
</operation>

<operation id="1412" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10">
<![CDATA[
VITIS_LOOP_4694_4.split:37 %call_ln4689 = call void @modp_mkgm2.1, i32 %vla18, i15 12288, i15 16384, i32 10, i31 %PRIMES_g_load, i25 %p_1, i31 %p0i_1, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln4689"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1413" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4694_4.split:0 %specloopname_ln4578 = specloopname void @_ssdm_op_SpecLoopName, void @empty_78

]]></Node>
<StgValue><ssdm name="specloopname_ln4578"/></StgValue>
</operation>

<operation id="1414" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4694_4.split:33 %z_47 = call i32 @modp_montymul, i32 %z_46, i32 %z_46, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="z_47"/></StgValue>
</operation>

<operation id="1415" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_4694_4.split:34 %z_48 = call i32 @modp_montymul, i32 %z_47, i32 %z_47, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="z_48"/></StgValue>
</operation>

<operation id="1416" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10">
<![CDATA[
VITIS_LOOP_4694_4.split:37 %call_ln4689 = call void @modp_mkgm2.1, i32 %vla18, i15 12288, i15 16384, i32 10, i31 %PRIMES_g_load, i25 %p_1, i31 %p0i_1, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln4689"/></StgValue>
</operation>

<operation id="1417" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4694_4.split:38 %br_ln4694 = br void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln4694"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1418" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc100:0 %v_3 = phi i11 0, void %VITIS_LOOP_4694_4.split, i11 %v_4, void %for.inc100.split

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="1419" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="11">
<![CDATA[
for.inc100:1 %zext_ln4694 = zext i11 %v_3

]]></Node>
<StgValue><ssdm name="zext_ln4694"/></StgValue>
</operation>

<operation id="1420" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc100:2 %icmp_ln4694 = icmp_eq  i11 %v_3, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln4694"/></StgValue>
</operation>

<operation id="1421" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc100:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc100:4 %v_4 = add i11 %v_3, i11 1

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="1423" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc100:5 %br_ln4694 = br i1 %icmp_ln4694, void %for.inc100.split, void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln4694"/></StgValue>
</operation>

<operation id="1424" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split:1 %f_addr_2 = getelementptr i8 %f, i64 0, i64 %zext_ln4694

]]></Node>
<StgValue><ssdm name="f_addr_2"/></StgValue>
</operation>

<operation id="1425" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="10">
<![CDATA[
for.inc100.split:2 %w_18 = load i10 %f_addr_2

]]></Node>
<StgValue><ssdm name="w_18"/></StgValue>
</operation>

<operation id="1426" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="10" op_0_bw="11">
<![CDATA[
for.inc100.split:10 %trunc_ln4695 = trunc i11 %v_3

]]></Node>
<StgValue><ssdm name="trunc_ln4695"/></StgValue>
</operation>

<operation id="1427" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split:18 %g_addr_2 = getelementptr i8 %g, i64 0, i64 %zext_ln4694

]]></Node>
<StgValue><ssdm name="g_addr_2"/></StgValue>
</operation>

<operation id="1428" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="10">
<![CDATA[
for.inc100.split:19 %w_20 = load i10 %g_addr_2

]]></Node>
<StgValue><ssdm name="w_20"/></StgValue>
</operation>

<operation id="1429" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc106:0 %z_58 = call i32 @modp_montymul, i32 %z_48, i32 %z_48, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="z_58"/></StgValue>
</operation>

<operation id="1430" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc106:1 %z_1 = call i32 @modp_montymul, i32 %z_58, i32 %z_58, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="1431" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="32">
<![CDATA[
for.inc106:2 %trunc_ln757 = trunc i32 %z_1

]]></Node>
<StgValue><ssdm name="trunc_ln757"/></StgValue>
</operation>

<operation id="1432" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc106:3 %select_ln757_1 = select i1 %trunc_ln757, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757_1"/></StgValue>
</operation>

<operation id="1433" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc106:4 %and_ln757_1 = and i25 %p_1, i25 %select_ln757_1

]]></Node>
<StgValue><ssdm name="and_ln757_1"/></StgValue>
</operation>

<operation id="1434" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="31" op_0_bw="25">
<![CDATA[
for.inc106:5 %sext_ln757_1 = sext i25 %and_ln757_1

]]></Node>
<StgValue><ssdm name="sext_ln757_1"/></StgValue>
</operation>

<operation id="1435" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="31">
<![CDATA[
for.inc106:6 %zext_ln757_3 = zext i31 %sext_ln757_1

]]></Node>
<StgValue><ssdm name="zext_ln757_3"/></StgValue>
</operation>

<operation id="1436" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106:7 %add_ln757_1 = add i32 %zext_ln757_3, i32 %z_1

]]></Node>
<StgValue><ssdm name="add_ln757_1"/></StgValue>
</operation>

<operation id="1437" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106:8 %z_59 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="z_59"/></StgValue>
</operation>

<operation id="1438" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
for.inc106:10 %call_ln4702 = call void @modp_NTT2_ext.1, i32 %vla18, i15 18432, i8 1, i15 12288, i32 10, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4702"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1439" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc100.split:0 %specloopname_ln4668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_134

]]></Node>
<StgValue><ssdm name="specloopname_ln4668"/></StgValue>
</operation>

<operation id="1440" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="10">
<![CDATA[
for.inc100.split:2 %w_18 = load i10 %f_addr_2

]]></Node>
<StgValue><ssdm name="w_18"/></StgValue>
</operation>

<operation id="1441" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="8">
<![CDATA[
for.inc100.split:3 %sext_ln4695 = sext i8 %w_18

]]></Node>
<StgValue><ssdm name="sext_ln4695"/></StgValue>
</operation>

<operation id="1442" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc100.split:4 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1443" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc100.split:5 %select_ln635_5 = select i1 %tmp_114, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln635_5"/></StgValue>
</operation>

<operation id="1444" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc100.split:6 %and_ln635 = and i25 %p_1, i25 %select_ln635_5

]]></Node>
<StgValue><ssdm name="and_ln635"/></StgValue>
</operation>

<operation id="1445" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="31" op_0_bw="25">
<![CDATA[
for.inc100.split:7 %sext_ln635 = sext i25 %and_ln635

]]></Node>
<StgValue><ssdm name="sext_ln635"/></StgValue>
</operation>

<operation id="1446" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="31">
<![CDATA[
for.inc100.split:8 %zext_ln635 = zext i31 %sext_ln635

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="1447" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100.split:9 %w_19 = add i32 %zext_ln635, i32 %sext_ln4695

]]></Node>
<StgValue><ssdm name="w_19"/></StgValue>
</operation>

<operation id="1448" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc100.split:11 %shl_ln20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln4695, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln20"/></StgValue>
</operation>

<operation id="1449" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="15" op_0_bw="12">
<![CDATA[
for.inc100.split:12 %zext_ln4695_1 = zext i12 %shl_ln20

]]></Node>
<StgValue><ssdm name="zext_ln4695_1"/></StgValue>
</operation>

<operation id="1450" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc100.split:13 %add_ln4695 = add i15 %zext_ln4695_1, i15 18432

]]></Node>
<StgValue><ssdm name="add_ln4695"/></StgValue>
</operation>

<operation id="1451" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100.split:14 %lshr_ln20 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln4695, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln20"/></StgValue>
</operation>

<operation id="1452" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="13">
<![CDATA[
for.inc100.split:15 %zext_ln4695 = zext i13 %lshr_ln20

]]></Node>
<StgValue><ssdm name="zext_ln4695"/></StgValue>
</operation>

<operation id="1453" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split:16 %vla18_addr_85 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4695

]]></Node>
<StgValue><ssdm name="vla18_addr_85"/></StgValue>
</operation>

<operation id="1454" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc100.split:17 %store_ln4695 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_85, i32 %w_19, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4695"/></StgValue>
</operation>

<operation id="1455" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="10">
<![CDATA[
for.inc100.split:19 %w_20 = load i10 %g_addr_2

]]></Node>
<StgValue><ssdm name="w_20"/></StgValue>
</operation>

<operation id="1456" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="8">
<![CDATA[
for.inc100.split:20 %sext_ln4696 = sext i8 %w_20

]]></Node>
<StgValue><ssdm name="sext_ln4696"/></StgValue>
</operation>

<operation id="1457" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc100.split:21 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1458" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc100.split:22 %select_ln635_6 = select i1 %tmp_115, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln635_6"/></StgValue>
</operation>

<operation id="1459" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc100.split:23 %and_ln635_1 = and i25 %p_1, i25 %select_ln635_6

]]></Node>
<StgValue><ssdm name="and_ln635_1"/></StgValue>
</operation>

<operation id="1460" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="31" op_0_bw="25">
<![CDATA[
for.inc100.split:24 %sext_ln635_1 = sext i25 %and_ln635_1

]]></Node>
<StgValue><ssdm name="sext_ln635_1"/></StgValue>
</operation>

<operation id="1461" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="31">
<![CDATA[
for.inc100.split:25 %zext_ln635_1 = zext i31 %sext_ln635_1

]]></Node>
<StgValue><ssdm name="zext_ln635_1"/></StgValue>
</operation>

<operation id="1462" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100.split:26 %w_21 = add i32 %zext_ln635_1, i32 %sext_ln4696

]]></Node>
<StgValue><ssdm name="w_21"/></StgValue>
</operation>

<operation id="1463" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc100.split:27 %add_ln4696 = add i15 %zext_ln4695_1, i15 22528

]]></Node>
<StgValue><ssdm name="add_ln4696"/></StgValue>
</operation>

<operation id="1464" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100.split:28 %lshr_ln21 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln4696, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln21"/></StgValue>
</operation>

<operation id="1465" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="13">
<![CDATA[
for.inc100.split:29 %zext_ln4696 = zext i13 %lshr_ln21

]]></Node>
<StgValue><ssdm name="zext_ln4696"/></StgValue>
</operation>

<operation id="1466" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split:30 %vla18_addr_86 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4696

]]></Node>
<StgValue><ssdm name="vla18_addr_86"/></StgValue>
</operation>

<operation id="1467" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc100.split:31 %store_ln4696 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_86, i32 %w_21, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4696"/></StgValue>
</operation>

<operation id="1468" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.split:32 %br_ln4694 = br void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln4694"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1469" st_id="130" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
for.inc106:10 %call_ln4702 = call void @modp_NTT2_ext.1, i32 %vla18, i15 18432, i8 1, i15 12288, i32 10, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4702"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1470" st_id="131" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc106:11 %call_ln4703 = call void @modp_NTT2_ext.1, i32 %vla18, i15 22528, i8 1, i15 12288, i32 10, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4703"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1471" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="31">
<![CDATA[
for.inc106:9 %zext_ln757_4 = zext i31 %z_59

]]></Node>
<StgValue><ssdm name="zext_ln757_4"/></StgValue>
</operation>

<operation id="1472" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc106:11 %call_ln4703 = call void @modp_NTT2_ext.1, i32 %vla18, i15 22528, i8 1, i15 12288, i32 10, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4703"/></StgValue>
</operation>

<operation id="1473" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0">
<![CDATA[
for.inc106:12 %br_ln1407 = br void %for.inc.i610

]]></Node>
<StgValue><ssdm name="br_ln1407"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1474" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.i610:0 %u_40 = phi i10 0, void %for.inc106, i10 %u_118, void %for.inc.i610.split

]]></Node>
<StgValue><ssdm name="u_40"/></StgValue>
</operation>

<operation id="1475" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i610:1 %icmp_ln1407 = icmp_eq  i10 %u_40, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln1407"/></StgValue>
</operation>

<operation id="1476" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i610:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1477" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i610:3 %u_118 = add i10 %u_40, i10 1

]]></Node>
<StgValue><ssdm name="u_118"/></StgValue>
</operation>

<operation id="1478" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i610:4 %br_ln1407 = br i1 %icmp_ln1407, void %for.inc.i610.split, void %for.inc.i624.preheader

]]></Node>
<StgValue><ssdm name="br_ln1407"/></StgValue>
</operation>

<operation id="1479" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i610.split:1 %trunc_ln1410 = trunc i10 %u_40

]]></Node>
<StgValue><ssdm name="trunc_ln1410"/></StgValue>
</operation>

<operation id="1480" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
for.inc.i610.split:2 %shl_ln21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln1410, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="1481" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="15" op_0_bw="12">
<![CDATA[
for.inc.i610.split:3 %zext_ln1410_2 = zext i12 %shl_ln21

]]></Node>
<StgValue><ssdm name="zext_ln1410_2"/></StgValue>
</operation>

<operation id="1482" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i610.split:4 %add_ln1410 = add i15 %zext_ln1410_2, i15 18432

]]></Node>
<StgValue><ssdm name="add_ln1410"/></StgValue>
</operation>

<operation id="1483" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i610.split:5 %lshr_ln22 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1410, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln22"/></StgValue>
</operation>

<operation id="1484" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i610.split:6 %zext_ln1410 = zext i13 %lshr_ln22

]]></Node>
<StgValue><ssdm name="zext_ln1410"/></StgValue>
</operation>

<operation id="1485" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i610.split:7 %vla18_addr_91 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1410

]]></Node>
<StgValue><ssdm name="vla18_addr_91"/></StgValue>
</operation>

<operation id="1486" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i610.split:8 %w0 = load i13 %vla18_addr_91

]]></Node>
<StgValue><ssdm name="w0"/></StgValue>
</operation>

<operation id="1487" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i610.split:9 %add_ln1411 = add i15 %zext_ln1410_2, i15 18436

]]></Node>
<StgValue><ssdm name="add_ln1411"/></StgValue>
</operation>

<operation id="1488" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i610.split:10 %lshr_ln23 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1411, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln23"/></StgValue>
</operation>

<operation id="1489" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i610.split:11 %zext_ln1411 = zext i13 %lshr_ln23

]]></Node>
<StgValue><ssdm name="zext_ln1411"/></StgValue>
</operation>

<operation id="1490" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i610.split:12 %vla18_addr_92 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1411

]]></Node>
<StgValue><ssdm name="vla18_addr_92"/></StgValue>
</operation>

<operation id="1491" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i610.split:13 %w1 = load i13 %vla18_addr_92

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>

<operation id="1492" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i624.preheader:0 %br_ln1407 = br void %for.inc.i624

]]></Node>
<StgValue><ssdm name="br_ln1407"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1493" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i610.split:8 %w0 = load i13 %vla18_addr_91

]]></Node>
<StgValue><ssdm name="w0"/></StgValue>
</operation>

<operation id="1494" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i610.split:13 %w1 = load i13 %vla18_addr_92

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>

<operation id="1495" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i610.split:14 %tmp_6 = call i32 @modp_montymul, i32 %w0, i32 %w1, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1496" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i610.split:0 %specloopname_ln1404 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93

]]></Node>
<StgValue><ssdm name="specloopname_ln1404"/></StgValue>
</operation>

<operation id="1497" st_id="135" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i610.split:15 %tmp_7 = call i32 @modp_montymul, i32 %tmp_6, i32 %zext_ln757_4, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1498" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i610.split:16 %zext_ln9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %trunc_ln1410

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="1499" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i610.split:17 %zext_ln1412 = zext i13 %zext_ln9

]]></Node>
<StgValue><ssdm name="zext_ln1412"/></StgValue>
</operation>

<operation id="1500" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i610.split:18 %vla18_addr_93 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1412

]]></Node>
<StgValue><ssdm name="vla18_addr_93"/></StgValue>
</operation>

<operation id="1501" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i610.split:19 %store_ln1412 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_93, i32 %tmp_7, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="1502" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i610.split:20 %br_ln1407 = br void %for.inc.i610

]]></Node>
<StgValue><ssdm name="br_ln1407"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1503" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.i624:0 %u_43 = phi i10 %u_122, void %for.inc.i624.split, i10 0, void %for.inc.i624.preheader

]]></Node>
<StgValue><ssdm name="u_43"/></StgValue>
</operation>

<operation id="1504" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i624:1 %icmp_ln1407_1 = icmp_eq  i10 %u_43, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln1407_1"/></StgValue>
</operation>

<operation id="1505" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i624:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1506" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i624:3 %u_122 = add i10 %u_43, i10 1

]]></Node>
<StgValue><ssdm name="u_122"/></StgValue>
</operation>

<operation id="1507" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i624:4 %br_ln1407 = br i1 %icmp_ln1407_1, void %for.inc.i624.split, void %copy_forward_loop378.preheader

]]></Node>
<StgValue><ssdm name="br_ln1407"/></StgValue>
</operation>

<operation id="1508" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i624.split:1 %trunc_ln1410_1 = trunc i10 %u_43

]]></Node>
<StgValue><ssdm name="trunc_ln1410_1"/></StgValue>
</operation>

<operation id="1509" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
for.inc.i624.split:2 %shl_ln1410_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln1410_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1410_1"/></StgValue>
</operation>

<operation id="1510" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="15" op_0_bw="12">
<![CDATA[
for.inc.i624.split:3 %zext_ln1410_3 = zext i12 %shl_ln1410_1

]]></Node>
<StgValue><ssdm name="zext_ln1410_3"/></StgValue>
</operation>

<operation id="1511" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i624.split:4 %add_ln1410_1 = add i15 %zext_ln1410_3, i15 22528

]]></Node>
<StgValue><ssdm name="add_ln1410_1"/></StgValue>
</operation>

<operation id="1512" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i624.split:5 %lshr_ln1410_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1410_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1410_1"/></StgValue>
</operation>

<operation id="1513" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i624.split:6 %zext_ln1410_1 = zext i13 %lshr_ln1410_1

]]></Node>
<StgValue><ssdm name="zext_ln1410_1"/></StgValue>
</operation>

<operation id="1514" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i624.split:7 %vla18_addr_101 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1410_1

]]></Node>
<StgValue><ssdm name="vla18_addr_101"/></StgValue>
</operation>

<operation id="1515" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i624.split:8 %w0_1 = load i13 %vla18_addr_101

]]></Node>
<StgValue><ssdm name="w0_1"/></StgValue>
</operation>

<operation id="1516" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i624.split:9 %add_ln1411_1 = add i15 %zext_ln1410_3, i15 22532

]]></Node>
<StgValue><ssdm name="add_ln1411_1"/></StgValue>
</operation>

<operation id="1517" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i624.split:10 %lshr_ln1411_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1411_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1411_1"/></StgValue>
</operation>

<operation id="1518" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i624.split:11 %zext_ln1411_1 = zext i13 %lshr_ln1411_1

]]></Node>
<StgValue><ssdm name="zext_ln1411_1"/></StgValue>
</operation>

<operation id="1519" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i624.split:12 %vla18_addr_102 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1411_1

]]></Node>
<StgValue><ssdm name="vla18_addr_102"/></StgValue>
</operation>

<operation id="1520" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i624.split:13 %w1_1 = load i13 %vla18_addr_102

]]></Node>
<StgValue><ssdm name="w1_1"/></StgValue>
</operation>

<operation id="1521" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1407_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop378.preheader:0 %br_ln0 = br void %copy_forward_loop378

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1522" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i624.split:8 %w0_1 = load i13 %vla18_addr_101

]]></Node>
<StgValue><ssdm name="w0_1"/></StgValue>
</operation>

<operation id="1523" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i624.split:13 %w1_1 = load i13 %vla18_addr_102

]]></Node>
<StgValue><ssdm name="w1_1"/></StgValue>
</operation>

<operation id="1524" st_id="137" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i624.split:14 %tmp_11 = call i32 @modp_montymul, i32 %w0_1, i32 %w1_1, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1525" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i624.split:0 %specloopname_ln1404 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93

]]></Node>
<StgValue><ssdm name="specloopname_ln1404"/></StgValue>
</operation>

<operation id="1526" st_id="138" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i624.split:15 %tmp_12 = call i32 @modp_montymul, i32 %tmp_11, i32 %zext_ln757_4, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1527" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i624.split:16 %zext_ln1412_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 11, i9 %trunc_ln1410_1

]]></Node>
<StgValue><ssdm name="zext_ln1412_1"/></StgValue>
</operation>

<operation id="1528" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i624.split:17 %zext_ln1412_2 = zext i13 %zext_ln1412_1

]]></Node>
<StgValue><ssdm name="zext_ln1412_2"/></StgValue>
</operation>

<operation id="1529" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i624.split:18 %vla18_addr_103 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1412_2

]]></Node>
<StgValue><ssdm name="vla18_addr_103"/></StgValue>
</operation>

<operation id="1530" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i624.split:19 %store_ln1412 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_103, i32 %tmp_12, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="1531" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i624.split:20 %br_ln1407 = br void %for.inc.i624

]]></Node>
<StgValue><ssdm name="br_ln1407"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1532" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
copy_forward_loop378:0 %index_ptr379 = phi i11 %index_increment381_cast, void %copy_forward_loop378, i11 0, void %copy_forward_loop378.preheader

]]></Node>
<StgValue><ssdm name="index_ptr379"/></StgValue>
</operation>

<operation id="1533" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="2" op_0_bw="11">
<![CDATA[
copy_forward_loop378:1 %empty_219 = trunc i11 %index_ptr379

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="1534" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop378:2 %tmp_129 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %index_ptr379, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1535" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
copy_forward_loop378:3 %p_cast4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 8, i9 %tmp_129

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="1536" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop378:4 %p_cast163_cast = zext i13 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast163_cast"/></StgValue>
</operation>

<operation id="1537" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop378:5 %vla18_addr_106 = getelementptr i32 %vla18, i64 0, i64 %p_cast163_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_106"/></StgValue>
</operation>

<operation id="1538" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop378:6 %vla18_load_61 = load i13 %vla18_addr_106

]]></Node>
<StgValue><ssdm name="vla18_load_61"/></StgValue>
</operation>

<operation id="1539" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_forward_loop378:20 %index_increment381_cast = add i11 %index_ptr379, i11 1

]]></Node>
<StgValue><ssdm name="index_increment381_cast"/></StgValue>
</operation>

<operation id="1540" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_forward_loop378:21 %empty_224 = icmp_eq  i11 %index_ptr379, i11 2047

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1541" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop378:6 %vla18_load_61 = load i13 %vla18_addr_106

]]></Node>
<StgValue><ssdm name="vla18_load_61"/></StgValue>
</operation>

<operation id="1542" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop378:7 %tmp_130 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_219, i3 0

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1543" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop378:8 %p_cast164 = zext i5 %tmp_130

]]></Node>
<StgValue><ssdm name="p_cast164"/></StgValue>
</operation>

<operation id="1544" st_id="140" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop378:9 %empty_220 = lshr i32 %vla18_load_61, i32 %p_cast164

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="1545" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop378:10 %empty_221 = trunc i32 %empty_220

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="1546" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop378:11 %p_cast56_cast = zext i8 %empty_221

]]></Node>
<StgValue><ssdm name="p_cast56_cast"/></StgValue>
</operation>

<operation id="1547" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop378:12 %index_ptr379_cast_cast165 = zext i2 %empty_219

]]></Node>
<StgValue><ssdm name="index_ptr379_cast_cast165"/></StgValue>
</operation>

<operation id="1548" st_id="140" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop378:13 %empty_222 = shl i4 1, i4 %index_ptr379_cast_cast165

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="1549" st_id="140" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop378:14 %empty_223 = shl i32 %p_cast56_cast, i32 %p_cast164

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="1550" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
copy_forward_loop378:15 %tmp_131 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1551" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="10">
<![CDATA[
copy_forward_loop378:16 %p_cast166_cast = sext i10 %tmp_131

]]></Node>
<StgValue><ssdm name="p_cast166_cast"/></StgValue>
</operation>

<operation id="1552" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="12">
<![CDATA[
copy_forward_loop378:17 %p_cast166_cast_cast = zext i12 %p_cast166_cast

]]></Node>
<StgValue><ssdm name="p_cast166_cast_cast"/></StgValue>
</operation>

<operation id="1553" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop378:18 %vla18_addr_107 = getelementptr i32 %vla18, i64 0, i64 %p_cast166_cast_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_107"/></StgValue>
</operation>

<operation id="1554" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
copy_forward_loop378:19 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_107, i32 %empty_223, i4 %empty_222

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1555" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop378:22 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1556" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop378:23 %br_ln0 = br i1 %empty_224, void %copy_forward_loop378, void %copy_forward_loop366.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1557" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop366.preheader:0 %br_ln0 = br void %copy_forward_loop366

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1558" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
copy_forward_loop366:0 %index_ptr367 = phi i11 %index_increment369_cast, void %copy_forward_loop366, i11 0, void %copy_forward_loop366.preheader

]]></Node>
<StgValue><ssdm name="index_ptr367"/></StgValue>
</operation>

<operation id="1559" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="2" op_0_bw="11">
<![CDATA[
copy_forward_loop366:1 %empty_225 = trunc i11 %index_ptr367

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="1560" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop366:2 %tmp_134 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %index_ptr367, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1561" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
copy_forward_loop366:3 %p_cast5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %tmp_134

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="1562" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop366:4 %p_cast168_cast = zext i13 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast168_cast"/></StgValue>
</operation>

<operation id="1563" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop366:5 %vla18_addr_145 = getelementptr i32 %vla18, i64 0, i64 %p_cast168_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_145"/></StgValue>
</operation>

<operation id="1564" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop366:6 %vla18_load_91 = load i13 %vla18_addr_145

]]></Node>
<StgValue><ssdm name="vla18_load_91"/></StgValue>
</operation>

<operation id="1565" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_forward_loop366:19 %index_increment369_cast = add i11 %index_ptr367, i11 1

]]></Node>
<StgValue><ssdm name="index_increment369_cast"/></StgValue>
</operation>

<operation id="1566" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_forward_loop366:20 %empty_230 = icmp_eq  i11 %index_ptr367, i11 2047

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1567" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop366:6 %vla18_load_91 = load i13 %vla18_addr_145

]]></Node>
<StgValue><ssdm name="vla18_load_91"/></StgValue>
</operation>

<operation id="1568" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop366:7 %tmp_135 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_225, i3 0

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1569" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop366:8 %p_cast169 = zext i5 %tmp_135

]]></Node>
<StgValue><ssdm name="p_cast169"/></StgValue>
</operation>

<operation id="1570" st_id="142" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop366:9 %empty_226 = lshr i32 %vla18_load_91, i32 %p_cast169

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="1571" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop366:10 %empty_227 = trunc i32 %empty_226

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="1572" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop366:11 %p_cast62_cast = zext i8 %empty_227

]]></Node>
<StgValue><ssdm name="p_cast62_cast"/></StgValue>
</operation>

<operation id="1573" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop366:12 %index_ptr367_cast_cast170 = zext i2 %empty_225

]]></Node>
<StgValue><ssdm name="index_ptr367_cast_cast170"/></StgValue>
</operation>

<operation id="1574" st_id="142" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop366:13 %empty_228 = shl i4 1, i4 %index_ptr367_cast_cast170

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="1575" st_id="142" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop366:14 %empty_229 = shl i32 %p_cast62_cast, i32 %p_cast169

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="1576" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
copy_forward_loop366:15 %p_cast6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 8, i9 %tmp_134

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="1577" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop366:16 %p_cast171_cast = zext i13 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast171_cast"/></StgValue>
</operation>

<operation id="1578" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop366:17 %vla18_addr_146 = getelementptr i32 %vla18, i64 0, i64 %p_cast171_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_146"/></StgValue>
</operation>

<operation id="1579" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
copy_forward_loop366:18 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_146, i32 %empty_229, i4 %empty_228

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1580" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop366:21 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1581" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop366:22 %br_ln0 = br i1 %empty_230, void %copy_forward_loop366, void %copy_forward_loop354.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1582" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop354.preheader:0 %br_ln0 = br void %copy_forward_loop354

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1583" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
copy_forward_loop354:0 %index_ptr355 = phi i11 %index_increment357_cast, void %copy_forward_loop354, i11 0, void %copy_forward_loop354.preheader

]]></Node>
<StgValue><ssdm name="index_ptr355"/></StgValue>
</operation>

<operation id="1584" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="2" op_0_bw="11">
<![CDATA[
copy_forward_loop354:1 %empty_231 = trunc i11 %index_ptr355

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="1585" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop354:2 %tmp_138 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %index_ptr355, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1586" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
copy_forward_loop354:3 %p_cast7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 11, i9 %tmp_138

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="1587" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop354:4 %p_cast182_cast = zext i13 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast182_cast"/></StgValue>
</operation>

<operation id="1588" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop354:5 %vla18_addr_165 = getelementptr i32 %vla18, i64 0, i64 %p_cast182_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_165"/></StgValue>
</operation>

<operation id="1589" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop354:6 %vla18_load_102 = load i13 %vla18_addr_165

]]></Node>
<StgValue><ssdm name="vla18_load_102"/></StgValue>
</operation>

<operation id="1590" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_forward_loop354:19 %index_increment357_cast = add i11 %index_ptr355, i11 1

]]></Node>
<StgValue><ssdm name="index_increment357_cast"/></StgValue>
</operation>

<operation id="1591" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_forward_loop354:20 %empty_236 = icmp_eq  i11 %index_ptr355, i11 2047

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1592" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop354:6 %vla18_load_102 = load i13 %vla18_addr_165

]]></Node>
<StgValue><ssdm name="vla18_load_102"/></StgValue>
</operation>

<operation id="1593" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop354:7 %tmp_139 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_231, i3 0

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1594" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop354:8 %p_cast183 = zext i5 %tmp_139

]]></Node>
<StgValue><ssdm name="p_cast183"/></StgValue>
</operation>

<operation id="1595" st_id="144" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop354:9 %empty_232 = lshr i32 %vla18_load_102, i32 %p_cast183

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="1596" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop354:10 %empty_233 = trunc i32 %empty_232

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="1597" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop354:11 %p_cast70_cast = zext i8 %empty_233

]]></Node>
<StgValue><ssdm name="p_cast70_cast"/></StgValue>
</operation>

<operation id="1598" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop354:12 %index_ptr355_cast_cast184 = zext i2 %empty_231

]]></Node>
<StgValue><ssdm name="index_ptr355_cast_cast184"/></StgValue>
</operation>

<operation id="1599" st_id="144" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop354:13 %empty_234 = shl i4 1, i4 %index_ptr355_cast_cast184

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="1600" st_id="144" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop354:14 %empty_235 = shl i32 %p_cast70_cast, i32 %p_cast183

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="1601" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
copy_forward_loop354:15 %p_cast8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %tmp_138

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="1602" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop354:16 %p_cast185_cast = zext i13 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast185_cast"/></StgValue>
</operation>

<operation id="1603" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop354:17 %vla18_addr_166 = getelementptr i32 %vla18, i64 0, i64 %p_cast185_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_166"/></StgValue>
</operation>

<operation id="1604" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
copy_forward_loop354:18 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_166, i32 %empty_235, i4 %empty_234

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1605" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop354:21 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1606" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop354:22 %br_ln0 = br i1 %empty_236, void %copy_forward_loop354, void %VITIS_LOOP_4729_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1607" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_4729_6:0 %trunc_ln4729 = trunc i2 %u_114

]]></Node>
<StgValue><ssdm name="trunc_ln4729"/></StgValue>
</operation>

<operation id="1608" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4729_6:1 %br_ln4729 = br void %for.inc129

]]></Node>
<StgValue><ssdm name="br_ln4729"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1609" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc129:0 %v_11 = phi i9 0, void %VITIS_LOOP_4729_6, i9 %v_12, void %for.inc129.split

]]></Node>
<StgValue><ssdm name="v_11"/></StgValue>
</operation>

<operation id="1610" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc129:1 %idx1140 = phi i10 0, void %VITIS_LOOP_4729_6, i10 %add_ln4730_1, void %for.inc129.split

]]></Node>
<StgValue><ssdm name="idx1140"/></StgValue>
</operation>

<operation id="1611" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc129:2 %icmp_ln4730 = icmp_eq  i9 %v_11, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln4730"/></StgValue>
</operation>

<operation id="1612" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc129:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1613" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc129:4 %v_12 = add i9 %v_11, i9 1

]]></Node>
<StgValue><ssdm name="v_12"/></StgValue>
</operation>

<operation id="1614" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc129:5 %br_ln4729 = br i1 %icmp_ln4730, void %for.inc129.split, void %VITIS_LOOP_4775_7

]]></Node>
<StgValue><ssdm name="br_ln4729"/></StgValue>
</operation>

<operation id="1615" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc129.split:1 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %idx1140, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1616" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc129.split:2 %tmp_84 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_83, i1 %trunc_ln4729

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1617" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="9">
<![CDATA[
for.inc129.split:4 %zext_ln4732 = zext i9 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln4732"/></StgValue>
</operation>

<operation id="1618" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc129.split:5 %vla18_addr_183 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4732

]]></Node>
<StgValue><ssdm name="vla18_addr_183"/></StgValue>
</operation>

<operation id="1619" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="13">
<![CDATA[
for.inc129.split:6 %vla18_load_113 = load i13 %vla18_addr_183

]]></Node>
<StgValue><ssdm name="vla18_load_113"/></StgValue>
</operation>

<operation id="1620" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="9">
<![CDATA[
for.inc129.split:7 %trunc_ln4732 = trunc i9 %v_11

]]></Node>
<StgValue><ssdm name="trunc_ln4732"/></StgValue>
</operation>

<operation id="1621" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc129.split:19 %add_ln4730_1 = add i10 %idx1140, i10 2

]]></Node>
<StgValue><ssdm name="add_ln4730_1"/></StgValue>
</operation>

<operation id="1622" st_id="145" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_4775_7:0 %call_ln4735 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 12288, i32 8, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4735"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1623" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="13">
<![CDATA[
for.inc129.split:6 %vla18_load_113 = load i13 %vla18_addr_183

]]></Node>
<StgValue><ssdm name="vla18_load_113"/></StgValue>
</operation>

<operation id="1624" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc129.split:8 %zext_ln4732_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 20, i8 %trunc_ln4732

]]></Node>
<StgValue><ssdm name="zext_ln4732_1"/></StgValue>
</operation>

<operation id="1625" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="13">
<![CDATA[
for.inc129.split:9 %zext_ln4732_2 = zext i13 %zext_ln4732_1

]]></Node>
<StgValue><ssdm name="zext_ln4732_2"/></StgValue>
</operation>

<operation id="1626" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc129.split:10 %vla18_addr_184 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4732_2

]]></Node>
<StgValue><ssdm name="vla18_addr_184"/></StgValue>
</operation>

<operation id="1627" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc129.split:11 %store_ln4732 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_184, i32 %vla18_load_113, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4732"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1628" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc129.split:3 %zext_ln4733_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i8.i1, i2 2, i8 %tmp_83, i1 %trunc_ln4729

]]></Node>
<StgValue><ssdm name="zext_ln4733_cast"/></StgValue>
</operation>

<operation id="1629" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="11">
<![CDATA[
for.inc129.split:12 %zext_ln4733 = zext i11 %zext_ln4733_cast

]]></Node>
<StgValue><ssdm name="zext_ln4733"/></StgValue>
</operation>

<operation id="1630" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc129.split:13 %vla18_addr_185 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4733

]]></Node>
<StgValue><ssdm name="vla18_addr_185"/></StgValue>
</operation>

<operation id="1631" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc129.split:14 %vla18_load_114 = load i13 %vla18_addr_185

]]></Node>
<StgValue><ssdm name="vla18_load_114"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1632" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc129.split:0 %specloopname_ln4668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75

]]></Node>
<StgValue><ssdm name="specloopname_ln4668"/></StgValue>
</operation>

<operation id="1633" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc129.split:14 %vla18_load_114 = load i13 %vla18_addr_185

]]></Node>
<StgValue><ssdm name="vla18_load_114"/></StgValue>
</operation>

<operation id="1634" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc129.split:15 %zext_ln4733_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 21, i8 %trunc_ln4732

]]></Node>
<StgValue><ssdm name="zext_ln4733_1"/></StgValue>
</operation>

<operation id="1635" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="13">
<![CDATA[
for.inc129.split:16 %zext_ln4733_2 = zext i13 %zext_ln4733_1

]]></Node>
<StgValue><ssdm name="zext_ln4733_2"/></StgValue>
</operation>

<operation id="1636" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc129.split:17 %vla18_addr_186 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4733_2

]]></Node>
<StgValue><ssdm name="vla18_addr_186"/></StgValue>
</operation>

<operation id="1637" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc129.split:18 %store_ln4733 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_186, i32 %vla18_load_114, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4733"/></StgValue>
</operation>

<operation id="1638" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0">
<![CDATA[
for.inc129.split:20 %br_ln4729 = br void %for.inc129

]]></Node>
<StgValue><ssdm name="br_ln4729"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1639" st_id="149" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_4775_7:0 %call_ln4735 = call void @modp_NTT2_ext.1, i32 %vla18, i15 20480, i8 1, i15 12288, i32 8, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4735"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1640" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
VITIS_LOOP_4775_7:1 %call_ln4736 = call void @modp_NTT2_ext.1, i32 %vla18, i15 21504, i8 1, i15 12288, i32 8, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4736"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1641" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
VITIS_LOOP_4775_7:1 %call_ln4736 = call void @modp_NTT2_ext.1, i32 %vla18, i15 21504, i8 1, i15 12288, i32 8, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4736"/></StgValue>
</operation>

<operation id="1642" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4775_7:2 %br_ln4775 = br void %for.inc165

]]></Node>
<StgValue><ssdm name="br_ln4775"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1643" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc165:0 %v_15 = phi i9 0, void %VITIS_LOOP_4775_7, i9 %v_16, void %for.inc165.split

]]></Node>
<StgValue><ssdm name="v_15"/></StgValue>
</operation>

<operation id="1644" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc165:1 %idx1144 = phi i11 0, void %VITIS_LOOP_4775_7, i11 %add_ln4776_1, void %for.inc165.split

]]></Node>
<StgValue><ssdm name="idx1144"/></StgValue>
</operation>

<operation id="1645" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc165:2 %icmp_ln4776 = icmp_eq  i9 %v_15, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln4776"/></StgValue>
</operation>

<operation id="1646" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc165:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1647" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc165:4 %v_16 = add i9 %v_15, i9 1

]]></Node>
<StgValue><ssdm name="v_16"/></StgValue>
</operation>

<operation id="1648" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc165:5 %br_ln4775 = br i1 %icmp_ln4776, void %for.inc165.split, void %for.end171

]]></Node>
<StgValue><ssdm name="br_ln4775"/></StgValue>
</operation>

<operation id="1649" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="9">
<![CDATA[
for.inc165.split:8 %trunc_ln4781 = trunc i9 %v_15

]]></Node>
<StgValue><ssdm name="trunc_ln4781"/></StgValue>
</operation>

<operation id="1650" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc165.split:9 %shl_ln4781 = shl i9 %v_15, i9 1

]]></Node>
<StgValue><ssdm name="shl_ln4781"/></StgValue>
</operation>

<operation id="1651" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc165.split:14 %or_ln4782 = or i9 %shl_ln4781, i9 1

]]></Node>
<StgValue><ssdm name="or_ln4782"/></StgValue>
</operation>

<operation id="1652" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc165.split:23 %zext_ln30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %or_ln4782

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="1653" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="13">
<![CDATA[
for.inc165.split:24 %zext_ln4784 = zext i13 %zext_ln30

]]></Node>
<StgValue><ssdm name="zext_ln4784"/></StgValue>
</operation>

<operation id="1654" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:25 %vla18_addr_198 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4784

]]></Node>
<StgValue><ssdm name="vla18_addr_198"/></StgValue>
</operation>

<operation id="1655" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:26 %gtB_1 = load i13 %vla18_addr_198

]]></Node>
<StgValue><ssdm name="gtB_1"/></StgValue>
</operation>

<operation id="1656" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc165.split:27 %zext_ln31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 20, i8 %trunc_ln4781

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="1657" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="13">
<![CDATA[
for.inc165.split:28 %zext_ln4785 = zext i13 %zext_ln31

]]></Node>
<StgValue><ssdm name="zext_ln4785"/></StgValue>
</operation>

<operation id="1658" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:29 %vla18_addr_199 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4785

]]></Node>
<StgValue><ssdm name="vla18_addr_199"/></StgValue>
</operation>

<operation id="1659" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:30 %vla18_load_131 = load i13 %vla18_addr_199

]]></Node>
<StgValue><ssdm name="vla18_load_131"/></StgValue>
</operation>

<operation id="1660" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc165.split:57 %add_ln4776_1 = add i11 %idx1144, i11 4

]]></Node>
<StgValue><ssdm name="add_ln4776_1"/></StgValue>
</operation>

<operation id="1661" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.end171:0 %x_13 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln4729, i2 0

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="1662" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="15" op_0_bw="3">
<![CDATA[
for.end171:1 %zext_ln4729 = zext i3 %x_13

]]></Node>
<StgValue><ssdm name="zext_ln4729"/></StgValue>
</operation>

<operation id="1663" st_id="152" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end171:4 %call_ln4792 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %zext_ln4729, i9 2, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4792"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1664" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc165.split:10 %zext_ln27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 8, i8 %trunc_ln4781, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="1665" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="13">
<![CDATA[
for.inc165.split:11 %zext_ln4781 = zext i13 %zext_ln27

]]></Node>
<StgValue><ssdm name="zext_ln4781"/></StgValue>
</operation>

<operation id="1666" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:12 %vla18_addr_195 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4781

]]></Node>
<StgValue><ssdm name="vla18_addr_195"/></StgValue>
</operation>

<operation id="1667" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:13 %ftA_1 = load i13 %vla18_addr_195

]]></Node>
<StgValue><ssdm name="ftA_1"/></StgValue>
</operation>

<operation id="1668" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc165.split:15 %zext_ln28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 8, i9 %or_ln4782

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="1669" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="13">
<![CDATA[
for.inc165.split:16 %zext_ln4782 = zext i13 %zext_ln28

]]></Node>
<StgValue><ssdm name="zext_ln4782"/></StgValue>
</operation>

<operation id="1670" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:17 %vla18_addr_196 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4782

]]></Node>
<StgValue><ssdm name="vla18_addr_196"/></StgValue>
</operation>

<operation id="1671" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:18 %ftB_1 = load i13 %vla18_addr_196

]]></Node>
<StgValue><ssdm name="ftB_1"/></StgValue>
</operation>

<operation id="1672" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:26 %gtB_1 = load i13 %vla18_addr_198

]]></Node>
<StgValue><ssdm name="gtB_1"/></StgValue>
</operation>

<operation id="1673" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:30 %vla18_load_131 = load i13 %vla18_addr_199

]]></Node>
<StgValue><ssdm name="vla18_load_131"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1674" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:13 %ftA_1 = load i13 %vla18_addr_195

]]></Node>
<StgValue><ssdm name="ftA_1"/></StgValue>
</operation>

<operation id="1675" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:18 %ftB_1 = load i13 %vla18_addr_196

]]></Node>
<StgValue><ssdm name="ftB_1"/></StgValue>
</operation>

<operation id="1676" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc165.split:19 %zext_ln29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 9, i8 %trunc_ln4781, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="1677" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="13">
<![CDATA[
for.inc165.split:20 %zext_ln4783 = zext i13 %zext_ln29

]]></Node>
<StgValue><ssdm name="zext_ln4783"/></StgValue>
</operation>

<operation id="1678" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:21 %vla18_addr_197 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4783

]]></Node>
<StgValue><ssdm name="vla18_addr_197"/></StgValue>
</operation>

<operation id="1679" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:22 %gtA_1 = load i13 %vla18_addr_197

]]></Node>
<StgValue><ssdm name="gtA_1"/></StgValue>
</operation>

<operation id="1680" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc165.split:32 %zext_ln32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 21, i8 %trunc_ln4781

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="1681" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="13">
<![CDATA[
for.inc165.split:33 %zext_ln4786 = zext i13 %zext_ln32

]]></Node>
<StgValue><ssdm name="zext_ln4786"/></StgValue>
</operation>

<operation id="1682" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:34 %vla18_addr_200 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4786

]]></Node>
<StgValue><ssdm name="vla18_addr_200"/></StgValue>
</operation>

<operation id="1683" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:35 %vla18_load_132 = load i13 %vla18_addr_200

]]></Node>
<StgValue><ssdm name="vla18_load_132"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1684" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc165.split:1 %tmp_86 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %idx1144, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1685" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc165.split:5 %tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %idx1144, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1686" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc165.split:6 %add_ln4668_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_87, i2 %u_114

]]></Node>
<StgValue><ssdm name="add_ln4668_3"/></StgValue>
</operation>

<operation id="1687" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="10">
<![CDATA[
for.inc165.split:7 %zext_ln4668_1 = zext i10 %add_ln4668_3

]]></Node>
<StgValue><ssdm name="zext_ln4668_1"/></StgValue>
</operation>

<operation id="1688" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:22 %gtA_1 = load i13 %vla18_addr_197

]]></Node>
<StgValue><ssdm name="gtA_1"/></StgValue>
</operation>

<operation id="1689" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc165.split:31 %mFp_1 = call i32 @modp_montymul, i32 %vla18_load_131, i32 %zext_ln757_4, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="mFp_1"/></StgValue>
</operation>

<operation id="1690" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="13">
<![CDATA[
for.inc165.split:35 %vla18_load_132 = load i13 %vla18_addr_200

]]></Node>
<StgValue><ssdm name="vla18_load_132"/></StgValue>
</operation>

<operation id="1691" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc165.split:36 %mGp_1 = call i32 @modp_montymul, i32 %vla18_load_132, i32 %zext_ln757_4, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="mGp_1"/></StgValue>
</operation>

<operation id="1692" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc165.split:37 %tmp_45 = call i32 @modp_montymul, i32 %gtB_1, i32 %mFp_1, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1693" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:38 %vla18_addr_201 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4668_1

]]></Node>
<StgValue><ssdm name="vla18_addr_201"/></StgValue>
</operation>

<operation id="1694" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc165.split:39 %store_ln4787 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_201, i32 %tmp_45, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4787"/></StgValue>
</operation>

<operation id="1695" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc165.split:40 %tmp_46 = call i32 @modp_montymul, i32 %gtA_1, i32 %mFp_1, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1696" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc165.split:47 %tmp_47 = call i32 @modp_montymul, i32 %ftB_1, i32 %mGp_1, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1697" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc165.split:50 %tmp_48 = call i32 @modp_montymul, i32 %ftA_1, i32 %mGp_1, i32 %zext_ln1402, i32 %zext_ln1402_1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1698" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
for.inc165.split:41 %shl_ln36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2, i8 %tmp_87, i2 %u_114, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln36"/></StgValue>
</operation>

<operation id="1699" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc165.split:42 %add_ln4788 = add i12 %shl_ln36, i12 8

]]></Node>
<StgValue><ssdm name="add_ln4788"/></StgValue>
</operation>

<operation id="1700" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc165.split:43 %lshr_ln24 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln4788, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>

<operation id="1701" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="10">
<![CDATA[
for.inc165.split:44 %zext_ln4788 = zext i10 %lshr_ln24

]]></Node>
<StgValue><ssdm name="zext_ln4788"/></StgValue>
</operation>

<operation id="1702" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:45 %vla18_addr_202 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4788

]]></Node>
<StgValue><ssdm name="vla18_addr_202"/></StgValue>
</operation>

<operation id="1703" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc165.split:46 %store_ln4788 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_202, i32 %tmp_46, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4788"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1704" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.inc165.split:2 %tmp4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_86, i2 %u_114

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1705" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc165.split:3 %xor_ln4668 = xor i11 %tmp4, i11 1024

]]></Node>
<StgValue><ssdm name="xor_ln4668"/></StgValue>
</operation>

<operation id="1706" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="11">
<![CDATA[
for.inc165.split:4 %zext_ln4668 = zext i11 %xor_ln4668

]]></Node>
<StgValue><ssdm name="zext_ln4668"/></StgValue>
</operation>

<operation id="1707" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:48 %vla18_addr_203 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4668

]]></Node>
<StgValue><ssdm name="vla18_addr_203"/></StgValue>
</operation>

<operation id="1708" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc165.split:49 %store_ln4789 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_203, i32 %tmp_47, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4789"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1709" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc165.split:0 %specloopname_ln4668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_76

]]></Node>
<StgValue><ssdm name="specloopname_ln4668"/></StgValue>
</operation>

<operation id="1710" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
for.inc165.split:51 %shl_ln37 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %xor_ln4668, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln37"/></StgValue>
</operation>

<operation id="1711" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc165.split:52 %add_ln4790 = add i13 %shl_ln37, i13 8

]]></Node>
<StgValue><ssdm name="add_ln4790"/></StgValue>
</operation>

<operation id="1712" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc165.split:53 %lshr_ln25 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln4790, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln25"/></StgValue>
</operation>

<operation id="1713" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="11">
<![CDATA[
for.inc165.split:54 %zext_ln4790 = zext i11 %lshr_ln25

]]></Node>
<StgValue><ssdm name="zext_ln4790"/></StgValue>
</operation>

<operation id="1714" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165.split:55 %vla18_addr_204 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4790

]]></Node>
<StgValue><ssdm name="vla18_addr_204"/></StgValue>
</operation>

<operation id="1715" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc165.split:56 %store_ln4790 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_204, i32 %tmp_48, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4790"/></StgValue>
</operation>

<operation id="1716" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
for.inc165.split:58 %br_ln4775 = br void %for.inc165

]]></Node>
<StgValue><ssdm name="br_ln4775"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1717" st_id="159" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end171:4 %call_ln4792 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %zext_ln4729, i9 2, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4792"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1718" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.end171:2 %y_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i1.i2, i10 512, i1 %trunc_ln4729, i2 0

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="1719" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="15" op_0_bw="13">
<![CDATA[
for.end171:3 %zext_ln4792 = zext i13 %y_3

]]></Node>
<StgValue><ssdm name="zext_ln4792"/></StgValue>
</operation>

<operation id="1720" st_id="160" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end171:5 %call_ln4793 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %zext_ln4792, i9 2, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4793"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1721" st_id="161" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end171:5 %call_ln4793 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %zext_ln4792, i9 2, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4793"/></StgValue>
</operation>

<operation id="1722" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end171:6 %icmp_ln4798 = icmp_eq  i2 %u_114, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln4798"/></StgValue>
</operation>

<operation id="1723" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end171:7 %br_ln4798 = br i1 %icmp_ln4798, void %for.inc189, void %VITIS_LOOP_4801_8

]]></Node>
<StgValue><ssdm name="br_ln4798"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1724" st_id="162" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
VITIS_LOOP_4801_8:0 %call_ln4799 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 16384, i9 1, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4799"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1725" st_id="163" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
VITIS_LOOP_4801_8:0 %call_ln4799 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 16384, i9 1, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4799"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1726" st_id="164" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
VITIS_LOOP_4801_8:1 %call_ln4800 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 18432, i9 1, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4800"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1727" st_id="165" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
VITIS_LOOP_4801_8:1 %call_ln4800 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 18432, i9 1, i15 14336, i32 9, i25 %p_1, i31 %p0i_1

]]></Node>
<StgValue><ssdm name="call_ln4800"/></StgValue>
</operation>

<operation id="1728" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4801_8:2 %br_ln4801 = br void %for.inc183

]]></Node>
<StgValue><ssdm name="br_ln4801"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1729" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc183:0 %v_19 = phi i10 0, void %VITIS_LOOP_4801_8, i10 %v_20, void %for.inc183.split

]]></Node>
<StgValue><ssdm name="v_19"/></StgValue>
</operation>

<operation id="1730" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc183:1 %icmp_ln4802 = icmp_eq  i10 %v_19, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln4802"/></StgValue>
</operation>

<operation id="1731" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc183:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1732" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc183:3 %v_20 = add i10 %v_19, i10 1

]]></Node>
<StgValue><ssdm name="v_20"/></StgValue>
</operation>

<operation id="1733" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc183:4 %br_ln4801 = br i1 %icmp_ln4802, void %for.inc183.split, void %for.inc189.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4801"/></StgValue>
</operation>

<operation id="1734" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="9" op_0_bw="10">
<![CDATA[
for.inc183.split:1 %trunc_ln4668 = trunc i10 %v_19

]]></Node>
<StgValue><ssdm name="trunc_ln4668"/></StgValue>
</operation>

<operation id="1735" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc183.split:2 %zext_ln36 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 8, i9 %trunc_ln4668

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="1736" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="13">
<![CDATA[
for.inc183.split:3 %zext_ln4804 = zext i13 %zext_ln36

]]></Node>
<StgValue><ssdm name="zext_ln4804"/></StgValue>
</operation>

<operation id="1737" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.split:4 %vla18_addr_240 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4804

]]></Node>
<StgValue><ssdm name="vla18_addr_240"/></StgValue>
</operation>

<operation id="1738" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="13">
<![CDATA[
for.inc183.split:5 %vla18_load_165 = load i13 %vla18_addr_240

]]></Node>
<StgValue><ssdm name="vla18_load_165"/></StgValue>
</operation>

<operation id="1739" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc183.split:10 %zext_ln37 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %trunc_ln4668

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="1740" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="13">
<![CDATA[
for.inc183.split:11 %zext_ln4805 = zext i13 %zext_ln37

]]></Node>
<StgValue><ssdm name="zext_ln4805"/></StgValue>
</operation>

<operation id="1741" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.split:12 %vla18_addr_242 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4805

]]></Node>
<StgValue><ssdm name="vla18_addr_242"/></StgValue>
</operation>

<operation id="1742" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="13">
<![CDATA[
for.inc183.split:13 %vla18_load_166 = load i13 %vla18_addr_242

]]></Node>
<StgValue><ssdm name="vla18_load_166"/></StgValue>
</operation>

<operation id="1743" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4798" val="1"/>
<literal name="icmp_ln4802" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
for.inc189.loopexit:0 %br_ln0 = br void %for.inc189

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1744" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4802" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4798" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc189:0 %store_ln4664 = store i2 %u_158, i2 %u_33

]]></Node>
<StgValue><ssdm name="store_ln4664"/></StgValue>
</operation>

<operation id="1745" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4802" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4798" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
for.inc189:1 %br_ln4664 = br void %VITIS_LOOP_4694_4

]]></Node>
<StgValue><ssdm name="br_ln4664"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1746" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc183.split:0 %specloopname_ln4668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77

]]></Node>
<StgValue><ssdm name="specloopname_ln4668"/></StgValue>
</operation>

<operation id="1747" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="13">
<![CDATA[
for.inc183.split:5 %vla18_load_165 = load i13 %vla18_addr_240

]]></Node>
<StgValue><ssdm name="vla18_load_165"/></StgValue>
</operation>

<operation id="1748" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc183.split:6 %zext_ln4804_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 4, i9 %trunc_ln4668

]]></Node>
<StgValue><ssdm name="zext_ln4804_1"/></StgValue>
</operation>

<operation id="1749" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="12">
<![CDATA[
for.inc183.split:7 %zext_ln4804_2 = zext i12 %zext_ln4804_1

]]></Node>
<StgValue><ssdm name="zext_ln4804_2"/></StgValue>
</operation>

<operation id="1750" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.split:8 %vla18_addr_241 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4804_2

]]></Node>
<StgValue><ssdm name="vla18_addr_241"/></StgValue>
</operation>

<operation id="1751" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc183.split:9 %store_ln4804 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_241, i32 %vla18_load_165, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4804"/></StgValue>
</operation>

<operation id="1752" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="13">
<![CDATA[
for.inc183.split:13 %vla18_load_166 = load i13 %vla18_addr_242

]]></Node>
<StgValue><ssdm name="vla18_load_166"/></StgValue>
</operation>

<operation id="1753" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc183.split:14 %zext_ln4805_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 5, i9 %trunc_ln4668

]]></Node>
<StgValue><ssdm name="zext_ln4805_1"/></StgValue>
</operation>

<operation id="1754" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="12">
<![CDATA[
for.inc183.split:15 %zext_ln4805_2 = zext i12 %zext_ln4805_1

]]></Node>
<StgValue><ssdm name="zext_ln4805_2"/></StgValue>
</operation>

<operation id="1755" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.split:16 %vla18_addr_243 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4805_2

]]></Node>
<StgValue><ssdm name="vla18_addr_243"/></StgValue>
</operation>

<operation id="1756" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc183.split:17 %store_ln4805 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_243, i32 %vla18_load_166, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4805"/></StgValue>
</operation>

<operation id="1757" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
for.inc183.split:18 %br_ln4801 = br void %for.inc183

]]></Node>
<StgValue><ssdm name="br_ln4801"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1758" st_id="168" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31">
<![CDATA[
for.end191:1 %call_ln4815 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 0, i9 2, i9 2, i64 1024, i1 1, i15 12288, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4815"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1759" st_id="169" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end191:2 %call_ln4816 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 8192, i9 1, i9 1, i64 1024, i1 1, i15 12288, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4816"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1760" st_id="170" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end191:2 %call_ln4816 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 8192, i9 1, i9 1, i64 1024, i1 1, i15 12288, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4816"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1761" st_id="171" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end191:3 %call_ln4831 = call void @poly_big_to_fp.1, i32 %vla18, i15 12288, i15 0, i4 2, i9 2, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4831"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1762" st_id="172" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end191:3 %call_ln4831 = call void @poly_big_to_fp.1, i32 %vla18, i15 12288, i15 0, i4 2, i9 2, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4831"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1763" st_id="173" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end191:4 %call_ln4832 = call void @poly_big_to_fp.1, i32 %vla18, i15 16384, i15 4096, i4 2, i9 2, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4832"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1764" st_id="174" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end191:4 %call_ln4832 = call void @poly_big_to_fp.1, i32 %vla18, i15 16384, i15 4096, i4 2, i9 2, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4832"/></StgValue>
</operation>

<operation id="1765" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
for.end191:6 %br_ln0 = br void %copy_forward_loop342

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1766" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
copy_forward_loop342:0 %index_ptr343_load = load i12 %index_ptr343

]]></Node>
<StgValue><ssdm name="index_ptr343_load"/></StgValue>
</operation>

<operation id="1767" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="2" op_0_bw="12">
<![CDATA[
copy_forward_loop342:1 %empty_237 = trunc i12 %index_ptr343_load

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="1768" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop342:2 %tmp_112 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %index_ptr343_load, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1769" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
copy_forward_loop342:3 %p_cast3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %tmp_112

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="1770" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="12">
<![CDATA[
copy_forward_loop342:4 %p_cast142_cast = zext i12 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast142_cast"/></StgValue>
</operation>

<operation id="1771" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop342:5 %vla18_addr_83 = getelementptr i32 %vla18, i64 0, i64 %p_cast142_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_83"/></StgValue>
</operation>

<operation id="1772" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop342:6 %vla18_load_49 = load i13 %vla18_addr_83

]]></Node>
<StgValue><ssdm name="vla18_load_49"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1773" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop342:6 %vla18_load_49 = load i13 %vla18_addr_83

]]></Node>
<StgValue><ssdm name="vla18_load_49"/></StgValue>
</operation>

<operation id="1774" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop342:7 %tmp_113 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_237, i3 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1775" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop342:8 %p_cast143 = zext i5 %tmp_113

]]></Node>
<StgValue><ssdm name="p_cast143"/></StgValue>
</operation>

<operation id="1776" st_id="176" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop342:9 %empty_238 = lshr i32 %vla18_load_49, i32 %p_cast143

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="1777" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop342:10 %empty_239 = trunc i32 %empty_238

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="1778" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop342:11 %p_cast33_cast = zext i8 %empty_239

]]></Node>
<StgValue><ssdm name="p_cast33_cast"/></StgValue>
</operation>

<operation id="1779" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop342:12 %index_ptr343_cast_cast144 = zext i2 %empty_237

]]></Node>
<StgValue><ssdm name="index_ptr343_cast_cast144"/></StgValue>
</operation>

<operation id="1780" st_id="176" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop342:13 %empty_240 = shl i4 1, i4 %index_ptr343_cast_cast144

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="1781" st_id="176" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop342:14 %empty_241 = shl i32 %p_cast33_cast, i32 %p_cast143

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="1782" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="10">
<![CDATA[
copy_forward_loop342:15 %p_cast145 = zext i10 %tmp_112

]]></Node>
<StgValue><ssdm name="p_cast145"/></StgValue>
</operation>

<operation id="1783" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop342:16 %vla18_addr_84 = getelementptr i32 %vla18, i64 0, i64 %p_cast145

]]></Node>
<StgValue><ssdm name="vla18_addr_84"/></StgValue>
</operation>

<operation id="1784" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
copy_forward_loop342:17 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_84, i32 %empty_241, i4 %empty_240

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1785" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop342:18 %index_increment345_cast = add i12 %index_ptr343_load, i12 1

]]></Node>
<StgValue><ssdm name="index_increment345_cast"/></StgValue>
</operation>

<operation id="1786" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
copy_forward_loop342:19 %empty_242 = icmp_eq  i12 %index_ptr343_load, i12 4095

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="1787" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop342:20 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1788" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop342:21 %br_ln0 = br i1 %empty_242, void %copy_forward_loop342.copy_forward_loop342_crit_edge, void %copy_forward_loop330.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1789" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop342.copy_forward_loop342_crit_edge:0 %store_ln0 = store i12 %index_increment345_cast, i12 %index_ptr343

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1790" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop342.copy_forward_loop342_crit_edge:1 %br_ln0 = br void %copy_forward_loop342

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1791" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="13" op_0_bw="32">
<![CDATA[
copy_forward_loop330.preheader:0 %index_ptr331 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr331"/></StgValue>
</operation>

<operation id="1792" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
copy_forward_loop330.preheader:1 %store_ln0 = store i13 0, i13 %index_ptr331

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1793" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop330.preheader:2 %br_ln0 = br void %copy_forward_loop330

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1794" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
copy_forward_loop330:0 %index_ptr331_load = load i13 %index_ptr331

]]></Node>
<StgValue><ssdm name="index_ptr331_load"/></StgValue>
</operation>

<operation id="1795" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="15" op_0_bw="13">
<![CDATA[
copy_forward_loop330:2 %index_ptr331_cast40 = zext i13 %index_ptr331_load

]]></Node>
<StgValue><ssdm name="index_ptr331_cast40"/></StgValue>
</operation>

<operation id="1796" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="2" op_0_bw="13">
<![CDATA[
copy_forward_loop330:3 %empty_243 = trunc i13 %index_ptr331_load

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="1797" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop330:4 %add_ptr_i_sum = add i15 %index_ptr331_cast40, i15 12288

]]></Node>
<StgValue><ssdm name="add_ptr_i_sum"/></StgValue>
</operation>

<operation id="1798" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop330:5 %tmp_118 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ptr_i_sum, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1799" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop330:6 %p_cast147 = zext i13 %tmp_118

]]></Node>
<StgValue><ssdm name="p_cast147"/></StgValue>
</operation>

<operation id="1800" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop330:7 %vla18_addr_89 = getelementptr i32 %vla18, i64 0, i64 %p_cast147

]]></Node>
<StgValue><ssdm name="vla18_addr_89"/></StgValue>
</operation>

<operation id="1801" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop330:8 %vla18_load_50 = load i13 %vla18_addr_89

]]></Node>
<StgValue><ssdm name="vla18_load_50"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1802" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="14" op_0_bw="13">
<![CDATA[
copy_forward_loop330:1 %index_ptr331_cast42 = zext i13 %index_ptr331_load

]]></Node>
<StgValue><ssdm name="index_ptr331_cast42"/></StgValue>
</operation>

<operation id="1803" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop330:8 %vla18_load_50 = load i13 %vla18_addr_89

]]></Node>
<StgValue><ssdm name="vla18_load_50"/></StgValue>
</operation>

<operation id="1804" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop330:9 %tmp_119 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_243, i3 0

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1805" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop330:10 %p_cast148 = zext i5 %tmp_119

]]></Node>
<StgValue><ssdm name="p_cast148"/></StgValue>
</operation>

<operation id="1806" st_id="178" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop330:11 %empty_244 = lshr i32 %vla18_load_50, i32 %p_cast148

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="1807" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop330:12 %empty_245 = trunc i32 %empty_244

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="1808" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
copy_forward_loop330:13 %add_ptr_i628_sum = add i14 %index_ptr331_cast42, i14 4096

]]></Node>
<StgValue><ssdm name="add_ptr_i628_sum"/></StgValue>
</operation>

<operation id="1809" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop330:14 %p_cast41_cast = zext i8 %empty_245

]]></Node>
<StgValue><ssdm name="p_cast41_cast"/></StgValue>
</operation>

<operation id="1810" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop330:15 %index_ptr331_cast_cast149 = zext i2 %empty_243

]]></Node>
<StgValue><ssdm name="index_ptr331_cast_cast149"/></StgValue>
</operation>

<operation id="1811" st_id="178" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop330:16 %empty_246 = shl i4 1, i4 %index_ptr331_cast_cast149

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="1812" st_id="178" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop330:17 %empty_247 = shl i32 %p_cast41_cast, i32 %p_cast148

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="1813" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop330:18 %tmp_120 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ptr_i628_sum, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1814" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="12">
<![CDATA[
copy_forward_loop330:19 %p_cast150 = zext i12 %tmp_120

]]></Node>
<StgValue><ssdm name="p_cast150"/></StgValue>
</operation>

<operation id="1815" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop330:20 %vla18_addr_90 = getelementptr i32 %vla18, i64 0, i64 %p_cast150

]]></Node>
<StgValue><ssdm name="vla18_addr_90"/></StgValue>
</operation>

<operation id="1816" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_forward_loop330:21 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_90, i32 %empty_247, i4 %empty_246

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1817" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
copy_forward_loop330:22 %index_increment333_cast = add i13 %index_ptr331_load, i13 1

]]></Node>
<StgValue><ssdm name="index_increment333_cast"/></StgValue>
</operation>

<operation id="1818" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
copy_forward_loop330:23 %empty_248 = icmp_eq  i13 %index_ptr331_load, i13 8191

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="1819" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop330:24 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1820" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop330:25 %br_ln0 = br i1 %empty_248, void %copy_forward_loop330.copy_forward_loop330_crit_edge, void %memmove_done325

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1821" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop330.copy_forward_loop330_crit_edge:0 %store_ln0 = store i13 %index_increment333_cast, i13 %index_ptr331

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1822" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop330.copy_forward_loop330_crit_edge:1 %br_ln0 = br void %copy_forward_loop330

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1823" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="14" op_0_bw="32">
<![CDATA[
memmove_done325:0 %index_ptr319 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr319"/></StgValue>
</operation>

<operation id="1824" st_id="179" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done325:1 %call_ln4851 = call void @poly_big_to_fp.1, i32 %vla18, i15 12288, i15 0, i4 1, i9 1, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4851"/></StgValue>
</operation>

<operation id="1825" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
memmove_done325:3 %store_ln0 = store i14 0, i14 %index_ptr319

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1826" st_id="180" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done325:1 %call_ln4851 = call void @poly_big_to_fp.1, i32 %vla18, i15 12288, i15 0, i4 1, i9 1, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4851"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1827" st_id="181" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done325:2 %call_ln4852 = call void @poly_big_to_fp.1, i32 %vla18, i15 16384, i15 2048, i4 1, i9 1, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4852"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1828" st_id="182" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done325:2 %call_ln4852 = call void @poly_big_to_fp.1, i32 %vla18, i15 16384, i15 2048, i4 1, i9 1, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4852"/></StgValue>
</operation>

<operation id="1829" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
memmove_done325:4 %br_ln0 = br void %copy_forward_loop318

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1830" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
copy_forward_loop318:0 %index_ptr319_load = load i14 %index_ptr319

]]></Node>
<StgValue><ssdm name="index_ptr319_load"/></StgValue>
</operation>

<operation id="1831" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="15" op_0_bw="14">
<![CDATA[
copy_forward_loop318:1 %index_ptr319_cast51 = zext i14 %index_ptr319_load

]]></Node>
<StgValue><ssdm name="index_ptr319_cast51"/></StgValue>
</operation>

<operation id="1832" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="2" op_0_bw="14">
<![CDATA[
copy_forward_loop318:2 %empty_249 = trunc i14 %index_ptr319_load

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="1833" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop318:3 %add_ptr_i628_sum1016 = add i15 %index_ptr319_cast51, i15 4096

]]></Node>
<StgValue><ssdm name="add_ptr_i628_sum1016"/></StgValue>
</operation>

<operation id="1834" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop318:4 %tmp_123 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ptr_i628_sum1016, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1835" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop318:5 %p_cast159 = zext i13 %tmp_123

]]></Node>
<StgValue><ssdm name="p_cast159"/></StgValue>
</operation>

<operation id="1836" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop318:6 %vla18_addr_99 = getelementptr i32 %vla18, i64 0, i64 %p_cast159

]]></Node>
<StgValue><ssdm name="vla18_addr_99"/></StgValue>
</operation>

<operation id="1837" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop318:7 %vla18_load_58 = load i13 %vla18_addr_99

]]></Node>
<StgValue><ssdm name="vla18_load_58"/></StgValue>
</operation>

<operation id="1838" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop318:16 %tmp_125 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %index_ptr319_load, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1839" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop318:7 %vla18_load_58 = load i13 %vla18_addr_99

]]></Node>
<StgValue><ssdm name="vla18_load_58"/></StgValue>
</operation>

<operation id="1840" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop318:8 %tmp_124 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_249, i3 0

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1841" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop318:9 %p_cast160 = zext i5 %tmp_124

]]></Node>
<StgValue><ssdm name="p_cast160"/></StgValue>
</operation>

<operation id="1842" st_id="184" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop318:10 %empty_250 = lshr i32 %vla18_load_58, i32 %p_cast160

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="1843" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop318:11 %empty_251 = trunc i32 %empty_250

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="1844" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop318:12 %p_cast52_cast = zext i8 %empty_251

]]></Node>
<StgValue><ssdm name="p_cast52_cast"/></StgValue>
</operation>

<operation id="1845" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop318:13 %index_ptr319_cast_cast161 = zext i2 %empty_249

]]></Node>
<StgValue><ssdm name="index_ptr319_cast_cast161"/></StgValue>
</operation>

<operation id="1846" st_id="184" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop318:14 %empty_252 = shl i4 1, i4 %index_ptr319_cast_cast161

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="1847" st_id="184" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop318:15 %empty_253 = shl i32 %p_cast52_cast, i32 %p_cast160

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="1848" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="12">
<![CDATA[
copy_forward_loop318:17 %p_cast162 = zext i12 %tmp_125

]]></Node>
<StgValue><ssdm name="p_cast162"/></StgValue>
</operation>

<operation id="1849" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop318:18 %vla18_addr_100 = getelementptr i32 %vla18, i64 0, i64 %p_cast162

]]></Node>
<StgValue><ssdm name="vla18_addr_100"/></StgValue>
</operation>

<operation id="1850" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_forward_loop318:19 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_100, i32 %empty_253, i4 %empty_252

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1851" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
copy_forward_loop318:20 %index_increment321_cast = add i14 %index_ptr319_load, i14 1

]]></Node>
<StgValue><ssdm name="index_increment321_cast"/></StgValue>
</operation>

<operation id="1852" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
copy_forward_loop318:21 %empty_254 = icmp_eq  i14 %index_ptr319_load, i14 16383

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="1853" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop318:22 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1854" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop318:23 %br_ln0 = br i1 %empty_254, void %copy_forward_loop318.copy_forward_loop318_crit_edge, void %memmove_done313

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1855" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop318.copy_forward_loop318_crit_edge:0 %store_ln0 = store i14 %index_increment321_cast, i14 %index_ptr319

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1856" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop318.copy_forward_loop318_crit_edge:1 %br_ln0 = br void %copy_forward_loop318

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1857" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="9" op_0_bw="32">
<![CDATA[
memmove_done313:0 %u_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_49"/></StgValue>
</operation>

<operation id="1858" st_id="185" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:1 %call_ln4871 = call void @FFT.1, i32 %vla18, i15 0, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4871"/></StgValue>
</operation>

<operation id="1859" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
memmove_done313:5 %store_ln480 = store i9 0, i9 %u_49

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1860" st_id="186" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:1 %call_ln4871 = call void @FFT.1, i32 %vla18, i15 0, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4871"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1861" st_id="187" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:2 %call_ln4872 = call void @FFT.1, i32 %vla18, i15 4096, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4872"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1862" st_id="188" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:2 %call_ln4872 = call void @FFT.1, i32 %vla18, i15 4096, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4872"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1863" st_id="189" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:3 %call_ln4873 = call void @FFT.1, i32 %vla18, i15 8192, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4873"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1864" st_id="190" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:3 %call_ln4873 = call void @FFT.1, i32 %vla18, i15 8192, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4873"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1865" st_id="191" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:4 %call_ln4874 = call void @FFT.1, i32 %vla18, i15 12288, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4874"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1866" st_id="192" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
memmove_done313:4 %call_ln4874 = call void @FFT.1, i32 %vla18, i15 12288, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4874"/></StgValue>
</operation>

<operation id="1867" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
memmove_done313:6 %br_ln480 = br void %for.inc.i637

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1868" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i637:0 %u_129 = load i9 %u_49

]]></Node>
<StgValue><ssdm name="u_129"/></StgValue>
</operation>

<operation id="1869" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i637:1 %icmp_ln480 = icmp_eq  i9 %u_129, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="1870" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i637:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1871" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i637:3 %u_130 = add i9 %u_129, i9 1

]]></Node>
<StgValue><ssdm name="u_130"/></StgValue>
</operation>

<operation id="1872" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i637:4 %br_ln480 = br i1 %icmp_ln480, void %for.inc.i637.split, void %for.inc.i647.preheader

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="1873" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i637.split:2 %shl_ln486 = shl i9 %u_129, i9 1

]]></Node>
<StgValue><ssdm name="shl_ln486"/></StgValue>
</operation>

<operation id="1874" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i637.split:3 %zext_ln486 = zext i9 %shl_ln486

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="1875" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:4 %vla18_addr_120 = getelementptr i32 %vla18, i64 0, i64 %zext_ln486

]]></Node>
<StgValue><ssdm name="vla18_addr_120"/></StgValue>
</operation>

<operation id="1876" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:5 %vla18_load_70 = load i13 %vla18_addr_120

]]></Node>
<StgValue><ssdm name="vla18_load_70"/></StgValue>
</operation>

<operation id="1877" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i637.split:6 %or_ln486 = or i9 %shl_ln486, i9 1

]]></Node>
<StgValue><ssdm name="or_ln486"/></StgValue>
</operation>

<operation id="1878" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i637.split:7 %zext_ln486_1 = zext i9 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln486_1"/></StgValue>
</operation>

<operation id="1879" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:8 %vla18_addr_121 = getelementptr i32 %vla18, i64 0, i64 %zext_ln486_1

]]></Node>
<StgValue><ssdm name="vla18_addr_121"/></StgValue>
</operation>

<operation id="1880" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:9 %vla18_load_71 = load i13 %vla18_addr_121

]]></Node>
<StgValue><ssdm name="vla18_load_71"/></StgValue>
</operation>

<operation id="1881" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i637.split:124 %store_ln480 = store i9 %u_130, i9 %u_49

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>

<operation id="1882" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="9" op_0_bw="32">
<![CDATA[
for.inc.i647.preheader:0 %u_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_54"/></StgValue>
</operation>

<operation id="1883" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i647.preheader:1 %store_ln225 = store i9 0, i9 %u_54

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1884" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i647.preheader:2 %br_ln225 = br void %for.inc.i647

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1885" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="8" op_0_bw="9">
<![CDATA[
for.inc.i637.split:1 %trunc_ln486 = trunc i9 %u_129

]]></Node>
<StgValue><ssdm name="trunc_ln486"/></StgValue>
</operation>

<operation id="1886" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:5 %vla18_load_70 = load i13 %vla18_addr_120

]]></Node>
<StgValue><ssdm name="vla18_load_70"/></StgValue>
</operation>

<operation id="1887" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:9 %vla18_load_71 = load i13 %vla18_addr_121

]]></Node>
<StgValue><ssdm name="vla18_load_71"/></StgValue>
</operation>

<operation id="1888" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i637.split:12 %zext_ln12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i8.i1, i1 1, i8 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="1889" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i637.split:13 %zext_ln487 = zext i10 %zext_ln12

]]></Node>
<StgValue><ssdm name="zext_ln487"/></StgValue>
</operation>

<operation id="1890" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:14 %vla18_addr_122 = getelementptr i32 %vla18, i64 0, i64 %zext_ln487

]]></Node>
<StgValue><ssdm name="vla18_addr_122"/></StgValue>
</operation>

<operation id="1891" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:15 %vla18_load_72 = load i13 %vla18_addr_122

]]></Node>
<StgValue><ssdm name="vla18_load_72"/></StgValue>
</operation>

<operation id="1892" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc.i637.split:16 %zext_ln487_1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln487_1_cast"/></StgValue>
</operation>

<operation id="1893" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i637.split:17 %zext_ln487_1 = zext i10 %zext_ln487_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln487_1"/></StgValue>
</operation>

<operation id="1894" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:18 %vla18_addr_123 = getelementptr i32 %vla18, i64 0, i64 %zext_ln487_1

]]></Node>
<StgValue><ssdm name="vla18_addr_123"/></StgValue>
</operation>

<operation id="1895" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:19 %vla18_load_73 = load i13 %vla18_addr_123

]]></Node>
<StgValue><ssdm name="vla18_load_73"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1896" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:15 %vla18_load_72 = load i13 %vla18_addr_122

]]></Node>
<StgValue><ssdm name="vla18_load_72"/></StgValue>
</operation>

<operation id="1897" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:19 %vla18_load_73 = load i13 %vla18_addr_123

]]></Node>
<StgValue><ssdm name="vla18_load_73"/></StgValue>
</operation>

<operation id="1898" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i637.split:22 %zext_ln13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i8.i1, i2 2, i8 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="1899" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i637.split:23 %zext_ln488 = zext i11 %zext_ln13

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="1900" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:24 %vla18_addr_124 = getelementptr i32 %vla18, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="vla18_addr_124"/></StgValue>
</operation>

<operation id="1901" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:25 %vla18_load_74 = load i13 %vla18_addr_124

]]></Node>
<StgValue><ssdm name="vla18_load_74"/></StgValue>
</operation>

<operation id="1902" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
for.inc.i637.split:26 %zext_ln488_1_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 2, i9 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln488_1_cast"/></StgValue>
</operation>

<operation id="1903" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i637.split:27 %zext_ln488_1 = zext i11 %zext_ln488_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln488_1"/></StgValue>
</operation>

<operation id="1904" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:28 %vla18_addr_125 = getelementptr i32 %vla18, i64 0, i64 %zext_ln488_1

]]></Node>
<StgValue><ssdm name="vla18_addr_125"/></StgValue>
</operation>

<operation id="1905" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:29 %vla18_load_75 = load i13 %vla18_addr_125

]]></Node>
<StgValue><ssdm name="vla18_load_75"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1906" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:25 %vla18_load_74 = load i13 %vla18_addr_124

]]></Node>
<StgValue><ssdm name="vla18_load_74"/></StgValue>
</operation>

<operation id="1907" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:29 %vla18_load_75 = load i13 %vla18_addr_125

]]></Node>
<StgValue><ssdm name="vla18_load_75"/></StgValue>
</operation>

<operation id="1908" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc.i637.split:32 %shl_ln31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %u_129, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="1909" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i637.split:33 %or_ln489_1 = or i10 %shl_ln31, i10 512

]]></Node>
<StgValue><ssdm name="or_ln489_1"/></StgValue>
</operation>

<operation id="1910" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="10">
<![CDATA[
for.inc.i637.split:34 %sext_ln489 = sext i10 %or_ln489_1

]]></Node>
<StgValue><ssdm name="sext_ln489"/></StgValue>
</operation>

<operation id="1911" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i637.split:35 %zext_ln489 = zext i11 %sext_ln489

]]></Node>
<StgValue><ssdm name="zext_ln489"/></StgValue>
</operation>

<operation id="1912" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:36 %vla18_addr_126 = getelementptr i32 %vla18, i64 0, i64 %zext_ln489

]]></Node>
<StgValue><ssdm name="vla18_addr_126"/></StgValue>
</operation>

<operation id="1913" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:37 %vla18_load_76 = load i13 %vla18_addr_126

]]></Node>
<StgValue><ssdm name="vla18_load_76"/></StgValue>
</operation>

<operation id="1914" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i637.split:38 %or_ln489 = or i10 %shl_ln31, i10 513

]]></Node>
<StgValue><ssdm name="or_ln489"/></StgValue>
</operation>

<operation id="1915" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="11" op_0_bw="10">
<![CDATA[
for.inc.i637.split:39 %sext_ln489_1 = sext i10 %or_ln489

]]></Node>
<StgValue><ssdm name="sext_ln489_1"/></StgValue>
</operation>

<operation id="1916" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i637.split:40 %zext_ln489_1 = zext i11 %sext_ln489_1

]]></Node>
<StgValue><ssdm name="zext_ln489_1"/></StgValue>
</operation>

<operation id="1917" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:41 %vla18_addr_127 = getelementptr i32 %vla18, i64 0, i64 %zext_ln489_1

]]></Node>
<StgValue><ssdm name="vla18_addr_127"/></StgValue>
</operation>

<operation id="1918" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:42 %vla18_load_77 = load i13 %vla18_addr_127

]]></Node>
<StgValue><ssdm name="vla18_load_77"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1919" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:37 %vla18_load_76 = load i13 %vla18_addr_126

]]></Node>
<StgValue><ssdm name="vla18_load_76"/></StgValue>
</operation>

<operation id="1920" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:42 %vla18_load_77 = load i13 %vla18_addr_127

]]></Node>
<StgValue><ssdm name="vla18_load_77"/></StgValue>
</operation>

<operation id="1921" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i637.split:45 %zext_ln14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 4, i8 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="1922" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:46 %zext_ln490 = zext i12 %zext_ln14

]]></Node>
<StgValue><ssdm name="zext_ln490"/></StgValue>
</operation>

<operation id="1923" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:47 %vla18_addr_128 = getelementptr i32 %vla18, i64 0, i64 %zext_ln490

]]></Node>
<StgValue><ssdm name="vla18_addr_128"/></StgValue>
</operation>

<operation id="1924" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:48 %vla18_load_78 = load i13 %vla18_addr_128

]]></Node>
<StgValue><ssdm name="vla18_load_78"/></StgValue>
</operation>

<operation id="1925" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc.i637.split:49 %zext_ln490_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 4, i9 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln490_1_cast"/></StgValue>
</operation>

<operation id="1926" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:50 %zext_ln490_1 = zext i12 %zext_ln490_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln490_1"/></StgValue>
</operation>

<operation id="1927" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:51 %vla18_addr_129 = getelementptr i32 %vla18, i64 0, i64 %zext_ln490_1

]]></Node>
<StgValue><ssdm name="vla18_addr_129"/></StgValue>
</operation>

<operation id="1928" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:52 %vla18_load_79 = load i13 %vla18_addr_129

]]></Node>
<StgValue><ssdm name="vla18_load_79"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1929" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:48 %vla18_load_78 = load i13 %vla18_addr_128

]]></Node>
<StgValue><ssdm name="vla18_load_78"/></StgValue>
</operation>

<operation id="1930" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:52 %vla18_load_79 = load i13 %vla18_addr_129

]]></Node>
<StgValue><ssdm name="vla18_load_79"/></StgValue>
</operation>

<operation id="1931" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i637.split:55 %zext_ln15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 5, i8 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="1932" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:56 %zext_ln491 = zext i12 %zext_ln15

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="1933" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:57 %vla18_addr_130 = getelementptr i32 %vla18, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="vla18_addr_130"/></StgValue>
</operation>

<operation id="1934" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:58 %vla18_load_80 = load i13 %vla18_addr_130

]]></Node>
<StgValue><ssdm name="vla18_load_80"/></StgValue>
</operation>

<operation id="1935" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc.i637.split:59 %zext_ln491_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 5, i9 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln491_1_cast"/></StgValue>
</operation>

<operation id="1936" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:60 %zext_ln491_1 = zext i12 %zext_ln491_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln491_1"/></StgValue>
</operation>

<operation id="1937" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:61 %vla18_addr_131 = getelementptr i32 %vla18, i64 0, i64 %zext_ln491_1

]]></Node>
<StgValue><ssdm name="vla18_addr_131"/></StgValue>
</operation>

<operation id="1938" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:62 %vla18_load_81 = load i13 %vla18_addr_131

]]></Node>
<StgValue><ssdm name="vla18_load_81"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1939" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:10 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_71, i32 %vla18_load_70

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1940" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:11 %F_re = bitcast i64 %tmp_19

]]></Node>
<StgValue><ssdm name="F_re"/></StgValue>
</operation>

<operation id="1941" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:20 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_73, i32 %vla18_load_72

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1942" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:21 %F_im = bitcast i64 %tmp_20

]]></Node>
<StgValue><ssdm name="F_im"/></StgValue>
</operation>

<operation id="1943" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:53 %tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_79, i32 %vla18_load_78

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1944" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:54 %f_re = bitcast i64 %tmp_23

]]></Node>
<StgValue><ssdm name="f_re"/></StgValue>
</operation>

<operation id="1945" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:58 %vla18_load_80 = load i13 %vla18_addr_130

]]></Node>
<StgValue><ssdm name="vla18_load_80"/></StgValue>
</operation>

<operation id="1946" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:62 %vla18_load_81 = load i13 %vla18_addr_131

]]></Node>
<StgValue><ssdm name="vla18_load_81"/></StgValue>
</operation>

<operation id="1947" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:63 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_81, i32 %vla18_load_80

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1948" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i637.split:64 %sext_ln492 = sext i11 %zext_ln13

]]></Node>
<StgValue><ssdm name="sext_ln492"/></StgValue>
</operation>

<operation id="1949" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:65 %zext_ln492 = zext i12 %sext_ln492

]]></Node>
<StgValue><ssdm name="zext_ln492"/></StgValue>
</operation>

<operation id="1950" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:66 %vla18_addr_132 = getelementptr i32 %vla18, i64 0, i64 %zext_ln492

]]></Node>
<StgValue><ssdm name="vla18_addr_132"/></StgValue>
</operation>

<operation id="1951" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:67 %vla18_load_82 = load i13 %vla18_addr_132

]]></Node>
<StgValue><ssdm name="vla18_load_82"/></StgValue>
</operation>

<operation id="1952" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i637.split:68 %or_ln492 = or i11 %zext_ln13, i11 1

]]></Node>
<StgValue><ssdm name="or_ln492"/></StgValue>
</operation>

<operation id="1953" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i637.split:69 %sext_ln492_1 = sext i11 %or_ln492

]]></Node>
<StgValue><ssdm name="sext_ln492_1"/></StgValue>
</operation>

<operation id="1954" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:70 %zext_ln492_1 = zext i12 %sext_ln492_1

]]></Node>
<StgValue><ssdm name="zext_ln492_1"/></StgValue>
</operation>

<operation id="1955" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:71 %vla18_addr_133 = getelementptr i32 %vla18, i64 0, i64 %zext_ln492_1

]]></Node>
<StgValue><ssdm name="vla18_addr_133"/></StgValue>
</operation>

<operation id="1956" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:72 %vla18_load_83 = load i13 %vla18_addr_133

]]></Node>
<StgValue><ssdm name="vla18_load_83"/></StgValue>
</operation>

<operation id="1957" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:84 %xor_ln147 = xor i64 %tmp_24, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="1958" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:85 %fpct_b_im = bitcast i64 %xor_ln147

]]></Node>
<StgValue><ssdm name="fpct_b_im"/></StgValue>
</operation>

<operation id="1959" st_id="199" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:86 %test1 = dmul i64 %F_re, i64 %f_re

]]></Node>
<StgValue><ssdm name="test1"/></StgValue>
</operation>

<operation id="1960" st_id="199" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:87 %test2 = dmul i64 %F_im, i64 %fpct_b_im

]]></Node>
<StgValue><ssdm name="test2"/></StgValue>
</operation>

<operation id="1961" st_id="199" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:89 %test1_1 = dmul i64 %F_re, i64 %fpct_b_im

]]></Node>
<StgValue><ssdm name="test1_1"/></StgValue>
</operation>

<operation id="1962" st_id="199" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:90 %test2_1 = dmul i64 %F_im, i64 %f_re

]]></Node>
<StgValue><ssdm name="test2_1"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1963" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:67 %vla18_load_82 = load i13 %vla18_addr_132

]]></Node>
<StgValue><ssdm name="vla18_load_82"/></StgValue>
</operation>

<operation id="1964" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:72 %vla18_load_83 = load i13 %vla18_addr_133

]]></Node>
<StgValue><ssdm name="vla18_load_83"/></StgValue>
</operation>

<operation id="1965" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="12" op_0_bw="10">
<![CDATA[
for.inc.i637.split:75 %sext_ln493 = sext i10 %or_ln489_1

]]></Node>
<StgValue><ssdm name="sext_ln493"/></StgValue>
</operation>

<operation id="1966" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:76 %zext_ln493 = zext i12 %sext_ln493

]]></Node>
<StgValue><ssdm name="zext_ln493"/></StgValue>
</operation>

<operation id="1967" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:77 %vla18_addr_134 = getelementptr i32 %vla18, i64 0, i64 %zext_ln493

]]></Node>
<StgValue><ssdm name="vla18_addr_134"/></StgValue>
</operation>

<operation id="1968" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:78 %vla18_load_84 = load i13 %vla18_addr_134

]]></Node>
<StgValue><ssdm name="vla18_load_84"/></StgValue>
</operation>

<operation id="1969" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="10">
<![CDATA[
for.inc.i637.split:79 %sext_ln493_1 = sext i10 %or_ln489

]]></Node>
<StgValue><ssdm name="sext_ln493_1"/></StgValue>
</operation>

<operation id="1970" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i637.split:80 %zext_ln493_1 = zext i12 %sext_ln493_1

]]></Node>
<StgValue><ssdm name="zext_ln493_1"/></StgValue>
</operation>

<operation id="1971" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:81 %vla18_addr_135 = getelementptr i32 %vla18, i64 0, i64 %zext_ln493_1

]]></Node>
<StgValue><ssdm name="vla18_addr_135"/></StgValue>
</operation>

<operation id="1972" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:82 %vla18_load_85 = load i13 %vla18_addr_135

]]></Node>
<StgValue><ssdm name="vla18_load_85"/></StgValue>
</operation>

<operation id="1973" st_id="200" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:86 %test1 = dmul i64 %F_re, i64 %f_re

]]></Node>
<StgValue><ssdm name="test1"/></StgValue>
</operation>

<operation id="1974" st_id="200" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:87 %test2 = dmul i64 %F_im, i64 %fpct_b_im

]]></Node>
<StgValue><ssdm name="test2"/></StgValue>
</operation>

<operation id="1975" st_id="200" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:88 %fpct_d_re = dsub i64 %test1, i64 %test2

]]></Node>
<StgValue><ssdm name="fpct_d_re"/></StgValue>
</operation>

<operation id="1976" st_id="200" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:89 %test1_1 = dmul i64 %F_re, i64 %fpct_b_im

]]></Node>
<StgValue><ssdm name="test1_1"/></StgValue>
</operation>

<operation id="1977" st_id="200" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:90 %test2_1 = dmul i64 %F_im, i64 %f_re

]]></Node>
<StgValue><ssdm name="test2_1"/></StgValue>
</operation>

<operation id="1978" st_id="200" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:91 %fpct_d_im = dadd i64 %test1_1, i64 %test2_1

]]></Node>
<StgValue><ssdm name="fpct_d_im"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1979" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:30 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_75, i32 %vla18_load_74

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1980" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:31 %G_re = bitcast i64 %tmp_21

]]></Node>
<StgValue><ssdm name="G_re"/></StgValue>
</operation>

<operation id="1981" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:43 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_77, i32 %vla18_load_76

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1982" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:44 %G_im = bitcast i64 %tmp_22

]]></Node>
<StgValue><ssdm name="G_im"/></StgValue>
</operation>

<operation id="1983" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:73 %tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_83, i32 %vla18_load_82

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1984" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:74 %g_re = bitcast i64 %tmp_25

]]></Node>
<StgValue><ssdm name="g_re"/></StgValue>
</operation>

<operation id="1985" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:78 %vla18_load_84 = load i13 %vla18_addr_134

]]></Node>
<StgValue><ssdm name="vla18_load_84"/></StgValue>
</operation>

<operation id="1986" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i637.split:82 %vla18_load_85 = load i13 %vla18_addr_135

]]></Node>
<StgValue><ssdm name="vla18_load_85"/></StgValue>
</operation>

<operation id="1987" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i637.split:83 %tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_85, i32 %vla18_load_84

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1988" st_id="201" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:88 %fpct_d_re = dsub i64 %test1, i64 %test2

]]></Node>
<StgValue><ssdm name="fpct_d_re"/></StgValue>
</operation>

<operation id="1989" st_id="201" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:91 %fpct_d_im = dadd i64 %test1_1, i64 %test2_1

]]></Node>
<StgValue><ssdm name="fpct_d_im"/></StgValue>
</operation>

<operation id="1990" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:92 %xor_ln147_1 = xor i64 %tmp_26, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln147_1"/></StgValue>
</operation>

<operation id="1991" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:93 %fpct_b_im_1 = bitcast i64 %xor_ln147_1

]]></Node>
<StgValue><ssdm name="fpct_b_im_1"/></StgValue>
</operation>

<operation id="1992" st_id="201" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:94 %test1_2 = dmul i64 %G_re, i64 %g_re

]]></Node>
<StgValue><ssdm name="test1_2"/></StgValue>
</operation>

<operation id="1993" st_id="201" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:95 %test2_2 = dmul i64 %G_im, i64 %fpct_b_im_1

]]></Node>
<StgValue><ssdm name="test2_2"/></StgValue>
</operation>

<operation id="1994" st_id="201" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:97 %test1_3 = dmul i64 %G_re, i64 %fpct_b_im_1

]]></Node>
<StgValue><ssdm name="test1_3"/></StgValue>
</operation>

<operation id="1995" st_id="201" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:98 %test2_3 = dmul i64 %G_im, i64 %g_re

]]></Node>
<StgValue><ssdm name="test2_3"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1996" st_id="202" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:94 %test1_2 = dmul i64 %G_re, i64 %g_re

]]></Node>
<StgValue><ssdm name="test1_2"/></StgValue>
</operation>

<operation id="1997" st_id="202" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:95 %test2_2 = dmul i64 %G_im, i64 %fpct_b_im_1

]]></Node>
<StgValue><ssdm name="test2_2"/></StgValue>
</operation>

<operation id="1998" st_id="202" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:96 %fpct_d_re_1 = dsub i64 %test1_2, i64 %test2_2

]]></Node>
<StgValue><ssdm name="fpct_d_re_1"/></StgValue>
</operation>

<operation id="1999" st_id="202" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:97 %test1_3 = dmul i64 %G_re, i64 %fpct_b_im_1

]]></Node>
<StgValue><ssdm name="test1_3"/></StgValue>
</operation>

<operation id="2000" st_id="202" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:98 %test2_3 = dmul i64 %G_im, i64 %g_re

]]></Node>
<StgValue><ssdm name="test2_3"/></StgValue>
</operation>

<operation id="2001" st_id="202" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:99 %fpct_d_im_1 = dadd i64 %test1_3, i64 %test2_3

]]></Node>
<StgValue><ssdm name="fpct_d_im_1"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2002" st_id="203" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:96 %fpct_d_re_1 = dsub i64 %test1_2, i64 %test2_2

]]></Node>
<StgValue><ssdm name="fpct_d_re_1"/></StgValue>
</operation>

<operation id="2003" st_id="203" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:99 %fpct_d_im_1 = dadd i64 %test1_3, i64 %test2_3

]]></Node>
<StgValue><ssdm name="fpct_d_im_1"/></StgValue>
</operation>

<operation id="2004" st_id="203" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:100 %add_i_i = dadd i64 %fpct_d_re, i64 %fpct_d_re_1

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="2005" st_id="203" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:112 %add_i9_i = dadd i64 %fpct_d_im, i64 %fpct_d_im_1

]]></Node>
<StgValue><ssdm name="add_i9_i"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2006" st_id="204" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:100 %add_i_i = dadd i64 %fpct_d_re, i64 %fpct_d_re_1

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="2007" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:101 %bitcast_ln497 = bitcast i64 %add_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln497"/></StgValue>
</operation>

<operation id="2008" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i637.split:102 %zext_ln16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 8, i8 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="2009" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i637.split:103 %zext_ln497 = zext i13 %zext_ln16

]]></Node>
<StgValue><ssdm name="zext_ln497"/></StgValue>
</operation>

<operation id="2010" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i637.split:104 %trunc_ln497 = trunc i64 %bitcast_ln497

]]></Node>
<StgValue><ssdm name="trunc_ln497"/></StgValue>
</operation>

<operation id="2011" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:105 %vla18_addr_136 = getelementptr i32 %vla18, i64 0, i64 %zext_ln497

]]></Node>
<StgValue><ssdm name="vla18_addr_136"/></StgValue>
</operation>

<operation id="2012" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc.i637.split:106 %store_ln497 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_136, i32 %trunc_ln497, i4 15

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="2013" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i637.split:107 %trunc_ln497_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln497, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln497_1"/></StgValue>
</operation>

<operation id="2014" st_id="204" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i637.split:112 %add_i9_i = dadd i64 %fpct_d_im, i64 %fpct_d_im_1

]]></Node>
<StgValue><ssdm name="add_i9_i"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2015" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i637.split:108 %zext_ln497_1_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 8, i9 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln497_1_cast"/></StgValue>
</operation>

<operation id="2016" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i637.split:109 %zext_ln497_1 = zext i13 %zext_ln497_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln497_1"/></StgValue>
</operation>

<operation id="2017" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:110 %vla18_addr_137 = getelementptr i32 %vla18, i64 0, i64 %zext_ln497_1

]]></Node>
<StgValue><ssdm name="vla18_addr_137"/></StgValue>
</operation>

<operation id="2018" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.i637.split:111 %store_ln497 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_137, i32 %trunc_ln497_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2019" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i637.split:113 %bitcast_ln498 = bitcast i64 %add_i9_i

]]></Node>
<StgValue><ssdm name="bitcast_ln498"/></StgValue>
</operation>

<operation id="2020" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i637.split:114 %zext_ln17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 9, i8 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="2021" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i637.split:115 %zext_ln498 = zext i13 %zext_ln17

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="2022" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i637.split:116 %trunc_ln498 = trunc i64 %bitcast_ln498

]]></Node>
<StgValue><ssdm name="trunc_ln498"/></StgValue>
</operation>

<operation id="2023" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:117 %vla18_addr_138 = getelementptr i32 %vla18, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="vla18_addr_138"/></StgValue>
</operation>

<operation id="2024" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i637.split:118 %store_ln498 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_138, i32 %trunc_ln498, i4 15

]]></Node>
<StgValue><ssdm name="store_ln498"/></StgValue>
</operation>

<operation id="2025" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i637.split:119 %trunc_ln498_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln498, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln498_1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2026" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i637.split:0 %specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_82

]]></Node>
<StgValue><ssdm name="specloopname_ln476"/></StgValue>
</operation>

<operation id="2027" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i637.split:120 %zext_ln498_1_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln498_1_cast"/></StgValue>
</operation>

<operation id="2028" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i637.split:121 %zext_ln498_1 = zext i13 %zext_ln498_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln498_1"/></StgValue>
</operation>

<operation id="2029" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i637.split:122 %vla18_addr_139 = getelementptr i32 %vla18, i64 0, i64 %zext_ln498_1

]]></Node>
<StgValue><ssdm name="vla18_addr_139"/></StgValue>
</operation>

<operation id="2030" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i637.split:123 %store_ln498 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_139, i32 %trunc_ln498_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln498"/></StgValue>
</operation>

<operation id="2031" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i637.split:125 %br_ln480 = br void %for.inc.i637

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2032" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i647:0 %u_133 = load i9 %u_54

]]></Node>
<StgValue><ssdm name="u_133"/></StgValue>
</operation>

<operation id="2033" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i647:1 %icmp_ln225_1 = icmp_eq  i9 %u_133, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln225_1"/></StgValue>
</operation>

<operation id="2034" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i647:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2035" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i647:3 %u_134 = add i9 %u_133, i9 1

]]></Node>
<StgValue><ssdm name="u_134"/></StgValue>
</operation>

<operation id="2036" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i647:4 %br_ln225 = br i1 %icmp_ln225_1, void %for.inc.i647.split, void %for.inc.i656.preheader

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="2037" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="9">
<![CDATA[
for.inc.i647.split:1 %trunc_ln227 = trunc i9 %u_133

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="2038" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i647.split:2 %shl_ln227 = shl i9 %u_133, i9 1

]]></Node>
<StgValue><ssdm name="shl_ln227"/></StgValue>
</operation>

<operation id="2039" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i647.split:3 %zext_ln21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 4, i8 %trunc_ln227, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="2040" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:4 %zext_ln227 = zext i12 %zext_ln21

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="2041" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:5 %vla18_addr_151 = getelementptr i32 %vla18, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="vla18_addr_151"/></StgValue>
</operation>

<operation id="2042" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:6 %vla18_load_94 = load i13 %vla18_addr_151

]]></Node>
<StgValue><ssdm name="vla18_load_94"/></StgValue>
</operation>

<operation id="2043" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i647.split:7 %or_ln227 = or i9 %shl_ln227, i9 1

]]></Node>
<StgValue><ssdm name="or_ln227"/></StgValue>
</operation>

<operation id="2044" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc.i647.split:8 %zext_ln227_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 4, i9 %or_ln227

]]></Node>
<StgValue><ssdm name="zext_ln227_3_cast"/></StgValue>
</operation>

<operation id="2045" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:9 %zext_ln227_3 = zext i12 %zext_ln227_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln227_3"/></StgValue>
</operation>

<operation id="2046" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:10 %vla18_addr_152 = getelementptr i32 %vla18, i64 0, i64 %zext_ln227_3

]]></Node>
<StgValue><ssdm name="vla18_addr_152"/></StgValue>
</operation>

<operation id="2047" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:11 %vla18_load_95 = load i13 %vla18_addr_152

]]></Node>
<StgValue><ssdm name="vla18_load_95"/></StgValue>
</operation>

<operation id="2048" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i647.split:68 %store_ln225 = store i9 %u_134, i9 %u_54

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2049" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="32">
<![CDATA[
for.inc.i656.preheader:0 %u_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_58"/></StgValue>
</operation>

<operation id="2050" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i656.preheader:1 %store_ln580 = store i9 0, i9 %u_58

]]></Node>
<StgValue><ssdm name="store_ln580"/></StgValue>
</operation>

<operation id="2051" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i656.preheader:2 %br_ln580 = br void %for.inc.i656

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2052" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:6 %vla18_load_94 = load i13 %vla18_addr_151

]]></Node>
<StgValue><ssdm name="vla18_load_94"/></StgValue>
</operation>

<operation id="2053" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:11 %vla18_load_95 = load i13 %vla18_addr_152

]]></Node>
<StgValue><ssdm name="vla18_load_95"/></StgValue>
</operation>

<operation id="2054" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i647.split:14 %zext_ln228_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 5, i8 %trunc_ln227, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln228_1"/></StgValue>
</operation>

<operation id="2055" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:15 %zext_ln228_3 = zext i12 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="zext_ln228_3"/></StgValue>
</operation>

<operation id="2056" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:16 %vla18_addr_153 = getelementptr i32 %vla18, i64 0, i64 %zext_ln228_3

]]></Node>
<StgValue><ssdm name="vla18_addr_153"/></StgValue>
</operation>

<operation id="2057" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:17 %vla18_load_96 = load i13 %vla18_addr_153

]]></Node>
<StgValue><ssdm name="vla18_load_96"/></StgValue>
</operation>

<operation id="2058" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc.i647.split:18 %zext_ln228_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 5, i9 %or_ln227

]]></Node>
<StgValue><ssdm name="zext_ln228_3_cast"/></StgValue>
</operation>

<operation id="2059" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:19 %zext_ln228_4 = zext i12 %zext_ln228_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln228_4"/></StgValue>
</operation>

<operation id="2060" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:20 %vla18_addr_154 = getelementptr i32 %vla18, i64 0, i64 %zext_ln228_4

]]></Node>
<StgValue><ssdm name="vla18_addr_154"/></StgValue>
</operation>

<operation id="2061" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:21 %vla18_load_97 = load i13 %vla18_addr_154

]]></Node>
<StgValue><ssdm name="vla18_load_97"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2062" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i647.split:12 %tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_95, i32 %vla18_load_94

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2063" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i647.split:13 %a_re = bitcast i64 %tmp_27

]]></Node>
<StgValue><ssdm name="a_re"/></StgValue>
</operation>

<operation id="2064" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:17 %vla18_load_96 = load i13 %vla18_addr_153

]]></Node>
<StgValue><ssdm name="vla18_load_96"/></StgValue>
</operation>

<operation id="2065" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:21 %vla18_load_97 = load i13 %vla18_addr_154

]]></Node>
<StgValue><ssdm name="vla18_load_97"/></StgValue>
</operation>

<operation id="2066" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i647.split:22 %tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_97, i32 %vla18_load_96

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2067" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i647.split:23 %a_im = bitcast i64 %tmp_28

]]></Node>
<StgValue><ssdm name="a_im"/></StgValue>
</operation>

<operation id="2068" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i647.split:24 %or_ln229_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i8.i1, i2 2, i8 %trunc_ln227, i1 0

]]></Node>
<StgValue><ssdm name="or_ln229_1"/></StgValue>
</operation>

<operation id="2069" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i647.split:25 %sext_ln229 = sext i11 %or_ln229_1

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="2070" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:26 %zext_ln229_2 = zext i12 %sext_ln229

]]></Node>
<StgValue><ssdm name="zext_ln229_2"/></StgValue>
</operation>

<operation id="2071" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:27 %vla18_addr_155 = getelementptr i32 %vla18, i64 0, i64 %zext_ln229_2

]]></Node>
<StgValue><ssdm name="vla18_addr_155"/></StgValue>
</operation>

<operation id="2072" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:28 %vla18_load_98 = load i13 %vla18_addr_155

]]></Node>
<StgValue><ssdm name="vla18_load_98"/></StgValue>
</operation>

<operation id="2073" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i647.split:29 %or_ln229 = or i11 %or_ln229_1, i11 1

]]></Node>
<StgValue><ssdm name="or_ln229"/></StgValue>
</operation>

<operation id="2074" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i647.split:30 %sext_ln229_1 = sext i11 %or_ln229

]]></Node>
<StgValue><ssdm name="sext_ln229_1"/></StgValue>
</operation>

<operation id="2075" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:31 %zext_ln229_3 = zext i12 %sext_ln229_1

]]></Node>
<StgValue><ssdm name="zext_ln229_3"/></StgValue>
</operation>

<operation id="2076" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:32 %vla18_addr_156 = getelementptr i32 %vla18, i64 0, i64 %zext_ln229_3

]]></Node>
<StgValue><ssdm name="vla18_addr_156"/></StgValue>
</operation>

<operation id="2077" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:33 %vla18_load_99 = load i13 %vla18_addr_156

]]></Node>
<StgValue><ssdm name="vla18_load_99"/></StgValue>
</operation>

<operation id="2078" st_id="210" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:49 %x_assign_7 = dmul i64 %a_re, i64 %a_re

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="2079" st_id="210" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:50 %y_assign_s = dmul i64 %a_im, i64 %a_im

]]></Node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2080" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:28 %vla18_load_98 = load i13 %vla18_addr_155

]]></Node>
<StgValue><ssdm name="vla18_load_98"/></StgValue>
</operation>

<operation id="2081" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:33 %vla18_load_99 = load i13 %vla18_addr_156

]]></Node>
<StgValue><ssdm name="vla18_load_99"/></StgValue>
</operation>

<operation id="2082" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc.i647.split:36 %shl_ln230_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %u_133, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln230_1"/></StgValue>
</operation>

<operation id="2083" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i647.split:37 %or_ln230_1 = or i10 %shl_ln230_1, i10 512

]]></Node>
<StgValue><ssdm name="or_ln230_1"/></StgValue>
</operation>

<operation id="2084" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="12" op_0_bw="10">
<![CDATA[
for.inc.i647.split:38 %sext_ln230 = sext i10 %or_ln230_1

]]></Node>
<StgValue><ssdm name="sext_ln230"/></StgValue>
</operation>

<operation id="2085" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:39 %zext_ln230_2 = zext i12 %sext_ln230

]]></Node>
<StgValue><ssdm name="zext_ln230_2"/></StgValue>
</operation>

<operation id="2086" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:40 %vla18_addr_157 = getelementptr i32 %vla18, i64 0, i64 %zext_ln230_2

]]></Node>
<StgValue><ssdm name="vla18_addr_157"/></StgValue>
</operation>

<operation id="2087" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:41 %vla18_load_100 = load i13 %vla18_addr_157

]]></Node>
<StgValue><ssdm name="vla18_load_100"/></StgValue>
</operation>

<operation id="2088" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i647.split:42 %or_ln230 = or i10 %shl_ln230_1, i10 513

]]></Node>
<StgValue><ssdm name="or_ln230"/></StgValue>
</operation>

<operation id="2089" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="12" op_0_bw="10">
<![CDATA[
for.inc.i647.split:43 %sext_ln230_1 = sext i10 %or_ln230

]]></Node>
<StgValue><ssdm name="sext_ln230_1"/></StgValue>
</operation>

<operation id="2090" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i647.split:44 %zext_ln230_3 = zext i12 %sext_ln230_1

]]></Node>
<StgValue><ssdm name="zext_ln230_3"/></StgValue>
</operation>

<operation id="2091" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:45 %vla18_addr_158 = getelementptr i32 %vla18, i64 0, i64 %zext_ln230_3

]]></Node>
<StgValue><ssdm name="vla18_addr_158"/></StgValue>
</operation>

<operation id="2092" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:46 %vla18_load_101 = load i13 %vla18_addr_158

]]></Node>
<StgValue><ssdm name="vla18_load_101"/></StgValue>
</operation>

<operation id="2093" st_id="211" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:49 %x_assign_7 = dmul i64 %a_re, i64 %a_re

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="2094" st_id="211" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:50 %y_assign_s = dmul i64 %a_im, i64 %a_im

]]></Node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>

<operation id="2095" st_id="211" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:51 %x_assign_8 = dadd i64 %x_assign_7, i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2096" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i647.split:34 %tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_99, i32 %vla18_load_98

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2097" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i647.split:35 %b_re = bitcast i64 %tmp_29

]]></Node>
<StgValue><ssdm name="b_re"/></StgValue>
</operation>

<operation id="2098" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:41 %vla18_load_100 = load i13 %vla18_addr_157

]]></Node>
<StgValue><ssdm name="vla18_load_100"/></StgValue>
</operation>

<operation id="2099" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i647.split:46 %vla18_load_101 = load i13 %vla18_addr_158

]]></Node>
<StgValue><ssdm name="vla18_load_101"/></StgValue>
</operation>

<operation id="2100" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i647.split:47 %tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_101, i32 %vla18_load_100

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2101" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i647.split:48 %b_im = bitcast i64 %tmp_30

]]></Node>
<StgValue><ssdm name="b_im"/></StgValue>
</operation>

<operation id="2102" st_id="212" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:51 %x_assign_8 = dadd i64 %x_assign_7, i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="2103" st_id="212" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:52 %x_assign_2 = dmul i64 %b_re, i64 %b_re

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2104" st_id="212" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:53 %y_assign_3 = dmul i64 %b_im, i64 %b_im

]]></Node>
<StgValue><ssdm name="y_assign_3"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2105" st_id="213" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:52 %x_assign_2 = dmul i64 %b_re, i64 %b_re

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2106" st_id="213" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:53 %y_assign_3 = dmul i64 %b_im, i64 %b_im

]]></Node>
<StgValue><ssdm name="y_assign_3"/></StgValue>
</operation>

<operation id="2107" st_id="213" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:54 %y_assign_4 = dadd i64 %x_assign_2, i64 %y_assign_3

]]></Node>
<StgValue><ssdm name="y_assign_4"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2108" st_id="214" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:54 %y_assign_4 = dadd i64 %x_assign_2, i64 %y_assign_3

]]></Node>
<StgValue><ssdm name="y_assign_4"/></StgValue>
</operation>

<operation id="2109" st_id="214" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:55 %x_assign_9 = dadd i64 %x_assign_8, i64 %y_assign_4

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2110" st_id="215" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:55 %x_assign_9 = dadd i64 %x_assign_8, i64 %y_assign_4

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2111" st_id="216" stage="6" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:56 %div_i_i = ddiv i64 1, i64 %x_assign_9

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2112" st_id="217" stage="5" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:56 %div_i_i = ddiv i64 1, i64 %x_assign_9

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2113" st_id="218" stage="4" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:56 %div_i_i = ddiv i64 1, i64 %x_assign_9

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2114" st_id="219" stage="3" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:56 %div_i_i = ddiv i64 1, i64 %x_assign_9

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2115" st_id="220" stage="2" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:56 %div_i_i = ddiv i64 1, i64 %x_assign_9

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2116" st_id="221" stage="1" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i647.split:56 %div_i_i = ddiv i64 1, i64 %x_assign_9

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2117" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i647.split:57 %bitcast_ln231_1 = bitcast i64 %div_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln231_1"/></StgValue>
</operation>

<operation id="2118" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i647.split:58 %zext_ln231_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 10, i8 %trunc_ln227, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln231_1"/></StgValue>
</operation>

<operation id="2119" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i647.split:59 %zext_ln231_3 = zext i13 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="zext_ln231_3"/></StgValue>
</operation>

<operation id="2120" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i647.split:60 %trunc_ln231_2 = trunc i64 %bitcast_ln231_1

]]></Node>
<StgValue><ssdm name="trunc_ln231_2"/></StgValue>
</operation>

<operation id="2121" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:61 %vla18_addr_159 = getelementptr i32 %vla18, i64 0, i64 %zext_ln231_3

]]></Node>
<StgValue><ssdm name="vla18_addr_159"/></StgValue>
</operation>

<operation id="2122" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.i647.split:62 %store_ln231 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_159, i32 %trunc_ln231_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="2123" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i647.split:63 %trunc_ln231_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln231_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln231_3"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2124" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i647.split:0 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="2125" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i647.split:64 %zext_ln231_3_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 10, i9 %or_ln227

]]></Node>
<StgValue><ssdm name="zext_ln231_3_cast"/></StgValue>
</operation>

<operation id="2126" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i647.split:65 %zext_ln231_4 = zext i13 %zext_ln231_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln231_4"/></StgValue>
</operation>

<operation id="2127" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i647.split:66 %vla18_addr_160 = getelementptr i32 %vla18, i64 0, i64 %zext_ln231_4

]]></Node>
<StgValue><ssdm name="vla18_addr_160"/></StgValue>
</operation>

<operation id="2128" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i647.split:67 %store_ln231 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_160, i32 %trunc_ln231_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="2129" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i647.split:69 %br_ln225 = br void %for.inc.i647

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2130" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i656:0 %u_139 = load i9 %u_58

]]></Node>
<StgValue><ssdm name="u_139"/></StgValue>
</operation>

<operation id="2131" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i656:1 %icmp_ln580 = icmp_eq  i9 %u_139, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="2132" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i656:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2133" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i656:3 %u_140 = add i9 %u_139, i9 1

]]></Node>
<StgValue><ssdm name="u_140"/></StgValue>
</operation>

<operation id="2134" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i656:4 %br_ln580 = br i1 %icmp_ln580, void %for.inc.i656.split, void %poly_mul_autoadj_fft.exit

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>

<operation id="2135" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="9">
<![CDATA[
for.inc.i656.split:1 %trunc_ln582 = trunc i9 %u_139

]]></Node>
<StgValue><ssdm name="trunc_ln582"/></StgValue>
</operation>

<operation id="2136" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i656.split:2 %shl_ln582 = shl i9 %u_139, i9 1

]]></Node>
<StgValue><ssdm name="shl_ln582"/></StgValue>
</operation>

<operation id="2137" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i656.split:3 %zext_ln23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 8, i8 %trunc_ln582, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="2138" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i656.split:4 %zext_ln582 = zext i13 %zext_ln23

]]></Node>
<StgValue><ssdm name="zext_ln582"/></StgValue>
</operation>

<operation id="2139" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i656.split:5 %vla18_addr_169 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582

]]></Node>
<StgValue><ssdm name="vla18_addr_169"/></StgValue>
</operation>

<operation id="2140" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:6 %vla18_load_103 = load i13 %vla18_addr_169

]]></Node>
<StgValue><ssdm name="vla18_load_103"/></StgValue>
</operation>

<operation id="2141" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i656.split:7 %or_ln582 = or i9 %shl_ln582, i9 1

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="2142" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i656.split:8 %zext_ln582_2_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 8, i9 %or_ln582

]]></Node>
<StgValue><ssdm name="zext_ln582_2_cast"/></StgValue>
</operation>

<operation id="2143" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i656.split:9 %zext_ln582_2 = zext i13 %zext_ln582_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln582_2"/></StgValue>
</operation>

<operation id="2144" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i656.split:10 %vla18_addr_170 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582_2

]]></Node>
<StgValue><ssdm name="vla18_addr_170"/></StgValue>
</operation>

<operation id="2145" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:11 %vla18_load_106 = load i13 %vla18_addr_170

]]></Node>
<StgValue><ssdm name="vla18_load_106"/></StgValue>
</operation>

<operation id="2146" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i656.split:50 %store_ln580 = store i9 %u_140, i9 %u_58

]]></Node>
<StgValue><ssdm name="store_ln580"/></StgValue>
</operation>

<operation id="2147" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="10" op_0_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit:0 %u_67 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_67"/></StgValue>
</operation>

<operation id="2148" st_id="224" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit:1 %call_ln4900 = call void @iFFT.1, i32 %vla18, i15 16384, i32 9, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln4900"/></StgValue>
</operation>

<operation id="2149" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
poly_mul_autoadj_fft.exit:2 %store_ln4901 = store i10 0, i10 %u_67

]]></Node>
<StgValue><ssdm name="store_ln4901"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2150" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:6 %vla18_load_103 = load i13 %vla18_addr_169

]]></Node>
<StgValue><ssdm name="vla18_load_103"/></StgValue>
</operation>

<operation id="2151" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:11 %vla18_load_106 = load i13 %vla18_addr_170

]]></Node>
<StgValue><ssdm name="vla18_load_106"/></StgValue>
</operation>

<operation id="2152" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i656.split:14 %zext_ln582_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 10, i8 %trunc_ln582, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln582_1"/></StgValue>
</operation>

<operation id="2153" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i656.split:15 %zext_ln582_3 = zext i13 %zext_ln582_1

]]></Node>
<StgValue><ssdm name="zext_ln582_3"/></StgValue>
</operation>

<operation id="2154" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i656.split:16 %vla18_addr_171 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582_3

]]></Node>
<StgValue><ssdm name="vla18_addr_171"/></StgValue>
</operation>

<operation id="2155" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:17 %vla18_load_107 = load i13 %vla18_addr_171

]]></Node>
<StgValue><ssdm name="vla18_load_107"/></StgValue>
</operation>

<operation id="2156" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i656.split:18 %zext_ln582_3_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 10, i9 %or_ln582

]]></Node>
<StgValue><ssdm name="zext_ln582_3_cast"/></StgValue>
</operation>

<operation id="2157" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i656.split:19 %zext_ln582_8 = zext i13 %zext_ln582_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln582_8"/></StgValue>
</operation>

<operation id="2158" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i656.split:20 %vla18_addr_172 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582_8

]]></Node>
<StgValue><ssdm name="vla18_addr_172"/></StgValue>
</operation>

<operation id="2159" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:21 %vla18_load_108 = load i13 %vla18_addr_172

]]></Node>
<StgValue><ssdm name="vla18_load_108"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2160" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i656.split:12 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_106, i32 %vla18_load_103

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2161" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i656.split:13 %bitcast_ln582_1 = bitcast i64 %tmp_34

]]></Node>
<StgValue><ssdm name="bitcast_ln582_1"/></StgValue>
</operation>

<operation id="2162" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:17 %vla18_load_107 = load i13 %vla18_addr_171

]]></Node>
<StgValue><ssdm name="vla18_load_107"/></StgValue>
</operation>

<operation id="2163" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i656.split:21 %vla18_load_108 = load i13 %vla18_addr_172

]]></Node>
<StgValue><ssdm name="vla18_load_108"/></StgValue>
</operation>

<operation id="2164" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i656.split:22 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_108, i32 %vla18_load_107

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2165" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i656.split:23 %bitcast_ln582_2 = bitcast i64 %tmp_35

]]></Node>
<StgValue><ssdm name="bitcast_ln582_2"/></StgValue>
</operation>

<operation id="2166" st_id="226" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i656.split:24 %mul_i_i = dmul i64 %bitcast_ln582_1, i64 %bitcast_ln582_2

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2167" st_id="227" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i656.split:24 %mul_i_i = dmul i64 %bitcast_ln582_1, i64 %bitcast_ln582_2

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="2168" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i656.split:25 %bitcast_ln582 = bitcast i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln582"/></StgValue>
</operation>

<operation id="2169" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i656.split:26 %trunc_ln582_2 = trunc i64 %bitcast_ln582

]]></Node>
<StgValue><ssdm name="trunc_ln582_2"/></StgValue>
</operation>

<operation id="2170" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i656.split:27 %store_ln582 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_169, i32 %trunc_ln582_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln582"/></StgValue>
</operation>

<operation id="2171" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i656.split:28 %trunc_ln582_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln582, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln582_1"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2172" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i656.split:29 %store_ln582 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_170, i32 %trunc_ln582_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln582"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2173" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.i656.split:34 %zext_ln583_1_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %or_ln582

]]></Node>
<StgValue><ssdm name="zext_ln583_1_cast"/></StgValue>
</operation>

<operation id="2174" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i656.split:35 %zext_ln583_1 = zext i13 %zext_ln583_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln583_1"/></StgValue>
</operation>

<operation id="2175" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i656.split:36 %vla18_addr_174 = getelementptr i32 %vla18, i64 0, i64 %zext_ln583_1

]]></Node>
<StgValue><ssdm name="vla18_addr_174"/></StgValue>
</operation>

<operation id="2176" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:37 %vla18_load_110 = load i13 %vla18_addr_174

]]></Node>
<StgValue><ssdm name="vla18_load_110"/></StgValue>
</operation>

<operation id="2177" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:41 %vla18_load_112 = load i13 %vla18_addr_172

]]></Node>
<StgValue><ssdm name="vla18_load_112"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2178" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i656.split:30 %zext_ln24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i8.i1, i4 9, i8 %trunc_ln582, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="2179" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i656.split:31 %zext_ln583 = zext i13 %zext_ln24

]]></Node>
<StgValue><ssdm name="zext_ln583"/></StgValue>
</operation>

<operation id="2180" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i656.split:32 %vla18_addr_173 = getelementptr i32 %vla18, i64 0, i64 %zext_ln583

]]></Node>
<StgValue><ssdm name="vla18_addr_173"/></StgValue>
</operation>

<operation id="2181" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:33 %vla18_load_109 = load i13 %vla18_addr_173

]]></Node>
<StgValue><ssdm name="vla18_load_109"/></StgValue>
</operation>

<operation id="2182" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:37 %vla18_load_110 = load i13 %vla18_addr_174

]]></Node>
<StgValue><ssdm name="vla18_load_110"/></StgValue>
</operation>

<operation id="2183" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:40 %vla18_load_111 = load i13 %vla18_addr_171

]]></Node>
<StgValue><ssdm name="vla18_load_111"/></StgValue>
</operation>

<operation id="2184" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:41 %vla18_load_112 = load i13 %vla18_addr_172

]]></Node>
<StgValue><ssdm name="vla18_load_112"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2185" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:33 %vla18_load_109 = load i13 %vla18_addr_173

]]></Node>
<StgValue><ssdm name="vla18_load_109"/></StgValue>
</operation>

<operation id="2186" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i656.split:38 %tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_110, i32 %vla18_load_109

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2187" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i656.split:39 %bitcast_ln583_1 = bitcast i64 %tmp_36

]]></Node>
<StgValue><ssdm name="bitcast_ln583_1"/></StgValue>
</operation>

<operation id="2188" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.i656.split:40 %vla18_load_111 = load i13 %vla18_addr_171

]]></Node>
<StgValue><ssdm name="vla18_load_111"/></StgValue>
</operation>

<operation id="2189" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i656.split:42 %tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_112, i32 %vla18_load_111

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2190" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i656.split:43 %bitcast_ln583_2 = bitcast i64 %tmp_37

]]></Node>
<StgValue><ssdm name="bitcast_ln583_2"/></StgValue>
</operation>

<operation id="2191" st_id="231" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i656.split:44 %mul_i3_i = dmul i64 %bitcast_ln583_1, i64 %bitcast_ln583_2

]]></Node>
<StgValue><ssdm name="mul_i3_i"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2192" st_id="232" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i656.split:44 %mul_i3_i = dmul i64 %bitcast_ln583_1, i64 %bitcast_ln583_2

]]></Node>
<StgValue><ssdm name="mul_i3_i"/></StgValue>
</operation>

<operation id="2193" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i656.split:45 %bitcast_ln583 = bitcast i64 %mul_i3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln583"/></StgValue>
</operation>

<operation id="2194" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i656.split:46 %trunc_ln583 = trunc i64 %bitcast_ln583

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="2195" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i656.split:47 %store_ln583 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_173, i32 %trunc_ln583, i4 15

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="2196" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i656.split:48 %trunc_ln583_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln583, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2197" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i656.split:0 %specloopname_ln576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln576"/></StgValue>
</operation>

<operation id="2198" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i656.split:49 %store_ln583 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_174, i32 %trunc_ln583_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="2199" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i656.split:51 %br_ln580 = br void %for.inc.i656

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2200" st_id="234" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit:1 %call_ln4900 = call void @iFFT.1, i32 %vla18, i15 16384, i32 9, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln4900"/></StgValue>
</operation>

<operation id="2201" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit:3 %br_ln4901 = br void %for.body220

]]></Node>
<StgValue><ssdm name="br_ln4901"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2202" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body220:0 %u_145 = load i10 %u_67

]]></Node>
<StgValue><ssdm name="u_145"/></StgValue>
</operation>

<operation id="2203" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body220:1 %icmp_ln4901 = icmp_eq  i10 %u_145, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln4901"/></StgValue>
</operation>

<operation id="2204" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body220:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2205" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body220:3 %u_146 = add i10 %u_145, i10 1

]]></Node>
<StgValue><ssdm name="u_146"/></StgValue>
</operation>

<operation id="2206" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body220:4 %br_ln4901 = br i1 %icmp_ln4901, void %for.body220.split, void %for.end239

]]></Node>
<StgValue><ssdm name="br_ln4901"/></StgValue>
</operation>

<operation id="2207" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="9" op_0_bw="10">
<![CDATA[
for.body220.split:1 %trunc_ln4904 = trunc i10 %u_145

]]></Node>
<StgValue><ssdm name="trunc_ln4904"/></StgValue>
</operation>

<operation id="2208" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body220.split:2 %shl_ln4904 = shl i10 %u_145, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln4904"/></StgValue>
</operation>

<operation id="2209" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="9" op_3_bw="1">
<![CDATA[
for.body220.split:3 %zext_ln25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i9.i1, i3 4, i9 %trunc_ln4904, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="2210" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="13">
<![CDATA[
for.body220.split:4 %zext_ln4904 = zext i13 %zext_ln25

]]></Node>
<StgValue><ssdm name="zext_ln4904"/></StgValue>
</operation>

<operation id="2211" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body220.split:5 %vla18_addr_181 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4904

]]></Node>
<StgValue><ssdm name="vla18_addr_181"/></StgValue>
</operation>

<operation id="2212" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="13">
<![CDATA[
for.body220.split:6 %vla18_load_119 = load i13 %vla18_addr_181

]]></Node>
<StgValue><ssdm name="vla18_load_119"/></StgValue>
</operation>

<operation id="2213" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body220.split:7 %or_ln4904 = or i10 %shl_ln4904, i10 1

]]></Node>
<StgValue><ssdm name="or_ln4904"/></StgValue>
</operation>

<operation id="2214" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.body220.split:8 %zext_ln4904_1_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 4, i10 %or_ln4904

]]></Node>
<StgValue><ssdm name="zext_ln4904_1_cast"/></StgValue>
</operation>

<operation id="2215" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="13">
<![CDATA[
for.body220.split:9 %zext_ln4904_1 = zext i13 %zext_ln4904_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln4904_1"/></StgValue>
</operation>

<operation id="2216" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body220.split:10 %vla18_addr_182 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4904_1

]]></Node>
<StgValue><ssdm name="vla18_addr_182"/></StgValue>
</operation>

<operation id="2217" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="13">
<![CDATA[
for.body220.split:11 %vla18_load_120 = load i13 %vla18_addr_182

]]></Node>
<StgValue><ssdm name="vla18_load_120"/></StgValue>
</operation>

<operation id="2218" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="10" op_0_bw="32">
<![CDATA[
for.end239:0 %u_70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_70"/></StgValue>
</operation>

<operation id="2219" st_id="235" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.end239:1 %call_ln4911 = call void @FFT.1, i32 %vla18, i15 16384, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4911"/></StgValue>
</operation>

<operation id="2220" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4901" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end239:4 %store_ln464 = store i10 0, i10 %u_70

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2221" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body220.split:0 %specloopname_ln4578 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71

]]></Node>
<StgValue><ssdm name="specloopname_ln4578"/></StgValue>
</operation>

<operation id="2222" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="13">
<![CDATA[
for.body220.split:6 %vla18_load_119 = load i13 %vla18_addr_181

]]></Node>
<StgValue><ssdm name="vla18_load_119"/></StgValue>
</operation>

<operation id="2223" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="13">
<![CDATA[
for.body220.split:11 %vla18_load_120 = load i13 %vla18_addr_182

]]></Node>
<StgValue><ssdm name="vla18_load_120"/></StgValue>
</operation>

<operation id="2224" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="20" op_0_bw="32">
<![CDATA[
for.body220.split:12 %trunc_ln4904_1 = trunc i32 %vla18_load_120

]]></Node>
<StgValue><ssdm name="trunc_ln4904_1"/></StgValue>
</operation>

<operation id="2225" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body220.split:13 %tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_120, i32 %vla18_load_119

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2226" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64">
<![CDATA[
for.body220.split:14 %z_56 = bitcast i64 %tmp_40

]]></Node>
<StgValue><ssdm name="z_56"/></StgValue>
</operation>

<operation id="2227" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body220.split:15 %tmp_77 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %vla18_load_120, i32 20, i32 30

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2228" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="52" op_0_bw="52" op_1_bw="20" op_2_bw="32">
<![CDATA[
for.body220.split:16 %tmp_78 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i20.i32, i20 %trunc_ln4904_1, i32 %vla18_load_119

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2229" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body220.split:17 %icmp_ln4905 = icmp_ne  i11 %tmp_77, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln4905"/></StgValue>
</operation>

<operation id="2230" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body220.split:18 %icmp_ln4905_1 = icmp_eq  i52 %tmp_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln4905_1"/></StgValue>
</operation>

<operation id="2231" st_id="236" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body220.split:19 %or_ln4905 = or i1 %icmp_ln4905_1, i1 %icmp_ln4905

]]></Node>
<StgValue><ssdm name="or_ln4905"/></StgValue>
</operation>

<operation id="2232" st_id="236" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body220.split:20 %tmp_79 = fcmp_olt  i64 %z_56, i64 9.22337e+18

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2233" st_id="236" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body220.split:21 %and_ln4905 = and i1 %or_ln4905, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln4905"/></StgValue>
</operation>

<operation id="2234" st_id="236" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body220.split:22 %tmp_82 = fcmp_ogt  i64 %z_56, i64 -9.22337e+18

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2235" st_id="236" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body220.split:23 %and_ln4905_1 = and i1 %and_ln4905, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln4905_1"/></StgValue>
</operation>

<operation id="2236" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body220.split:24 %br_ln4905 = br i1 %and_ln4905_1, void %return.loopexit122, void %for.inc237

]]></Node>
<StgValue><ssdm name="br_ln4905"/></StgValue>
</operation>

<operation id="2237" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4905_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc237:0 %tmp_41 = call i64 @fpr_rint, i64 %z_56

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2238" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4905_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:7 %store_ln4901 = store i10 %u_146, i10 %u_67

]]></Node>
<StgValue><ssdm name="store_ln4901"/></StgValue>
</operation>

<operation id="2239" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4905_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit122:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2240" st_id="237" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc237:0 %tmp_41 = call i64 @fpr_rint, i64 %z_56

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2241" st_id="237" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc237:1 %tmp_42 = call i64 @fpr_of, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2242" st_id="238" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc237:1 %tmp_42 = call i64 @fpr_of, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2243" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64">
<![CDATA[
for.inc237:2 %bitcast_ln4909 = bitcast i64 %tmp_42

]]></Node>
<StgValue><ssdm name="bitcast_ln4909"/></StgValue>
</operation>

<operation id="2244" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="64">
<![CDATA[
for.inc237:3 %trunc_ln4909 = trunc i64 %bitcast_ln4909

]]></Node>
<StgValue><ssdm name="trunc_ln4909"/></StgValue>
</operation>

<operation id="2245" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc237:4 %store_ln4909 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_181, i32 %trunc_ln4909, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4909"/></StgValue>
</operation>

<operation id="2246" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc237:5 %trunc_ln4909_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln4909, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4909_1"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2247" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc237:6 %store_ln4909 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_182, i32 %trunc_ln4909_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4909"/></StgValue>
</operation>

<operation id="2248" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
for.inc237:8 %br_ln4901 = br void %for.body220

]]></Node>
<StgValue><ssdm name="br_ln4901"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2249" st_id="240" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.end239:1 %call_ln4911 = call void @FFT.1, i32 %vla18, i15 16384, i32 9, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln4911"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2250" st_id="241" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.end239:2 %call_ln4916 = call void @poly_mul_fft.1, i32 %vla18, i15 8192, i15 16384, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4916"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2251" st_id="242" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.end239:2 %call_ln4916 = call void @poly_mul_fft.1, i32 %vla18, i15 8192, i15 16384, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4916"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2252" st_id="243" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.end239:3 %call_ln4917 = call void @poly_mul_fft.1, i32 %vla18, i15 12288, i15 16384, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4917"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2253" st_id="244" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.end239:3 %call_ln4917 = call void @poly_mul_fft.1, i32 %vla18, i15 12288, i15 16384, i32 9

]]></Node>
<StgValue><ssdm name="call_ln4917"/></StgValue>
</operation>

<operation id="2254" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
for.end239:5 %br_ln464 = br void %for.inc.i667

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2255" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i667:0 %u_147 = load i10 %u_70

]]></Node>
<StgValue><ssdm name="u_147"/></StgValue>
</operation>

<operation id="2256" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i667:1 %icmp_ln464 = icmp_eq  i10 %u_147, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="2257" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i667:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2258" st_id="245" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i667:3 %u_148 = add i10 %u_147, i10 1

]]></Node>
<StgValue><ssdm name="u_148"/></StgValue>
</operation>

<operation id="2259" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i667:4 %br_ln464 = br i1 %icmp_ln464, void %for.inc.i667.split, void %for.inc.i674.preheader

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="2260" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i667.split:1 %trunc_ln466 = trunc i10 %u_147

]]></Node>
<StgValue><ssdm name="trunc_ln466"/></StgValue>
</operation>

<operation id="2261" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i667.split:2 %shl_ln466 = shl i10 %u_147, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln466"/></StgValue>
</operation>

<operation id="2262" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i667.split:3 %zext_ln466_2 = zext i10 %shl_ln466

]]></Node>
<StgValue><ssdm name="zext_ln466_2"/></StgValue>
</operation>

<operation id="2263" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i667.split:4 %vla18_addr_191 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466_2

]]></Node>
<StgValue><ssdm name="vla18_addr_191"/></StgValue>
</operation>

<operation id="2264" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:5 %vla18_load_125 = load i13 %vla18_addr_191

]]></Node>
<StgValue><ssdm name="vla18_load_125"/></StgValue>
</operation>

<operation id="2265" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i667.split:6 %or_ln466 = or i10 %shl_ln466, i10 1

]]></Node>
<StgValue><ssdm name="or_ln466"/></StgValue>
</operation>

<operation id="2266" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i667.split:7 %zext_ln466_3 = zext i10 %or_ln466

]]></Node>
<StgValue><ssdm name="zext_ln466_3"/></StgValue>
</operation>

<operation id="2267" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i667.split:8 %vla18_addr_192 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466_3

]]></Node>
<StgValue><ssdm name="vla18_addr_192"/></StgValue>
</operation>

<operation id="2268" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:9 %vla18_load_126 = load i13 %vla18_addr_192

]]></Node>
<StgValue><ssdm name="vla18_load_126"/></StgValue>
</operation>

<operation id="2269" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i667.split:28 %store_ln464 = store i10 %u_148, i10 %u_70

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="2270" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="10" op_0_bw="32">
<![CDATA[
for.inc.i674.preheader:0 %u_75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_75"/></StgValue>
</operation>

<operation id="2271" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i674.preheader:1 %store_ln464 = store i10 0, i10 %u_75

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="2272" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i674.preheader:2 %br_ln464 = br void %for.inc.i674

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2273" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:5 %vla18_load_125 = load i13 %vla18_addr_191

]]></Node>
<StgValue><ssdm name="vla18_load_125"/></StgValue>
</operation>

<operation id="2274" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:9 %vla18_load_126 = load i13 %vla18_addr_192

]]></Node>
<StgValue><ssdm name="vla18_load_126"/></StgValue>
</operation>

<operation id="2275" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="9" op_3_bw="1">
<![CDATA[
for.inc.i667.split:12 %zext_ln26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i9.i1, i2 2, i9 %trunc_ln466, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="2276" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i667.split:13 %zext_ln466 = zext i12 %zext_ln26

]]></Node>
<StgValue><ssdm name="zext_ln466"/></StgValue>
</operation>

<operation id="2277" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i667.split:14 %vla18_addr_193 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466

]]></Node>
<StgValue><ssdm name="vla18_addr_193"/></StgValue>
</operation>

<operation id="2278" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:15 %vla18_load_127 = load i13 %vla18_addr_193

]]></Node>
<StgValue><ssdm name="vla18_load_127"/></StgValue>
</operation>

<operation id="2279" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc.i667.split:16 %zext_ln466_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %or_ln466

]]></Node>
<StgValue><ssdm name="zext_ln466_5_cast"/></StgValue>
</operation>

<operation id="2280" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i667.split:17 %zext_ln466_4 = zext i12 %zext_ln466_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln466_4"/></StgValue>
</operation>

<operation id="2281" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i667.split:18 %vla18_addr_194 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466_4

]]></Node>
<StgValue><ssdm name="vla18_addr_194"/></StgValue>
</operation>

<operation id="2282" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:19 %vla18_load_128 = load i13 %vla18_addr_194

]]></Node>
<StgValue><ssdm name="vla18_load_128"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2283" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i667.split:10 %tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_126, i32 %vla18_load_125

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2284" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i667.split:11 %bitcast_ln466_1 = bitcast i64 %tmp_43

]]></Node>
<StgValue><ssdm name="bitcast_ln466_1"/></StgValue>
</operation>

<operation id="2285" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:15 %vla18_load_127 = load i13 %vla18_addr_193

]]></Node>
<StgValue><ssdm name="vla18_load_127"/></StgValue>
</operation>

<operation id="2286" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i667.split:19 %vla18_load_128 = load i13 %vla18_addr_194

]]></Node>
<StgValue><ssdm name="vla18_load_128"/></StgValue>
</operation>

<operation id="2287" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i667.split:20 %tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_128, i32 %vla18_load_127

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2288" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i667.split:21 %bitcast_ln466_2 = bitcast i64 %tmp_44

]]></Node>
<StgValue><ssdm name="bitcast_ln466_2"/></StgValue>
</operation>

<operation id="2289" st_id="247" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i667.split:22 %sub_i_i2 = dsub i64 %bitcast_ln466_1, i64 %bitcast_ln466_2

]]></Node>
<StgValue><ssdm name="sub_i_i2"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2290" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i667.split:0 %specloopname_ln461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70

]]></Node>
<StgValue><ssdm name="specloopname_ln461"/></StgValue>
</operation>

<operation id="2291" st_id="248" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i667.split:22 %sub_i_i2 = dsub i64 %bitcast_ln466_1, i64 %bitcast_ln466_2

]]></Node>
<StgValue><ssdm name="sub_i_i2"/></StgValue>
</operation>

<operation id="2292" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i667.split:23 %bitcast_ln466 = bitcast i64 %sub_i_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln466"/></StgValue>
</operation>

<operation id="2293" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i667.split:24 %trunc_ln466_2 = trunc i64 %bitcast_ln466

]]></Node>
<StgValue><ssdm name="trunc_ln466_2"/></StgValue>
</operation>

<operation id="2294" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i667.split:25 %store_ln466 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_191, i32 %trunc_ln466_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="2295" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i667.split:26 %trunc_ln466_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln466, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln466_1"/></StgValue>
</operation>

<operation id="2296" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i667.split:27 %store_ln466 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_192, i32 %trunc_ln466_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="2297" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i667.split:29 %br_ln464 = br void %for.inc.i667

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2298" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i674:0 %u_153 = load i10 %u_75

]]></Node>
<StgValue><ssdm name="u_153"/></StgValue>
</operation>

<operation id="2299" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i674:1 %icmp_ln464_1 = icmp_eq  i10 %u_153, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln464_1"/></StgValue>
</operation>

<operation id="2300" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i674:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2301" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i674:3 %u_154 = add i10 %u_153, i10 1

]]></Node>
<StgValue><ssdm name="u_154"/></StgValue>
</operation>

<operation id="2302" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i674:4 %br_ln464 = br i1 %icmp_ln464_1, void %for.inc.i674.split, void %poly_sub.exit675

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="2303" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i674.split:1 %trunc_ln466_4 = trunc i10 %u_153

]]></Node>
<StgValue><ssdm name="trunc_ln466_4"/></StgValue>
</operation>

<operation id="2304" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i674.split:2 %shl_ln466_1 = shl i10 %u_153, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln466_1"/></StgValue>
</operation>

<operation id="2305" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="9" op_3_bw="1">
<![CDATA[
for.inc.i674.split:3 %zext_ln466_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1, i1 1, i9 %trunc_ln466_4, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln466_1"/></StgValue>
</operation>

<operation id="2306" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i674.split:4 %zext_ln466_5 = zext i11 %zext_ln466_1

]]></Node>
<StgValue><ssdm name="zext_ln466_5"/></StgValue>
</operation>

<operation id="2307" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i674.split:5 %vla18_addr_222 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466_5

]]></Node>
<StgValue><ssdm name="vla18_addr_222"/></StgValue>
</operation>

<operation id="2308" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:6 %vla18_load_140 = load i13 %vla18_addr_222

]]></Node>
<StgValue><ssdm name="vla18_load_140"/></StgValue>
</operation>

<operation id="2309" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i674.split:7 %or_ln466_1 = or i10 %shl_ln466_1, i10 1

]]></Node>
<StgValue><ssdm name="or_ln466_1"/></StgValue>
</operation>

<operation id="2310" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc.i674.split:8 %zext_ln466_6_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %or_ln466_1

]]></Node>
<StgValue><ssdm name="zext_ln466_6_cast"/></StgValue>
</operation>

<operation id="2311" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i674.split:9 %zext_ln466_6 = zext i11 %zext_ln466_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln466_6"/></StgValue>
</operation>

<operation id="2312" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i674.split:10 %vla18_addr_223 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466_6

]]></Node>
<StgValue><ssdm name="vla18_addr_223"/></StgValue>
</operation>

<operation id="2313" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:11 %vla18_load_141 = load i13 %vla18_addr_223

]]></Node>
<StgValue><ssdm name="vla18_load_141"/></StgValue>
</operation>

<operation id="2314" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i674.split:33 %store_ln464 = store i10 %u_154, i10 %u_75

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="2315" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="14" op_0_bw="32">
<![CDATA[
poly_sub.exit675:0 %empty_255 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="2316" st_id="249" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
poly_sub.exit675:1 %call_ln4920 = call void @iFFT.1, i32 %vla18, i15 0, i32 9, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln4920"/></StgValue>
</operation>

<operation id="2317" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
poly_sub.exit675:3 %store_ln0 = store i14 8192, i14 %empty_255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2318" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:6 %vla18_load_140 = load i13 %vla18_addr_222

]]></Node>
<StgValue><ssdm name="vla18_load_140"/></StgValue>
</operation>

<operation id="2319" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:11 %vla18_load_141 = load i13 %vla18_addr_223

]]></Node>
<StgValue><ssdm name="vla18_load_141"/></StgValue>
</operation>

<operation id="2320" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc.i674.split:14 %shl_ln466_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %u_153, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln466_3"/></StgValue>
</operation>

<operation id="2321" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i674.split:15 %or_ln466_2 = or i11 %shl_ln466_3, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln466_2"/></StgValue>
</operation>

<operation id="2322" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i674.split:16 %sext_ln466 = sext i11 %or_ln466_2

]]></Node>
<StgValue><ssdm name="sext_ln466"/></StgValue>
</operation>

<operation id="2323" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i674.split:17 %zext_ln466_7 = zext i12 %sext_ln466

]]></Node>
<StgValue><ssdm name="zext_ln466_7"/></StgValue>
</operation>

<operation id="2324" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i674.split:18 %vla18_addr_224 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466_7

]]></Node>
<StgValue><ssdm name="vla18_addr_224"/></StgValue>
</operation>

<operation id="2325" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:19 %vla18_load_142 = load i13 %vla18_addr_224

]]></Node>
<StgValue><ssdm name="vla18_load_142"/></StgValue>
</operation>

<operation id="2326" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i674.split:20 %or_ln466_3 = or i11 %shl_ln466_3, i11 1025

]]></Node>
<StgValue><ssdm name="or_ln466_3"/></StgValue>
</operation>

<operation id="2327" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="12" op_0_bw="11">
<![CDATA[
for.inc.i674.split:21 %sext_ln466_1 = sext i11 %or_ln466_3

]]></Node>
<StgValue><ssdm name="sext_ln466_1"/></StgValue>
</operation>

<operation id="2328" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i674.split:22 %zext_ln466_8 = zext i12 %sext_ln466_1

]]></Node>
<StgValue><ssdm name="zext_ln466_8"/></StgValue>
</operation>

<operation id="2329" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i674.split:23 %vla18_addr_225 = getelementptr i32 %vla18, i64 0, i64 %zext_ln466_8

]]></Node>
<StgValue><ssdm name="vla18_addr_225"/></StgValue>
</operation>

<operation id="2330" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:24 %vla18_load_143 = load i13 %vla18_addr_225

]]></Node>
<StgValue><ssdm name="vla18_load_143"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2331" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i674.split:12 %tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_141, i32 %vla18_load_140

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2332" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i674.split:13 %bitcast_ln466_3 = bitcast i64 %tmp_56

]]></Node>
<StgValue><ssdm name="bitcast_ln466_3"/></StgValue>
</operation>

<operation id="2333" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:19 %vla18_load_142 = load i13 %vla18_addr_224

]]></Node>
<StgValue><ssdm name="vla18_load_142"/></StgValue>
</operation>

<operation id="2334" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i674.split:24 %vla18_load_143 = load i13 %vla18_addr_225

]]></Node>
<StgValue><ssdm name="vla18_load_143"/></StgValue>
</operation>

<operation id="2335" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i674.split:25 %tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_143, i32 %vla18_load_142

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2336" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i674.split:26 %bitcast_ln466_5 = bitcast i64 %tmp_57

]]></Node>
<StgValue><ssdm name="bitcast_ln466_5"/></StgValue>
</operation>

<operation id="2337" st_id="251" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i674.split:27 %sub_i_i3 = dsub i64 %bitcast_ln466_3, i64 %bitcast_ln466_5

]]></Node>
<StgValue><ssdm name="sub_i_i3"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2338" st_id="252" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i674.split:27 %sub_i_i3 = dsub i64 %bitcast_ln466_3, i64 %bitcast_ln466_5

]]></Node>
<StgValue><ssdm name="sub_i_i3"/></StgValue>
</operation>

<operation id="2339" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i674.split:28 %bitcast_ln466_4 = bitcast i64 %sub_i_i3

]]></Node>
<StgValue><ssdm name="bitcast_ln466_4"/></StgValue>
</operation>

<operation id="2340" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i674.split:29 %trunc_ln466_5 = trunc i64 %bitcast_ln466_4

]]></Node>
<StgValue><ssdm name="trunc_ln466_5"/></StgValue>
</operation>

<operation id="2341" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.i674.split:30 %store_ln466 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_222, i32 %trunc_ln466_5, i4 15

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="2342" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i674.split:31 %trunc_ln466_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln466_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln466_3"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2343" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i674.split:0 %specloopname_ln461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70

]]></Node>
<StgValue><ssdm name="specloopname_ln461"/></StgValue>
</operation>

<operation id="2344" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i674.split:32 %store_ln466 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_223, i32 %trunc_ln466_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="2345" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i674.split:34 %br_ln464 = br void %for.inc.i674

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2346" st_id="254" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
poly_sub.exit675:1 %call_ln4920 = call void @iFFT.1, i32 %vla18, i15 0, i32 9, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln4920"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2347" st_id="255" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
poly_sub.exit675:2 %call_ln4921 = call void @iFFT.1, i32 %vla18, i15 4096, i32 9, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln4921"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2348" st_id="256" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
poly_sub.exit675:2 %call_ln4921 = call void @iFFT.1, i32 %vla18, i15 4096, i32 9, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln4921"/></StgValue>
</operation>

<operation id="2349" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0">
<![CDATA[
poly_sub.exit675:4 %br_ln0 = br void %copy_backwards_loop303

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2350" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
copy_backwards_loop303:0 %p_load = load i14 %empty_255

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="2351" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="2" op_0_bw="14">
<![CDATA[
copy_backwards_loop303:1 %empty_256 = trunc i14 %p_load

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="2352" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="13" op_0_bw="14">
<![CDATA[
copy_backwards_loop303:2 %empty_257 = trunc i14 %p_load

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="2353" st_id="257" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
copy_backwards_loop303:4 %index_ptr304_cast = add i13 %empty_257, i13 8191

]]></Node>
<StgValue><ssdm name="index_ptr304_cast"/></StgValue>
</operation>

<operation id="2354" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop303:5 %tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %index_ptr304_cast, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2355" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="11">
<![CDATA[
copy_backwards_loop303:6 %p_cast203 = zext i11 %tmp_144

]]></Node>
<StgValue><ssdm name="p_cast203"/></StgValue>
</operation>

<operation id="2356" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop303:7 %vla18_addr_238 = getelementptr i32 %vla18, i64 0, i64 %p_cast203

]]></Node>
<StgValue><ssdm name="vla18_addr_238"/></StgValue>
</operation>

<operation id="2357" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop303:8 %vla18_load_164 = load i13 %vla18_addr_238

]]></Node>
<StgValue><ssdm name="vla18_load_164"/></StgValue>
</operation>

<operation id="2358" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
copy_backwards_loop303:23 %empty_263 = icmp_eq  i13 %index_ptr304_cast, i13 0

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2359" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
copy_backwards_loop303:3 %index_ptr304 = add i14 %p_load, i14 16383

]]></Node>
<StgValue><ssdm name="index_ptr304"/></StgValue>
</operation>

<operation id="2360" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop303:8 %vla18_load_164 = load i13 %vla18_addr_238

]]></Node>
<StgValue><ssdm name="vla18_load_164"/></StgValue>
</operation>

<operation id="2361" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
copy_backwards_loop303:9 %empty_258 = add i2 %empty_256, i2 3

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="2362" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_backwards_loop303:10 %tmp_145 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_258, i3 0

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2363" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="5">
<![CDATA[
copy_backwards_loop303:11 %p_cast204 = zext i5 %tmp_145

]]></Node>
<StgValue><ssdm name="p_cast204"/></StgValue>
</operation>

<operation id="2364" st_id="258" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop303:12 %empty_259 = lshr i32 %vla18_load_164, i32 %p_cast204

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="2365" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="32">
<![CDATA[
copy_backwards_loop303:13 %empty_260 = trunc i32 %empty_259

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="2366" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
copy_backwards_loop303:14 %add_ptr_i628_sum1051 = add i14 %p_load, i14 4095

]]></Node>
<StgValue><ssdm name="add_ptr_i628_sum1051"/></StgValue>
</operation>

<operation id="2367" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="8">
<![CDATA[
copy_backwards_loop303:15 %p_cast91_cast = zext i8 %empty_260

]]></Node>
<StgValue><ssdm name="p_cast91_cast"/></StgValue>
</operation>

<operation id="2368" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="4" op_0_bw="2">
<![CDATA[
copy_backwards_loop303:16 %p_cast205 = zext i2 %empty_258

]]></Node>
<StgValue><ssdm name="p_cast205"/></StgValue>
</operation>

<operation id="2369" st_id="258" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_backwards_loop303:17 %empty_261 = shl i4 1, i4 %p_cast205

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="2370" st_id="258" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop303:18 %empty_262 = shl i32 %p_cast91_cast, i32 %p_cast204

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="2371" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop303:19 %tmp_146 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ptr_i628_sum1051, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2372" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="64" op_0_bw="12">
<![CDATA[
copy_backwards_loop303:20 %p_cast206 = zext i12 %tmp_146

]]></Node>
<StgValue><ssdm name="p_cast206"/></StgValue>
</operation>

<operation id="2373" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop303:21 %vla18_addr_239 = getelementptr i32 %vla18, i64 0, i64 %p_cast206

]]></Node>
<StgValue><ssdm name="vla18_addr_239"/></StgValue>
</operation>

<operation id="2374" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_backwards_loop303:22 %store_ln0 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_239, i32 %empty_262, i4 %empty_261

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2375" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_backwards_loop303:24 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2376" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards_loop303:25 %br_ln0 = br i1 %empty_263, void %copy_backwards_loop303.copy_backwards_loop303_crit_edge, void %for.inc257.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2377" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_backwards_loop303.copy_backwards_loop303_crit_edge:0 %store_ln0 = store i14 %index_ptr304, i14 %empty_255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2378" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop303.copy_backwards_loop303_crit_edge:1 %br_ln0 = br void %copy_backwards_loop303

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2379" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="10" op_0_bw="32">
<![CDATA[
for.inc257.preheader:0 %u_84 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_84"/></StgValue>
</operation>

<operation id="2380" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc257.preheader:1 %store_ln4932 = store i10 0, i10 %u_84

]]></Node>
<StgValue><ssdm name="store_ln4932"/></StgValue>
</operation>

<operation id="2381" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0">
<![CDATA[
for.inc257.preheader:2 %br_ln4932 = br void %for.inc257

]]></Node>
<StgValue><ssdm name="br_ln4932"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2382" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc257:0 %u_161 = load i10 %u_84

]]></Node>
<StgValue><ssdm name="u_161"/></StgValue>
</operation>

<operation id="2383" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="10">
<![CDATA[
for.inc257:1 %zext_ln4932 = zext i10 %u_161

]]></Node>
<StgValue><ssdm name="zext_ln4932"/></StgValue>
</operation>

<operation id="2384" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc257:2 %icmp_ln4932 = icmp_eq  i10 %u_161, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln4932"/></StgValue>
</operation>

<operation id="2385" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc257:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2386" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc257:4 %u_162 = add i10 %u_161, i10 1

]]></Node>
<StgValue><ssdm name="u_162"/></StgValue>
</operation>

<operation id="2387" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc257:5 %br_ln4932 = br i1 %icmp_ln4932, void %for.inc257.split, void %return.loopexit121

]]></Node>
<StgValue><ssdm name="br_ln4932"/></StgValue>
</operation>

<operation id="2388" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="9" op_0_bw="10">
<![CDATA[
for.inc257.split:1 %trunc_ln4933 = trunc i10 %u_161

]]></Node>
<StgValue><ssdm name="trunc_ln4933"/></StgValue>
</operation>

<operation id="2389" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc257.split:2 %shl_ln4933 = shl i10 %u_161, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln4933"/></StgValue>
</operation>

<operation id="2390" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="9" op_3_bw="1">
<![CDATA[
for.inc257.split:3 %zext_ln39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1, i1 1, i9 %trunc_ln4933, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="2391" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="11">
<![CDATA[
for.inc257.split:4 %zext_ln4933 = zext i11 %zext_ln39

]]></Node>
<StgValue><ssdm name="zext_ln4933"/></StgValue>
</operation>

<operation id="2392" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc257.split:5 %vla18_addr_247 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4933

]]></Node>
<StgValue><ssdm name="vla18_addr_247"/></StgValue>
</operation>

<operation id="2393" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="13">
<![CDATA[
for.inc257.split:6 %vla18_load_169 = load i13 %vla18_addr_247

]]></Node>
<StgValue><ssdm name="vla18_load_169"/></StgValue>
</operation>

<operation id="2394" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc257.split:7 %or_ln4933 = or i10 %shl_ln4933, i10 1

]]></Node>
<StgValue><ssdm name="or_ln4933"/></StgValue>
</operation>

<operation id="2395" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc257.split:8 %zext_ln4933_1_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %or_ln4933

]]></Node>
<StgValue><ssdm name="zext_ln4933_1_cast"/></StgValue>
</operation>

<operation id="2396" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="11">
<![CDATA[
for.inc257.split:9 %zext_ln4933_1 = zext i11 %zext_ln4933_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln4933_1"/></StgValue>
</operation>

<operation id="2397" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc257.split:10 %vla18_addr_248 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4933_1

]]></Node>
<StgValue><ssdm name="vla18_addr_248"/></StgValue>
</operation>

<operation id="2398" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="13">
<![CDATA[
for.inc257.split:11 %vla18_load_170 = load i13 %vla18_addr_248

]]></Node>
<StgValue><ssdm name="vla18_load_170"/></StgValue>
</operation>

<operation id="2399" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc257.split:34 %store_ln4932 = store i10 %u_162, i10 %u_84

]]></Node>
<StgValue><ssdm name="store_ln4932"/></StgValue>
</operation>

<operation id="2400" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4932" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit121:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2401" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="13">
<![CDATA[
for.inc257.split:6 %vla18_load_169 = load i13 %vla18_addr_247

]]></Node>
<StgValue><ssdm name="vla18_load_169"/></StgValue>
</operation>

<operation id="2402" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="13">
<![CDATA[
for.inc257.split:11 %vla18_load_170 = load i13 %vla18_addr_248

]]></Node>
<StgValue><ssdm name="vla18_load_170"/></StgValue>
</operation>

<operation id="2403" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc257.split:12 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_170, i32 %vla18_load_169

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2404" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="64">
<![CDATA[
for.inc257.split:13 %bitcast_ln4933 = bitcast i64 %tmp_67

]]></Node>
<StgValue><ssdm name="bitcast_ln4933"/></StgValue>
</operation>

<operation id="2405" st_id="260" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc257.split:14 %tmp_68 = call i64 @fpr_rint, i64 %bitcast_ln4933

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2406" st_id="261" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc257.split:14 %tmp_68 = call i64 @fpr_rint, i64 %bitcast_ln4933

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2407" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="64">
<![CDATA[
for.inc257.split:15 %trunc_ln4933_1 = trunc i64 %tmp_68

]]></Node>
<StgValue><ssdm name="trunc_ln4933_1"/></StgValue>
</operation>

<operation id="2408" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc257.split:16 %vla18_addr_249 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4932

]]></Node>
<StgValue><ssdm name="vla18_addr_249"/></StgValue>
</operation>

<operation id="2409" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc257.split:17 %store_ln4933 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_249, i32 %trunc_ln4933_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4933"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2410" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="9" op_3_bw="1">
<![CDATA[
for.inc257.split:18 %zext_ln40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i9.i1, i2 2, i9 %trunc_ln4933, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="2411" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="64" op_0_bw="12">
<![CDATA[
for.inc257.split:19 %zext_ln4934 = zext i12 %zext_ln40

]]></Node>
<StgValue><ssdm name="zext_ln4934"/></StgValue>
</operation>

<operation id="2412" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc257.split:20 %vla18_addr_250 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4934

]]></Node>
<StgValue><ssdm name="vla18_addr_250"/></StgValue>
</operation>

<operation id="2413" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc257.split:21 %vla18_load_171 = load i13 %vla18_addr_250

]]></Node>
<StgValue><ssdm name="vla18_load_171"/></StgValue>
</operation>

<operation id="2414" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc257.split:22 %zext_ln4934_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %or_ln4933

]]></Node>
<StgValue><ssdm name="zext_ln4934_1_cast"/></StgValue>
</operation>

<operation id="2415" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="12">
<![CDATA[
for.inc257.split:23 %zext_ln4934_1 = zext i12 %zext_ln4934_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln4934_1"/></StgValue>
</operation>

<operation id="2416" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc257.split:24 %vla18_addr_251 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4934_1

]]></Node>
<StgValue><ssdm name="vla18_addr_251"/></StgValue>
</operation>

<operation id="2417" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc257.split:25 %vla18_load_172 = load i13 %vla18_addr_251

]]></Node>
<StgValue><ssdm name="vla18_load_172"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2418" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc257.split:21 %vla18_load_171 = load i13 %vla18_addr_250

]]></Node>
<StgValue><ssdm name="vla18_load_171"/></StgValue>
</operation>

<operation id="2419" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc257.split:25 %vla18_load_172 = load i13 %vla18_addr_251

]]></Node>
<StgValue><ssdm name="vla18_load_172"/></StgValue>
</operation>

<operation id="2420" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc257.split:26 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_172, i32 %vla18_load_171

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2421" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="64">
<![CDATA[
for.inc257.split:27 %bitcast_ln4934 = bitcast i64 %tmp_69

]]></Node>
<StgValue><ssdm name="bitcast_ln4934"/></StgValue>
</operation>

<operation id="2422" st_id="263" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc257.split:28 %tmp_70 = call i64 @fpr_rint, i64 %bitcast_ln4934

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2423" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc257.split:0 %specloopname_ln4578 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69

]]></Node>
<StgValue><ssdm name="specloopname_ln4578"/></StgValue>
</operation>

<operation id="2424" st_id="264" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc257.split:28 %tmp_70 = call i64 @fpr_rint, i64 %bitcast_ln4934

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2425" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="64">
<![CDATA[
for.inc257.split:29 %trunc_ln4934 = trunc i64 %tmp_70

]]></Node>
<StgValue><ssdm name="trunc_ln4934"/></StgValue>
</operation>

<operation id="2426" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc257.split:30 %zext_ln4934_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %trunc_ln4933

]]></Node>
<StgValue><ssdm name="zext_ln4934_2"/></StgValue>
</operation>

<operation id="2427" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="10">
<![CDATA[
for.inc257.split:31 %zext_ln4934_3 = zext i10 %zext_ln4934_2

]]></Node>
<StgValue><ssdm name="zext_ln4934_3"/></StgValue>
</operation>

<operation id="2428" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc257.split:32 %vla18_addr_252 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4934_3

]]></Node>
<StgValue><ssdm name="vla18_addr_252"/></StgValue>
</operation>

<operation id="2429" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc257.split:33 %store_ln4934 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_252, i32 %trunc_ln4934, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4934"/></StgValue>
</operation>

<operation id="2430" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
for.inc257.split:35 %br_ln4932 = br void %for.inc257

]]></Node>
<StgValue><ssdm name="br_ln4932"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2431" st_id="265" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="1" op_7_bw="10" op_8_bw="8" op_9_bw="25" op_10_bw="31" op_11_bw="31">
<![CDATA[
if.then:0 %call_ln4537 = call void @make_fg.1, i32 %vla18, i64 1672, i8 %f, i8 %g, i32 10, i1 0, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4537"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2432" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then:1 %call_ln4544 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 1672, i9 209, i9 209, i64 2, i1 0, i15 3344, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4544"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2433" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then:1 %call_ln4544 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 1672, i9 209, i9 209, i64 2, i1 0, i15 3344, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln4544"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2434" st_id="268" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:2 %tmp_8 = call i1 @zint_bezout.1, i32 %vla18

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2435" st_id="269" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:2 %tmp_8 = call i1 @zint_bezout.1, i32 %vla18

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2436" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:3 %br_ln4554 = br i1 %tmp_8, void %return, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln4554"/></StgValue>
</operation>

<operation id="2437" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="8" op_0_bw="32">
<![CDATA[
for.inc.i.preheader:0 %u_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_27"/></StgValue>
</operation>

<operation id="2438" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="15" op_0_bw="32">
<![CDATA[
for.inc.i.preheader:1 %cc = alloca i32 1

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="2439" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i.preheader:2 %store_ln1487 = store i15 0, i15 %cc

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2440" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.preheader:3 %store_ln1487 = store i8 0, i8 %u_27

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2441" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.preheader:4 %br_ln1487 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2442" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i:0 %u_105 = load i8 %u_27

]]></Node>
<StgValue><ssdm name="u_105"/></StgValue>
</operation>

<operation id="2443" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i:1 %zext_ln1487 = zext i8 %u_105

]]></Node>
<StgValue><ssdm name="zext_ln1487"/></StgValue>
</operation>

<operation id="2444" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:2 %icmp_ln1487 = icmp_eq  i8 %u_105, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1487"/></StgValue>
</operation>

<operation id="2445" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2446" st_id="270" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:4 %u_106 = add i8 %u_105, i8 1

]]></Node>
<StgValue><ssdm name="u_106"/></StgValue>
</operation>

<operation id="2447" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln1487 = br i1 %icmp_ln1487, void %for.inc.i.split, void %zint_mul_small.exit

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>

<operation id="2448" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:2 %vla18_addr_59 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1487

]]></Node>
<StgValue><ssdm name="vla18_addr_59"/></StgValue>
</operation>

<operation id="2449" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:3 %vla18_load_38 = load i13 %vla18_addr_59

]]></Node>
<StgValue><ssdm name="vla18_load_38"/></StgValue>
</operation>

<operation id="2450" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:13 %store_ln1487 = store i8 %u_106, i8 %u_27

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2451" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
zint_mul_small.exit:0 %cc_load_1 = load i15 %cc

]]></Node>
<StgValue><ssdm name="cc_load_1"/></StgValue>
</operation>

<operation id="2452" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mul_small.exit:1 %icmp_ln4567 = icmp_eq  i15 %cc_load_1, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln4567"/></StgValue>
</operation>

<operation id="2453" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
zint_mul_small.exit:2 %br_ln4568 = br i1 %icmp_ln4567, void %if.then10, void %for.inc.i549.preheader

]]></Node>
<StgValue><ssdm name="br_ln4568"/></StgValue>
</operation>

<operation id="2454" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
<literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="32">
<![CDATA[
for.inc.i549.preheader:0 %u_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_31"/></StgValue>
</operation>

<operation id="2455" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
<literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="15" op_0_bw="32">
<![CDATA[
for.inc.i549.preheader:1 %cc_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cc_14"/></StgValue>
</operation>

<operation id="2456" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
<literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i549.preheader:2 %store_ln1487 = store i15 0, i15 %cc_14

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2457" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
<literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i549.preheader:3 %store_ln1487 = store i8 0, i8 %u_31

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2458" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
<literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i549.preheader:4 %br_ln1487 = br void %for.inc.i549

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2459" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %cc_load = load i15 %cc

]]></Node>
<StgValue><ssdm name="cc_load"/></StgValue>
</operation>

<operation id="2460" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln1483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68

]]></Node>
<StgValue><ssdm name="specloopname_ln1483"/></StgValue>
</operation>

<operation id="2461" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:3 %vla18_load_38 = load i13 %vla18_addr_59

]]></Node>
<StgValue><ssdm name="vla18_load_38"/></StgValue>
</operation>

<operation id="2462" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="46" op_0_bw="32">
<![CDATA[
for.inc.i.split:4 %zext_ln1490 = zext i32 %vla18_load_38

]]></Node>
<StgValue><ssdm name="zext_ln1490"/></StgValue>
</operation>

<operation id="2463" st_id="271" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.inc.i.split:5 %mul_ln1490 = mul i46 %zext_ln1490, i46 12289

]]></Node>
<StgValue><ssdm name="mul_ln1490"/></StgValue>
</operation>

<operation id="2464" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="46" op_0_bw="15">
<![CDATA[
for.inc.i.split:6 %zext_ln1490_4 = zext i15 %cc_load

]]></Node>
<StgValue><ssdm name="zext_ln1490_4"/></StgValue>
</operation>

<operation id="2465" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.inc.i.split:7 %z_34 = add i46 %mul_ln1490, i46 %zext_ln1490_4

]]></Node>
<StgValue><ssdm name="z_34"/></StgValue>
</operation>

<operation id="2466" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="31" op_0_bw="46">
<![CDATA[
for.inc.i.split:8 %trunc_ln1491 = trunc i46 %z_34

]]></Node>
<StgValue><ssdm name="trunc_ln1491"/></StgValue>
</operation>

<operation id="2467" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i.split:9 %zext_ln1491 = zext i31 %trunc_ln1491

]]></Node>
<StgValue><ssdm name="zext_ln1491"/></StgValue>
</operation>

<operation id="2468" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i.split:10 %store_ln1491 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_59, i32 %zext_ln1491, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1491"/></StgValue>
</operation>

<operation id="2469" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="15" op_0_bw="15" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:11 %cc_13 = partselect i15 @_ssdm_op_PartSelect.i15.i46.i32.i32, i46 %z_34, i32 31, i32 45

]]></Node>
<StgValue><ssdm name="cc_13"/></StgValue>
</operation>

<operation id="2470" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:12 %store_ln1487 = store i15 %cc_13, i15 %cc

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2471" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:14 %br_ln1487 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2472" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i549:0 %u_109 = load i8 %u_31

]]></Node>
<StgValue><ssdm name="u_109"/></StgValue>
</operation>

<operation id="2473" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i549:1 %icmp_ln1487_1 = icmp_eq  i8 %u_109, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1487_1"/></StgValue>
</operation>

<operation id="2474" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i549:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2475" st_id="272" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i549:3 %u_110 = add i8 %u_109, i8 1

]]></Node>
<StgValue><ssdm name="u_110"/></StgValue>
</operation>

<operation id="2476" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i549:4 %br_ln1487 = br i1 %icmp_ln1487_1, void %for.inc.i549.split, void %zint_mul_small.exit550

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>

<operation id="2477" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i549.split:2 %shl_ln19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_109, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln19"/></StgValue>
</operation>

<operation id="2478" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="11" op_0_bw="10">
<![CDATA[
for.inc.i549.split:3 %zext_ln1490_6 = zext i10 %shl_ln19

]]></Node>
<StgValue><ssdm name="zext_ln1490_6"/></StgValue>
</operation>

<operation id="2479" st_id="272" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i549.split:4 %add_ln1490 = add i11 %zext_ln1490_6, i11 836

]]></Node>
<StgValue><ssdm name="add_ln1490"/></StgValue>
</operation>

<operation id="2480" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i549.split:5 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1490, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="2481" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i549.split:6 %zext_ln1490_5 = zext i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1490_5"/></StgValue>
</operation>

<operation id="2482" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i549.split:7 %vla18_addr_66 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1490_5

]]></Node>
<StgValue><ssdm name="vla18_addr_66"/></StgValue>
</operation>

<operation id="2483" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i549.split:8 %vla18_load_41 = load i13 %vla18_addr_66

]]></Node>
<StgValue><ssdm name="vla18_load_41"/></StgValue>
</operation>

<operation id="2484" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i549.split:18 %store_ln1487 = store i8 %u_110, i8 %u_31

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2485" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
zint_mul_small.exit550:0 %cc_14_load = load i15 %cc_14

]]></Node>
<StgValue><ssdm name="cc_14_load"/></StgValue>
</operation>

<operation id="2486" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mul_small.exit550:1 %icmp_ln4568 = icmp_eq  i15 %cc_14_load, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln4568"/></StgValue>
</operation>

<operation id="2487" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4567" val="1"/>
<literal name="icmp_ln1487_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
zint_mul_small.exit550:2 %br_ln4567 = br i1 %icmp_ln4568, void %if.then10, void %return

]]></Node>
<StgValue><ssdm name="br_ln4567"/></StgValue>
</operation>

<operation id="2488" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487_1" val="1"/>
<literal name="icmp_ln4568" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="0">
<![CDATA[
if.then10:0 %br_ln4571 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln4571"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2489" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc.i549.split:0 %cc_14_load_1 = load i15 %cc_14

]]></Node>
<StgValue><ssdm name="cc_14_load_1"/></StgValue>
</operation>

<operation id="2490" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i549.split:1 %specloopname_ln1483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68

]]></Node>
<StgValue><ssdm name="specloopname_ln1483"/></StgValue>
</operation>

<operation id="2491" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i549.split:8 %vla18_load_41 = load i13 %vla18_addr_66

]]></Node>
<StgValue><ssdm name="vla18_load_41"/></StgValue>
</operation>

<operation id="2492" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="46" op_0_bw="32">
<![CDATA[
for.inc.i549.split:9 %zext_ln1490_7 = zext i32 %vla18_load_41

]]></Node>
<StgValue><ssdm name="zext_ln1490_7"/></StgValue>
</operation>

<operation id="2493" st_id="273" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.inc.i549.split:10 %mul_ln1490_1 = mul i46 %zext_ln1490_7, i46 12289

]]></Node>
<StgValue><ssdm name="mul_ln1490_1"/></StgValue>
</operation>

<operation id="2494" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="46" op_0_bw="15">
<![CDATA[
for.inc.i549.split:11 %zext_ln1490_8 = zext i15 %cc_14_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1490_8"/></StgValue>
</operation>

<operation id="2495" st_id="273" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.inc.i549.split:12 %z_40 = add i46 %mul_ln1490_1, i46 %zext_ln1490_8

]]></Node>
<StgValue><ssdm name="z_40"/></StgValue>
</operation>

<operation id="2496" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="31" op_0_bw="46">
<![CDATA[
for.inc.i549.split:13 %trunc_ln1491_1 = trunc i46 %z_40

]]></Node>
<StgValue><ssdm name="trunc_ln1491_1"/></StgValue>
</operation>

<operation id="2497" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i549.split:14 %zext_ln1491_1 = zext i31 %trunc_ln1491_1

]]></Node>
<StgValue><ssdm name="zext_ln1491_1"/></StgValue>
</operation>

<operation id="2498" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i549.split:15 %store_ln1491 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_66, i32 %zext_ln1491_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1491"/></StgValue>
</operation>

<operation id="2499" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="15" op_0_bw="15" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i549.split:16 %cc_15 = partselect i15 @_ssdm_op_PartSelect.i15.i46.i32.i32, i46 %z_40, i32 31, i32 45

]]></Node>
<StgValue><ssdm name="cc_15"/></StgValue>
</operation>

<operation id="2500" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i549.split:17 %store_ln1487 = store i15 %cc_15, i15 %cc_14

]]></Node>
<StgValue><ssdm name="store_ln1487"/></StgValue>
</operation>

<operation id="2501" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i549.split:19 %br_ln1487 = br void %for.inc.i549

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2502" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else579:0 %logn = sub i32 10, i32 %depth_offset_read

]]></Node>
<StgValue><ssdm name="logn"/></StgValue>
</operation>

<operation id="2503" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="4" op_0_bw="32">
<![CDATA[
if.else579:1 %trunc_ln542 = trunc i32 %logn

]]></Node>
<StgValue><ssdm name="trunc_ln542"/></StgValue>
</operation>

<operation id="2504" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="32">
<![CDATA[
if.else579:2 %zext_ln5204 = zext i32 %logn

]]></Node>
<StgValue><ssdm name="zext_ln5204"/></StgValue>
</operation>

<operation id="2505" st_id="274" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:3 %n = shl i64 1, i64 %zext_ln5204

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="2506" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="12" op_0_bw="64">
<![CDATA[
if.else579:4 %trunc_ln543 = trunc i64 %n

]]></Node>
<StgValue><ssdm name="trunc_ln543"/></StgValue>
</operation>

<operation id="2507" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else579:5 %hn = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="hn"/></StgValue>
</operation>

<operation id="2508" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else579:7 %trunc_ln543_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %n, i32 1, i32 61

]]></Node>
<StgValue><ssdm name="trunc_ln543_2"/></StgValue>
</operation>

<operation id="2509" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="32">
<![CDATA[
if.else579:8 %zext_ln5219 = zext i32 %depth_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln5219"/></StgValue>
</operation>

<operation id="2510" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else579:9 %MAX_BL_SMALL_addr = getelementptr i8 %MAX_BL_SMALL, i64 0, i64 %zext_ln5219

]]></Node>
<StgValue><ssdm name="MAX_BL_SMALL_addr"/></StgValue>
</operation>

<operation id="2511" st_id="274" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="4">
<![CDATA[
if.else579:10 %slen = load i4 %MAX_BL_SMALL_addr

]]></Node>
<StgValue><ssdm name="slen"/></StgValue>
</operation>

<operation id="2512" st_id="274" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="8" op_0_bw="4">
<![CDATA[
if.else579:17 %dlen = load i4 %MAX_BL_SMALL_addr_1

]]></Node>
<StgValue><ssdm name="dlen"/></StgValue>
</operation>

<operation id="2513" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="61" op_0_bw="8">
<![CDATA[
if.else579:19 %zext_ln5195_3 = zext i8 %dlen

]]></Node>
<StgValue><ssdm name="zext_ln5195_3"/></StgValue>
</operation>

<operation id="2514" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else579:20 %MAX_BL_LARGE_addr = getelementptr i9 %MAX_BL_LARGE, i64 0, i64 %zext_ln5219

]]></Node>
<StgValue><ssdm name="MAX_BL_LARGE_addr"/></StgValue>
</operation>

<operation id="2515" st_id="274" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="9" op_0_bw="4">
<![CDATA[
if.else579:21 %llen = load i4 %MAX_BL_LARGE_addr

]]></Node>
<StgValue><ssdm name="llen"/></StgValue>
</operation>

<operation id="2516" st_id="274" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
if.else579:23 %mul_ln5228 = mul i61 %zext_ln5195_3, i61 %trunc_ln543_2

]]></Node>
<StgValue><ssdm name="mul_ln5228"/></StgValue>
</operation>

<operation id="2517" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="13" op_0_bw="61">
<![CDATA[
if.else579:24 %trunc_ln5234 = trunc i61 %mul_ln5228

]]></Node>
<StgValue><ssdm name="trunc_ln5234"/></StgValue>
</operation>

<operation id="2518" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
if.else579:25 %ft = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %mul_ln5228, i3 0

]]></Node>
<StgValue><ssdm name="ft"/></StgValue>
</operation>

<operation id="2519" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="12" op_0_bw="61">
<![CDATA[
if.else579:26 %trunc_ln5196 = trunc i61 %mul_ln5228

]]></Node>
<StgValue><ssdm name="trunc_ln5196"/></StgValue>
</operation>

<operation id="2520" st_id="274" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="1" op_7_bw="10" op_8_bw="8" op_9_bw="25" op_10_bw="31" op_11_bw="31">
<![CDATA[
if.else579:28 %call_ln5235 = call void @make_fg.1, i32 %vla18, i64 %ft, i8 %f, i8 %g, i32 %depth_offset_read, i1 1, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5235"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2521" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="63">
<![CDATA[
if.else579:6 %zext_ln5205 = zext i63 %hn

]]></Node>
<StgValue><ssdm name="zext_ln5205"/></StgValue>
</operation>

<operation id="2522" st_id="275" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="4">
<![CDATA[
if.else579:10 %slen = load i4 %MAX_BL_SMALL_addr

]]></Node>
<StgValue><ssdm name="slen"/></StgValue>
</operation>

<operation id="2523" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="8">
<![CDATA[
if.else579:11 %zext_ln5195 = zext i8 %slen

]]></Node>
<StgValue><ssdm name="zext_ln5195"/></StgValue>
</operation>

<operation id="2524" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="9" op_0_bw="8">
<![CDATA[
if.else579:12 %zext_ln5195_1 = zext i8 %slen

]]></Node>
<StgValue><ssdm name="zext_ln5195_1"/></StgValue>
</operation>

<operation id="2525" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="4" op_0_bw="8">
<![CDATA[
if.else579:13 %trunc_ln5195 = trunc i8 %slen

]]></Node>
<StgValue><ssdm name="trunc_ln5195"/></StgValue>
</operation>

<operation id="2526" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="8">
<![CDATA[
if.else579:18 %zext_ln5195_2 = zext i8 %dlen

]]></Node>
<StgValue><ssdm name="zext_ln5195_2"/></StgValue>
</operation>

<operation id="2527" st_id="275" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="9" op_0_bw="4">
<![CDATA[
if.else579:21 %llen = load i4 %MAX_BL_LARGE_addr

]]></Node>
<StgValue><ssdm name="llen"/></StgValue>
</operation>

<operation id="2528" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="9">
<![CDATA[
if.else579:22 %zext_ln5195_4 = zext i9 %llen

]]></Node>
<StgValue><ssdm name="zext_ln5195_4"/></StgValue>
</operation>

<operation id="2529" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
if.else579:27 %trunc_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln5196, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="2530" st_id="275" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="1" op_7_bw="10" op_8_bw="8" op_9_bw="25" op_10_bw="31" op_11_bw="31">
<![CDATA[
if.else579:28 %call_ln5235 = call void @make_fg.1, i32 %vla18, i64 %ft, i8 %f, i8 %g, i32 %depth_offset_read, i1 1, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5235"/></StgValue>
</operation>

<operation id="2531" st_id="275" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:29 %shl_ln5242 = shl i64 %zext_ln5195_4, i64 %zext_ln5204

]]></Node>
<StgValue><ssdm name="shl_ln5242"/></StgValue>
</operation>

<operation id="2532" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="13" op_0_bw="64">
<![CDATA[
if.else579:30 %trunc_ln5242 = trunc i64 %shl_ln5242

]]></Node>
<StgValue><ssdm name="trunc_ln5242"/></StgValue>
</operation>

<operation id="2533" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:31 %Gt = shl i64 %shl_ln5242, i64 2

]]></Node>
<StgValue><ssdm name="Gt"/></StgValue>
</operation>

<operation id="2534" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
if.else579:32 %trunc_ln5196_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln5242, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln5196_1"/></StgValue>
</operation>

<operation id="2535" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="12" op_0_bw="64">
<![CDATA[
if.else579:33 %trunc_ln5243 = trunc i64 %shl_ln5242

]]></Node>
<StgValue><ssdm name="trunc_ln5243"/></StgValue>
</operation>

<operation id="2536" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:34 %shl_ln5243 = shl i64 %shl_ln5242, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln5243"/></StgValue>
</operation>

<operation id="2537" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:35 %x_14 = shl i64 %shl_ln5242, i64 3

]]></Node>
<StgValue><ssdm name="x_14"/></StgValue>
</operation>

<operation id="2538" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
if.else579:36 %trunc_ln5199_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln5243, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln5199_4"/></StgValue>
</operation>

<operation id="2539" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
if.else579:37 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln543, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="2540" st_id="275" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:38 %shl_ln5244 = shl i64 %zext_ln5195, i64 %zext_ln5204

]]></Node>
<StgValue><ssdm name="shl_ln5244"/></StgValue>
</operation>

<operation id="2541" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="61" op_0_bw="64">
<![CDATA[
if.else579:39 %trunc_ln5244 = trunc i64 %shl_ln5244

]]></Node>
<StgValue><ssdm name="trunc_ln5244"/></StgValue>
</operation>

<operation id="2542" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:40 %shl_ln5244_1 = shl i64 %shl_ln5244, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln5244_1"/></StgValue>
</operation>

<operation id="2543" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else579:41 %compare_src_dst262 = icmp_ult  i64 %ft, i64 %x_14

]]></Node>
<StgValue><ssdm name="compare_src_dst262"/></StgValue>
</operation>

<operation id="2544" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
if.else579:42 %compare_n_to_0266 = icmp_eq  i61 %trunc_ln5244, i61 0

]]></Node>
<StgValue><ssdm name="compare_n_to_0266"/></StgValue>
</operation>

<operation id="2545" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else579:43 %br_ln5244 = br i1 %compare_src_dst262, void %copy_forward264, void %copy_backwards263

]]></Node>
<StgValue><ssdm name="br_ln5244"/></StgValue>
</operation>

<operation id="2546" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward264:0 %br_ln5244 = br i1 %compare_n_to_0266, void %copy_forward_loop270.preheader, void %memmove_done265

]]></Node>
<StgValue><ssdm name="br_ln5244"/></StgValue>
</operation>

<operation id="2547" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="32">
<![CDATA[
copy_forward_loop270.preheader:0 %index_ptr271 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr271"/></StgValue>
</operation>

<operation id="2548" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop270.preheader:1 %store_ln0 = store i64 0, i64 %index_ptr271

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2549" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop270.preheader:2 %br_ln0 = br void %copy_forward_loop270

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2550" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards263:0 %br_ln5244 = br i1 %compare_n_to_0266, void %copy_backwards_loop267.preheader, void %memmove_done265

]]></Node>
<StgValue><ssdm name="br_ln5244"/></StgValue>
</operation>

<operation id="2551" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="64" op_0_bw="32">
<![CDATA[
copy_backwards_loop267.preheader:0 %empty_277 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="2552" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop267.preheader:1 %store_ln5244 = store i64 %shl_ln5244_1, i64 %empty_277

]]></Node>
<StgValue><ssdm name="store_ln5244"/></StgValue>
</operation>

<operation id="2553" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop267.preheader:2 %br_ln0 = br void %copy_backwards_loop267

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2554" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
copy_forward_loop270:0 %index_ptr271_load = load i64 %index_ptr271

]]></Node>
<StgValue><ssdm name="index_ptr271_load"/></StgValue>
</operation>

<operation id="2555" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="15" op_0_bw="64">
<![CDATA[
copy_forward_loop270:1 %empty_288 = trunc i64 %index_ptr271_load

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="2556" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="2" op_0_bw="64">
<![CDATA[
copy_forward_loop270:2 %empty_289 = trunc i64 %index_ptr271_load

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="2557" st_id="276" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop270:3 %empty_290 = add i15 %empty_288, i15 %trunc_ln

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="2558" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop270:4 %tmp_90 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_290, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2559" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop270:5 %p_cast16_cast = zext i13 %tmp_90

]]></Node>
<StgValue><ssdm name="p_cast16_cast"/></StgValue>
</operation>

<operation id="2560" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop270:6 %vla18_addr_57 = getelementptr i32 %vla18, i64 0, i64 %p_cast16_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_57"/></StgValue>
</operation>

<operation id="2561" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop270:7 %vla18_load_37 = load i13 %vla18_addr_57

]]></Node>
<StgValue><ssdm name="vla18_load_37"/></StgValue>
</operation>

<operation id="2562" st_id="276" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop270:12 %empty_293 = add i15 %empty_288, i15 %trunc_ln5199_4

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="2563" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop270:17 %tmp_93 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_293, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2564" st_id="276" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop270:21 %index_increment273 = add i64 %index_ptr271_load, i64 1

]]></Node>
<StgValue><ssdm name="index_increment273"/></StgValue>
</operation>

<operation id="2565" st_id="276" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop270:22 %empty_296 = icmp_eq  i64 %index_increment273, i64 %shl_ln5244_1

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2566" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop270:7 %vla18_load_37 = load i13 %vla18_addr_57

]]></Node>
<StgValue><ssdm name="vla18_load_37"/></StgValue>
</operation>

<operation id="2567" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop270:8 %tmp_92 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_289, i3 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2568" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop270:9 %p_cast129 = zext i5 %tmp_92

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="2569" st_id="277" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop270:10 %empty_291 = lshr i32 %vla18_load_37, i32 %p_cast129

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="2570" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop270:11 %empty_292 = trunc i32 %empty_291

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="2571" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop270:13 %p_cast17_cast = zext i8 %empty_292

]]></Node>
<StgValue><ssdm name="p_cast17_cast"/></StgValue>
</operation>

<operation id="2572" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop270:14 %index_ptr271_cast_cast130 = zext i2 %empty_289

]]></Node>
<StgValue><ssdm name="index_ptr271_cast_cast130"/></StgValue>
</operation>

<operation id="2573" st_id="277" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop270:15 %empty_294 = shl i4 1, i4 %index_ptr271_cast_cast130

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="2574" st_id="277" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop270:16 %empty_295 = shl i32 %p_cast17_cast, i32 %p_cast129

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="2575" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop270:18 %p_cast18_cast = zext i13 %tmp_93

]]></Node>
<StgValue><ssdm name="p_cast18_cast"/></StgValue>
</operation>

<operation id="2576" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop270:19 %vla18_addr_58 = getelementptr i32 %vla18, i64 0, i64 %p_cast18_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_58"/></StgValue>
</operation>

<operation id="2577" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_forward_loop270:20 %store_ln5199 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_58, i32 %empty_295, i4 %empty_294

]]></Node>
<StgValue><ssdm name="store_ln5199"/></StgValue>
</operation>

<operation id="2578" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop270:23 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2579" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop270:24 %br_ln5244 = br i1 %empty_296, void %copy_forward_loop270.copy_forward_loop270_crit_edge, void %memmove_done265.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5244"/></StgValue>
</operation>

<operation id="2580" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop270.copy_forward_loop270_crit_edge:0 %store_ln0 = store i64 %index_increment273, i64 %index_ptr271

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2581" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop270.copy_forward_loop270_crit_edge:1 %br_ln0 = br void %copy_forward_loop270

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2582" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0">
<![CDATA[
memmove_done265.loopexit:0 %br_ln0 = br void %memmove_done265

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2583" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop267:3 %index_ptr268 = add i64 %p_load106, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="index_ptr268"/></StgValue>
</operation>

<operation id="2584" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop267:9 %vla18_load = load i13 %vla18_addr_55

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="2585" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
copy_backwards_loop267:10 %empty_281 = add i2 %empty_278, i2 3

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="2586" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_backwards_loop267:11 %tmp_81 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_281, i3 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="2587" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="5">
<![CDATA[
copy_backwards_loop267:12 %p_cast127 = zext i5 %tmp_81

]]></Node>
<StgValue><ssdm name="p_cast127"/></StgValue>
</operation>

<operation id="2588" st_id="277" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop267:13 %empty_282 = lshr i32 %vla18_load, i32 %p_cast127

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="2589" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="32">
<![CDATA[
copy_backwards_loop267:14 %empty_283 = trunc i32 %empty_282

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="2590" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="8">
<![CDATA[
copy_backwards_loop267:16 %p_cast13_cast = zext i8 %empty_283

]]></Node>
<StgValue><ssdm name="p_cast13_cast"/></StgValue>
</operation>

<operation id="2591" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="4" op_0_bw="2">
<![CDATA[
copy_backwards_loop267:17 %p_cast128 = zext i2 %empty_281

]]></Node>
<StgValue><ssdm name="p_cast128"/></StgValue>
</operation>

<operation id="2592" st_id="277" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_backwards_loop267:18 %empty_285 = shl i4 1, i4 %p_cast128

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="2593" st_id="277" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop267:19 %empty_286 = shl i32 %p_cast13_cast, i32 %p_cast127

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="2594" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop267:21 %p_cast14_cast = zext i13 %tmp_85

]]></Node>
<StgValue><ssdm name="p_cast14_cast"/></StgValue>
</operation>

<operation id="2595" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop267:22 %vla18_addr_56 = getelementptr i32 %vla18, i64 0, i64 %p_cast14_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_56"/></StgValue>
</operation>

<operation id="2596" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_backwards_loop267:23 %store_ln5199 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_56, i32 %empty_286, i4 %empty_285

]]></Node>
<StgValue><ssdm name="store_ln5199"/></StgValue>
</operation>

<operation id="2597" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop267:24 %empty_287 = icmp_eq  i64 %index_ptr268, i64 0

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="2598" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_backwards_loop267:25 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2599" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards_loop267:26 %br_ln0 = br i1 %empty_287, void %copy_backwards_loop267.copy_backwards_loop267_crit_edge, void %memmove_done265.loopexit119

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2600" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_backwards_loop267.copy_backwards_loop267_crit_edge:0 %store_ln0 = store i64 %index_ptr268, i64 %empty_277

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2601" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop267.copy_backwards_loop267_crit_edge:1 %br_ln0 = br void %copy_backwards_loop267

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2602" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="compare_n_to_0266" val="0"/>
<literal name="empty_287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="0">
<![CDATA[
memmove_done265.loopexit119:0 %br_ln0 = br void %memmove_done265

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2603" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="13" op_0_bw="64">
<![CDATA[
memmove_done265:0 %trunc_ln5246 = trunc i64 %shl_ln5244

]]></Node>
<StgValue><ssdm name="trunc_ln5246"/></StgValue>
</operation>

<operation id="2604" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
memmove_done265:1 %trunc_ln5246_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln5243, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln5246_1"/></StgValue>
</operation>

<operation id="2605" st_id="277" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memmove_done265:2 %add_ln5246 = add i64 %shl_ln5243, i64 %shl_ln5244

]]></Node>
<StgValue><ssdm name="add_ln5246"/></StgValue>
</operation>

<operation id="2606" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
memmove_done265:3 %add_ln5246_1 = add i13 %trunc_ln5246_1, i13 %trunc_ln5246

]]></Node>
<StgValue><ssdm name="add_ln5246_1"/></StgValue>
</operation>

<operation id="2607" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
memmove_done265:4 %y_44 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5246_1, i2 0

]]></Node>
<StgValue><ssdm name="y_44"/></StgValue>
</operation>

<operation id="2608" st_id="277" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memmove_done265:5 %add_ln5247 = add i64 %add_ln5246, i64 %shl_ln5244

]]></Node>
<StgValue><ssdm name="add_ln5247"/></StgValue>
</operation>

<operation id="2609" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
memmove_done265:6 %add_ln5247_1 = add i13 %add_ln5246_1, i13 %trunc_ln5246

]]></Node>
<StgValue><ssdm name="add_ln5247_1"/></StgValue>
</operation>

<operation id="2610" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memmove_done265:7 %xs_3 = shl i64 %add_ln5247, i64 2

]]></Node>
<StgValue><ssdm name="xs_3"/></StgValue>
</operation>

<operation id="2611" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="64">
<![CDATA[
memmove_done265:8 %trunc_ln5264 = trunc i64 %add_ln5247

]]></Node>
<StgValue><ssdm name="trunc_ln5264"/></StgValue>
</operation>

<operation id="2612" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
memmove_done265:9 %km = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln5264, i2 0

]]></Node>
<StgValue><ssdm name="km"/></StgValue>
</operation>

<operation id="2613" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="13" op_0_bw="64">
<![CDATA[
memmove_done265:10 %trunc_ln5264_2 = trunc i64 %add_ln5247

]]></Node>
<StgValue><ssdm name="trunc_ln5264_2"/></StgValue>
</operation>

<operation id="2614" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
memmove_done265:11 %trunc_ln5264_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln5264_2, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln5264_1"/></StgValue>
</operation>

<operation id="2615" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="13" op_0_bw="64">
<![CDATA[
memmove_done265:12 %trunc_ln5252 = trunc i64 %n

]]></Node>
<StgValue><ssdm name="trunc_ln5252"/></StgValue>
</operation>

<operation id="2616" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="64">
<![CDATA[
memmove_done265:13 %trunc_ln5252_1 = trunc i64 %n

]]></Node>
<StgValue><ssdm name="trunc_ln5252_1"/></StgValue>
</operation>

<operation id="2617" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memmove_done265:14 %shl_ln5252 = shl i64 %n, i64 2

]]></Node>
<StgValue><ssdm name="shl_ln5252"/></StgValue>
</operation>

<operation id="2618" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
memmove_done265:15 %and_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln543_2, i3 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="2619" st_id="277" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memmove_done265:16 %mul_ln5252 = mul i64 %zext_ln5195_2, i64 %and_ln1

]]></Node>
<StgValue><ssdm name="mul_ln5252"/></StgValue>
</operation>

<operation id="2620" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memmove_done265:17 %compare_src_dst250 = icmp_eq  i64 %add_ln5247, i64 0

]]></Node>
<StgValue><ssdm name="compare_src_dst250"/></StgValue>
</operation>

<operation id="2621" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memmove_done265:18 %compare_n_to_0254 = icmp_eq  i64 %mul_ln5252, i64 0

]]></Node>
<StgValue><ssdm name="compare_n_to_0254"/></StgValue>
</operation>

<operation id="2622" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memmove_done265:19 %br_ln5252 = br i1 %compare_src_dst250, void %copy_backwards251, void %copy_forward252

]]></Node>
<StgValue><ssdm name="br_ln5252"/></StgValue>
</operation>

<operation id="2623" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards251:0 %br_ln5252 = br i1 %compare_n_to_0254, void %copy_backwards_loop255.preheader, void %memmove_done253

]]></Node>
<StgValue><ssdm name="br_ln5252"/></StgValue>
</operation>

<operation id="2624" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="32">
<![CDATA[
copy_backwards_loop255.preheader:0 %empty_297 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="2625" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop255.preheader:1 %store_ln5252 = store i64 %mul_ln5252, i64 %empty_297

]]></Node>
<StgValue><ssdm name="store_ln5252"/></StgValue>
</operation>

<operation id="2626" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop255.preheader:2 %br_ln0 = br void %copy_backwards_loop255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2627" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward252:0 %br_ln5252 = br i1 %compare_n_to_0254, void %copy_forward_loop258.preheader, void %memmove_done253

]]></Node>
<StgValue><ssdm name="br_ln5252"/></StgValue>
</operation>

<operation id="2628" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="32">
<![CDATA[
copy_forward_loop258.preheader:0 %index_ptr259 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr259"/></StgValue>
</operation>

<operation id="2629" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop258.preheader:1 %store_ln0 = store i64 0, i64 %index_ptr259

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2630" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0266" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="1"/>
<literal name="empty_287" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp><and_exp><literal name="compare_src_dst262" val="0"/>
<literal name="empty_296" val="1"/>
<literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop258.preheader:2 %br_ln0 = br void %copy_forward_loop258

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2631" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
copy_backwards_loop267:0 %p_load106 = load i64 %empty_277

]]></Node>
<StgValue><ssdm name="p_load106"/></StgValue>
</operation>

<operation id="2632" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="2" op_0_bw="64">
<![CDATA[
copy_backwards_loop267:1 %empty_278 = trunc i64 %p_load106

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="2633" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="15" op_0_bw="64">
<![CDATA[
copy_backwards_loop267:2 %empty_279 = trunc i64 %p_load106

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="2634" st_id="278" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop267:4 %index_ptr268_cast = add i15 %empty_279, i15 32767

]]></Node>
<StgValue><ssdm name="index_ptr268_cast"/></StgValue>
</operation>

<operation id="2635" st_id="278" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop267:5 %empty_280 = add i15 %index_ptr268_cast, i15 %trunc_ln

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="2636" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop267:6 %tmp_80 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_280, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="2637" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop267:7 %p_cast11_cast = zext i13 %tmp_80

]]></Node>
<StgValue><ssdm name="p_cast11_cast"/></StgValue>
</operation>

<operation id="2638" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop267:8 %vla18_addr_55 = getelementptr i32 %vla18, i64 0, i64 %p_cast11_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_55"/></StgValue>
</operation>

<operation id="2639" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop267:9 %vla18_load = load i13 %vla18_addr_55

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="2640" st_id="278" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop267:15 %empty_284 = add i15 %index_ptr268_cast, i15 %trunc_ln5199_4

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="2641" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop267:20 %tmp_85 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_284, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2642" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
copy_backwards_loop255:0 %p_load107 = load i64 %empty_297

]]></Node>
<StgValue><ssdm name="p_load107"/></StgValue>
</operation>

<operation id="2643" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="2" op_0_bw="64">
<![CDATA[
copy_backwards_loop255:1 %empty_298 = trunc i64 %p_load107

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="2644" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="15" op_0_bw="64">
<![CDATA[
copy_backwards_loop255:2 %empty_299 = trunc i64 %p_load107

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="2645" st_id="279" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop255:4 %index_ptr256_cast = add i15 %empty_299, i15 32767

]]></Node>
<StgValue><ssdm name="index_ptr256_cast"/></StgValue>
</operation>

<operation id="2646" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop255:5 %tmp_107 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %index_ptr256_cast, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2647" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop255:6 %p_cast27_cast = zext i13 %tmp_107

]]></Node>
<StgValue><ssdm name="p_cast27_cast"/></StgValue>
</operation>

<operation id="2648" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop255:7 %vla18_addr_79 = getelementptr i32 %vla18, i64 0, i64 %p_cast27_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_79"/></StgValue>
</operation>

<operation id="2649" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop255:8 %vla18_load_45 = load i13 %vla18_addr_79

]]></Node>
<StgValue><ssdm name="vla18_load_45"/></StgValue>
</operation>

<operation id="2650" st_id="279" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop255:14 %empty_303 = add i15 %index_ptr256_cast, i15 %trunc_ln5264_1

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="2651" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop255:19 %tmp_109 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_303, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2652" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop255:3 %index_ptr256 = add i64 %p_load107, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="index_ptr256"/></StgValue>
</operation>

<operation id="2653" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop255:8 %vla18_load_45 = load i13 %vla18_addr_79

]]></Node>
<StgValue><ssdm name="vla18_load_45"/></StgValue>
</operation>

<operation id="2654" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
copy_backwards_loop255:9 %empty_300 = add i2 %empty_298, i2 3

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="2655" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_backwards_loop255:10 %tmp_108 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_300, i3 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2656" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="5">
<![CDATA[
copy_backwards_loop255:11 %p_cast139 = zext i5 %tmp_108

]]></Node>
<StgValue><ssdm name="p_cast139"/></StgValue>
</operation>

<operation id="2657" st_id="280" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop255:12 %empty_301 = lshr i32 %vla18_load_45, i32 %p_cast139

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="2658" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="32">
<![CDATA[
copy_backwards_loop255:13 %empty_302 = trunc i32 %empty_301

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="2659" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="8">
<![CDATA[
copy_backwards_loop255:15 %p_cast29_cast = zext i8 %empty_302

]]></Node>
<StgValue><ssdm name="p_cast29_cast"/></StgValue>
</operation>

<operation id="2660" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="4" op_0_bw="2">
<![CDATA[
copy_backwards_loop255:16 %p_cast140 = zext i2 %empty_300

]]></Node>
<StgValue><ssdm name="p_cast140"/></StgValue>
</operation>

<operation id="2661" st_id="280" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_backwards_loop255:17 %empty_304 = shl i4 1, i4 %p_cast140

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="2662" st_id="280" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop255:18 %empty_305 = shl i32 %p_cast29_cast, i32 %p_cast139

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="2663" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop255:20 %p_cast30_cast = zext i13 %tmp_109

]]></Node>
<StgValue><ssdm name="p_cast30_cast"/></StgValue>
</operation>

<operation id="2664" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop255:21 %vla18_addr_80 = getelementptr i32 %vla18, i64 0, i64 %p_cast30_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_80"/></StgValue>
</operation>

<operation id="2665" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_backwards_loop255:22 %store_ln5264 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_80, i32 %empty_305, i4 %empty_304

]]></Node>
<StgValue><ssdm name="store_ln5264"/></StgValue>
</operation>

<operation id="2666" st_id="280" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop255:23 %empty_306 = icmp_eq  i64 %index_ptr256, i64 0

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="2667" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_backwards_loop255:24 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2668" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards_loop255:25 %br_ln0 = br i1 %empty_306, void %copy_backwards_loop255.copy_backwards_loop255_crit_edge, void %memmove_done253.loopexit118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2669" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_backwards_loop255.copy_backwards_loop255_crit_edge:0 %store_ln0 = store i64 %index_ptr256, i64 %empty_297

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2670" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop255.copy_backwards_loop255_crit_edge:1 %br_ln0 = br void %copy_backwards_loop255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2671" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0">
<![CDATA[
memmove_done253.loopexit118:0 %br_ln0 = br void %memmove_done253

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2672" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop258:5 %vla18_load_44 = load i13 %vla18_addr_77

]]></Node>
<StgValue><ssdm name="vla18_load_44"/></StgValue>
</operation>

<operation id="2673" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop258:7 %tmp_105 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_308, i3 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2674" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop258:8 %p_cast137 = zext i5 %tmp_105

]]></Node>
<StgValue><ssdm name="p_cast137"/></StgValue>
</operation>

<operation id="2675" st_id="280" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop258:9 %empty_309 = lshr i32 %vla18_load_44, i32 %p_cast137

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="2676" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop258:10 %empty_310 = trunc i32 %empty_309

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="2677" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop258:12 %p_cast24_cast = zext i8 %empty_310

]]></Node>
<StgValue><ssdm name="p_cast24_cast"/></StgValue>
</operation>

<operation id="2678" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop258:13 %index_ptr259_cast23_cast138 = zext i2 %empty_308

]]></Node>
<StgValue><ssdm name="index_ptr259_cast23_cast138"/></StgValue>
</operation>

<operation id="2679" st_id="280" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop258:14 %empty_312 = shl i4 1, i4 %index_ptr259_cast23_cast138

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="2680" st_id="280" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop258:15 %empty_313 = shl i32 %p_cast24_cast, i32 %p_cast137

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="2681" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop258:17 %p_cast25_cast = zext i13 %tmp_106

]]></Node>
<StgValue><ssdm name="p_cast25_cast"/></StgValue>
</operation>

<operation id="2682" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop258:18 %vla18_addr_78 = getelementptr i32 %vla18, i64 0, i64 %p_cast25_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_78"/></StgValue>
</operation>

<operation id="2683" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_forward_loop258:19 %store_ln5264 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_78, i32 %empty_313, i4 %empty_312

]]></Node>
<StgValue><ssdm name="store_ln5264"/></StgValue>
</operation>

<operation id="2684" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop258:22 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2685" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop258:23 %br_ln5252 = br i1 %empty_314, void %copy_forward_loop258.copy_forward_loop258_crit_edge, void %memmove_done253.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5252"/></StgValue>
</operation>

<operation id="2686" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop258.copy_forward_loop258_crit_edge:0 %store_ln0 = store i64 %index_increment261, i64 %index_ptr259

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2687" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop258.copy_forward_loop258_crit_edge:1 %br_ln0 = br void %copy_forward_loop258

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2688" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="compare_n_to_0254" val="0"/>
<literal name="empty_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="0">
<![CDATA[
memmove_done253.loopexit:0 %br_ln0 = br void %memmove_done253

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2689" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="empty_314" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="9" op_0_bw="32">
<![CDATA[
memmove_done253:0 %u_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_41"/></StgValue>
</operation>

<operation id="2690" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="empty_314" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memmove_done253:1 %x_assign_5 = add i8 %dlen, i8 255

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="2691" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="empty_314" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="8">
<![CDATA[
memmove_done253:2 %zext_ln5263 = zext i8 %x_assign_5

]]></Node>
<StgValue><ssdm name="zext_ln5263"/></StgValue>
</operation>

<operation id="2692" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="empty_314" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
memmove_done253:3 %add_ln5263 = add i13 %add_ln5247_1, i13 %trunc_ln5234

]]></Node>
<StgValue><ssdm name="add_ln5263"/></StgValue>
</operation>

<operation id="2693" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="empty_314" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
memmove_done253:4 %store_ln5260 = store i9 0, i9 %u_41

]]></Node>
<StgValue><ssdm name="store_ln5260"/></StgValue>
</operation>

<operation id="2694" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0254" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="1"/>
<literal name="empty_314" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst250" val="0"/>
<literal name="empty_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="0">
<![CDATA[
memmove_done253:5 %br_ln5260 = br void %solve_NTRU_intermediate_loop11

]]></Node>
<StgValue><ssdm name="br_ln5260"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2695" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
copy_forward_loop258:0 %index_ptr259_load = load i64 %index_ptr259

]]></Node>
<StgValue><ssdm name="index_ptr259_load"/></StgValue>
</operation>

<operation id="2696" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="15" op_0_bw="64">
<![CDATA[
copy_forward_loop258:1 %empty_307 = trunc i64 %index_ptr259_load

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="2697" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop258:2 %tmp_104 = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %index_ptr259_load, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2698" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop258:3 %p_cast22_cast = zext i13 %tmp_104

]]></Node>
<StgValue><ssdm name="p_cast22_cast"/></StgValue>
</operation>

<operation id="2699" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop258:4 %vla18_addr_77 = getelementptr i32 %vla18, i64 0, i64 %p_cast22_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_77"/></StgValue>
</operation>

<operation id="2700" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop258:5 %vla18_load_44 = load i13 %vla18_addr_77

]]></Node>
<StgValue><ssdm name="vla18_load_44"/></StgValue>
</operation>

<operation id="2701" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="2" op_0_bw="64">
<![CDATA[
copy_forward_loop258:6 %empty_308 = trunc i64 %index_ptr259_load

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="2702" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop258:11 %empty_311 = add i15 %empty_307, i15 %trunc_ln5264_1

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="2703" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop258:16 %tmp_106 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_311, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2704" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop258:20 %index_increment261 = add i64 %index_ptr259_load, i64 1

]]></Node>
<StgValue><ssdm name="index_increment261"/></StgValue>
</operation>

<operation id="2705" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop258:21 %empty_314 = icmp_eq  i64 %index_increment261, i64 %mul_ln5252

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2706" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop11:0 %u_117 = load i9 %u_41

]]></Node>
<StgValue><ssdm name="u_117"/></StgValue>
</operation>

<operation id="2707" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop11:1 %zext_ln5260 = zext i9 %u_117

]]></Node>
<StgValue><ssdm name="zext_ln5260"/></StgValue>
</operation>

<operation id="2708" st_id="282" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop11:2 %icmp_ln5260 = icmp_eq  i9 %u_117, i9 %llen

]]></Node>
<StgValue><ssdm name="icmp_ln5260"/></StgValue>
</operation>

<operation id="2709" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop11:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 308, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2710" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop11:4 %u_128 = add i9 %u_117, i9 1

]]></Node>
<StgValue><ssdm name="u_128"/></StgValue>
</operation>

<operation id="2711" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop11:5 %br_ln5260 = br i1 %icmp_ln5260, void %solve_NTRU_intermediate_loop11.split, void %solve_NTRU_intermediate_loop2.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5260"/></StgValue>
</operation>

<operation id="2712" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop11.split:1 %PRIMES_p_addr_2 = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln5260

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr_2"/></StgValue>
</operation>

<operation id="2713" st_id="282" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="25" op_0_bw="10">
<![CDATA[
solve_NTRU_intermediate_loop11.split:2 %p_2 = load i10 %PRIMES_p_addr_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="2714" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="9" op_0_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:0 %u_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_46"/></StgValue>
</operation>

<operation id="2715" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:1 %add_ptr6274_sum27161 = add i13 %add_ln5247_1, i13 %trunc_ln5252

]]></Node>
<StgValue><ssdm name="add_ptr6274_sum27161"/></StgValue>
</operation>

<operation id="2716" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:2 %igm = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ptr6274_sum27161, i2 0

]]></Node>
<StgValue><ssdm name="igm"/></StgValue>
</operation>

<operation id="2717" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:3 %add_ptr68828_sum159 = add i13 %add_ptr6274_sum27161, i13 %trunc_ln5252

]]></Node>
<StgValue><ssdm name="add_ptr68828_sum159"/></StgValue>
</operation>

<operation id="2718" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:4 %fx = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ptr68828_sum159, i2 0

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="2719" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:5 %add_ptr68929_sum157 = add i13 %add_ptr68828_sum159, i13 %trunc_ln5252

]]></Node>
<StgValue><ssdm name="add_ptr68929_sum157"/></StgValue>
</operation>

<operation id="2720" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:6 %gx = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ptr68929_sum157, i2 0

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="2721" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:7 %add_ptr69030_sum155 = add i13 %add_ptr68929_sum157, i13 %trunc_ln5252

]]></Node>
<StgValue><ssdm name="add_ptr69030_sum155"/></StgValue>
</operation>

<operation id="2722" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:8 %Fp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ptr69030_sum155, i2 0

]]></Node>
<StgValue><ssdm name="Fp"/></StgValue>
</operation>

<operation id="2723" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:9 %u_139_cast = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %n, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="u_139_cast"/></StgValue>
</operation>

<operation id="2724" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:10 %add_ptr72633_sum153 = add i13 %add_ptr69030_sum155, i13 %u_139_cast

]]></Node>
<StgValue><ssdm name="add_ptr72633_sum153"/></StgValue>
</operation>

<operation id="2725" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:11 %Gp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ptr72633_sum153, i2 0

]]></Node>
<StgValue><ssdm name="Gp"/></StgValue>
</operation>

<operation id="2726" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:12 %sub740 = add i32 %logn, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub740"/></StgValue>
</operation>

<operation id="2727" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:13 %shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %llen, i1 0

]]></Node>
<StgValue><ssdm name="shl"/></StgValue>
</operation>

<operation id="2728" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="64" op_0_bw="10">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:14 %shl779_cast = zext i10 %shl

]]></Node>
<StgValue><ssdm name="shl779_cast"/></StgValue>
</operation>

<operation id="2729" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:15 %x_assign_3 = add i8 %slen, i8 255

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="2730" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="8">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:16 %zext_ln766 = zext i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="zext_ln766"/></StgValue>
</operation>

<operation id="2731" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="13" op_0_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:17 %zext_ln5286 = zext i9 %llen

]]></Node>
<StgValue><ssdm name="zext_ln5286"/></StgValue>
</operation>

<operation id="2732" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:18 %store_ln5286 = store i9 0, i9 %u_46

]]></Node>
<StgValue><ssdm name="store_ln5286"/></StgValue>
</operation>

<operation id="2733" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop2.loopexit:19 %br_ln5286 = br void %for.body670

]]></Node>
<StgValue><ssdm name="br_ln5286"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2734" st_id="283" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="25" op_0_bw="10">
<![CDATA[
solve_NTRU_intermediate_loop11.split:2 %p_2 = load i10 %PRIMES_p_addr_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="2735" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="24" op_0_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:3 %trunc_ln5262 = trunc i25 %p_2

]]></Node>
<StgValue><ssdm name="trunc_ln5262"/></StgValue>
</operation>

<operation id="2736" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="31" op_0_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:4 %sext_ln5262 = sext i25 %p_2

]]></Node>
<StgValue><ssdm name="sext_ln5262"/></StgValue>
</operation>

<operation id="2737" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
solve_NTRU_intermediate_loop11.split:6 %y_29 = sub i24 2, i24 %trunc_ln5262

]]></Node>
<StgValue><ssdm name="y_29"/></StgValue>
</operation>

<operation id="2738" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="31" op_0_bw="24">
<![CDATA[
solve_NTRU_intermediate_loop11.split:7 %zext_ln656_2 = zext i24 %y_29

]]></Node>
<StgValue><ssdm name="zext_ln656_2"/></StgValue>
</operation>

<operation id="2739" st_id="283" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:8 %mul_ln656_8 = mul i31 %sext_ln5262, i31 %zext_ln656_2

]]></Node>
<StgValue><ssdm name="mul_ln656_8"/></StgValue>
</operation>

<operation id="2740" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:9 %sub_ln656_3 = sub i31 2, i31 %mul_ln656_8

]]></Node>
<StgValue><ssdm name="sub_ln656_3"/></StgValue>
</operation>

<operation id="2741" st_id="283" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:10 %y_30 = mul i31 %sub_ln656_3, i31 %zext_ln656_2

]]></Node>
<StgValue><ssdm name="y_30"/></StgValue>
</operation>

<operation id="2742" st_id="283" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:11 %mul_ln657_8 = mul i31 %sext_ln5262, i31 %y_30

]]></Node>
<StgValue><ssdm name="mul_ln657_8"/></StgValue>
</operation>

<operation id="2743" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:12 %sub_ln657_3 = sub i31 2, i31 %mul_ln657_8

]]></Node>
<StgValue><ssdm name="sub_ln657_3"/></StgValue>
</operation>

<operation id="2744" st_id="283" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:13 %y_31 = mul i31 %sub_ln657_3, i31 %y_30

]]></Node>
<StgValue><ssdm name="y_31"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2745" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:5 %zext_ln5262 = zext i31 %sext_ln5262

]]></Node>
<StgValue><ssdm name="zext_ln5262"/></StgValue>
</operation>

<operation id="2746" st_id="284" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:14 %mul_ln658_8 = mul i31 %sext_ln5262, i31 %y_31

]]></Node>
<StgValue><ssdm name="mul_ln658_8"/></StgValue>
</operation>

<operation id="2747" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:15 %sub_ln658_3 = sub i31 2, i31 %mul_ln658_8

]]></Node>
<StgValue><ssdm name="sub_ln658_3"/></StgValue>
</operation>

<operation id="2748" st_id="284" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:16 %y_32 = mul i31 %sub_ln658_3, i31 %y_31

]]></Node>
<StgValue><ssdm name="y_32"/></StgValue>
</operation>

<operation id="2749" st_id="284" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:17 %mul_ln659_3 = mul i31 %sext_ln5262, i31 %y_32

]]></Node>
<StgValue><ssdm name="mul_ln659_3"/></StgValue>
</operation>

<operation id="2750" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:18 %sub_ln659_3 = sub i31 2, i31 %mul_ln659_3

]]></Node>
<StgValue><ssdm name="sub_ln659_3"/></StgValue>
</operation>

<operation id="2751" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:19 %y_45 = sub i31 0, i31 %y_32

]]></Node>
<StgValue><ssdm name="y_45"/></StgValue>
</operation>

<operation id="2752" st_id="284" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:20 %p0i_2 = mul i31 %sub_ln659_3, i31 %y_45

]]></Node>
<StgValue><ssdm name="p0i_2"/></StgValue>
</operation>

<operation id="2753" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:21 %zext_ln5262_1 = zext i31 %p0i_2

]]></Node>
<StgValue><ssdm name="zext_ln5262_1"/></StgValue>
</operation>

<operation id="2754" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:22 %z_49 = sub i32 2147483648, i32 %zext_ln5262

]]></Node>
<StgValue><ssdm name="z_49"/></StgValue>
</operation>

<operation id="2755" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:23 %shl_ln685_2 = shl i32 %z_49, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln685_2"/></StgValue>
</operation>

<operation id="2756" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:24 %sub_ln685_2 = sub i32 %shl_ln685_2, i32 %zext_ln5262

]]></Node>
<StgValue><ssdm name="sub_ln685_2"/></StgValue>
</operation>

<operation id="2757" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:25 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2758" st_id="284" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:26 %select_ln685_3 = select i1 %tmp_121, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_3"/></StgValue>
</operation>

<operation id="2759" st_id="284" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:27 %and_ln685_3 = and i25 %p_2, i25 %select_ln685_3

]]></Node>
<StgValue><ssdm name="and_ln685_3"/></StgValue>
</operation>

<operation id="2760" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="31" op_0_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:28 %sext_ln685_3 = sext i25 %and_ln685_3

]]></Node>
<StgValue><ssdm name="sext_ln685_3"/></StgValue>
</operation>

<operation id="2761" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:29 %zext_ln685_5 = zext i31 %sext_ln685_3

]]></Node>
<StgValue><ssdm name="zext_ln685_5"/></StgValue>
</operation>

<operation id="2762" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:30 %z_50 = add i32 %zext_ln685_5, i32 %sub_ln685_2

]]></Node>
<StgValue><ssdm name="z_50"/></StgValue>
</operation>

<operation id="2763" st_id="284" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:31 %z_2 = call i32 @modp_montymul, i32 %z_50, i32 %z_50, i32 %zext_ln5262, i32 %zext_ln5262_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2764" st_id="285" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:32 %z_3 = call i32 @modp_montymul, i32 %z_2, i32 %z_2, i32 %zext_ln5262, i32 %zext_ln5262_1

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="2765" st_id="285" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:33 %z_4 = call i32 @modp_montymul, i32 %z_3, i32 %z_3, i32 %zext_ln5262, i32 %zext_ln5262_1

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2766" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop11.split:0 %specloopname_ln5195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67

]]></Node>
<StgValue><ssdm name="specloopname_ln5195"/></StgValue>
</operation>

<operation id="2767" st_id="286" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:34 %z_5 = call i32 @modp_montymul, i32 %z_4, i32 %z_4, i32 %zext_ln5262, i32 %zext_ln5262_1

]]></Node>
<StgValue><ssdm name="z_5"/></StgValue>
</operation>

<operation id="2768" st_id="286" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:35 %z_6 = call i32 @modp_montymul, i32 %z_5, i32 %z_5, i32 %zext_ln5262, i32 %zext_ln5262_1

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="2769" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:36 %trunc_ln735_1 = trunc i32 %z_6

]]></Node>
<StgValue><ssdm name="trunc_ln735_1"/></StgValue>
</operation>

<operation id="2770" st_id="286" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:37 %select_ln757_2 = select i1 %trunc_ln735_1, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757_2"/></StgValue>
</operation>

<operation id="2771" st_id="286" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:38 %and_ln757_2 = and i25 %p_2, i25 %select_ln757_2

]]></Node>
<StgValue><ssdm name="and_ln757_2"/></StgValue>
</operation>

<operation id="2772" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="31" op_0_bw="25">
<![CDATA[
solve_NTRU_intermediate_loop11.split:39 %sext_ln757_2 = sext i25 %and_ln757_2

]]></Node>
<StgValue><ssdm name="sext_ln757_2"/></StgValue>
</operation>

<operation id="2773" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:40 %zext_ln757_5 = zext i31 %sext_ln757_2

]]></Node>
<StgValue><ssdm name="zext_ln757_5"/></StgValue>
</operation>

<operation id="2774" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:41 %add_ln757_2 = add i32 %zext_ln757_5, i32 %z_6

]]></Node>
<StgValue><ssdm name="add_ln757_2"/></StgValue>
</operation>

<operation id="2775" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop11.split:42 %z_60 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="z_60"/></StgValue>
</operation>

<operation id="2776" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop11.split:43 %zext_ln757_6 = zext i31 %z_60

]]></Node>
<StgValue><ssdm name="zext_ln757_6"/></StgValue>
</operation>

<operation id="2777" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop11.split:44 %br_ln779 = br void %for.cond.i835

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2778" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i835:0 %i_3 = phi i32 0, void %solve_NTRU_intermediate_loop11.split, i32 %i_4, void %for.inc.i844

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="2779" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i835:1 %r_5 = phi i32 %zext_ln757_6, void %solve_NTRU_intermediate_loop11.split, i32 %r, void %for.inc.i844

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="2780" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i835:2 %Rx_1 = phi i32 %z_49, void %solve_NTRU_intermediate_loop11.split, i32 %z_39, void %for.inc.i844

]]></Node>
<StgValue><ssdm name="Rx_1"/></StgValue>
</operation>

<operation id="2781" st_id="287" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i835:3 %shl_ln779 = shl i32 1, i32 %i_3

]]></Node>
<StgValue><ssdm name="shl_ln779"/></StgValue>
</operation>

<operation id="2782" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="8" op_0_bw="32">
<![CDATA[
for.cond.i835:4 %trunc_ln779 = trunc i32 %shl_ln779

]]></Node>
<StgValue><ssdm name="trunc_ln779"/></StgValue>
</operation>

<operation id="2783" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i835:5 %icmp_ln779 = icmp_ugt  i32 %shl_ln779, i32 %zext_ln5263

]]></Node>
<StgValue><ssdm name="icmp_ln779"/></StgValue>
</operation>

<operation id="2784" st_id="287" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i835:6 %i_4 = add i32 %i_3, i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="2785" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.i835:7 %br_ln779 = br i1 %icmp_ln779, void %for.body.i838, void %for.inc658.preheader

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>

<operation id="2786" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i838:0 %specloopname_ln781 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln781"/></StgValue>
</operation>

<operation id="2787" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i838:1 %and_ln781 = and i8 %trunc_ln779, i8 %x_assign_5

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="2788" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i838:2 %icmp_ln781 = icmp_eq  i8 %and_ln781, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln781"/></StgValue>
</operation>

<operation id="2789" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i838:3 %br_ln781 = br i1 %icmp_ln781, void %if.then.i840, void %for.inc.i844

]]></Node>
<StgValue><ssdm name="br_ln781"/></StgValue>
</operation>

<operation id="2790" st_id="287" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
<literal name="icmp_ln781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i840:0 %z_12 = call i32 @modp_montymul, i32 %Rx_1, i32 %r_5, i32 %zext_ln5262, i32 %zext_ln5262_1

]]></Node>
<StgValue><ssdm name="z_12"/></StgValue>
</operation>

<operation id="2791" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
<literal name="icmp_ln781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0">
<![CDATA[
if.then.i840:1 %br_ln783 = br void %for.inc.i844

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="2792" st_id="287" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i844:1 %r = call i32 @modp_montymul, i32 %r_5, i32 %r_5, i32 %zext_ln5262, i32 %zext_ln5262_1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="2793" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="13" op_0_bw="9">
<![CDATA[
for.inc658.preheader:0 %zext_ln5271 = zext i9 %u_117

]]></Node>
<StgValue><ssdm name="zext_ln5271"/></StgValue>
</operation>

<operation id="2794" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="0">
<![CDATA[
for.inc658.preheader:1 %br_ln5271 = br void %for.inc658

]]></Node>
<StgValue><ssdm name="br_ln5271"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2795" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i844:0 %z_39 = phi i32 %z_12, void %if.then.i840, i32 %Rx_1, void %for.body.i838

]]></Node>
<StgValue><ssdm name="z_39"/></StgValue>
</operation>

<operation id="2796" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i844:2 %br_ln779 = br void %for.cond.i835

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2797" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc658:0 %v_5 = phi i63 %v_6, void %for.inc658.split, i63 0, void %for.inc658.preheader

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="2798" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc658:1 %idx1152 = phi i64 %add_ln5272_2, void %for.inc658.split, i64 0, void %for.inc658.preheader

]]></Node>
<StgValue><ssdm name="idx1152"/></StgValue>
</operation>

<operation id="2799" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc658:2 %idx1156 = phi i64 %add_ln5272_1, void %for.inc658.split, i64 0, void %for.inc658.preheader

]]></Node>
<StgValue><ssdm name="idx1156"/></StgValue>
</operation>

<operation id="2800" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc658:3 %icmp_ln5271 = icmp_eq  i63 %v_5, i63 %hn

]]></Node>
<StgValue><ssdm name="icmp_ln5271"/></StgValue>
</operation>

<operation id="2801" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc658:4 %v_6 = add i63 %v_5, i63 1

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="2802" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc658:5 %br_ln5270 = br i1 %icmp_ln5271, void %for.inc658.split, void %for.inc665.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5270"/></StgValue>
</operation>

<operation id="2803" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="13" op_0_bw="64">
<![CDATA[
for.inc658.split:1 %trunc_ln5263 = trunc i64 %idx1156

]]></Node>
<StgValue><ssdm name="trunc_ln5263"/></StgValue>
</operation>

<operation id="2804" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc658.split:2 %add_ln5263_1 = add i13 %trunc_ln5263, i13 %add_ln5247_1

]]></Node>
<StgValue><ssdm name="add_ln5263_1"/></StgValue>
</operation>

<operation id="2805" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc658.split:3 %xs_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5263_1, i2 0

]]></Node>
<StgValue><ssdm name="xs_2"/></StgValue>
</operation>

<operation id="2806" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc658.split:4 %add_ln5263_2 = add i13 %add_ln5263, i13 %trunc_ln5263

]]></Node>
<StgValue><ssdm name="add_ln5263_2"/></StgValue>
</operation>

<operation id="2807" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="13" op_0_bw="64">
<![CDATA[
for.inc658.split:6 %trunc_ln5263_1 = trunc i64 %idx1152

]]></Node>
<StgValue><ssdm name="trunc_ln5263_1"/></StgValue>
</operation>

<operation id="2808" st_id="289" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0">
<![CDATA[
for.inc658.split:10 %tmp_17 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %xs_2, i8 %dlen, i25 %p_2, i31 %p0i_2, i31 %z_60, i32 %Rx_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2809" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc658.split:18 %add_ln5272_1 = add i64 %zext_ln5195_2, i64 %idx1156

]]></Node>
<StgValue><ssdm name="add_ln5272_1"/></StgValue>
</operation>

<operation id="2810" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc658.split:19 %add_ln5272_2 = add i64 %zext_ln5195_4, i64 %idx1152

]]></Node>
<StgValue><ssdm name="add_ln5272_2"/></StgValue>
</operation>

<operation id="2811" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc665.loopexit:0 %store_ln5260 = store i9 %u_128, i9 %u_41

]]></Node>
<StgValue><ssdm name="store_ln5260"/></StgValue>
</operation>

<operation id="2812" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="0">
<![CDATA[
for.inc665.loopexit:1 %br_ln5260 = br void %solve_NTRU_intermediate_loop11

]]></Node>
<StgValue><ssdm name="br_ln5260"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2813" st_id="290" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0">
<![CDATA[
for.inc658.split:10 %tmp_17 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %xs_2, i8 %dlen, i25 %p_2, i31 %p0i_2, i31 %z_60, i32 %Rx_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2814" st_id="291" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc658.split:7 %add_ln5263_3 = add i13 %trunc_ln5263_1, i13 %zext_ln5271

]]></Node>
<StgValue><ssdm name="add_ln5263_3"/></StgValue>
</operation>

<operation id="2815" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc658.split:8 %add_ln5263_4 = add i13 %trunc_ln5242, i13 %trunc_ln5263_1

]]></Node>
<StgValue><ssdm name="add_ln5263_4"/></StgValue>
</operation>

<operation id="2816" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc658.split:9 %add_ln5263_5 = add i13 %add_ln5263_4, i13 %zext_ln5271

]]></Node>
<StgValue><ssdm name="add_ln5263_5"/></StgValue>
</operation>

<operation id="2817" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="13">
<![CDATA[
for.inc658.split:11 %zext_ln5274 = zext i13 %add_ln5263_3

]]></Node>
<StgValue><ssdm name="zext_ln5274"/></StgValue>
</operation>

<operation id="2818" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc658.split:12 %vla18_addr_118 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5274

]]></Node>
<StgValue><ssdm name="vla18_addr_118"/></StgValue>
</operation>

<operation id="2819" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc658.split:13 %store_ln5274 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_118, i32 %tmp_17, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5274"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2820" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc658.split:5 %ys_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5263_2, i2 0

]]></Node>
<StgValue><ssdm name="ys_1"/></StgValue>
</operation>

<operation id="2821" st_id="292" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc658.split:14 %tmp_18 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %ys_1, i8 %dlen, i25 %p_2, i31 %p0i_2, i31 %z_60, i32 %Rx_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2822" st_id="293" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc658.split:14 %tmp_18 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %ys_1, i8 %dlen, i25 %p_2, i31 %p0i_2, i31 %z_60, i32 %Rx_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2823" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc658.split:0 %specloopname_ln5263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66

]]></Node>
<StgValue><ssdm name="specloopname_ln5263"/></StgValue>
</operation>

<operation id="2824" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="64" op_0_bw="13">
<![CDATA[
for.inc658.split:15 %zext_ln5275 = zext i13 %add_ln5263_5

]]></Node>
<StgValue><ssdm name="zext_ln5275"/></StgValue>
</operation>

<operation id="2825" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc658.split:16 %vla18_addr_119 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5275

]]></Node>
<StgValue><ssdm name="vla18_addr_119"/></StgValue>
</operation>

<operation id="2826" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc658.split:17 %store_ln5275 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_119, i32 %tmp_18, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5275"/></StgValue>
</operation>

<operation id="2827" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0">
<![CDATA[
for.inc658.split:20 %br_ln5270 = br void %for.inc658

]]></Node>
<StgValue><ssdm name="br_ln5270"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2828" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body670:0 %u_121 = load i9 %u_46

]]></Node>
<StgValue><ssdm name="u_121"/></StgValue>
</operation>

<operation id="2829" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="9">
<![CDATA[
for.body670:1 %zext_ln5286_1 = zext i9 %u_121

]]></Node>
<StgValue><ssdm name="zext_ln5286_1"/></StgValue>
</operation>

<operation id="2830" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body670:2 %icmp_ln5286 = icmp_eq  i9 %u_121, i9 %llen

]]></Node>
<StgValue><ssdm name="icmp_ln5286"/></StgValue>
</operation>

<operation id="2831" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body670:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 308, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2832" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body670:4 %u_152 = add i9 %u_121, i9 1

]]></Node>
<StgValue><ssdm name="u_152"/></StgValue>
</operation>

<operation id="2833" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body670:5 %br_ln5286 = br i1 %icmp_ln5286, void %for.body670.split, void %for.end788.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5286"/></StgValue>
</operation>

<operation id="2834" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body670.split:1 %PRIMES_p_addr_3 = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln5286_1

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr_3"/></StgValue>
</operation>

<operation id="2835" st_id="295" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="25" op_0_bw="10">
<![CDATA[
for.body670.split:2 %p_3 = load i10 %PRIMES_p_addr_3

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="2836" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="63" op_0_bw="32">
<![CDATA[
for.end788.loopexit:0 %u_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_50"/></StgValue>
</operation>

<operation id="2837" st_id="295" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0">
<![CDATA[
for.end788.loopexit:1 %call_ln5414 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 0, i9 %llen, i9 %llen, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5414"/></StgValue>
</operation>

<operation id="2838" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="3">
<![CDATA[
for.end788.loopexit:3 %zext_ln2777 = zext i3 %km

]]></Node>
<StgValue><ssdm name="zext_ln2777"/></StgValue>
</operation>

<operation id="2839" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end788.loopexit:4 %icmp_ln2783 = icmp_ne  i3 %km, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln2783"/></StgValue>
</operation>

<operation id="2840" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:5 %add_ln2784 = add i64 %xs_3, i64 8

]]></Node>
<StgValue><ssdm name="add_ln2784"/></StgValue>
</operation>

<operation id="2841" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:6 %k_2 = sub i64 %add_ln2784, i64 %zext_ln2777

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="2842" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end788.loopexit:7 %k = select i1 %icmp_ln2783, i64 %k_2, i64 %xs_3

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="2843" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="15" op_0_bw="64">
<![CDATA[
for.end788.loopexit:8 %trunc_ln2777 = trunc i64 %k

]]></Node>
<StgValue><ssdm name="trunc_ln2777"/></StgValue>
</operation>

<operation id="2844" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end788.loopexit:9 %rt4 = add i15 %trunc_ln2777, i15 %shl_ln

]]></Node>
<StgValue><ssdm name="rt4"/></StgValue>
</operation>

<operation id="2845" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="60" op_0_bw="64">
<![CDATA[
for.end788.loopexit:12 %trunc_ln5484 = trunc i64 %n

]]></Node>
<StgValue><ssdm name="trunc_ln5484"/></StgValue>
</operation>

<operation id="2846" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="61" op_0_bw="61" op_1_bw="60" op_2_bw="1">
<![CDATA[
for.end788.loopexit:13 %trunc_ln5484_1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i60.i1, i60 %trunc_ln5484, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln5484_1"/></StgValue>
</operation>

<operation id="2847" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.end788.loopexit:16 %add_ln5484 = add i61 %trunc_ln5484_1, i61 %trunc_ln543_2

]]></Node>
<StgValue><ssdm name="add_ln5484"/></StgValue>
</operation>

<operation id="2848" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
for.end788.loopexit:18 %shl_ln22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %add_ln5484, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln22"/></StgValue>
</operation>

<operation id="2849" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="61">
<![CDATA[
for.end788.loopexit:19 %trunc_ln5484_5 = trunc i61 %add_ln5484

]]></Node>
<StgValue><ssdm name="trunc_ln5484_5"/></StgValue>
</operation>

<operation id="2850" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="3" op_0_bw="64">
<![CDATA[
for.end788.loopexit:21 %trunc_ln5484_7 = trunc i64 %k

]]></Node>
<StgValue><ssdm name="trunc_ln5484_7"/></StgValue>
</operation>

<operation id="2851" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:22 %rt1 = add i64 %k, i64 %shl_ln22

]]></Node>
<StgValue><ssdm name="rt1"/></StgValue>
</operation>

<operation id="2852" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.end788.loopexit:24 %trunc_ln2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln5252_1, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="2853" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:26 %t1 = add i64 %rt1, i64 %shl_ln5252

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="2854" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end788.loopexit:28 %km_1 = add i3 %trunc_ln5484_7, i3 %trunc_ln2

]]></Node>
<StgValue><ssdm name="km_1"/></StgValue>
</operation>

<operation id="2855" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="3">
<![CDATA[
for.end788.loopexit:29 %zext_ln2777_1 = zext i3 %km_1

]]></Node>
<StgValue><ssdm name="zext_ln2777_1"/></StgValue>
</operation>

<operation id="2856" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end788.loopexit:30 %icmp_ln2783_1 = icmp_ne  i3 %km_1, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln2783_1"/></StgValue>
</operation>

<operation id="2857" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:31 %add_ln2784_1 = add i64 %t1, i64 8

]]></Node>
<StgValue><ssdm name="add_ln2784_1"/></StgValue>
</operation>

<operation id="2858" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:32 %k_7 = sub i64 %add_ln2784_1, i64 %zext_ln2777_1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="2859" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end788.loopexit:33 %k_8 = select i1 %icmp_ln2783_1, i64 %k_7, i64 %t1

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="2860" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="61" op_0_bw="64">
<![CDATA[
for.end788.loopexit:34 %trunc_ln5487 = trunc i64 %n

]]></Node>
<StgValue><ssdm name="trunc_ln5487"/></StgValue>
</operation>

<operation id="2861" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.end788.loopexit:35 %add_ln5487 = add i61 %add_ln5484, i61 %trunc_ln5487

]]></Node>
<StgValue><ssdm name="add_ln5487"/></StgValue>
</operation>

<operation id="2862" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
for.end788.loopexit:36 %shl_ln23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %add_ln5487, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln23"/></StgValue>
</operation>

<operation id="2863" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="12" op_0_bw="61">
<![CDATA[
for.end788.loopexit:37 %trunc_ln5487_1 = trunc i61 %add_ln5487

]]></Node>
<StgValue><ssdm name="trunc_ln5487_1"/></StgValue>
</operation>

<operation id="2864" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.end788.loopexit:38 %trunc_ln5487_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln5487_1, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln5487_2"/></StgValue>
</operation>

<operation id="2865" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:39 %rt2_1 = add i64 %k, i64 %shl_ln23

]]></Node>
<StgValue><ssdm name="rt2_1"/></StgValue>
</operation>

<operation id="2866" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:40 %icmp_ln5487 = icmp_ult  i64 %k_8, i64 %rt2_1

]]></Node>
<StgValue><ssdm name="icmp_ln5487"/></StgValue>
</operation>

<operation id="2867" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end788.loopexit:41 %add_ln5487_2 = add i15 %trunc_ln2777, i15 %trunc_ln5487_2

]]></Node>
<StgValue><ssdm name="add_ln5487_2"/></StgValue>
</operation>

<operation id="2868" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="15" op_0_bw="64">
<![CDATA[
for.end788.loopexit:42 %trunc_ln5487_3 = trunc i64 %k_8

]]></Node>
<StgValue><ssdm name="trunc_ln5487_3"/></StgValue>
</operation>

<operation id="2869" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.end788.loopexit:43 %rt2_2 = select i1 %icmp_ln5487, i15 %add_ln5487_2, i15 %trunc_ln5487_3

]]></Node>
<StgValue><ssdm name="rt2_2"/></StgValue>
</operation>

<operation id="2870" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end788.loopexit:56 %BITLENGTH_avg_addr = getelementptr i13 %BITLENGTH_avg, i64 0, i64 %zext_ln5219

]]></Node>
<StgValue><ssdm name="BITLENGTH_avg_addr"/></StgValue>
</operation>

<operation id="2871" st_id="295" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="13" op_0_bw="4">
<![CDATA[
for.end788.loopexit:57 %BITLENGTH_avg_load = load i4 %BITLENGTH_avg_addr

]]></Node>
<StgValue><ssdm name="BITLENGTH_avg_load"/></StgValue>
</operation>

<operation id="2872" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end788.loopexit:60 %BITLENGTH_std_addr = getelementptr i5 %BITLENGTH_std, i64 0, i64 %zext_ln5219

]]></Node>
<StgValue><ssdm name="BITLENGTH_std_addr"/></StgValue>
</operation>

<operation id="2873" st_id="295" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="5" op_0_bw="4">
<![CDATA[
for.end788.loopexit:61 %BITLENGTH_std_load = load i4 %BITLENGTH_std_addr

]]></Node>
<StgValue><ssdm name="BITLENGTH_std_load"/></StgValue>
</operation>

<operation id="2874" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.end788.loopexit:71 %store_ln225 = store i63 0, i63 %u_50

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2875" st_id="296" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="25" op_0_bw="10">
<![CDATA[
for.body670.split:2 %p_3 = load i10 %PRIMES_p_addr_3

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="2876" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="24" op_0_bw="25">
<![CDATA[
for.body670.split:3 %trunc_ln666 = trunc i25 %p_3

]]></Node>
<StgValue><ssdm name="trunc_ln666"/></StgValue>
</operation>

<operation id="2877" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="31" op_0_bw="25">
<![CDATA[
for.body670.split:4 %sext_ln666 = sext i25 %p_3

]]></Node>
<StgValue><ssdm name="sext_ln666"/></StgValue>
</operation>

<operation id="2878" st_id="296" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body670.split:6 %y_34 = sub i24 2, i24 %trunc_ln666

]]></Node>
<StgValue><ssdm name="y_34"/></StgValue>
</operation>

<operation id="2879" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="31" op_0_bw="24">
<![CDATA[
for.body670.split:7 %zext_ln656_3 = zext i24 %y_34

]]></Node>
<StgValue><ssdm name="zext_ln656_3"/></StgValue>
</operation>

<operation id="2880" st_id="296" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:8 %mul_ln656_10 = mul i31 %sext_ln666, i31 %zext_ln656_3

]]></Node>
<StgValue><ssdm name="mul_ln656_10"/></StgValue>
</operation>

<operation id="2881" st_id="296" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:9 %sub_ln656_4 = sub i31 2, i31 %mul_ln656_10

]]></Node>
<StgValue><ssdm name="sub_ln656_4"/></StgValue>
</operation>

<operation id="2882" st_id="296" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:10 %y_35 = mul i31 %sub_ln656_4, i31 %zext_ln656_3

]]></Node>
<StgValue><ssdm name="y_35"/></StgValue>
</operation>

<operation id="2883" st_id="296" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:11 %mul_ln657_10 = mul i31 %sext_ln666, i31 %y_35

]]></Node>
<StgValue><ssdm name="mul_ln657_10"/></StgValue>
</operation>

<operation id="2884" st_id="296" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:12 %sub_ln657_4 = sub i31 2, i31 %mul_ln657_10

]]></Node>
<StgValue><ssdm name="sub_ln657_4"/></StgValue>
</operation>

<operation id="2885" st_id="296" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:13 %y_36 = mul i31 %sub_ln657_4, i31 %y_35

]]></Node>
<StgValue><ssdm name="y_36"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2886" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="31">
<![CDATA[
for.body670.split:5 %zext_ln666 = zext i31 %sext_ln666

]]></Node>
<StgValue><ssdm name="zext_ln666"/></StgValue>
</operation>

<operation id="2887" st_id="297" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:14 %mul_ln658_10 = mul i31 %sext_ln666, i31 %y_36

]]></Node>
<StgValue><ssdm name="mul_ln658_10"/></StgValue>
</operation>

<operation id="2888" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:15 %sub_ln658_4 = sub i31 2, i31 %mul_ln658_10

]]></Node>
<StgValue><ssdm name="sub_ln658_4"/></StgValue>
</operation>

<operation id="2889" st_id="297" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:16 %y_37 = mul i31 %sub_ln658_4, i31 %y_36

]]></Node>
<StgValue><ssdm name="y_37"/></StgValue>
</operation>

<operation id="2890" st_id="297" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:17 %mul_ln659_4 = mul i31 %sext_ln666, i31 %y_37

]]></Node>
<StgValue><ssdm name="mul_ln659_4"/></StgValue>
</operation>

<operation id="2891" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:18 %sub_ln659_4 = sub i31 2, i31 %mul_ln659_4

]]></Node>
<StgValue><ssdm name="sub_ln659_4"/></StgValue>
</operation>

<operation id="2892" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:19 %y_46 = sub i31 0, i31 %y_37

]]></Node>
<StgValue><ssdm name="y_46"/></StgValue>
</operation>

<operation id="2893" st_id="297" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body670.split:20 %p0i_3 = mul i31 %sub_ln659_4, i31 %y_46

]]></Node>
<StgValue><ssdm name="p0i_3"/></StgValue>
</operation>

<operation id="2894" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="31">
<![CDATA[
for.body670.split:21 %zext_ln766_1 = zext i31 %p0i_3

]]></Node>
<StgValue><ssdm name="zext_ln766_1"/></StgValue>
</operation>

<operation id="2895" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body670.split:22 %z_52 = sub i32 2147483648, i32 %zext_ln666

]]></Node>
<StgValue><ssdm name="z_52"/></StgValue>
</operation>

<operation id="2896" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body670.split:23 %shl_ln685_3 = shl i32 %z_52, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln685_3"/></StgValue>
</operation>

<operation id="2897" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body670.split:24 %sub_ln685_3 = sub i32 %shl_ln685_3, i32 %zext_ln666

]]></Node>
<StgValue><ssdm name="sub_ln685_3"/></StgValue>
</operation>

<operation id="2898" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body670.split:25 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2899" st_id="297" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.body670.split:26 %select_ln685_4 = select i1 %tmp_126, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_4"/></StgValue>
</operation>

<operation id="2900" st_id="297" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body670.split:27 %and_ln685_4 = and i25 %p_3, i25 %select_ln685_4

]]></Node>
<StgValue><ssdm name="and_ln685_4"/></StgValue>
</operation>

<operation id="2901" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="31" op_0_bw="25">
<![CDATA[
for.body670.split:28 %sext_ln685_4 = sext i25 %and_ln685_4

]]></Node>
<StgValue><ssdm name="sext_ln685_4"/></StgValue>
</operation>

<operation id="2902" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="31">
<![CDATA[
for.body670.split:29 %zext_ln685_6 = zext i31 %sext_ln685_4

]]></Node>
<StgValue><ssdm name="zext_ln685_6"/></StgValue>
</operation>

<operation id="2903" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body670.split:30 %z_53 = add i32 %zext_ln685_6, i32 %sub_ln685_3

]]></Node>
<StgValue><ssdm name="z_53"/></StgValue>
</operation>

<operation id="2904" st_id="297" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body670.split:31 %z_7 = call i32 @modp_montymul, i32 %z_53, i32 %z_53, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2905" st_id="298" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body670.split:32 %z_8 = call i32 @modp_montymul, i32 %z_7, i32 %z_7, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="2906" st_id="298" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body670.split:33 %z_9 = call i32 @modp_montymul, i32 %z_8, i32 %z_8, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2907" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body670.split:0 %specloopname_ln5195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65

]]></Node>
<StgValue><ssdm name="specloopname_ln5195"/></StgValue>
</operation>

<operation id="2908" st_id="299" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body670.split:34 %z_10 = call i32 @modp_montymul, i32 %z_9, i32 %z_9, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>

<operation id="2909" st_id="299" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body670.split:35 %z_11 = call i32 @modp_montymul, i32 %z_10, i32 %z_10, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="z_11"/></StgValue>
</operation>

<operation id="2910" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="32">
<![CDATA[
for.body670.split:36 %trunc_ln735_2 = trunc i32 %z_11

]]></Node>
<StgValue><ssdm name="trunc_ln735_2"/></StgValue>
</operation>

<operation id="2911" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.body670.split:37 %select_ln757_3 = select i1 %trunc_ln735_2, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757_3"/></StgValue>
</operation>

<operation id="2912" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body670.split:38 %and_ln757_3 = and i25 %p_3, i25 %select_ln757_3

]]></Node>
<StgValue><ssdm name="and_ln757_3"/></StgValue>
</operation>

<operation id="2913" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="31" op_0_bw="25">
<![CDATA[
for.body670.split:39 %sext_ln757_3 = sext i25 %and_ln757_3

]]></Node>
<StgValue><ssdm name="sext_ln757_3"/></StgValue>
</operation>

<operation id="2914" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="31">
<![CDATA[
for.body670.split:40 %zext_ln757_7 = zext i31 %sext_ln757_3

]]></Node>
<StgValue><ssdm name="zext_ln757_7"/></StgValue>
</operation>

<operation id="2915" st_id="299" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body670.split:41 %add_ln757_3 = add i32 %zext_ln757_7, i32 %z_11

]]></Node>
<StgValue><ssdm name="add_ln757_3"/></StgValue>
</operation>

<operation id="2916" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body670.split:42 %r_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="2917" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="31">
<![CDATA[
for.body670.split:43 %zext_ln757_8 = zext i31 %r_10

]]></Node>
<StgValue><ssdm name="zext_ln757_8"/></StgValue>
</operation>

<operation id="2918" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body670.split:44 %icmp_ln5303 = icmp_eq  i9 %u_121, i9 %zext_ln5195_1

]]></Node>
<StgValue><ssdm name="icmp_ln5303"/></StgValue>
</operation>

<operation id="2919" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body670.split:45 %br_ln5303 = br i1 %icmp_ln5303, void %if.end687, void %if.then686

]]></Node>
<StgValue><ssdm name="br_ln5303"/></StgValue>
</operation>

<operation id="2920" st_id="299" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0">
<![CDATA[
if.then686:0 %call_ln5304 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %trunc_ln5199_4, i9 %zext_ln5195_1, i9 %zext_ln5195_1, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5304"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2921" st_id="300" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0">
<![CDATA[
if.then686:0 %call_ln5304 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %trunc_ln5199_4, i9 %zext_ln5195_1, i9 %zext_ln5195_1, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5304"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2922" st_id="301" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then686:1 %call_ln5305 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %y_44, i9 %zext_ln5195_1, i9 %zext_ln5195_1, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5305"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2923" st_id="302" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then686:1 %call_ln5305 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %y_44, i9 %zext_ln5195_1, i9 %zext_ln5195_1, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5305"/></StgValue>
</operation>

<operation id="2924" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
if.then686:2 %br_ln5306 = br void %if.end687

]]></Node>
<StgValue><ssdm name="br_ln5306"/></StgValue>
</operation>

<operation id="2925" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="10" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end687:0 %PRIMES_g_addr_1 = getelementptr i31 %PRIMES_g, i64 0, i64 %zext_ln5286_1

]]></Node>
<StgValue><ssdm name="PRIMES_g_addr_1"/></StgValue>
</operation>

<operation id="2926" st_id="302" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="31" op_0_bw="10">
<![CDATA[
if.end687:1 %PRIMES_g_load_1 = load i10 %PRIMES_g_addr_1

]]></Node>
<StgValue><ssdm name="PRIMES_g_load_1"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2927" st_id="303" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="31" op_0_bw="10">
<![CDATA[
if.end687:1 %PRIMES_g_load_1 = load i10 %PRIMES_g_addr_1

]]></Node>
<StgValue><ssdm name="PRIMES_g_load_1"/></StgValue>
</operation>

<operation id="2928" st_id="303" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end687:2 %call_ln5313 = call void @modp_mkgm2.1, i32 %vla18, i15 %trunc_ln5264_1, i15 %igm, i32 %logn, i31 %PRIMES_g_load_1, i25 %p_3, i31 %p0i_3, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5313"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2929" st_id="304" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end687:2 %call_ln5313 = call void @modp_mkgm2.1, i32 %vla18, i15 %trunc_ln5264_1, i15 %igm, i32 %logn, i31 %PRIMES_g_load_1, i25 %p_3, i31 %p0i_3, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln5313"/></StgValue>
</operation>

<operation id="2930" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end687:3 %icmp_ln5315 = icmp_ult  i9 %u_121, i9 %zext_ln5195_1

]]></Node>
<StgValue><ssdm name="icmp_ln5315"/></StgValue>
</operation>

<operation id="2931" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end687:4 %br_ln5315 = br i1 %icmp_ln5315, void %for.cond.i885.preheader, void %solve_NTRU_intermediate_loop21

]]></Node>
<StgValue><ssdm name="br_ln5315"/></StgValue>
</operation>

<operation id="2932" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0">
<![CDATA[
for.cond.i885.preheader:0 %br_ln5326 = br void %for.cond.i885

]]></Node>
<StgValue><ssdm name="br_ln5326"/></StgValue>
</operation>

<operation id="2933" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="8" op_0_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop21:0 %trunc_ln5316 = trunc i9 %u_121

]]></Node>
<StgValue><ssdm name="trunc_ln5316"/></StgValue>
</operation>

<operation id="2934" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="13" op_0_bw="8">
<![CDATA[
solve_NTRU_intermediate_loop21:1 %zext_ln5199 = zext i8 %trunc_ln5316

]]></Node>
<StgValue><ssdm name="zext_ln5199"/></StgValue>
</operation>

<operation id="2935" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop21:2 %add_ln5199 = add i13 %zext_ln5199, i13 %trunc_ln5246_1

]]></Node>
<StgValue><ssdm name="add_ln5199"/></StgValue>
</operation>

<operation id="2936" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop21:3 %add_ln5199_2 = add i13 %zext_ln5199, i13 %add_ln5246_1

]]></Node>
<StgValue><ssdm name="add_ln5199_2"/></StgValue>
</operation>

<operation id="2937" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop21:4 %br_ln5316 = br void %for.inc702

]]></Node>
<StgValue><ssdm name="br_ln5316"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2938" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i885:0 %i_5 = phi i32 %i_6, void %for.inc.i894, i32 0, void %for.cond.i885.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="2939" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i885:1 %r_7 = phi i32 %r_8, void %for.inc.i894, i32 %zext_ln757_8, void %for.cond.i885.preheader

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="2940" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i885:2 %Rx_2 = phi i32 %z_41, void %for.inc.i894, i32 %z_52, void %for.cond.i885.preheader

]]></Node>
<StgValue><ssdm name="Rx_2"/></StgValue>
</operation>

<operation id="2941" st_id="305" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i885:3 %shl_ln779_1 = shl i32 1, i32 %i_5

]]></Node>
<StgValue><ssdm name="shl_ln779_1"/></StgValue>
</operation>

<operation id="2942" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="8" op_0_bw="32">
<![CDATA[
for.cond.i885:4 %trunc_ln779_1 = trunc i32 %shl_ln779_1

]]></Node>
<StgValue><ssdm name="trunc_ln779_1"/></StgValue>
</operation>

<operation id="2943" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i885:5 %icmp_ln779_1 = icmp_ugt  i32 %shl_ln779_1, i32 %zext_ln766

]]></Node>
<StgValue><ssdm name="icmp_ln779_1"/></StgValue>
</operation>

<operation id="2944" st_id="305" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i885:6 %i_6 = add i32 %i_5, i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="2945" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.i885:7 %br_ln779 = br i1 %icmp_ln779_1, void %for.body.i888, void %for.inc720.preheader

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>

<operation id="2946" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i888:0 %specloopname_ln781 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln781"/></StgValue>
</operation>

<operation id="2947" st_id="305" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i888:1 %and_ln781_1 = and i8 %trunc_ln779_1, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="2948" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i888:2 %icmp_ln781_1 = icmp_eq  i8 %and_ln781_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln781_1"/></StgValue>
</operation>

<operation id="2949" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i888:3 %br_ln781 = br i1 %icmp_ln781_1, void %if.then.i890, void %for.inc.i894

]]></Node>
<StgValue><ssdm name="br_ln781"/></StgValue>
</operation>

<operation id="2950" st_id="305" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
<literal name="icmp_ln781_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i890:0 %z_13 = call i32 @modp_montymul, i32 %Rx_2, i32 %r_7, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="z_13"/></StgValue>
</operation>

<operation id="2951" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
<literal name="icmp_ln781_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="0">
<![CDATA[
if.then.i890:1 %br_ln783 = br void %for.inc.i894

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="2952" st_id="305" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i894:1 %r_8 = call i32 @modp_montymul, i32 %r_7, i32 %r_7, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="2953" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="0">
<![CDATA[
for.inc720.preheader:0 %br_ln5330 = br void %for.inc720

]]></Node>
<StgValue><ssdm name="br_ln5330"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2954" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i894:0 %z_41 = phi i32 %z_13, void %if.then.i890, i32 %Rx_2, void %for.body.i888

]]></Node>
<StgValue><ssdm name="z_41"/></StgValue>
</operation>

<operation id="2955" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i894:2 %br_ln779 = br void %for.cond.i885

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2956" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc720:0 %v_9 = phi i64 %v_10, void %for.inc720.split, i64 0, void %for.inc720.preheader

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>

<operation id="2957" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc720:1 %idx1160 = phi i64 %add_ln5330_1, void %for.inc720.split, i64 0, void %for.inc720.preheader

]]></Node>
<StgValue><ssdm name="idx1160"/></StgValue>
</operation>

<operation id="2958" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc720:2 %icmp_ln5330 = icmp_eq  i64 %v_9, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln5330"/></StgValue>
</operation>

<operation id="2959" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc720:3 %v_10 = add i64 %v_9, i64 1

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>

<operation id="2960" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc720:4 %br_ln5329 = br i1 %icmp_ln5330, void %for.inc720.split, void %for.end724

]]></Node>
<StgValue><ssdm name="br_ln5329"/></StgValue>
</operation>

<operation id="2961" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="13" op_0_bw="64">
<![CDATA[
for.inc720.split:1 %trunc_ln5199_1 = trunc i64 %idx1160

]]></Node>
<StgValue><ssdm name="trunc_ln5199_1"/></StgValue>
</operation>

<operation id="2962" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc720.split:2 %add_ln5199_4 = add i13 %trunc_ln5199_1, i13 %trunc_ln5246_1

]]></Node>
<StgValue><ssdm name="add_ln5199_4"/></StgValue>
</operation>

<operation id="2963" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc720.split:3 %x = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5199_4, i2 0

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="2964" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc720.split:4 %add_ln5199_5 = add i13 %trunc_ln5199_1, i13 %add_ln5246_1

]]></Node>
<StgValue><ssdm name="add_ln5199_5"/></StgValue>
</operation>

<operation id="2965" st_id="307" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc720.split:6 %tmp_32 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %x, i8 %slen, i25 %p_3, i31 %p0i_3, i31 %r_10, i32 %Rx_2

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2966" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="13" op_0_bw="64">
<![CDATA[
for.inc720.split:7 %trunc_ln5333 = trunc i64 %v_9

]]></Node>
<StgValue><ssdm name="trunc_ln5333"/></StgValue>
</operation>

<operation id="2967" st_id="307" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc720.split:17 %add_ln5330_1 = add i64 %zext_ln5195, i64 %idx1160

]]></Node>
<StgValue><ssdm name="add_ln5330_1"/></StgValue>
</operation>

<operation id="2968" st_id="307" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end724:0 %call_ln5338 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %fx, i8 1, i15 %trunc_ln5264_1, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5338"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2969" st_id="308" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc720.split:6 %tmp_32 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %x, i8 %slen, i25 %p_3, i31 %p0i_3, i31 %r_10, i32 %Rx_2

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2970" st_id="309" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc720.split:8 %add_ln5333 = add i13 %trunc_ln5333, i13 %add_ptr68828_sum159

]]></Node>
<StgValue><ssdm name="add_ln5333"/></StgValue>
</operation>

<operation id="2971" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="64" op_0_bw="13">
<![CDATA[
for.inc720.split:9 %zext_ln5333 = zext i13 %add_ln5333

]]></Node>
<StgValue><ssdm name="zext_ln5333"/></StgValue>
</operation>

<operation id="2972" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:10 %vla18_addr_167 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5333

]]></Node>
<StgValue><ssdm name="vla18_addr_167"/></StgValue>
</operation>

<operation id="2973" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc720.split:11 %store_ln5333 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_167, i32 %tmp_32, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5333"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2974" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc720.split:5 %y_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5199_5, i2 0

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="2975" st_id="310" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc720.split:12 %tmp_33 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %y_1, i8 %slen, i25 %p_3, i31 %p0i_3, i31 %r_10, i32 %Rx_2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2976" st_id="311" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="25" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc720.split:12 %tmp_33 = call i32 @zint_mod_small_signed.1, i32 %vla18, i15 %y_1, i8 %slen, i25 %p_3, i31 %p0i_3, i31 %r_10, i32 %Rx_2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2977" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc720.split:0 %specloopname_ln5199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51

]]></Node>
<StgValue><ssdm name="specloopname_ln5199"/></StgValue>
</operation>

<operation id="2978" st_id="312" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc720.split:13 %add_ln5335 = add i13 %trunc_ln5333, i13 %add_ptr68929_sum157

]]></Node>
<StgValue><ssdm name="add_ln5335"/></StgValue>
</operation>

<operation id="2979" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="13">
<![CDATA[
for.inc720.split:14 %zext_ln5335 = zext i13 %add_ln5335

]]></Node>
<StgValue><ssdm name="zext_ln5335"/></StgValue>
</operation>

<operation id="2980" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:15 %vla18_addr_168 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5335

]]></Node>
<StgValue><ssdm name="vla18_addr_168"/></StgValue>
</operation>

<operation id="2981" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc720.split:16 %store_ln5335 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_168, i32 %tmp_33, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5335"/></StgValue>
</operation>

<operation id="2982" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="0">
<![CDATA[
for.inc720.split:18 %br_ln5329 = br void %for.inc720

]]></Node>
<StgValue><ssdm name="br_ln5329"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2983" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end724:0 %call_ln5338 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %fx, i8 1, i15 %trunc_ln5264_1, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5338"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2984" st_id="314" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end724:1 %call_ln5339 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %gx, i8 1, i15 %trunc_ln5264_1, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5339"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2985" st_id="315" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end724:1 %call_ln5339 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %gx, i8 1, i15 %trunc_ln5264_1, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5339"/></StgValue>
</operation>

<operation id="2986" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="0" op_0_bw="0">
<![CDATA[
for.end724:2 %br_ln0 = br void %solve_NTRU_intermediate_loop23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2987" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop23:0 %x_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %u_121, i2 0

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="2988" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="15" op_0_bw="11">
<![CDATA[
solve_NTRU_intermediate_loop23:1 %zext_ln5199_1 = zext i11 %x_9

]]></Node>
<StgValue><ssdm name="zext_ln5199_1"/></StgValue>
</operation>

<operation id="2989" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="13" op_0_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop23:2 %zext_ln5349 = zext i9 %u_121

]]></Node>
<StgValue><ssdm name="zext_ln5349"/></StgValue>
</operation>

<operation id="2990" st_id="315" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop23:3 %add_ln5349 = add i13 %zext_ln5349, i13 %trunc_ln5242

]]></Node>
<StgValue><ssdm name="add_ln5349"/></StgValue>
</operation>

<operation id="2991" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop23:4 %y_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5349, i2 0

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="2992" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop23:5 %br_ln5349 = br void %for.inc735

]]></Node>
<StgValue><ssdm name="br_ln5349"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2993" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc702:0 %v_7 = phi i64 0, void %solve_NTRU_intermediate_loop21, i64 %v_8, void %for.inc702.split

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="2994" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc702:1 %idx1164 = phi i64 0, void %solve_NTRU_intermediate_loop21, i64 %add_ln5317_1, void %for.inc702.split

]]></Node>
<StgValue><ssdm name="idx1164"/></StgValue>
</operation>

<operation id="2995" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc702:2 %icmp_ln5317 = icmp_eq  i64 %v_7, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln5317"/></StgValue>
</operation>

<operation id="2996" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc702:3 %v_8 = add i64 %v_7, i64 1

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="2997" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc702:4 %br_ln5316 = br i1 %icmp_ln5317, void %for.inc702.split, void %for.end706

]]></Node>
<StgValue><ssdm name="br_ln5316"/></StgValue>
</operation>

<operation id="2998" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="13" op_0_bw="64">
<![CDATA[
for.inc702.split:1 %trunc_ln5199 = trunc i64 %idx1164

]]></Node>
<StgValue><ssdm name="trunc_ln5199"/></StgValue>
</operation>

<operation id="2999" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc702.split:2 %add_ln5199_1 = add i13 %trunc_ln5199, i13 %add_ln5199

]]></Node>
<StgValue><ssdm name="add_ln5199_1"/></StgValue>
</operation>

<operation id="3000" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc702.split:3 %add_ln5199_3 = add i13 %trunc_ln5199, i13 %add_ln5199_2

]]></Node>
<StgValue><ssdm name="add_ln5199_3"/></StgValue>
</operation>

<operation id="3001" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="13">
<![CDATA[
for.inc702.split:4 %zext_ln5320 = zext i13 %add_ln5199_1

]]></Node>
<StgValue><ssdm name="zext_ln5320"/></StgValue>
</operation>

<operation id="3002" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc702.split:5 %vla18_addr_147 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5320

]]></Node>
<StgValue><ssdm name="vla18_addr_147"/></StgValue>
</operation>

<operation id="3003" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="13">
<![CDATA[
for.inc702.split:6 %vla18_load_92 = load i13 %vla18_addr_147

]]></Node>
<StgValue><ssdm name="vla18_load_92"/></StgValue>
</operation>

<operation id="3004" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="13" op_0_bw="64">
<![CDATA[
for.inc702.split:7 %trunc_ln5320 = trunc i64 %v_7

]]></Node>
<StgValue><ssdm name="trunc_ln5320"/></StgValue>
</operation>

<operation id="3005" st_id="316" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc702.split:19 %add_ln5317_1 = add i64 %zext_ln5195, i64 %idx1164

]]></Node>
<StgValue><ssdm name="add_ln5317_1"/></StgValue>
</operation>

<operation id="3006" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.end706:0 %x_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5199, i2 0

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="3007" st_id="316" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end706:2 %call_ln5323 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_8, i9 %zext_ln5195_1, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5323"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3008" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="13">
<![CDATA[
for.inc702.split:6 %vla18_load_92 = load i13 %vla18_addr_147

]]></Node>
<StgValue><ssdm name="vla18_load_92"/></StgValue>
</operation>

<operation id="3009" st_id="317" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc702.split:8 %add_ln5320 = add i13 %trunc_ln5320, i13 %add_ptr68828_sum159

]]></Node>
<StgValue><ssdm name="add_ln5320"/></StgValue>
</operation>

<operation id="3010" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="13">
<![CDATA[
for.inc702.split:9 %zext_ln5320_1 = zext i13 %add_ln5320

]]></Node>
<StgValue><ssdm name="zext_ln5320_1"/></StgValue>
</operation>

<operation id="3011" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc702.split:10 %vla18_addr_148 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5320_1

]]></Node>
<StgValue><ssdm name="vla18_addr_148"/></StgValue>
</operation>

<operation id="3012" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc702.split:11 %store_ln5320 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_148, i32 %vla18_load_92, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5320"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3013" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="13">
<![CDATA[
for.inc702.split:12 %zext_ln5321 = zext i13 %add_ln5199_3

]]></Node>
<StgValue><ssdm name="zext_ln5321"/></StgValue>
</operation>

<operation id="3014" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc702.split:13 %vla18_addr_149 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5321

]]></Node>
<StgValue><ssdm name="vla18_addr_149"/></StgValue>
</operation>

<operation id="3015" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc702.split:14 %vla18_load_93 = load i13 %vla18_addr_149

]]></Node>
<StgValue><ssdm name="vla18_load_93"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3016" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc702.split:0 %specloopname_ln5199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln5199"/></StgValue>
</operation>

<operation id="3017" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc702.split:14 %vla18_load_93 = load i13 %vla18_addr_149

]]></Node>
<StgValue><ssdm name="vla18_load_93"/></StgValue>
</operation>

<operation id="3018" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc702.split:15 %add_ln5321 = add i13 %trunc_ln5320, i13 %add_ptr68929_sum157

]]></Node>
<StgValue><ssdm name="add_ln5321"/></StgValue>
</operation>

<operation id="3019" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="64" op_0_bw="13">
<![CDATA[
for.inc702.split:16 %zext_ln5321_1 = zext i13 %add_ln5321

]]></Node>
<StgValue><ssdm name="zext_ln5321_1"/></StgValue>
</operation>

<operation id="3020" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc702.split:17 %vla18_addr_150 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5321_1

]]></Node>
<StgValue><ssdm name="vla18_addr_150"/></StgValue>
</operation>

<operation id="3021" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc702.split:18 %store_ln5321 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_150, i32 %vla18_load_93, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5321"/></StgValue>
</operation>

<operation id="3022" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="0">
<![CDATA[
for.inc702.split:20 %br_ln5316 = br void %for.inc702

]]></Node>
<StgValue><ssdm name="br_ln5316"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3023" st_id="320" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end706:2 %call_ln5323 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_8, i9 %zext_ln5195_1, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5323"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3024" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.end706:1 %y_47 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5199_2, i2 0

]]></Node>
<StgValue><ssdm name="y_47"/></StgValue>
</operation>

<operation id="3025" st_id="321" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end706:3 %call_ln5324 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %y_47, i9 %zext_ln5195_1, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5324"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3026" st_id="322" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end706:3 %call_ln5324 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %y_47, i9 %zext_ln5195_1, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5324"/></StgValue>
</operation>

<operation id="3027" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="0">
<![CDATA[
for.end706:4 %br_ln5325 = br void %solve_NTRU_intermediate_loop23

]]></Node>
<StgValue><ssdm name="br_ln5325"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3028" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc735:0 %v_13 = phi i63 0, void %solve_NTRU_intermediate_loop23, i63 %v_14, void %for.inc735.split

]]></Node>
<StgValue><ssdm name="v_13"/></StgValue>
</operation>

<operation id="3029" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc735:1 %idx1168 = phi i64 0, void %solve_NTRU_intermediate_loop23, i64 %add_ln5350_1, void %for.inc735.split

]]></Node>
<StgValue><ssdm name="idx1168"/></StgValue>
</operation>

<operation id="3030" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc735:2 %icmp_ln5350 = icmp_eq  i63 %v_13, i63 %hn

]]></Node>
<StgValue><ssdm name="icmp_ln5350"/></StgValue>
</operation>

<operation id="3031" st_id="323" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc735:3 %v_14 = add i63 %v_13, i63 1

]]></Node>
<StgValue><ssdm name="v_14"/></StgValue>
</operation>

<operation id="3032" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc735:4 %br_ln5349 = br i1 %icmp_ln5350, void %for.inc735.split, void %solve_NTRU_intermediate_loop24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5349"/></StgValue>
</operation>

<operation id="3033" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="13" op_0_bw="64">
<![CDATA[
for.inc735.split:1 %trunc_ln5199_2 = trunc i64 %idx1168

]]></Node>
<StgValue><ssdm name="trunc_ln5199_2"/></StgValue>
</operation>

<operation id="3034" st_id="323" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc735.split:2 %add_ln5199_6 = add i13 %trunc_ln5199_2, i13 %zext_ln5349

]]></Node>
<StgValue><ssdm name="add_ln5199_6"/></StgValue>
</operation>

<operation id="3035" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="13">
<![CDATA[
for.inc735.split:4 %zext_ln5353 = zext i13 %add_ln5199_6

]]></Node>
<StgValue><ssdm name="zext_ln5353"/></StgValue>
</operation>

<operation id="3036" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc735.split:5 %vla18_addr_187 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5353

]]></Node>
<StgValue><ssdm name="vla18_addr_187"/></StgValue>
</operation>

<operation id="3037" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="13">
<![CDATA[
for.inc735.split:6 %vla18_load_123 = load i13 %vla18_addr_187

]]></Node>
<StgValue><ssdm name="vla18_load_123"/></StgValue>
</operation>

<operation id="3038" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="13" op_0_bw="63">
<![CDATA[
for.inc735.split:7 %trunc_ln5353 = trunc i63 %v_13

]]></Node>
<StgValue><ssdm name="trunc_ln5353"/></StgValue>
</operation>

<operation id="3039" st_id="323" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc735.split:19 %add_ln5350_1 = add i64 %zext_ln5195_4, i64 %idx1168

]]></Node>
<StgValue><ssdm name="add_ln5350_1"/></StgValue>
</operation>

<operation id="3040" st_id="323" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop24.loopexit:0 %call_ln5356 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %Fp, i8 1, i15 %trunc_ln5264_1, i32 %sub740, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5356"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3041" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="13">
<![CDATA[
for.inc735.split:6 %vla18_load_123 = load i13 %vla18_addr_187

]]></Node>
<StgValue><ssdm name="vla18_load_123"/></StgValue>
</operation>

<operation id="3042" st_id="324" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc735.split:8 %add_ln5353 = add i13 %trunc_ln5353, i13 %add_ptr69030_sum155

]]></Node>
<StgValue><ssdm name="add_ln5353"/></StgValue>
</operation>

<operation id="3043" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="13">
<![CDATA[
for.inc735.split:9 %zext_ln5353_1 = zext i13 %add_ln5353

]]></Node>
<StgValue><ssdm name="zext_ln5353_1"/></StgValue>
</operation>

<operation id="3044" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc735.split:10 %vla18_addr_188 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5353_1

]]></Node>
<StgValue><ssdm name="vla18_addr_188"/></StgValue>
</operation>

<operation id="3045" st_id="324" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc735.split:11 %store_ln5353 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_188, i32 %vla18_load_123, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5353"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3046" st_id="325" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc735.split:3 %add_ln5199_7 = add i13 %trunc_ln5199_2, i13 %add_ln5349

]]></Node>
<StgValue><ssdm name="add_ln5199_7"/></StgValue>
</operation>

<operation id="3047" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="13">
<![CDATA[
for.inc735.split:12 %zext_ln5354 = zext i13 %add_ln5199_7

]]></Node>
<StgValue><ssdm name="zext_ln5354"/></StgValue>
</operation>

<operation id="3048" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc735.split:13 %vla18_addr_189 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5354

]]></Node>
<StgValue><ssdm name="vla18_addr_189"/></StgValue>
</operation>

<operation id="3049" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc735.split:14 %vla18_load_124 = load i13 %vla18_addr_189

]]></Node>
<StgValue><ssdm name="vla18_load_124"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3050" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc735.split:0 %specloopname_ln5199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln5199"/></StgValue>
</operation>

<operation id="3051" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc735.split:14 %vla18_load_124 = load i13 %vla18_addr_189

]]></Node>
<StgValue><ssdm name="vla18_load_124"/></StgValue>
</operation>

<operation id="3052" st_id="326" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc735.split:15 %add_ln5354 = add i13 %trunc_ln5353, i13 %add_ptr72633_sum153

]]></Node>
<StgValue><ssdm name="add_ln5354"/></StgValue>
</operation>

<operation id="3053" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="64" op_0_bw="13">
<![CDATA[
for.inc735.split:16 %zext_ln5354_1 = zext i13 %add_ln5354

]]></Node>
<StgValue><ssdm name="zext_ln5354_1"/></StgValue>
</operation>

<operation id="3054" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc735.split:17 %vla18_addr_190 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5354_1

]]></Node>
<StgValue><ssdm name="vla18_addr_190"/></StgValue>
</operation>

<operation id="3055" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc735.split:18 %store_ln5354 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_190, i32 %vla18_load_124, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5354"/></StgValue>
</operation>

<operation id="3056" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="0">
<![CDATA[
for.inc735.split:20 %br_ln5349 = br void %for.inc735

]]></Node>
<StgValue><ssdm name="br_ln5349"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3057" st_id="327" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop24.loopexit:0 %call_ln5356 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %Fp, i8 1, i15 %trunc_ln5264_1, i32 %sub740, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5356"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3058" st_id="328" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop24.loopexit:1 %call_ln5357 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %Gp, i8 1, i15 %trunc_ln5264_1, i32 %sub740, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5357"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3059" st_id="329" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop24.loopexit:1 %call_ln5357 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %Gp, i8 1, i15 %trunc_ln5264_1, i32 %sub740, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5357"/></StgValue>
</operation>

<operation id="3060" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop24.loopexit:2 %br_ln5389 = br void %for.inc777

]]></Node>
<StgValue><ssdm name="br_ln5389"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3061" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc777:0 %v_17 = phi i63 0, void %solve_NTRU_intermediate_loop24.loopexit, i63 %v_18, void %for.inc777.split

]]></Node>
<StgValue><ssdm name="v_17"/></StgValue>
</operation>

<operation id="3062" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc777:1 %idx1172 = phi i64 0, void %solve_NTRU_intermediate_loop24.loopexit, i64 %add_ln5390_1, void %for.inc777.split

]]></Node>
<StgValue><ssdm name="idx1172"/></StgValue>
</operation>

<operation id="3063" st_id="330" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc777:2 %icmp_ln5389 = icmp_eq  i63 %v_17, i63 %hn

]]></Node>
<StgValue><ssdm name="icmp_ln5389"/></StgValue>
</operation>

<operation id="3064" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc777:3 %v_18 = add i63 %v_17, i63 1

]]></Node>
<StgValue><ssdm name="v_18"/></StgValue>
</operation>

<operation id="3065" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc777:4 %br_ln5389 = br i1 %icmp_ln5389, void %for.inc777.split, void %for.inc786.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5389"/></StgValue>
</operation>

<operation id="3066" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="13" op_0_bw="64">
<![CDATA[
for.inc777.split:1 %trunc_ln5199_3 = trunc i64 %idx1172

]]></Node>
<StgValue><ssdm name="trunc_ln5199_3"/></StgValue>
</operation>

<operation id="3067" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:2 %add_ln5199_8 = add i13 %trunc_ln5199_3, i13 %zext_ln5349

]]></Node>
<StgValue><ssdm name="add_ln5199_8"/></StgValue>
</operation>

<operation id="3068" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:3 %add_ln5199_9 = add i13 %trunc_ln5199_3, i13 %add_ln5349

]]></Node>
<StgValue><ssdm name="add_ln5199_9"/></StgValue>
</operation>

<operation id="3069" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="13" op_0_bw="63">
<![CDATA[
for.inc777.split:4 %trunc_ln5396 = trunc i63 %v_17

]]></Node>
<StgValue><ssdm name="trunc_ln5396"/></StgValue>
</operation>

<operation id="3070" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="12" op_0_bw="63">
<![CDATA[
for.inc777.split:5 %trunc_ln5396_1 = trunc i63 %v_17

]]></Node>
<StgValue><ssdm name="trunc_ln5396_1"/></StgValue>
</operation>

<operation id="3071" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
for.inc777.split:6 %shl_ln39 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln5396_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln39"/></StgValue>
</operation>

<operation id="3072" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:7 %add_ln5396 = add i13 %shl_ln39, i13 %add_ptr68828_sum159

]]></Node>
<StgValue><ssdm name="add_ln5396"/></StgValue>
</operation>

<operation id="3073" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:11 %or_ln5397 = or i13 %shl_ln39, i13 1

]]></Node>
<StgValue><ssdm name="or_ln5397"/></StgValue>
</operation>

<operation id="3074" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:12 %add_ln5397 = add i13 %or_ln5397, i13 %add_ptr68828_sum159

]]></Node>
<StgValue><ssdm name="add_ln5397"/></StgValue>
</operation>

<operation id="3075" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:16 %add_ln5398 = add i13 %shl_ln39, i13 %add_ptr68929_sum157

]]></Node>
<StgValue><ssdm name="add_ln5398"/></StgValue>
</operation>

<operation id="3076" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:20 %add_ln5399 = add i13 %or_ln5397, i13 %add_ptr68929_sum157

]]></Node>
<StgValue><ssdm name="add_ln5399"/></StgValue>
</operation>

<operation id="3077" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:21 %zext_ln5399 = zext i13 %add_ln5399

]]></Node>
<StgValue><ssdm name="zext_ln5399"/></StgValue>
</operation>

<operation id="3078" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:22 %vla18_addr_215 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5399

]]></Node>
<StgValue><ssdm name="vla18_addr_215"/></StgValue>
</operation>

<operation id="3079" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:23 %gtB_2 = load i13 %vla18_addr_215

]]></Node>
<StgValue><ssdm name="gtB_2"/></StgValue>
</operation>

<operation id="3080" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:24 %add_ln5400 = add i13 %trunc_ln5396, i13 %add_ptr69030_sum155

]]></Node>
<StgValue><ssdm name="add_ln5400"/></StgValue>
</operation>

<operation id="3081" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:25 %zext_ln5400 = zext i13 %add_ln5400

]]></Node>
<StgValue><ssdm name="zext_ln5400"/></StgValue>
</operation>

<operation id="3082" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:26 %vla18_addr_216 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5400

]]></Node>
<StgValue><ssdm name="vla18_addr_216"/></StgValue>
</operation>

<operation id="3083" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:27 %vla18_load_144 = load i13 %vla18_addr_216

]]></Node>
<StgValue><ssdm name="vla18_load_144"/></StgValue>
</operation>

<operation id="3084" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:29 %add_ln5401 = add i13 %trunc_ln5396, i13 %add_ptr72633_sum153

]]></Node>
<StgValue><ssdm name="add_ln5401"/></StgValue>
</operation>

<operation id="3085" st_id="330" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc777.split:52 %add_ln5390_1 = add i64 %shl779_cast, i64 %idx1172

]]></Node>
<StgValue><ssdm name="add_ln5390_1"/></StgValue>
</operation>

<operation id="3086" st_id="330" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc786.loopexit:0 %call_ln5407 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %zext_ln5199_1, i9 %llen, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5407"/></StgValue>
</operation>

<operation id="3087" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc786.loopexit:2 %store_ln5286 = store i9 %u_152, i9 %u_46

]]></Node>
<StgValue><ssdm name="store_ln5286"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3088" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:8 %zext_ln5396 = zext i13 %add_ln5396

]]></Node>
<StgValue><ssdm name="zext_ln5396"/></StgValue>
</operation>

<operation id="3089" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:9 %vla18_addr_212 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5396

]]></Node>
<StgValue><ssdm name="vla18_addr_212"/></StgValue>
</operation>

<operation id="3090" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:10 %ftA_2 = load i13 %vla18_addr_212

]]></Node>
<StgValue><ssdm name="ftA_2"/></StgValue>
</operation>

<operation id="3091" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:13 %zext_ln5397 = zext i13 %add_ln5397

]]></Node>
<StgValue><ssdm name="zext_ln5397"/></StgValue>
</operation>

<operation id="3092" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:14 %vla18_addr_213 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5397

]]></Node>
<StgValue><ssdm name="vla18_addr_213"/></StgValue>
</operation>

<operation id="3093" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:15 %ftB_2 = load i13 %vla18_addr_213

]]></Node>
<StgValue><ssdm name="ftB_2"/></StgValue>
</operation>

<operation id="3094" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:23 %gtB_2 = load i13 %vla18_addr_215

]]></Node>
<StgValue><ssdm name="gtB_2"/></StgValue>
</operation>

<operation id="3095" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:27 %vla18_load_144 = load i13 %vla18_addr_216

]]></Node>
<StgValue><ssdm name="vla18_load_144"/></StgValue>
</operation>

<operation id="3096" st_id="331" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc777.split:28 %mFp_2 = call i32 @modp_montymul, i32 %vla18_load_144, i32 %zext_ln757_8, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="mFp_2"/></StgValue>
</operation>

<operation id="3097" st_id="331" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc777.split:34 %tmp_52 = call i32 @modp_montymul, i32 %gtB_2, i32 %mFp_2, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3098" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:10 %ftA_2 = load i13 %vla18_addr_212

]]></Node>
<StgValue><ssdm name="ftA_2"/></StgValue>
</operation>

<operation id="3099" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:15 %ftB_2 = load i13 %vla18_addr_213

]]></Node>
<StgValue><ssdm name="ftB_2"/></StgValue>
</operation>

<operation id="3100" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:17 %zext_ln5398 = zext i13 %add_ln5398

]]></Node>
<StgValue><ssdm name="zext_ln5398"/></StgValue>
</operation>

<operation id="3101" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:18 %vla18_addr_214 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5398

]]></Node>
<StgValue><ssdm name="vla18_addr_214"/></StgValue>
</operation>

<operation id="3102" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:19 %gtA_2 = load i13 %vla18_addr_214

]]></Node>
<StgValue><ssdm name="gtA_2"/></StgValue>
</operation>

<operation id="3103" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:30 %zext_ln5401 = zext i13 %add_ln5401

]]></Node>
<StgValue><ssdm name="zext_ln5401"/></StgValue>
</operation>

<operation id="3104" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:31 %vla18_addr_217 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5401

]]></Node>
<StgValue><ssdm name="vla18_addr_217"/></StgValue>
</operation>

<operation id="3105" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:32 %vla18_load_145 = load i13 %vla18_addr_217

]]></Node>
<StgValue><ssdm name="vla18_load_145"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3106" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:19 %gtA_2 = load i13 %vla18_addr_214

]]></Node>
<StgValue><ssdm name="gtA_2"/></StgValue>
</operation>

<operation id="3107" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="13">
<![CDATA[
for.inc777.split:32 %vla18_load_145 = load i13 %vla18_addr_217

]]></Node>
<StgValue><ssdm name="vla18_load_145"/></StgValue>
</operation>

<operation id="3108" st_id="333" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc777.split:33 %mGp_2 = call i32 @modp_montymul, i32 %vla18_load_145, i32 %zext_ln757_8, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="mGp_2"/></StgValue>
</operation>

<operation id="3109" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:35 %zext_ln5402 = zext i13 %add_ln5199_8

]]></Node>
<StgValue><ssdm name="zext_ln5402"/></StgValue>
</operation>

<operation id="3110" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:36 %vla18_addr_218 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5402

]]></Node>
<StgValue><ssdm name="vla18_addr_218"/></StgValue>
</operation>

<operation id="3111" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc777.split:37 %store_ln5402 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_218, i32 %tmp_52, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5402"/></StgValue>
</operation>

<operation id="3112" st_id="333" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc777.split:38 %tmp_53 = call i32 @modp_montymul, i32 %gtA_2, i32 %mFp_2, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="3113" st_id="333" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc777.split:43 %tmp_54 = call i32 @modp_montymul, i32 %ftB_2, i32 %mGp_2, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="3114" st_id="333" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc777.split:47 %tmp_55 = call i32 @modp_montymul, i32 %ftA_2, i32 %mGp_2, i32 %zext_ln666, i32 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3115" st_id="334" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:39 %add_ln5403 = add i13 %add_ln5199_8, i13 %zext_ln5286

]]></Node>
<StgValue><ssdm name="add_ln5403"/></StgValue>
</operation>

<operation id="3116" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:40 %zext_ln5403 = zext i13 %add_ln5403

]]></Node>
<StgValue><ssdm name="zext_ln5403"/></StgValue>
</operation>

<operation id="3117" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:41 %vla18_addr_219 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5403

]]></Node>
<StgValue><ssdm name="vla18_addr_219"/></StgValue>
</operation>

<operation id="3118" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc777.split:42 %store_ln5403 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_219, i32 %tmp_53, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5403"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3119" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:44 %zext_ln5404 = zext i13 %add_ln5199_9

]]></Node>
<StgValue><ssdm name="zext_ln5404"/></StgValue>
</operation>

<operation id="3120" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:45 %vla18_addr_220 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5404

]]></Node>
<StgValue><ssdm name="vla18_addr_220"/></StgValue>
</operation>

<operation id="3121" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc777.split:46 %store_ln5404 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_220, i32 %tmp_54, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5404"/></StgValue>
</operation>

<operation id="3122" st_id="335" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc777.split:48 %add_ln5405 = add i13 %add_ln5199_9, i13 %zext_ln5286

]]></Node>
<StgValue><ssdm name="add_ln5405"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3123" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc777.split:0 %specloopname_ln5199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_104

]]></Node>
<StgValue><ssdm name="specloopname_ln5199"/></StgValue>
</operation>

<operation id="3124" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="13">
<![CDATA[
for.inc777.split:49 %zext_ln5405 = zext i13 %add_ln5405

]]></Node>
<StgValue><ssdm name="zext_ln5405"/></StgValue>
</operation>

<operation id="3125" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc777.split:50 %vla18_addr_221 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5405

]]></Node>
<StgValue><ssdm name="vla18_addr_221"/></StgValue>
</operation>

<operation id="3126" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc777.split:51 %store_ln5405 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_221, i32 %tmp_55, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5405"/></StgValue>
</operation>

<operation id="3127" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="0" op_0_bw="0">
<![CDATA[
for.inc777.split:53 %br_ln5389 = br void %for.inc777

]]></Node>
<StgValue><ssdm name="br_ln5389"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3128" st_id="337" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc786.loopexit:0 %call_ln5407 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %zext_ln5199_1, i9 %llen, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5407"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3129" st_id="338" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc786.loopexit:1 %call_ln5408 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %y_2, i9 %llen, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5408"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3130" st_id="339" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc786.loopexit:1 %call_ln5408 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %y_2, i9 %llen, i15 %igm, i32 %logn, i25 %p_3, i31 %p0i_3

]]></Node>
<StgValue><ssdm name="call_ln5408"/></StgValue>
</operation>

<operation id="3131" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="0">
<![CDATA[
for.inc786.loopexit:3 %br_ln5286 = br void %for.body670

]]></Node>
<StgValue><ssdm name="br_ln5286"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3132" st_id="340" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0">
<![CDATA[
for.end788.loopexit:1 %call_ln5414 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 0, i9 %llen, i9 %llen, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5414"/></StgValue>
</operation>

<operation id="3133" st_id="340" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="13" op_0_bw="4">
<![CDATA[
for.end788.loopexit:57 %BITLENGTH_avg_load = load i4 %BITLENGTH_avg_addr

]]></Node>
<StgValue><ssdm name="BITLENGTH_avg_load"/></StgValue>
</operation>

<operation id="3134" st_id="340" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="5" op_0_bw="4">
<![CDATA[
for.end788.loopexit:61 %BITLENGTH_std_load = load i4 %BITLENGTH_std_addr

]]></Node>
<StgValue><ssdm name="BITLENGTH_std_load"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3135" st_id="341" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end788.loopexit:2 %call_ln5415 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %trunc_ln5196_1, i9 %llen, i9 %llen, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5415"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3136" st_id="342" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end788.loopexit:2 %call_ln5415 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %trunc_ln5196_1, i9 %llen, i9 %llen, i64 %n, i1 1, i15 %trunc_ln5264_1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5415"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3137" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end788.loopexit:44 %icmp_ln5502 = icmp_ugt  i8 %slen, i8 10

]]></Node>
<StgValue><ssdm name="icmp_ln5502"/></StgValue>
</operation>

<operation id="3138" st_id="343" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.end788.loopexit:45 %rlen = select i1 %icmp_ln5502, i4 10, i4 %trunc_ln5195

]]></Node>
<StgValue><ssdm name="rlen"/></StgValue>
</operation>

<operation id="3139" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="9" op_0_bw="4">
<![CDATA[
for.end788.loopexit:46 %zext_ln5195_5 = zext i4 %rlen

]]></Node>
<StgValue><ssdm name="zext_ln5195_5"/></StgValue>
</operation>

<operation id="3140" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.end788.loopexit:47 %sub_ln5509 = sub i9 %zext_ln5195_1, i9 %zext_ln5195_5

]]></Node>
<StgValue><ssdm name="sub_ln5509"/></StgValue>
</operation>

<operation id="3141" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="13" op_0_bw="9">
<![CDATA[
for.end788.loopexit:48 %sext_ln5503 = sext i9 %sub_ln5509

]]></Node>
<StgValue><ssdm name="sext_ln5503"/></StgValue>
</operation>

<operation id="3142" st_id="343" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.end788.loopexit:49 %add_ln5503 = add i13 %trunc_ln5246_1, i13 %sext_ln5503

]]></Node>
<StgValue><ssdm name="add_ln5503"/></StgValue>
</operation>

<operation id="3143" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.end788.loopexit:50 %shl_ln24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5503, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="3144" st_id="343" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end788.loopexit:51 %call_ln5503 = call void @poly_big_to_fp.1, i32 %vla18, i15 %trunc_ln2777, i15 %shl_ln24, i4 %rlen, i9 %zext_ln5195_1, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5503"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3145" st_id="344" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end788.loopexit:51 %call_ln5503 = call void @poly_big_to_fp.1, i32 %vla18, i15 %trunc_ln2777, i15 %shl_ln24, i4 %rlen, i9 %zext_ln5195_1, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5503"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3146" st_id="345" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.end788.loopexit:52 %add_ln5504 = add i13 %add_ln5246_1, i13 %sext_ln5503

]]></Node>
<StgValue><ssdm name="add_ln5504"/></StgValue>
</operation>

<operation id="3147" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.end788.loopexit:53 %shl_ln25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln5504, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln25"/></StgValue>
</operation>

<operation id="3148" st_id="345" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end788.loopexit:54 %call_ln5504 = call void @poly_big_to_fp.1, i32 %vla18, i15 %rt4, i15 %shl_ln25, i4 %rlen, i9 %zext_ln5195_1, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5504"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3149" st_id="346" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end788.loopexit:54 %call_ln5504 = call void @poly_big_to_fp.1, i32 %vla18, i15 %rt4, i15 %shl_ln25, i4 %rlen, i9 %zext_ln5195_1, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5504"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3150" st_id="347" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end788.loopexit:69 %call_ln5524 = call void @FFT.1, i32 %vla18, i15 %trunc_ln2777, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5524"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3151" st_id="348" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end788.loopexit:69 %call_ln5524 = call void @FFT.1, i32 %vla18, i15 %trunc_ln2777, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5524"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3152" st_id="349" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end788.loopexit:70 %call_ln5525 = call void @FFT.1, i32 %vla18, i15 %rt4, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5525"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="3153" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end788.loopexit:10 %shl_ln5483 = shl i64 %n, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln5483"/></StgValue>
</operation>

<operation id="3154" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end788.loopexit:11 %trunc_ln5484_2 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln5484_2"/></StgValue>
</operation>

<operation id="3155" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="11" op_0_bw="64">
<![CDATA[
for.end788.loopexit:14 %trunc_ln5484_4 = trunc i64 %n

]]></Node>
<StgValue><ssdm name="trunc_ln5484_4"/></StgValue>
</operation>

<operation id="3156" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
for.end788.loopexit:15 %trunc_ln5484_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln5484_4, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln5484_3"/></StgValue>
</operation>

<operation id="3157" st_id="350" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end788.loopexit:17 %add_ln5484_1 = add i12 %trunc_ln5484_3, i12 %trunc_ln5484_2

]]></Node>
<StgValue><ssdm name="add_ln5484_1"/></StgValue>
</operation>

<operation id="3158" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.end788.loopexit:20 %trunc_ln5484_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln5484_5, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln5484_6"/></StgValue>
</operation>

<operation id="3159" st_id="350" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end788.loopexit:23 %add_ln5197 = add i15 %trunc_ln2777, i15 %trunc_ln5484_6

]]></Node>
<StgValue><ssdm name="add_ln5197"/></StgValue>
</operation>

<operation id="3160" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.end788.loopexit:25 %trunc_ln5486_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln5252, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln5486_1"/></StgValue>
</operation>

<operation id="3161" st_id="350" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end788.loopexit:27 %add_ln2774 = add i15 %add_ln5197, i15 %trunc_ln5486_1

]]></Node>
<StgValue><ssdm name="add_ln2774"/></StgValue>
</operation>

<operation id="3162" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="9">
<![CDATA[
for.end788.loopexit:55 %sext_ln5509 = sext i9 %sub_ln5509

]]></Node>
<StgValue><ssdm name="sext_ln5509"/></StgValue>
</operation>

<operation id="3163" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="13">
<![CDATA[
for.end788.loopexit:58 %zext_ln5517 = zext i13 %BITLENGTH_avg_load

]]></Node>
<StgValue><ssdm name="zext_ln5517"/></StgValue>
</operation>

<operation id="3164" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="15" op_0_bw="13">
<![CDATA[
for.end788.loopexit:59 %zext_ln5517_1 = zext i13 %BITLENGTH_avg_load

]]></Node>
<StgValue><ssdm name="zext_ln5517_1"/></StgValue>
</operation>

<operation id="3165" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.end788.loopexit:62 %shl_ln26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %BITLENGTH_std_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln26"/></StgValue>
</operation>

<operation id="3166" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="9" op_0_bw="8">
<![CDATA[
for.end788.loopexit:63 %zext_ln5517_2 = zext i8 %shl_ln26

]]></Node>
<StgValue><ssdm name="zext_ln5517_2"/></StgValue>
</operation>

<operation id="3167" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.end788.loopexit:64 %shl_ln5517_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %BITLENGTH_std_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln5517_1"/></StgValue>
</operation>

<operation id="3168" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="9" op_0_bw="6">
<![CDATA[
for.end788.loopexit:65 %zext_ln5517_3 = zext i6 %shl_ln5517_1

]]></Node>
<StgValue><ssdm name="zext_ln5517_3"/></StgValue>
</operation>

<operation id="3169" st_id="350" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.end788.loopexit:66 %sub_ln5517 = sub i9 %zext_ln5517_2, i9 %zext_ln5517_3

]]></Node>
<StgValue><ssdm name="sub_ln5517"/></StgValue>
</operation>

<operation id="3170" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="9">
<![CDATA[
for.end788.loopexit:67 %sext_ln5524 = sext i9 %sub_ln5517

]]></Node>
<StgValue><ssdm name="sext_ln5524"/></StgValue>
</operation>

<operation id="3171" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="15" op_0_bw="9">
<![CDATA[
for.end788.loopexit:68 %sext_ln5524_1 = sext i9 %sub_ln5517

]]></Node>
<StgValue><ssdm name="sext_ln5524_1"/></StgValue>
</operation>

<operation id="3172" st_id="350" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end788.loopexit:70 %call_ln5525 = call void @FFT.1, i32 %vla18, i15 %rt4, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5525"/></StgValue>
</operation>

<operation id="3173" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="0" op_0_bw="0">
<![CDATA[
for.end788.loopexit:72 %br_ln225 = br void %for.inc.i939

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="3174" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
for.inc.i939:0 %u_126 = load i63 %u_50

]]></Node>
<StgValue><ssdm name="u_126"/></StgValue>
</operation>

<operation id="3175" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="12" op_0_bw="63">
<![CDATA[
for.inc.i939:1 %trunc_ln225 = trunc i63 %u_126

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="3176" st_id="351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i939:2 %icmp_ln225 = icmp_eq  i63 %u_126, i63 %hn

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="3177" st_id="351" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i939:3 %u_127 = add i63 %u_126, i63 1

]]></Node>
<StgValue><ssdm name="u_127"/></StgValue>
</operation>

<operation id="3178" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i939:4 %br_ln225 = br i1 %icmp_ln225, void %for.inc.i939.split, void %poly_invnorm2_fft.exit940.loopexit

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="3179" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i939.split:2 %shl_ln227_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln225, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln227_1"/></StgValue>
</operation>

<operation id="3180" st_id="351" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i939.split:3 %add_ln227 = add i15 %shl_ln227_1, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="3181" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i939.split:4 %trunc_ln3 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln227, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="3182" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:5 %zext_ln227_1 = zext i13 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="3183" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:6 %vla18_addr_108 = getelementptr i32 %vla18, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="vla18_addr_108"/></StgValue>
</operation>

<operation id="3184" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:7 %vla18_load_62 = load i13 %vla18_addr_108

]]></Node>
<StgValue><ssdm name="vla18_load_62"/></StgValue>
</operation>

<operation id="3185" st_id="351" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i939.split:8 %add_ln227_1 = add i13 %trunc_ln3, i13 1

]]></Node>
<StgValue><ssdm name="add_ln227_1"/></StgValue>
</operation>

<operation id="3186" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:9 %zext_ln227_2 = zext i13 %add_ln227_1

]]></Node>
<StgValue><ssdm name="zext_ln227_2"/></StgValue>
</operation>

<operation id="3187" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:10 %vla18_addr_109 = getelementptr i32 %vla18, i64 0, i64 %zext_ln227_2

]]></Node>
<StgValue><ssdm name="vla18_addr_109"/></StgValue>
</operation>

<operation id="3188" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:11 %vla18_load_63 = load i13 %vla18_addr_109

]]></Node>
<StgValue><ssdm name="vla18_load_63"/></StgValue>
</operation>

<operation id="3189" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i939.split:75 %store_ln225 = store i63 %u_127, i63 %u_50

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3190" st_id="351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
poly_invnorm2_fft.exit940.loopexit:0 %icmp_ln546 = icmp_ult  i64 %zext_ln5205, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln546"/></StgValue>
</operation>

<operation id="3191" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_invnorm2_fft.exit940.loopexit:1 %br_ln546 = br i1 %icmp_ln546, void %poly_adj_fft.exit965, void %for.inc.i951.preheader

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="3192" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
<literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i951.preheader:0 %u_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_61"/></StgValue>
</operation>

<operation id="3193" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
<literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i951.preheader:1 %store_ln546 = store i64 %zext_ln5205, i64 %u_61

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="3194" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
<literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i951.preheader:2 %br_ln546 = br void %for.inc.i951

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="3195" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:7 %vla18_load_62 = load i13 %vla18_addr_108

]]></Node>
<StgValue><ssdm name="vla18_load_62"/></StgValue>
</operation>

<operation id="3196" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:11 %vla18_load_63 = load i13 %vla18_addr_109

]]></Node>
<StgValue><ssdm name="vla18_load_63"/></StgValue>
</operation>

<operation id="3197" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i939.split:14 %add_ln228 = add i12 %trunc_ln225, i12 %trunc_ln5484_2

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="3198" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i939.split:15 %shl_ln27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln228, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="3199" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i939.split:16 %add_ln228_1 = add i15 %shl_ln27, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln228_1"/></StgValue>
</operation>

<operation id="3200" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i939.split:17 %trunc_ln228_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln228_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln228_1"/></StgValue>
</operation>

<operation id="3201" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:18 %zext_ln228 = zext i13 %trunc_ln228_1

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="3202" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:19 %vla18_addr_110 = getelementptr i32 %vla18, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="vla18_addr_110"/></StgValue>
</operation>

<operation id="3203" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:20 %vla18_load_64 = load i13 %vla18_addr_110

]]></Node>
<StgValue><ssdm name="vla18_load_64"/></StgValue>
</operation>

<operation id="3204" st_id="352" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i939.split:21 %add_ln228_2 = add i13 %trunc_ln228_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln228_2"/></StgValue>
</operation>

<operation id="3205" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:22 %zext_ln228_2 = zext i13 %add_ln228_2

]]></Node>
<StgValue><ssdm name="zext_ln228_2"/></StgValue>
</operation>

<operation id="3206" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:23 %vla18_addr_111 = getelementptr i32 %vla18, i64 0, i64 %zext_ln228_2

]]></Node>
<StgValue><ssdm name="vla18_addr_111"/></StgValue>
</operation>

<operation id="3207" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:24 %vla18_load_65 = load i13 %vla18_addr_111

]]></Node>
<StgValue><ssdm name="vla18_load_65"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="3208" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i939.split:12 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_63, i32 %vla18_load_62

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3209" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i939.split:13 %a_re_1 = bitcast i64 %tmp_13

]]></Node>
<StgValue><ssdm name="a_re_1"/></StgValue>
</operation>

<operation id="3210" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:20 %vla18_load_64 = load i13 %vla18_addr_110

]]></Node>
<StgValue><ssdm name="vla18_load_64"/></StgValue>
</operation>

<operation id="3211" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:24 %vla18_load_65 = load i13 %vla18_addr_111

]]></Node>
<StgValue><ssdm name="vla18_load_65"/></StgValue>
</operation>

<operation id="3212" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i939.split:25 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_65, i32 %vla18_load_64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3213" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i939.split:26 %a_im_1 = bitcast i64 %tmp_14

]]></Node>
<StgValue><ssdm name="a_im_1"/></StgValue>
</operation>

<operation id="3214" st_id="353" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i939.split:27 %add_ln229 = add i12 %trunc_ln225, i12 %trunc_ln543

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="3215" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i939.split:28 %shl_ln28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln229, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28"/></StgValue>
</operation>

<operation id="3216" st_id="353" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i939.split:29 %add_ln229_1 = add i15 %shl_ln28, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="3217" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i939.split:30 %trunc_ln4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln229_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="3218" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:31 %zext_ln229 = zext i13 %trunc_ln4

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="3219" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:32 %vla18_addr_112 = getelementptr i32 %vla18, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="vla18_addr_112"/></StgValue>
</operation>

<operation id="3220" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:33 %vla18_load_66 = load i13 %vla18_addr_112

]]></Node>
<StgValue><ssdm name="vla18_load_66"/></StgValue>
</operation>

<operation id="3221" st_id="353" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i939.split:34 %add_ln229_2 = add i13 %trunc_ln4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln229_2"/></StgValue>
</operation>

<operation id="3222" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:35 %zext_ln229_1 = zext i13 %add_ln229_2

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="3223" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:36 %vla18_addr_113 = getelementptr i32 %vla18, i64 0, i64 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="vla18_addr_113"/></StgValue>
</operation>

<operation id="3224" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:37 %vla18_load_67 = load i13 %vla18_addr_113

]]></Node>
<StgValue><ssdm name="vla18_load_67"/></StgValue>
</operation>

<operation id="3225" st_id="353" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i939.split:40 %add_ln230 = add i12 %add_ln228, i12 %trunc_ln543

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="3226" st_id="353" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:53 %x_assign_s = dmul i64 %a_re_1, i64 %a_re_1

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="3227" st_id="353" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:54 %y_assign = dmul i64 %a_im_1, i64 %a_im_1

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="3228" st_id="353" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i939.split:61 %add_ln231 = add i12 %trunc_ln225, i12 %trunc_ln5484_3

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="3229" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:33 %vla18_load_66 = load i13 %vla18_addr_112

]]></Node>
<StgValue><ssdm name="vla18_load_66"/></StgValue>
</operation>

<operation id="3230" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:37 %vla18_load_67 = load i13 %vla18_addr_113

]]></Node>
<StgValue><ssdm name="vla18_load_67"/></StgValue>
</operation>

<operation id="3231" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i939.split:41 %shl_ln29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln230, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="3232" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i939.split:42 %add_ln230_1 = add i15 %shl_ln29, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln230_1"/></StgValue>
</operation>

<operation id="3233" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i939.split:43 %trunc_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln230_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="3234" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:44 %zext_ln230 = zext i13 %trunc_ln5

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="3235" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:45 %vla18_addr_114 = getelementptr i32 %vla18, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="vla18_addr_114"/></StgValue>
</operation>

<operation id="3236" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:46 %vla18_load_68 = load i13 %vla18_addr_114

]]></Node>
<StgValue><ssdm name="vla18_load_68"/></StgValue>
</operation>

<operation id="3237" st_id="354" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i939.split:47 %add_ln230_2 = add i13 %trunc_ln5, i13 1

]]></Node>
<StgValue><ssdm name="add_ln230_2"/></StgValue>
</operation>

<operation id="3238" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:48 %zext_ln230_1 = zext i13 %add_ln230_2

]]></Node>
<StgValue><ssdm name="zext_ln230_1"/></StgValue>
</operation>

<operation id="3239" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:49 %vla18_addr_115 = getelementptr i32 %vla18, i64 0, i64 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="vla18_addr_115"/></StgValue>
</operation>

<operation id="3240" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:50 %vla18_load_69 = load i13 %vla18_addr_115

]]></Node>
<StgValue><ssdm name="vla18_load_69"/></StgValue>
</operation>

<operation id="3241" st_id="354" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:53 %x_assign_s = dmul i64 %a_re_1, i64 %a_re_1

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="3242" st_id="354" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:54 %y_assign = dmul i64 %a_im_1, i64 %a_im_1

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="3243" st_id="354" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:55 %x_assign_4 = dadd i64 %x_assign_s, i64 %y_assign

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="3244" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i939.split:38 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_67, i32 %vla18_load_66

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3245" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i939.split:39 %b_re_1 = bitcast i64 %tmp_15

]]></Node>
<StgValue><ssdm name="b_re_1"/></StgValue>
</operation>

<operation id="3246" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:46 %vla18_load_68 = load i13 %vla18_addr_114

]]></Node>
<StgValue><ssdm name="vla18_load_68"/></StgValue>
</operation>

<operation id="3247" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i939.split:50 %vla18_load_69 = load i13 %vla18_addr_115

]]></Node>
<StgValue><ssdm name="vla18_load_69"/></StgValue>
</operation>

<operation id="3248" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i939.split:51 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_69, i32 %vla18_load_68

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3249" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i939.split:52 %b_im_1 = bitcast i64 %tmp_16

]]></Node>
<StgValue><ssdm name="b_im_1"/></StgValue>
</operation>

<operation id="3250" st_id="355" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:55 %x_assign_4 = dadd i64 %x_assign_s, i64 %y_assign

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="3251" st_id="355" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:56 %x_assign_1 = dmul i64 %b_re_1, i64 %b_re_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3252" st_id="355" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:57 %y_assign_1 = dmul i64 %b_im_1, i64 %b_im_1

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="3253" st_id="356" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:56 %x_assign_1 = dmul i64 %b_re_1, i64 %b_re_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3254" st_id="356" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:57 %y_assign_1 = dmul i64 %b_im_1, i64 %b_im_1

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>

<operation id="3255" st_id="356" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:58 %y_assign_2 = dadd i64 %x_assign_1, i64 %y_assign_1

]]></Node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="3256" st_id="357" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:58 %y_assign_2 = dadd i64 %x_assign_1, i64 %y_assign_1

]]></Node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="3257" st_id="357" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:59 %x_assign_6 = dadd i64 %x_assign_4, i64 %y_assign_2

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="3258" st_id="358" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:59 %x_assign_6 = dadd i64 %x_assign_4, i64 %y_assign_2

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="3259" st_id="359" stage="6" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:60 %div_i_i1 = ddiv i64 1, i64 %x_assign_6

]]></Node>
<StgValue><ssdm name="div_i_i1"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="3260" st_id="360" stage="5" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:60 %div_i_i1 = ddiv i64 1, i64 %x_assign_6

]]></Node>
<StgValue><ssdm name="div_i_i1"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="3261" st_id="361" stage="4" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:60 %div_i_i1 = ddiv i64 1, i64 %x_assign_6

]]></Node>
<StgValue><ssdm name="div_i_i1"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="3262" st_id="362" stage="3" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:60 %div_i_i1 = ddiv i64 1, i64 %x_assign_6

]]></Node>
<StgValue><ssdm name="div_i_i1"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="3263" st_id="363" stage="2" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:60 %div_i_i1 = ddiv i64 1, i64 %x_assign_6

]]></Node>
<StgValue><ssdm name="div_i_i1"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="3264" st_id="364" stage="1" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i939.split:60 %div_i_i1 = ddiv i64 1, i64 %x_assign_6

]]></Node>
<StgValue><ssdm name="div_i_i1"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="3265" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i939.split:0 %speclooptripcount_ln226 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 102, i64 51

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln226"/></StgValue>
</operation>

<operation id="3266" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i939.split:1 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="3267" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i939.split:62 %shl_ln30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln231, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln30"/></StgValue>
</operation>

<operation id="3268" st_id="365" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i939.split:63 %add_ln231_1 = add i15 %shl_ln30, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln231_1"/></StgValue>
</operation>

<operation id="3269" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i939.split:64 %bitcast_ln231 = bitcast i64 %div_i_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln231"/></StgValue>
</operation>

<operation id="3270" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i939.split:65 %trunc_ln231_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln231_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_4"/></StgValue>
</operation>

<operation id="3271" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:66 %zext_ln231 = zext i13 %trunc_ln231_4

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="3272" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i939.split:67 %trunc_ln231 = trunc i64 %bitcast_ln231

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="3273" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:68 %vla18_addr_116 = getelementptr i32 %vla18, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="vla18_addr_116"/></StgValue>
</operation>

<operation id="3274" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.i939.split:69 %store_ln231 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_116, i32 %trunc_ln231, i4 15

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="3275" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i939.split:70 %trunc_ln231_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln231, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln231_1"/></StgValue>
</operation>

<operation id="3276" st_id="365" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i939.split:71 %add_ln231_2 = add i13 %trunc_ln231_4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln231_2"/></StgValue>
</operation>

<operation id="3277" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i939.split:72 %zext_ln231_2 = zext i13 %add_ln231_2

]]></Node>
<StgValue><ssdm name="zext_ln231_2"/></StgValue>
</operation>

<operation id="3278" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i939.split:73 %vla18_addr_117 = getelementptr i32 %vla18, i64 0, i64 %zext_ln231_2

]]></Node>
<StgValue><ssdm name="vla18_addr_117"/></StgValue>
</operation>

<operation id="3279" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.i939.split:74 %store_ln231 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_117, i32 %trunc_ln231_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="3280" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i939.split:76 %br_ln225 = br void %for.inc.i939

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="3281" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i951:0 %u_137 = load i64 %u_61

]]></Node>
<StgValue><ssdm name="u_137"/></StgValue>
</operation>

<operation id="3282" st_id="366" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i951:1 %icmp_ln546_1 = icmp_eq  i64 %u_137, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln546_1"/></StgValue>
</operation>

<operation id="3283" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i951:2 %br_ln546 = br i1 %icmp_ln546_1, void %for.inc.i951.split, void %for.inc.i963.preheader

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="3284" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="12" op_0_bw="64">
<![CDATA[
for.inc.i951.split:2 %trunc_ln548 = trunc i64 %u_137

]]></Node>
<StgValue><ssdm name="trunc_ln548"/></StgValue>
</operation>

<operation id="3285" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i951.split:3 %shl_ln32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln548, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln32"/></StgValue>
</operation>

<operation id="3286" st_id="366" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i951.split:4 %add_ln548 = add i15 %shl_ln32, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln548"/></StgValue>
</operation>

<operation id="3287" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i951.split:5 %trunc_ln6 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln548, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="3288" st_id="366" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i951.split:6 %add_ln548_1 = add i13 %trunc_ln6, i13 1

]]></Node>
<StgValue><ssdm name="add_ln548_1"/></StgValue>
</operation>

<operation id="3289" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i951.split:7 %zext_ln548 = zext i13 %add_ln548_1

]]></Node>
<StgValue><ssdm name="zext_ln548"/></StgValue>
</operation>

<operation id="3290" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i951.split:8 %vla18_addr_164 = getelementptr i32 %vla18, i64 0, i64 %zext_ln548

]]></Node>
<StgValue><ssdm name="vla18_addr_164"/></StgValue>
</operation>

<operation id="3291" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i951.split:9 %vla18_load_105 = load i13 %vla18_addr_164

]]></Node>
<StgValue><ssdm name="vla18_load_105"/></StgValue>
</operation>

<operation id="3292" st_id="366" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i951.split:12 %u_138 = add i64 %u_137, i64 1

]]></Node>
<StgValue><ssdm name="u_138"/></StgValue>
</operation>

<operation id="3293" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i951.split:13 %store_ln546 = store i64 %u_138, i64 %u_61

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="3294" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i963.preheader:0 %u_64 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_64"/></StgValue>
</operation>

<operation id="3295" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i963.preheader:1 %store_ln546 = store i64 %zext_ln5205, i64 %u_64

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="3296" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i963.preheader:2 %br_ln546 = br void %for.inc.i963

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="3297" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i951.split:0 %speclooptripcount_ln547 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 186, i64 93

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln547"/></StgValue>
</operation>

<operation id="3298" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i951.split:1 %specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln543"/></StgValue>
</operation>

<operation id="3299" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i951.split:9 %vla18_load_105 = load i13 %vla18_addr_164

]]></Node>
<StgValue><ssdm name="vla18_load_105"/></StgValue>
</operation>

<operation id="3300" st_id="367" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i951.split:10 %xor_ln548 = xor i32 %vla18_load_105, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln548"/></StgValue>
</operation>

<operation id="3301" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i951.split:11 %store_ln548 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_164, i32 %xor_ln548, i4 15

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="3302" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i951.split:14 %br_ln546 = br void %for.inc.i951

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="3303" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i963:0 %u_143 = load i64 %u_64

]]></Node>
<StgValue><ssdm name="u_143"/></StgValue>
</operation>

<operation id="3304" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i963:1 %icmp_ln546_2 = icmp_eq  i64 %u_143, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln546_2"/></StgValue>
</operation>

<operation id="3305" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i963:2 %br_ln546 = br i1 %icmp_ln546_2, void %for.inc.i963.split, void %poly_adj_fft.exit965.loopexit

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="3306" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="64">
<![CDATA[
for.inc.i963.split:2 %trunc_ln548_1 = trunc i64 %u_143

]]></Node>
<StgValue><ssdm name="trunc_ln548_1"/></StgValue>
</operation>

<operation id="3307" st_id="368" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i963.split:3 %add_ln548_2 = add i12 %trunc_ln548_1, i12 %trunc_ln543

]]></Node>
<StgValue><ssdm name="add_ln548_2"/></StgValue>
</operation>

<operation id="3308" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i963.split:4 %shl_ln548_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln548_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln548_1"/></StgValue>
</operation>

<operation id="3309" st_id="368" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i963.split:5 %add_ln548_3 = add i15 %shl_ln548_1, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln548_3"/></StgValue>
</operation>

<operation id="3310" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i963.split:6 %trunc_ln548_3 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln548_3, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln548_3"/></StgValue>
</operation>

<operation id="3311" st_id="368" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i963.split:7 %add_ln548_4 = add i13 %trunc_ln548_3, i13 1

]]></Node>
<StgValue><ssdm name="add_ln548_4"/></StgValue>
</operation>

<operation id="3312" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i963.split:8 %zext_ln548_1 = zext i13 %add_ln548_4

]]></Node>
<StgValue><ssdm name="zext_ln548_1"/></StgValue>
</operation>

<operation id="3313" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i963.split:9 %vla18_addr_178 = getelementptr i32 %vla18, i64 0, i64 %zext_ln548_1

]]></Node>
<StgValue><ssdm name="vla18_addr_178"/></StgValue>
</operation>

<operation id="3314" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i963.split:10 %vla18_load_117 = load i13 %vla18_addr_178

]]></Node>
<StgValue><ssdm name="vla18_load_117"/></StgValue>
</operation>

<operation id="3315" st_id="368" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i963.split:13 %u_144 = add i64 %u_143, i64 1

]]></Node>
<StgValue><ssdm name="u_144"/></StgValue>
</operation>

<operation id="3316" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i963.split:14 %store_ln546 = store i64 %u_144, i64 %u_64

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="3317" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
<literal name="icmp_ln546_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="0" op_0_bw="0">
<![CDATA[
poly_adj_fft.exit965.loopexit:0 %br_ln0 = br void %poly_adj_fft.exit965

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3318" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32">
<![CDATA[
poly_adj_fft.exit965:0 %scale_k_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_k_1"/></StgValue>
</operation>

<operation id="3319" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32">
<![CDATA[
poly_adj_fft.exit965:1 %maxbl_FG_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="maxbl_FG_1"/></StgValue>
</operation>

<operation id="3320" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="64" op_0_bw="32">
<![CDATA[
poly_adj_fft.exit965:2 %FGlen = alloca i32 1

]]></Node>
<StgValue><ssdm name="FGlen"/></StgValue>
</operation>

<operation id="3321" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="15" op_0_bw="9">
<![CDATA[
poly_adj_fft.exit965:3 %zext_ln5538 = zext i9 %llen

]]></Node>
<StgValue><ssdm name="zext_ln5538"/></StgValue>
</operation>

<operation id="3322" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
poly_adj_fft.exit965:4 %shl_ln33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %llen, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>

<operation id="3323" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="15" op_0_bw="14">
<![CDATA[
poly_adj_fft.exit965:5 %zext_ln5538_1 = zext i14 %shl_ln33

]]></Node>
<StgValue><ssdm name="zext_ln5538_1"/></StgValue>
</operation>

<operation id="3324" st_id="368" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
poly_adj_fft.exit965:6 %maxbl_FG = sub i15 %zext_ln5538_1, i15 %zext_ln5538

]]></Node>
<StgValue><ssdm name="maxbl_FG"/></StgValue>
</operation>

<operation id="3325" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="15">
<![CDATA[
poly_adj_fft.exit965:7 %sext_ln5198 = sext i15 %maxbl_FG

]]></Node>
<StgValue><ssdm name="sext_ln5198"/></StgValue>
</operation>

<operation id="3326" st_id="368" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
poly_adj_fft.exit965:8 %sub_ln5565 = sub i15 %maxbl_FG, i15 %zext_ln5517_1

]]></Node>
<StgValue><ssdm name="sub_ln5565"/></StgValue>
</operation>

<operation id="3327" st_id="368" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
poly_adj_fft.exit965:9 %scale_k = add i15 %sub_ln5565, i15 %sext_ln5524_1

]]></Node>
<StgValue><ssdm name="scale_k"/></StgValue>
</operation>

<operation id="3328" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="15">
<![CDATA[
poly_adj_fft.exit965:10 %sext_ln5198_1 = sext i15 %scale_k

]]></Node>
<StgValue><ssdm name="sext_ln5198_1"/></StgValue>
</operation>

<operation id="3329" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_adj_fft.exit965:11 %cmp886 = icmp_ult  i32 %depth_offset_read, i32 5

]]></Node>
<StgValue><ssdm name="cmp886"/></StgValue>
</operation>

<operation id="3330" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
poly_adj_fft.exit965:12 %store_ln5567 = store i64 %zext_ln5195_4, i64 %FGlen

]]></Node>
<StgValue><ssdm name="store_ln5567"/></StgValue>
</operation>

<operation id="3331" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_adj_fft.exit965:13 %store_ln5567 = store i32 %sext_ln5198, i32 %maxbl_FG_1

]]></Node>
<StgValue><ssdm name="store_ln5567"/></StgValue>
</operation>

<operation id="3332" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_adj_fft.exit965:14 %store_ln5567 = store i32 %sext_ln5198_1, i32 %scale_k_1

]]></Node>
<StgValue><ssdm name="store_ln5567"/></StgValue>
</operation>

<operation id="3333" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="0" op_0_bw="0">
<![CDATA[
poly_adj_fft.exit965:15 %br_ln5567 = br void %for.cond830

]]></Node>
<StgValue><ssdm name="br_ln5567"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="3334" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i963.split:0 %speclooptripcount_ln547 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 186, i64 93

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln547"/></StgValue>
</operation>

<operation id="3335" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i963.split:1 %specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln543"/></StgValue>
</operation>

<operation id="3336" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i963.split:10 %vla18_load_117 = load i13 %vla18_addr_178

]]></Node>
<StgValue><ssdm name="vla18_load_117"/></StgValue>
</operation>

<operation id="3337" st_id="369" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i963.split:11 %xor_ln548_1 = xor i32 %vla18_load_117, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln548_1"/></StgValue>
</operation>

<operation id="3338" st_id="369" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i963.split:12 %store_ln548 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_178, i32 %xor_ln548_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="3339" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i963.split:15 %br_ln546 = br void %for.inc.i963

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="3340" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.cond830:0 %FGlen_2 = load i64 %FGlen

]]></Node>
<StgValue><ssdm name="FGlen_2"/></StgValue>
</operation>

<operation id="3341" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="13" op_0_bw="64">
<![CDATA[
for.cond830:1 %trunc_ln5198 = trunc i64 %FGlen_2

]]></Node>
<StgValue><ssdm name="trunc_ln5198"/></StgValue>
</operation>

<operation id="3342" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="64">
<![CDATA[
for.cond830:2 %trunc_ln5198_1 = trunc i64 %FGlen_2

]]></Node>
<StgValue><ssdm name="trunc_ln5198_1"/></StgValue>
</operation>

<operation id="3343" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="4" op_0_bw="64">
<![CDATA[
for.cond830:3 %trunc_ln5198_2 = trunc i64 %FGlen_2

]]></Node>
<StgValue><ssdm name="trunc_ln5198_2"/></StgValue>
</operation>

<operation id="3344" st_id="370" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond830:5 %icmp_ln5577 = icmp_ugt  i64 %FGlen_2, i64 10

]]></Node>
<StgValue><ssdm name="icmp_ln5577"/></StgValue>
</operation>

<operation id="3345" st_id="370" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.cond830:6 %rlen_1 = select i1 %icmp_ln5577, i4 10, i4 %trunc_ln5198_2

]]></Node>
<StgValue><ssdm name="rlen_1"/></StgValue>
</operation>

<operation id="3346" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="4">
<![CDATA[
for.cond830:8 %zext_ln5195_7 = zext i4 %rlen_1

]]></Node>
<StgValue><ssdm name="zext_ln5195_7"/></StgValue>
</operation>

<operation id="3347" st_id="370" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond830:9 %sub_ln5578 = sub i32 %trunc_ln5198_1, i32 %zext_ln5195_7

]]></Node>
<StgValue><ssdm name="sub_ln5578"/></StgValue>
</operation>

<operation id="3348" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="13" op_0_bw="32">
<![CDATA[
for.cond830:10 %trunc_ln5579 = trunc i32 %sub_ln5578

]]></Node>
<StgValue><ssdm name="trunc_ln5579"/></StgValue>
</operation>

<operation id="3349" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.cond830:11 %shl_ln34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln5579, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln34"/></StgValue>
</operation>

<operation id="3350" st_id="370" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:12 %call_ln5579 = call void @poly_big_to_fp.1, i32 %vla18, i15 %add_ln5197, i15 %shl_ln34, i4 %rlen_1, i9 %llen, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5579"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="3351" st_id="371" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:12 %call_ln5579 = call void @poly_big_to_fp.1, i32 %vla18, i15 %add_ln5197, i15 %shl_ln34, i4 %rlen_1, i9 %llen, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5579"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="3352" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="13" op_0_bw="4">
<![CDATA[
for.cond830:7 %zext_ln5195_6 = zext i4 %rlen_1

]]></Node>
<StgValue><ssdm name="zext_ln5195_6"/></StgValue>
</operation>

<operation id="3353" st_id="372" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.cond830:13 %add_ln5580 = add i13 %trunc_ln5198, i13 %trunc_ln5242

]]></Node>
<StgValue><ssdm name="add_ln5580"/></StgValue>
</operation>

<operation id="3354" st_id="372" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.cond830:14 %sub_ln5580 = sub i13 %add_ln5580, i13 %zext_ln5195_6

]]></Node>
<StgValue><ssdm name="sub_ln5580"/></StgValue>
</operation>

<operation id="3355" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.cond830:15 %shl_ln35 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %sub_ln5580, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln35"/></StgValue>
</operation>

<operation id="3356" st_id="372" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.cond830:16 %call_ln5580 = call void @poly_big_to_fp.1, i32 %vla18, i15 %rt2_2, i15 %shl_ln35, i4 %rlen_1, i9 %llen, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5580"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="3357" st_id="373" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="4" op_5_bw="9" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.cond830:16 %call_ln5580 = call void @poly_big_to_fp.1, i32 %vla18, i15 %rt2_2, i15 %shl_ln35, i4 %rlen_1, i9 %llen, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5580"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="3358" st_id="374" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:17 %call_ln5585 = call void @FFT.1, i32 %vla18, i15 %add_ln5197, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5585"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="3359" st_id="375" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:17 %call_ln5585 = call void @FFT.1, i32 %vla18, i15 %add_ln5197, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5585"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="3360" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:18 %call_ln5586 = call void @FFT.1, i32 %vla18, i15 %rt2_2, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5586"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="3361" st_id="377" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:18 %call_ln5586 = call void @FFT.1, i32 %vla18, i15 %rt2_2, i32 %logn, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5586"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="3362" st_id="378" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:19 %call_ln5587 = call void @poly_mul_fft.1, i32 %vla18, i15 %add_ln5197, i15 %trunc_ln2777, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5587"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="3363" st_id="379" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:19 %call_ln5587 = call void @poly_mul_fft.1, i32 %vla18, i15 %add_ln5197, i15 %trunc_ln2777, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5587"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="3364" st_id="380" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:20 %call_ln5588 = call void @poly_mul_fft.1, i32 %vla18, i15 %rt2_2, i15 %rt4, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5588"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="3365" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond830:4 %specloopname_ln5198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln5198"/></StgValue>
</operation>

<operation id="3366" st_id="381" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.cond830:20 %call_ln5588 = call void @poly_mul_fft.1, i32 %vla18, i15 %rt2_2, i15 %rt4, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5588"/></StgValue>
</operation>

<operation id="3367" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="0" op_0_bw="0">
<![CDATA[
for.cond830:21 %br_ln532 = br void %for.inc.i974

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="3368" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i974:0 %u_72 = phi i64 0, void %for.cond830, i64 %u_151, void %for.inc.i974.split

]]></Node>
<StgValue><ssdm name="u_72"/></StgValue>
</operation>

<operation id="3369" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="12" op_0_bw="64">
<![CDATA[
for.inc.i974:1 %trunc_ln532 = trunc i64 %u_72

]]></Node>
<StgValue><ssdm name="trunc_ln532"/></StgValue>
</operation>

<operation id="3370" st_id="382" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i974:2 %icmp_ln532 = icmp_eq  i64 %u_72, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln532"/></StgValue>
</operation>

<operation id="3371" st_id="382" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i974:3 %u_151 = add i64 %u_72, i64 1

]]></Node>
<StgValue><ssdm name="u_151"/></StgValue>
</operation>

<operation id="3372" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i974:4 %br_ln532 = br i1 %icmp_ln532, void %for.inc.i974.split, void %for.inc.i989.preheader

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>

<operation id="3373" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i974.split:2 %shl_ln38 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln532, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln38"/></StgValue>
</operation>

<operation id="3374" st_id="382" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i974.split:3 %add_ln534 = add i15 %shl_ln38, i15 %rt2_2

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="3375" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i974.split:4 %trunc_ln534_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln534, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln534_2"/></StgValue>
</operation>

<operation id="3376" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i974.split:5 %zext_ln534 = zext i13 %trunc_ln534_2

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="3377" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i974.split:6 %vla18_addr_208 = getelementptr i32 %vla18, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="vla18_addr_208"/></StgValue>
</operation>

<operation id="3378" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:7 %vla18_load_136 = load i13 %vla18_addr_208

]]></Node>
<StgValue><ssdm name="vla18_load_136"/></StgValue>
</operation>

<operation id="3379" st_id="382" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i974.split:8 %add_ln534_1 = add i13 %trunc_ln534_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln534_1"/></StgValue>
</operation>

<operation id="3380" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i974.split:9 %zext_ln534_1 = zext i13 %add_ln534_1

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="3381" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i974.split:10 %vla18_addr_209 = getelementptr i32 %vla18, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="vla18_addr_209"/></StgValue>
</operation>

<operation id="3382" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:11 %vla18_load_137 = load i13 %vla18_addr_209

]]></Node>
<StgValue><ssdm name="vla18_load_137"/></StgValue>
</operation>

<operation id="3383" st_id="382" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i974.split:14 %add_ln534_2 = add i12 %trunc_ln532, i12 %add_ln5484_1

]]></Node>
<StgValue><ssdm name="add_ln534_2"/></StgValue>
</operation>

<operation id="3384" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i989.preheader:0 %br_ln580 = br void %for.inc.i989

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="3385" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:7 %vla18_load_136 = load i13 %vla18_addr_208

]]></Node>
<StgValue><ssdm name="vla18_load_136"/></StgValue>
</operation>

<operation id="3386" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:11 %vla18_load_137 = load i13 %vla18_addr_209

]]></Node>
<StgValue><ssdm name="vla18_load_137"/></StgValue>
</operation>

<operation id="3387" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i974.split:15 %shl_ln534_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln534_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln534_1"/></StgValue>
</operation>

<operation id="3388" st_id="383" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i974.split:16 %add_ln534_3 = add i15 %shl_ln534_1, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln534_3"/></StgValue>
</operation>

<operation id="3389" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i974.split:17 %trunc_ln534_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln534_3, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln534_4"/></StgValue>
</operation>

<operation id="3390" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i974.split:18 %zext_ln534_2 = zext i13 %trunc_ln534_4

]]></Node>
<StgValue><ssdm name="zext_ln534_2"/></StgValue>
</operation>

<operation id="3391" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i974.split:19 %vla18_addr_210 = getelementptr i32 %vla18, i64 0, i64 %zext_ln534_2

]]></Node>
<StgValue><ssdm name="vla18_addr_210"/></StgValue>
</operation>

<operation id="3392" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:20 %vla18_load_138 = load i13 %vla18_addr_210

]]></Node>
<StgValue><ssdm name="vla18_load_138"/></StgValue>
</operation>

<operation id="3393" st_id="383" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i974.split:21 %add_ln534_4 = add i13 %trunc_ln534_4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln534_4"/></StgValue>
</operation>

<operation id="3394" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i974.split:22 %zext_ln534_3 = zext i13 %add_ln534_4

]]></Node>
<StgValue><ssdm name="zext_ln534_3"/></StgValue>
</operation>

<operation id="3395" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i974.split:23 %vla18_addr_211 = getelementptr i32 %vla18, i64 0, i64 %zext_ln534_3

]]></Node>
<StgValue><ssdm name="vla18_addr_211"/></StgValue>
</operation>

<operation id="3396" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:24 %vla18_load_139 = load i13 %vla18_addr_211

]]></Node>
<StgValue><ssdm name="vla18_load_139"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="3397" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i974.split:12 %tmp_50 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_137, i32 %vla18_load_136

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3398" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i974.split:13 %bitcast_ln534_1 = bitcast i64 %tmp_50

]]></Node>
<StgValue><ssdm name="bitcast_ln534_1"/></StgValue>
</operation>

<operation id="3399" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:20 %vla18_load_138 = load i13 %vla18_addr_210

]]></Node>
<StgValue><ssdm name="vla18_load_138"/></StgValue>
</operation>

<operation id="3400" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i974.split:24 %vla18_load_139 = load i13 %vla18_addr_211

]]></Node>
<StgValue><ssdm name="vla18_load_139"/></StgValue>
</operation>

<operation id="3401" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i974.split:25 %tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_139, i32 %vla18_load_138

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3402" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i974.split:26 %bitcast_ln534_2 = bitcast i64 %tmp_51

]]></Node>
<StgValue><ssdm name="bitcast_ln534_2"/></StgValue>
</operation>

<operation id="3403" st_id="384" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i974.split:27 %add_i_i2 = dadd i64 %bitcast_ln534_1, i64 %bitcast_ln534_2

]]></Node>
<StgValue><ssdm name="add_i_i2"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="3404" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i974.split:0 %speclooptripcount_ln533 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 186, i64 93

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln533"/></StgValue>
</operation>

<operation id="3405" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i974.split:1 %specloopname_ln529 = specloopname void @_ssdm_op_SpecLoopName, void @empty_122

]]></Node>
<StgValue><ssdm name="specloopname_ln529"/></StgValue>
</operation>

<operation id="3406" st_id="385" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i974.split:27 %add_i_i2 = dadd i64 %bitcast_ln534_1, i64 %bitcast_ln534_2

]]></Node>
<StgValue><ssdm name="add_i_i2"/></StgValue>
</operation>

<operation id="3407" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i974.split:28 %bitcast_ln534 = bitcast i64 %add_i_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln534"/></StgValue>
</operation>

<operation id="3408" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i974.split:29 %trunc_ln534 = trunc i64 %bitcast_ln534

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="3409" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i974.split:30 %store_ln534 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_208, i32 %trunc_ln534, i4 15

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="3410" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i974.split:31 %trunc_ln534_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln534, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln534_1"/></StgValue>
</operation>

<operation id="3411" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i974.split:32 %store_ln534 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_209, i32 %trunc_ln534_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="3412" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i974.split:33 %br_ln532 = br void %for.inc.i974

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="3413" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc.i989:0 %u_82 = phi i63 %u_157, void %for.inc.i989.split, i63 0, void %for.inc.i989.preheader

]]></Node>
<StgValue><ssdm name="u_82"/></StgValue>
</operation>

<operation id="3414" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="12" op_0_bw="63">
<![CDATA[
for.inc.i989:1 %trunc_ln580 = trunc i63 %u_82

]]></Node>
<StgValue><ssdm name="trunc_ln580"/></StgValue>
</operation>

<operation id="3415" st_id="386" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i989:2 %icmp_ln580_1 = icmp_eq  i63 %u_82, i63 %hn

]]></Node>
<StgValue><ssdm name="icmp_ln580_1"/></StgValue>
</operation>

<operation id="3416" st_id="386" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i989:3 %u_157 = add i63 %u_82, i63 1

]]></Node>
<StgValue><ssdm name="u_157"/></StgValue>
</operation>

<operation id="3417" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989:4 %br_ln580 = br i1 %icmp_ln580_1, void %for.inc.i989.split, void %poly_mul_autoadj_fft.exit991.loopexit

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>

<operation id="3418" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i989.split:2 %shl_ln582_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln580, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln582_1"/></StgValue>
</operation>

<operation id="3419" st_id="386" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i989.split:3 %add_ln582 = add i15 %shl_ln582_1, i15 %rt2_2

]]></Node>
<StgValue><ssdm name="add_ln582"/></StgValue>
</operation>

<operation id="3420" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i989.split:4 %trunc_ln582_6 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln582, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln582_6"/></StgValue>
</operation>

<operation id="3421" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i989.split:5 %zext_ln582_4 = zext i13 %trunc_ln582_6

]]></Node>
<StgValue><ssdm name="zext_ln582_4"/></StgValue>
</operation>

<operation id="3422" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i989.split:6 %vla18_addr_232 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582_4

]]></Node>
<StgValue><ssdm name="vla18_addr_232"/></StgValue>
</operation>

<operation id="3423" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:7 %vla18_load_156 = load i13 %vla18_addr_232

]]></Node>
<StgValue><ssdm name="vla18_load_156"/></StgValue>
</operation>

<operation id="3424" st_id="386" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i989.split:8 %add_ln582_1 = add i13 %trunc_ln582_6, i13 1

]]></Node>
<StgValue><ssdm name="add_ln582_1"/></StgValue>
</operation>

<operation id="3425" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i989.split:9 %zext_ln582_5 = zext i13 %add_ln582_1

]]></Node>
<StgValue><ssdm name="zext_ln582_5"/></StgValue>
</operation>

<operation id="3426" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i989.split:10 %vla18_addr_233 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582_5

]]></Node>
<StgValue><ssdm name="vla18_addr_233"/></StgValue>
</operation>

<operation id="3427" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:11 %vla18_load_157 = load i13 %vla18_addr_233

]]></Node>
<StgValue><ssdm name="vla18_load_157"/></StgValue>
</operation>

<operation id="3428" st_id="386" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i989.split:14 %add_ln582_2 = add i12 %trunc_ln580, i12 %trunc_ln5484_3

]]></Node>
<StgValue><ssdm name="add_ln582_2"/></StgValue>
</operation>

<operation id="3429" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i989.split:15 %shl_ln582_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln582_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln582_2"/></StgValue>
</operation>

<operation id="3430" st_id="386" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i989.split:16 %add_ln582_3 = add i15 %shl_ln582_2, i15 %trunc_ln2777

]]></Node>
<StgValue><ssdm name="add_ln582_3"/></StgValue>
</operation>

<operation id="3431" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i989.split:17 %trunc_ln582_8 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln582_3, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln582_8"/></StgValue>
</operation>

<operation id="3432" st_id="386" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i989.split:33 %add_ln583 = add i12 %trunc_ln580, i12 %trunc_ln5484_2

]]></Node>
<StgValue><ssdm name="add_ln583"/></StgValue>
</operation>

<operation id="3433" st_id="386" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:1 %call_ln5591 = call void @iFFT.1, i32 %vla18, i15 %rt2_2, i32 %logn, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln5591"/></StgValue>
</operation>

<operation id="3434" st_id="386" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:2 %tmp = sub i32 %sext_ln5509, i32 %sub_ln5578

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="3435" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:7 %vla18_load_156 = load i13 %vla18_addr_232

]]></Node>
<StgValue><ssdm name="vla18_load_156"/></StgValue>
</operation>

<operation id="3436" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:11 %vla18_load_157 = load i13 %vla18_addr_233

]]></Node>
<StgValue><ssdm name="vla18_load_157"/></StgValue>
</operation>

<operation id="3437" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i989.split:18 %zext_ln582_6 = zext i13 %trunc_ln582_8

]]></Node>
<StgValue><ssdm name="zext_ln582_6"/></StgValue>
</operation>

<operation id="3438" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i989.split:19 %vla18_addr_234 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582_6

]]></Node>
<StgValue><ssdm name="vla18_addr_234"/></StgValue>
</operation>

<operation id="3439" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:20 %vla18_load_158 = load i13 %vla18_addr_234

]]></Node>
<StgValue><ssdm name="vla18_load_158"/></StgValue>
</operation>

<operation id="3440" st_id="387" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i989.split:21 %add_ln582_4 = add i13 %trunc_ln582_8, i13 1

]]></Node>
<StgValue><ssdm name="add_ln582_4"/></StgValue>
</operation>

<operation id="3441" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i989.split:22 %zext_ln582_7 = zext i13 %add_ln582_4

]]></Node>
<StgValue><ssdm name="zext_ln582_7"/></StgValue>
</operation>

<operation id="3442" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i989.split:23 %vla18_addr_235 = getelementptr i32 %vla18, i64 0, i64 %zext_ln582_7

]]></Node>
<StgValue><ssdm name="vla18_addr_235"/></StgValue>
</operation>

<operation id="3443" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:24 %vla18_load_159 = load i13 %vla18_addr_235

]]></Node>
<StgValue><ssdm name="vla18_load_159"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="3444" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i989.split:12 %tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_157, i32 %vla18_load_156

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="3445" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i989.split:13 %bitcast_ln582_3 = bitcast i64 %tmp_61

]]></Node>
<StgValue><ssdm name="bitcast_ln582_3"/></StgValue>
</operation>

<operation id="3446" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:20 %vla18_load_158 = load i13 %vla18_addr_234

]]></Node>
<StgValue><ssdm name="vla18_load_158"/></StgValue>
</operation>

<operation id="3447" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i989.split:24 %vla18_load_159 = load i13 %vla18_addr_235

]]></Node>
<StgValue><ssdm name="vla18_load_159"/></StgValue>
</operation>

<operation id="3448" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i989.split:25 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_159, i32 %vla18_load_158

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="3449" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i989.split:26 %bitcast_ln582_5 = bitcast i64 %tmp_62

]]></Node>
<StgValue><ssdm name="bitcast_ln582_5"/></StgValue>
</operation>

<operation id="3450" st_id="388" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i989.split:27 %mul_i_i3 = dmul i64 %bitcast_ln582_3, i64 %bitcast_ln582_5

]]></Node>
<StgValue><ssdm name="mul_i_i3"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="3451" st_id="389" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i989.split:27 %mul_i_i3 = dmul i64 %bitcast_ln582_3, i64 %bitcast_ln582_5

]]></Node>
<StgValue><ssdm name="mul_i_i3"/></StgValue>
</operation>

<operation id="3452" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i989.split:28 %bitcast_ln582_4 = bitcast i64 %mul_i_i3

]]></Node>
<StgValue><ssdm name="bitcast_ln582_4"/></StgValue>
</operation>

<operation id="3453" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i989.split:29 %trunc_ln582_4 = trunc i64 %bitcast_ln582_4

]]></Node>
<StgValue><ssdm name="trunc_ln582_4"/></StgValue>
</operation>

<operation id="3454" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i989.split:30 %store_ln582 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_232, i32 %trunc_ln582_4, i4 15

]]></Node>
<StgValue><ssdm name="store_ln582"/></StgValue>
</operation>

<operation id="3455" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i989.split:31 %trunc_ln582_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln582_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln582_3"/></StgValue>
</operation>

<operation id="3456" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i989.split:32 %store_ln582 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_233, i32 %trunc_ln582_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln582"/></StgValue>
</operation>

<operation id="3457" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.i989.split:34 %shl_ln40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln583, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln40"/></StgValue>
</operation>

<operation id="3458" st_id="389" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i989.split:35 %add_ln583_1 = add i15 %shl_ln40, i15 %rt2_2

]]></Node>
<StgValue><ssdm name="add_ln583_1"/></StgValue>
</operation>

<operation id="3459" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i989.split:36 %trunc_ln583_5 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln583_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln583_5"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="3460" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i989.split:37 %zext_ln583_2 = zext i13 %trunc_ln583_5

]]></Node>
<StgValue><ssdm name="zext_ln583_2"/></StgValue>
</operation>

<operation id="3461" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i989.split:38 %vla18_addr_236 = getelementptr i32 %vla18, i64 0, i64 %zext_ln583_2

]]></Node>
<StgValue><ssdm name="vla18_addr_236"/></StgValue>
</operation>

<operation id="3462" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:39 %vla18_load_160 = load i13 %vla18_addr_236

]]></Node>
<StgValue><ssdm name="vla18_load_160"/></StgValue>
</operation>

<operation id="3463" st_id="390" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i989.split:40 %add_ln583_2 = add i13 %trunc_ln583_5, i13 1

]]></Node>
<StgValue><ssdm name="add_ln583_2"/></StgValue>
</operation>

<operation id="3464" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i989.split:41 %zext_ln583_3 = zext i13 %add_ln583_2

]]></Node>
<StgValue><ssdm name="zext_ln583_3"/></StgValue>
</operation>

<operation id="3465" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i989.split:42 %vla18_addr_237 = getelementptr i32 %vla18, i64 0, i64 %zext_ln583_3

]]></Node>
<StgValue><ssdm name="vla18_addr_237"/></StgValue>
</operation>

<operation id="3466" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:43 %vla18_load_161 = load i13 %vla18_addr_237

]]></Node>
<StgValue><ssdm name="vla18_load_161"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="3467" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:39 %vla18_load_160 = load i13 %vla18_addr_236

]]></Node>
<StgValue><ssdm name="vla18_load_160"/></StgValue>
</operation>

<operation id="3468" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:43 %vla18_load_161 = load i13 %vla18_addr_237

]]></Node>
<StgValue><ssdm name="vla18_load_161"/></StgValue>
</operation>

<operation id="3469" st_id="391" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:46 %vla18_load_162 = load i13 %vla18_addr_234

]]></Node>
<StgValue><ssdm name="vla18_load_162"/></StgValue>
</operation>

<operation id="3470" st_id="391" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:47 %vla18_load_163 = load i13 %vla18_addr_235

]]></Node>
<StgValue><ssdm name="vla18_load_163"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="3471" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i989.split:44 %tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_161, i32 %vla18_load_160

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="3472" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i989.split:45 %bitcast_ln583_3 = bitcast i64 %tmp_63

]]></Node>
<StgValue><ssdm name="bitcast_ln583_3"/></StgValue>
</operation>

<operation id="3473" st_id="392" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:46 %vla18_load_162 = load i13 %vla18_addr_234

]]></Node>
<StgValue><ssdm name="vla18_load_162"/></StgValue>
</operation>

<operation id="3474" st_id="392" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="13" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i989.split:47 %vla18_load_163 = load i13 %vla18_addr_235

]]></Node>
<StgValue><ssdm name="vla18_load_163"/></StgValue>
</operation>

<operation id="3475" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i989.split:48 %tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_163, i32 %vla18_load_162

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="3476" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i989.split:49 %bitcast_ln583_5 = bitcast i64 %tmp_64

]]></Node>
<StgValue><ssdm name="bitcast_ln583_5"/></StgValue>
</operation>

<operation id="3477" st_id="392" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i989.split:50 %mul_i3_i2 = dmul i64 %bitcast_ln583_3, i64 %bitcast_ln583_5

]]></Node>
<StgValue><ssdm name="mul_i3_i2"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="3478" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i989.split:0 %speclooptripcount_ln581 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 102, i64 51

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln581"/></StgValue>
</operation>

<operation id="3479" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i989.split:1 %specloopname_ln576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln576"/></StgValue>
</operation>

<operation id="3480" st_id="393" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i989.split:50 %mul_i3_i2 = dmul i64 %bitcast_ln583_3, i64 %bitcast_ln583_5

]]></Node>
<StgValue><ssdm name="mul_i3_i2"/></StgValue>
</operation>

<operation id="3481" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i989.split:51 %bitcast_ln583_4 = bitcast i64 %mul_i3_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln583_4"/></StgValue>
</operation>

<operation id="3482" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="64">
<![CDATA[
for.inc.i989.split:52 %trunc_ln583_2 = trunc i64 %bitcast_ln583_4

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="3483" st_id="393" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i989.split:53 %store_ln583 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_236, i32 %trunc_ln583_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="3484" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i989.split:54 %trunc_ln583_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln583_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="3485" st_id="393" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i989.split:55 %store_ln583 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_237, i32 %trunc_ln583_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="3486" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i989.split:56 %br_ln580 = br void %for.inc.i989

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="3487" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:0 %scale_k_1_load = load i32 %scale_k_1

]]></Node>
<StgValue><ssdm name="scale_k_1_load"/></StgValue>
</operation>

<operation id="3488" st_id="394" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:1 %call_ln5591 = call void @iFFT.1, i32 %vla18, i15 %rt2_2, i32 %logn, i64 %fpr_gm_tab, i64 %fpr_p2_tab

]]></Node>
<StgValue><ssdm name="call_ln5591"/></StgValue>
</operation>

<operation id="3489" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:3 %empty_315 = shl i32 %tmp, i32 5

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="3490" st_id="394" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:4 %tmp45 = sub i32 %empty_315, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="3491" st_id="394" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:5 %dc = add i32 %tmp45, i32 %scale_k_1_load

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="3492" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:6 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dc, i32 31

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="3493" st_id="394" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:7 %dc_2 = sub i32 0, i32 %dc

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="3494" st_id="394" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:8 %dc_3 = select i1 %tmp_143, i32 %dc_2, i32 %dc

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="3495" st_id="394" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:9 %pt = select i1 %tmp_143, i64 2, i64 0.5

]]></Node>
<StgValue><ssdm name="pt"/></StgValue>
</operation>

<operation id="3496" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit991.loopexit:10 %br_ln5623 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln5623"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="3497" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.cond:0 %dc_1 = phi i32 %dc_3, void %poly_mul_autoadj_fft.exit991.loopexit, i32 %sext_ln5627, void %while.body

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="3498" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.cond:1 %pdc = phi i64 1, void %poly_mul_autoadj_fft.exit991.loopexit, i64 %pdc_1, void %while.body

]]></Node>
<StgValue><ssdm name="pdc"/></StgValue>
</operation>

<operation id="3499" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.cond:2 %pt_1 = phi i64 %pt, void %poly_mul_autoadj_fft.exit991.loopexit, i64 %pt_2, void %while.body

]]></Node>
<StgValue><ssdm name="pt_1"/></StgValue>
</operation>

<operation id="3500" st_id="395" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:3 %icmp_ln5623 = icmp_eq  i32 %dc_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln5623"/></StgValue>
</operation>

<operation id="3501" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:4 %br_ln5623 = br i1 %icmp_ln5623, void %while.body, void %for.body862.preheader

]]></Node>
<StgValue><ssdm name="br_ln5623"/></StgValue>
</operation>

<operation id="3502" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="32">
<![CDATA[
while.body:2 %trunc_ln5571 = trunc i32 %dc_1

]]></Node>
<StgValue><ssdm name="trunc_ln5571"/></StgValue>
</operation>

<operation id="3503" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:4 %dc_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dc_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>

<operation id="3504" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="31">
<![CDATA[
while.body:5 %sext_ln5627 = sext i31 %dc_4

]]></Node>
<StgValue><ssdm name="sext_ln5627"/></StgValue>
</operation>

<operation id="3505" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="0">
<![CDATA[
for.body862.preheader:0 %br_ln5631 = br void %for.body862

]]></Node>
<StgValue><ssdm name="br_ln5631"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="3506" st_id="396" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:1 %mul_i = dmul i64 %pdc, i64 %pt_1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3507" st_id="396" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %pt_2 = dmul i64 %pt_1, i64 %pt_1

]]></Node>
<StgValue><ssdm name="pt_2"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="3508" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:0 %specloopname_ln5624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln5624"/></StgValue>
</operation>

<operation id="3509" st_id="397" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:1 %mul_i = dmul i64 %pdc, i64 %pt_1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3510" st_id="397" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:3 %pdc_1 = select i1 %trunc_ln5571, i64 %mul_i, i64 %pdc

]]></Node>
<StgValue><ssdm name="pdc_1"/></StgValue>
</operation>

<operation id="3511" st_id="397" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %pt_2 = dmul i64 %pt_1, i64 %pt_1

]]></Node>
<StgValue><ssdm name="pt_2"/></StgValue>
</operation>

<operation id="3512" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="0">
<![CDATA[
while.body:7 %br_ln5623 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln5623"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="3513" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body862:0 %u_88 = phi i64 %u_165, void %for.inc883, i64 0, void %for.body862.preheader

]]></Node>
<StgValue><ssdm name="u_88"/></StgValue>
</operation>

<operation id="3514" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body862:1 %icmp_ln5631 = icmp_ult  i64 %u_88, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln5631"/></StgValue>
</operation>

<operation id="3515" st_id="398" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body862:2 %u_165 = add i64 %u_88, i64 1

]]></Node>
<StgValue><ssdm name="u_165"/></StgValue>
</operation>

<operation id="3516" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body862:3 %br_ln5631 = br i1 %icmp_ln5631, void %for.end885, void %for.body862.split

]]></Node>
<StgValue><ssdm name="br_ln5631"/></StgValue>
</operation>

<operation id="3517" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="12" op_0_bw="64">
<![CDATA[
for.body862.split:1 %trunc_ln5635 = trunc i64 %u_88

]]></Node>
<StgValue><ssdm name="trunc_ln5635"/></StgValue>
</operation>

<operation id="3518" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.body862.split:2 %shl_ln41 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln5635, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln41"/></StgValue>
</operation>

<operation id="3519" st_id="398" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body862.split:3 %add_ln5635 = add i15 %shl_ln41, i15 %rt2_2

]]></Node>
<StgValue><ssdm name="add_ln5635"/></StgValue>
</operation>

<operation id="3520" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body862.split:4 %trunc_ln7 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln5635, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="3521" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="64" op_0_bw="13">
<![CDATA[
for.body862.split:5 %zext_ln5635 = zext i13 %trunc_ln7

]]></Node>
<StgValue><ssdm name="zext_ln5635"/></StgValue>
</operation>

<operation id="3522" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body862.split:6 %vla18_addr_255 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5635

]]></Node>
<StgValue><ssdm name="vla18_addr_255"/></StgValue>
</operation>

<operation id="3523" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="13">
<![CDATA[
for.body862.split:7 %vla18_load_173 = load i13 %vla18_addr_255

]]></Node>
<StgValue><ssdm name="vla18_load_173"/></StgValue>
</operation>

<operation id="3524" st_id="398" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body862.split:8 %add_ln5635_1 = add i13 %trunc_ln7, i13 1

]]></Node>
<StgValue><ssdm name="add_ln5635_1"/></StgValue>
</operation>

<operation id="3525" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="64" op_0_bw="13">
<![CDATA[
for.body862.split:9 %zext_ln5635_1 = zext i13 %add_ln5635_1

]]></Node>
<StgValue><ssdm name="zext_ln5635_1"/></StgValue>
</operation>

<operation id="3526" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body862.split:10 %vla18_addr_256 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5635_1

]]></Node>
<StgValue><ssdm name="vla18_addr_256"/></StgValue>
</operation>

<operation id="3527" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="13">
<![CDATA[
for.body862.split:11 %vla18_load_174 = load i13 %vla18_addr_256

]]></Node>
<StgValue><ssdm name="vla18_load_174"/></StgValue>
</operation>

<operation id="3528" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end885:0 %scale_k_1_load_1 = load i32 %scale_k_1

]]></Node>
<StgValue><ssdm name="scale_k_1_load_1"/></StgValue>
</operation>

<operation id="3529" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="65" op_0_bw="32">
<![CDATA[
for.end885:1 %sext_ln5662 = sext i32 %scale_k_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln5662"/></StgValue>
</operation>

<operation id="3530" st_id="398" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.end885:2 %mul_ln5662 = mul i65 %sext_ln5662, i65 4433514629

]]></Node>
<StgValue><ssdm name="mul_ln5662"/></StgValue>
</operation>

<operation id="3531" st_id="398" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.end885:3 %sub_ln5662 = sub i65 0, i65 %mul_ln5662

]]></Node>
<StgValue><ssdm name="sub_ln5662"/></StgValue>
</operation>

<operation id="3532" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end885:4 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="3533" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end885:5 %tmp_151 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln5662, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="3534" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end885:6 %tmp_152 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln5662, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="3535" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
for.end885:7 %select_ln5662 = select i1 %tmp_150, i28 %tmp_151, i28 %tmp_152

]]></Node>
<StgValue><ssdm name="select_ln5662"/></StgValue>
</operation>

<operation id="3536" st_id="398" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end885:8 %sub_ln5662_1 = sub i28 0, i28 %select_ln5662

]]></Node>
<StgValue><ssdm name="sub_ln5662_1"/></StgValue>
</operation>

<operation id="3537" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
for.end885:9 %select_ln5662_1 = select i1 %tmp_150, i28 %sub_ln5662_1, i28 %tmp_152

]]></Node>
<StgValue><ssdm name="select_ln5662_1"/></StgValue>
</operation>

<operation id="3538" st_id="398" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="3539" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="13">
<![CDATA[
for.body862.split:7 %vla18_load_173 = load i13 %vla18_addr_255

]]></Node>
<StgValue><ssdm name="vla18_load_173"/></StgValue>
</operation>

<operation id="3540" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="13">
<![CDATA[
for.body862.split:11 %vla18_load_174 = load i13 %vla18_addr_256

]]></Node>
<StgValue><ssdm name="vla18_load_174"/></StgValue>
</operation>

<operation id="3541" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body862.split:12 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_174, i32 %vla18_load_173

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3542" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="64" op_0_bw="64">
<![CDATA[
for.body862.split:13 %bitcast_ln5635 = bitcast i64 %tmp_71

]]></Node>
<StgValue><ssdm name="bitcast_ln5635"/></StgValue>
</operation>

<operation id="3543" st_id="399" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body862.split:14 %xv = dmul i64 %bitcast_ln5635, i64 %pdc

]]></Node>
<StgValue><ssdm name="xv"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="3544" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body862.split:0 %specloopname_ln5195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln5195"/></StgValue>
</operation>

<operation id="3545" st_id="400" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body862.split:14 %xv = dmul i64 %bitcast_ln5635, i64 %pdc

]]></Node>
<StgValue><ssdm name="xv"/></StgValue>
</operation>

<operation id="3546" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="64">
<![CDATA[
for.body862.split:15 %bitcast_ln5646 = bitcast i64 %xv

]]></Node>
<StgValue><ssdm name="bitcast_ln5646"/></StgValue>
</operation>

<operation id="3547" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body862.split:16 %tmp_88 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln5646, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3548" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="52" op_0_bw="64">
<![CDATA[
for.body862.split:17 %trunc_ln5646 = trunc i64 %bitcast_ln5646

]]></Node>
<StgValue><ssdm name="trunc_ln5646"/></StgValue>
</operation>

<operation id="3549" st_id="400" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body862.split:18 %icmp_ln5646 = icmp_ne  i11 %tmp_88, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln5646"/></StgValue>
</operation>

<operation id="3550" st_id="400" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body862.split:19 %icmp_ln5646_1 = icmp_eq  i52 %trunc_ln5646, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln5646_1"/></StgValue>
</operation>

<operation id="3551" st_id="400" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body862.split:20 %or_ln5646 = or i1 %icmp_ln5646_1, i1 %icmp_ln5646

]]></Node>
<StgValue><ssdm name="or_ln5646"/></StgValue>
</operation>

<operation id="3552" st_id="400" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body862.split:21 %tmp_89 = fcmp_ogt  i64 %xv, i64 -2.14748e+09

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="3553" st_id="400" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body862.split:22 %and_ln5646 = and i1 %or_ln5646, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="and_ln5646"/></StgValue>
</operation>

<operation id="3554" st_id="400" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body862.split:23 %tmp_91 = fcmp_olt  i64 %xv, i64 2.14748e+09

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="3555" st_id="400" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body862.split:24 %and_ln5647 = and i1 %and_ln5646, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln5647"/></StgValue>
</operation>

<operation id="3556" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body862.split:25 %br_ln5647 = br i1 %and_ln5647, void %return.loopexit117, void %for.inc883

]]></Node>
<StgValue><ssdm name="br_ln5647"/></StgValue>
</operation>

<operation id="3557" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln5647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="13" op_0_bw="64">
<![CDATA[
for.inc883:2 %trunc_ln5652_1 = trunc i64 %u_88

]]></Node>
<StgValue><ssdm name="trunc_ln5652_1"/></StgValue>
</operation>

<operation id="3558" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln5647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit117:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="3559" st_id="401" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc883:0 %tmp_72 = call i64 @fpr_rint, i64 %xv

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="3560" st_id="402" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc883:0 %tmp_72 = call i64 @fpr_rint, i64 %xv

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3561" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="64">
<![CDATA[
for.inc883:1 %trunc_ln5652 = trunc i64 %tmp_72

]]></Node>
<StgValue><ssdm name="trunc_ln5652"/></StgValue>
</operation>

<operation id="3562" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc883:3 %shl_ln42 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln5652_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln42"/></StgValue>
</operation>

<operation id="3563" st_id="402" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc883:4 %add_ln5652 = add i15 %shl_ln42, i15 %add_ln5197

]]></Node>
<StgValue><ssdm name="add_ln5652"/></StgValue>
</operation>

<operation id="3564" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc883:5 %lshr_ln26 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln5652, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln26"/></StgValue>
</operation>

<operation id="3565" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="64" op_0_bw="13">
<![CDATA[
for.inc883:6 %zext_ln5652 = zext i13 %lshr_ln26

]]></Node>
<StgValue><ssdm name="zext_ln5652"/></StgValue>
</operation>

<operation id="3566" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc883:7 %vla18_addr_257 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5652

]]></Node>
<StgValue><ssdm name="vla18_addr_257"/></StgValue>
</operation>

<operation id="3567" st_id="402" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc883:8 %store_ln5652 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_257, i32 %trunc_ln5652, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5652"/></StgValue>
</operation>

<operation id="3568" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="0">
<![CDATA[
for.inc883:9 %br_ln5631 = br void %for.body862

]]></Node>
<StgValue><ssdm name="br_ln5631"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="3569" st_id="403" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="3570" st_id="404" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="3571" st_id="405" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="3572" st_id="406" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="3573" st_id="407" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="3574" st_id="408" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="3575" st_id="409" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="3576" st_id="410" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="3577" st_id="411" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="3578" st_id="412" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="3579" st_id="413" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="3580" st_id="414" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="3581" st_id="415" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="3582" st_id="416" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="3583" st_id="417" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="3584" st_id="418" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="3585" st_id="419" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="3586" st_id="420" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="3587" st_id="421" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="3588" st_id="422" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="3589" st_id="423" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="3590" st_id="424" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="3591" st_id="425" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="3592" st_id="426" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="3593" st_id="427" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="3594" st_id="428" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="3595" st_id="429" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="3596" st_id="430" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="3597" st_id="431" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="3598" st_id="432" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="3599" st_id="433" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="3600" st_id="434" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="3601" st_id="435" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="3602" st_id="436" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="3603" st_id="437" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end885:10 %scl = srem i32 %scale_k_1_load_1, i32 31

]]></Node>
<StgValue><ssdm name="scl"/></StgValue>
</operation>

<operation id="3604" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="6" op_0_bw="6">
<![CDATA[
for.end885:11 %trunc_ln5570 = trunc i6 %scl

]]></Node>
<StgValue><ssdm name="trunc_ln5570"/></StgValue>
</operation>

<operation id="3605" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end885:12 %br_ln5664 = br i1 %cmp886, void %if.else888, void %if.then887

]]></Node>
<StgValue><ssdm name="br_ln5664"/></StgValue>
</operation>

<operation id="3606" st_id="437" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
if.else888:0 %call_ln5671 = call void @poly_sub_scaled.1, i32 %vla18, i64 0, i64 %FGlen_2, i9 %llen, i15 %trunc_ln5199_4, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5671"/></StgValue>
</operation>

<operation id="3607" st_id="437" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="4" op_12_bw="15" op_13_bw="25" op_14_bw="31" op_15_bw="10" op_16_bw="31" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then887:0 %call_ln5665 = call void @poly_sub_scaled_ntt.1, i32 %vla18, i15 0, i64 %FGlen_2, i9 %llen, i15 %trunc_ln5199_4, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i4 %trunc_ln542, i15 %add_ln2774, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5665"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="3608" st_id="438" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
if.else888:0 %call_ln5671 = call void @poly_sub_scaled.1, i32 %vla18, i64 0, i64 %FGlen_2, i9 %llen, i15 %trunc_ln5199_4, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5671"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="3609" st_id="439" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.else888:1 %call_ln5673 = call void @poly_sub_scaled.1, i32 %vla18, i64 %Gt, i64 %FGlen_2, i9 %llen, i15 %y_44, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5673"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="3610" st_id="440" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.else888:1 %call_ln5673 = call void @poly_sub_scaled.1, i32 %vla18, i64 %Gt, i64 %FGlen_2, i9 %llen, i15 %y_44, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i32 %logn

]]></Node>
<StgValue><ssdm name="call_ln5673"/></StgValue>
</operation>

<operation id="3611" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="0">
<![CDATA[
if.else888:2 %br_ln0 = br void %if.end889

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3612" st_id="440" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="4" op_12_bw="15" op_13_bw="25" op_14_bw="31" op_15_bw="10" op_16_bw="31" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then887:1 %call_ln5667 = call void @poly_sub_scaled_ntt.1, i32 %vla18, i15 %trunc_ln5196_1, i64 %FGlen_2, i9 %llen, i15 %y_44, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i4 %trunc_ln542, i15 %add_ln2774, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5667"/></StgValue>
</operation>

<operation id="3613" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="0" op_0_bw="0">
<![CDATA[
if.then887:2 %br_ln5669 = br void %if.end889

]]></Node>
<StgValue><ssdm name="br_ln5669"/></StgValue>
</operation>

<operation id="3614" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end889:0 %scale_k_1_load_2 = load i32 %scale_k_1

]]></Node>
<StgValue><ssdm name="scale_k_1_load_2"/></StgValue>
</operation>

<operation id="3615" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end889:1 %maxbl_FG_1_load = load i32 %maxbl_FG_1

]]></Node>
<StgValue><ssdm name="maxbl_FG_1_load"/></StgValue>
</operation>

<operation id="3616" st_id="440" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end889:2 %add_ln5683_1 = add i32 %sext_ln5524, i32 %scale_k_1_load_2

]]></Node>
<StgValue><ssdm name="add_ln5683_1"/></StgValue>
</operation>

<operation id="3617" st_id="440" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end889:3 %add_ln5683 = add i32 %add_ln5683_1, i32 %zext_ln5517

]]></Node>
<StgValue><ssdm name="add_ln5683"/></StgValue>
</operation>

<operation id="3618" st_id="440" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end889:4 %new_maxbl_FG = add i32 %add_ln5683, i32 10

]]></Node>
<StgValue><ssdm name="new_maxbl_FG"/></StgValue>
</operation>

<operation id="3619" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end889:5 %icmp_ln5684 = icmp_slt  i32 %new_maxbl_FG, i32 %maxbl_FG_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln5684"/></StgValue>
</operation>

<operation id="3620" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end889:6 %br_ln5684 = br i1 %icmp_ln5684, void %if.end901, void %if.then893

]]></Node>
<StgValue><ssdm name="br_ln5684"/></StgValue>
</operation>

<operation id="3621" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="27" op_0_bw="64">
<![CDATA[
if.then893:0 %trunc_ln5686 = trunc i64 %FGlen_2

]]></Node>
<StgValue><ssdm name="trunc_ln5686"/></StgValue>
</operation>

<operation id="3622" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
if.then893:1 %shl_ln43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln5686, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln43"/></StgValue>
</operation>

<operation id="3623" st_id="440" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then893:2 %sub_ln5686 = sub i32 %shl_ln43, i32 %trunc_ln5198_1

]]></Node>
<StgValue><ssdm name="sub_ln5686"/></StgValue>
</operation>

<operation id="3624" st_id="440" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then893:3 %add_ln5686 = add i32 %add_ln5683, i32 41

]]></Node>
<StgValue><ssdm name="add_ln5686"/></StgValue>
</operation>

<operation id="3625" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then893:4 %icmp_ln5686 = icmp_slt  i32 %sub_ln5686, i32 %add_ln5686

]]></Node>
<StgValue><ssdm name="icmp_ln5686"/></StgValue>
</operation>

<operation id="3626" st_id="440" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then893:5 %xor_ln5686 = xor i1 %icmp_ln5686, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln5686"/></StgValue>
</operation>

<operation id="3627" st_id="440" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then893:6 %add_ln5687 = add i64 %FGlen_2, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln5687"/></StgValue>
</operation>

<operation id="3628" st_id="440" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then893:7 %FGlen_3 = select i1 %xor_ln5686, i64 %add_ln5687, i64 %FGlen_2

]]></Node>
<StgValue><ssdm name="FGlen_3"/></StgValue>
</operation>

<operation id="3629" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then893:8 %store_ln5689 = store i64 %FGlen_3, i64 %FGlen

]]></Node>
<StgValue><ssdm name="store_ln5689"/></StgValue>
</operation>

<operation id="3630" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then893:9 %store_ln5689 = store i32 %new_maxbl_FG, i32 %maxbl_FG_1

]]></Node>
<StgValue><ssdm name="store_ln5689"/></StgValue>
</operation>

<operation id="3631" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="0">
<![CDATA[
if.then893:10 %br_ln5689 = br void %if.end901

]]></Node>
<StgValue><ssdm name="br_ln5689"/></StgValue>
</operation>

<operation id="3632" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end901:0 %scale_k_1_load_3 = load i32 %scale_k_1

]]></Node>
<StgValue><ssdm name="scale_k_1_load_3"/></StgValue>
</operation>

<operation id="3633" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end901:1 %FGlen_4 = load i64 %FGlen

]]></Node>
<StgValue><ssdm name="FGlen_4"/></StgValue>
</operation>

<operation id="3634" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end901:2 %icmp_ln5696 = icmp_slt  i32 %scale_k_1_load_3, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln5696"/></StgValue>
</operation>

<operation id="3635" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end901:3 %br_ln5696 = br i1 %icmp_ln5696, void %cleanup.cont917, void %for.end918

]]></Node>
<StgValue><ssdm name="br_ln5696"/></StgValue>
</operation>

<operation id="3636" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="31" op_0_bw="32">
<![CDATA[
cleanup.cont917:0 %trunc_ln5699 = trunc i32 %scale_k_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln5699"/></StgValue>
</operation>

<operation id="3637" st_id="440" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cleanup.cont917:1 %scale_k_2 = add i32 %scale_k_1_load_3, i32 4294967271

]]></Node>
<StgValue><ssdm name="scale_k_2"/></StgValue>
</operation>

<operation id="3638" st_id="440" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
cleanup.cont917:2 %add_ln5198 = add i31 %trunc_ln5699, i31 2147483623

]]></Node>
<StgValue><ssdm name="add_ln5198"/></StgValue>
</operation>

<operation id="3639" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.cont917:3 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %scale_k_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="3640" st_id="440" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
cleanup.cont917:4 %scale_k_3 = select i1 %tmp_157, i31 0, i31 %add_ln5198

]]></Node>
<StgValue><ssdm name="scale_k_3"/></StgValue>
</operation>

<operation id="3641" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="31">
<![CDATA[
cleanup.cont917:5 %zext_ln5198 = zext i31 %scale_k_3

]]></Node>
<StgValue><ssdm name="zext_ln5198"/></StgValue>
</operation>

<operation id="3642" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
cleanup.cont917:6 %store_ln5567 = store i32 %zext_ln5198, i32 %scale_k_1

]]></Node>
<StgValue><ssdm name="store_ln5567"/></StgValue>
</operation>

<operation id="3643" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont917:7 %br_ln5567 = br void %for.cond830

]]></Node>
<StgValue><ssdm name="br_ln5567"/></StgValue>
</operation>

<operation id="3644" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end918:0 %icmp_ln5709 = icmp_ult  i64 %FGlen_4, i64 %zext_ln5195

]]></Node>
<StgValue><ssdm name="icmp_ln5709"/></StgValue>
</operation>

<operation id="3645" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end918:1 %br_ln5709 = br i1 %icmp_ln5709, void %solve_NTRU_intermediate_loop5, void %solve_NTRU_intermediate_loop4

]]></Node>
<StgValue><ssdm name="br_ln5709"/></StgValue>
</operation>

<operation id="3646" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="64" op_0_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop4:0 %idx1176 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx1176"/></StgValue>
</operation>

<operation id="3647" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="64" op_0_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop4:1 %u_96 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_96"/></StgValue>
</operation>

<operation id="3648" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="8" op_0_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop4:2 %empty_316 = trunc i64 %FGlen_4

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="3649" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="9" op_0_bw="8">
<![CDATA[
solve_NTRU_intermediate_loop4:3 %zext_ln5196 = zext i8 %empty_316

]]></Node>
<StgValue><ssdm name="zext_ln5196"/></StgValue>
</operation>

<operation id="3650" st_id="440" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop4:4 %add_ln5715 = add i9 %zext_ln5196, i9 511

]]></Node>
<StgValue><ssdm name="add_ln5715"/></StgValue>
</operation>

<operation id="3651" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="13" op_0_bw="9">
<![CDATA[
solve_NTRU_intermediate_loop4:5 %sext_ln5710 = sext i9 %add_ln5715

]]></Node>
<StgValue><ssdm name="sext_ln5710"/></StgValue>
</operation>

<operation id="3652" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop4:6 %store_ln5710 = store i64 0, i64 %u_96

]]></Node>
<StgValue><ssdm name="store_ln5710"/></StgValue>
</operation>

<operation id="3653" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop4:7 %store_ln5710 = store i64 0, i64 %idx1176

]]></Node>
<StgValue><ssdm name="store_ln5710"/></StgValue>
</operation>

<operation id="3654" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5696" val="1"/>
<literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop4:8 %br_ln5710 = br void %solve_NTRU_intermediate_loop41

]]></Node>
<StgValue><ssdm name="br_ln5710"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="3655" st_id="441" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="4" op_12_bw="15" op_13_bw="25" op_14_bw="31" op_15_bw="10" op_16_bw="31" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then887:0 %call_ln5665 = call void @poly_sub_scaled_ntt.1, i32 %vla18, i15 0, i64 %FGlen_2, i9 %llen, i15 %trunc_ln5199_4, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i4 %trunc_ln542, i15 %add_ln2774, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5665"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="3656" st_id="442" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="64" op_4_bw="9" op_5_bw="15" op_6_bw="8" op_7_bw="8" op_8_bw="15" op_9_bw="28" op_10_bw="6" op_11_bw="4" op_12_bw="15" op_13_bw="25" op_14_bw="31" op_15_bw="10" op_16_bw="31" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then887:1 %call_ln5667 = call void @poly_sub_scaled_ntt.1, i32 %vla18, i15 %trunc_ln5196_1, i64 %FGlen_2, i9 %llen, i15 %y_44, i8 %slen, i8 %slen, i15 %add_ln5197, i28 %select_ln5662_1, i6 %trunc_ln5570, i4 %trunc_ln542, i15 %add_ln2774, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln5667"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="3657" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop41:0 %u_170 = load i64 %u_96

]]></Node>
<StgValue><ssdm name="u_170"/></StgValue>
</operation>

<operation id="3658" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop41:1 %icmp_ln5710 = icmp_eq  i64 %u_170, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln5710"/></StgValue>
</operation>

<operation id="3659" st_id="443" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop41:2 %u_172 = add i64 %u_170, i64 1

]]></Node>
<StgValue><ssdm name="u_172"/></StgValue>
</operation>

<operation id="3660" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop41:3 %br_ln5710 = br i1 %icmp_ln5710, void %solve_NTRU_intermediate_loop41.split, void %solve_NTRU_intermediate_loop5.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5710"/></StgValue>
</operation>

<operation id="3661" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop41.split:0 %idx1176_load = load i64 %idx1176

]]></Node>
<StgValue><ssdm name="idx1176_load"/></StgValue>
</operation>

<operation id="3662" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="13" op_0_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop41.split:2 %trunc_ln5715 = trunc i64 %idx1176_load

]]></Node>
<StgValue><ssdm name="trunc_ln5715"/></StgValue>
</operation>

<operation id="3663" st_id="443" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop41.split:3 %add_ln5715_1 = add i13 %trunc_ln5715, i13 %sext_ln5710

]]></Node>
<StgValue><ssdm name="add_ln5715_1"/></StgValue>
</operation>

<operation id="3664" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="64" op_0_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop41.split:4 %zext_ln5715 = zext i13 %add_ln5715_1

]]></Node>
<StgValue><ssdm name="zext_ln5715"/></StgValue>
</operation>

<operation id="3665" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop41.split:5 %vla18_addr_265 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5715

]]></Node>
<StgValue><ssdm name="vla18_addr_265"/></StgValue>
</operation>

<operation id="3666" st_id="443" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop41.split:6 %vla18_load_180 = load i13 %vla18_addr_265

]]></Node>
<StgValue><ssdm name="vla18_load_180"/></StgValue>
</operation>

<operation id="3667" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5709" val="1"/>
<literal name="icmp_ln5710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop5.loopexit:0 %br_ln0 = br void %solve_NTRU_intermediate_loop5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3668" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="64" op_0_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop5:0 %idx1182 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx1182"/></StgValue>
</operation>

<operation id="3669" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop5:1 %idx1180 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx1180"/></StgValue>
</operation>

<operation id="3670" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="64" op_0_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop5:2 %u_98 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_98"/></StgValue>
</operation>

<operation id="3671" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop5:3 %mul = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %slen, i2 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="3672" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="11" op_0_bw="10">
<![CDATA[
solve_NTRU_intermediate_loop5:4 %zext_ln5730 = zext i10 %mul

]]></Node>
<StgValue><ssdm name="zext_ln5730"/></StgValue>
</operation>

<operation id="3673" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop5:5 %store_ln5730 = store i64 0, i64 %u_98

]]></Node>
<StgValue><ssdm name="store_ln5730"/></StgValue>
</operation>

<operation id="3674" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop5:6 %store_ln5730 = store i64 0, i64 %idx1180

]]></Node>
<StgValue><ssdm name="store_ln5730"/></StgValue>
</operation>

<operation id="3675" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop5:7 %store_ln5730 = store i64 0, i64 %idx1182

]]></Node>
<StgValue><ssdm name="store_ln5730"/></StgValue>
</operation>

<operation id="3676" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5710" val="1"/>
</and_exp><and_exp><literal name="icmp_ln5709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop5:8 %br_ln5730 = br void %for.body958

]]></Node>
<StgValue><ssdm name="br_ln5730"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="3677" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop41.split:1 %specloopname_ln5195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48

]]></Node>
<StgValue><ssdm name="specloopname_ln5195"/></StgValue>
</operation>

<operation id="3678" st_id="444" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop41.split:6 %vla18_load_180 = load i13 %vla18_addr_265

]]></Node>
<StgValue><ssdm name="vla18_load_180"/></StgValue>
</operation>

<operation id="3679" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop41.split:7 %trunc_ln5715_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_180, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5715_1"/></StgValue>
</operation>

<operation id="3680" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="3" op_0_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop41.split:8 %zext_ln5715_1 = zext i2 %trunc_ln5715_1

]]></Node>
<StgValue><ssdm name="zext_ln5715_1"/></StgValue>
</operation>

<operation id="3681" st_id="444" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
solve_NTRU_intermediate_loop41.split:9 %sub_ln5715 = sub i3 0, i3 %zext_ln5715_1

]]></Node>
<StgValue><ssdm name="sub_ln5715"/></StgValue>
</operation>

<operation id="3682" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop41.split:10 %sw = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln5715, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="sw"/></StgValue>
</operation>

<operation id="3683" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="31" op_0_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop41.split:11 %sext_ln5715 = sext i2 %sw

]]></Node>
<StgValue><ssdm name="sext_ln5715"/></StgValue>
</operation>

<operation id="3684" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop41.split:12 %zext_ln5715_2 = zext i31 %sext_ln5715

]]></Node>
<StgValue><ssdm name="zext_ln5715_2"/></StgValue>
</operation>

<operation id="3685" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop41.split:13 %br_ln5716 = br void %for.inc934

]]></Node>
<StgValue><ssdm name="br_ln5716"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="3686" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc934:0 %v_21 = phi i64 %FGlen_4, void %solve_NTRU_intermediate_loop41.split, i64 %v_22, void %for.inc934.split

]]></Node>
<StgValue><ssdm name="v_21"/></StgValue>
</operation>

<operation id="3687" st_id="445" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc934:1 %icmp_ln5716 = icmp_eq  i64 %v_21, i64 %zext_ln5195

]]></Node>
<StgValue><ssdm name="icmp_ln5716"/></StgValue>
</operation>

<operation id="3688" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc934:2 %br_ln5716 = br i1 %icmp_ln5716, void %for.inc934.split, void %solve_NTRU_intermediate_loop42

]]></Node>
<StgValue><ssdm name="br_ln5716"/></StgValue>
</operation>

<operation id="3689" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc934.split:0 %specloopname_ln5712 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59

]]></Node>
<StgValue><ssdm name="specloopname_ln5712"/></StgValue>
</operation>

<operation id="3690" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="13" op_0_bw="64">
<![CDATA[
for.inc934.split:1 %trunc_ln5717 = trunc i64 %v_21

]]></Node>
<StgValue><ssdm name="trunc_ln5717"/></StgValue>
</operation>

<operation id="3691" st_id="445" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc934.split:2 %add_ln5717 = add i13 %trunc_ln5717, i13 %trunc_ln5715

]]></Node>
<StgValue><ssdm name="add_ln5717"/></StgValue>
</operation>

<operation id="3692" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="64" op_0_bw="13">
<![CDATA[
for.inc934.split:3 %zext_ln5717 = zext i13 %add_ln5717

]]></Node>
<StgValue><ssdm name="zext_ln5717"/></StgValue>
</operation>

<operation id="3693" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc934.split:4 %vla18_addr_267 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5717

]]></Node>
<StgValue><ssdm name="vla18_addr_267"/></StgValue>
</operation>

<operation id="3694" st_id="445" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc934.split:5 %store_ln5717 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_267, i32 %zext_ln5715_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5717"/></StgValue>
</operation>

<operation id="3695" st_id="445" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc934.split:6 %v_22 = add i64 %v_21, i64 1

]]></Node>
<StgValue><ssdm name="v_22"/></StgValue>
</operation>

<operation id="3696" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="0">
<![CDATA[
for.inc934.split:7 %br_ln5716 = br void %for.inc934

]]></Node>
<StgValue><ssdm name="br_ln5716"/></StgValue>
</operation>

<operation id="3697" st_id="445" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop42:0 %add_ln5719 = add i13 %trunc_ln5715, i13 %trunc_ln5242

]]></Node>
<StgValue><ssdm name="add_ln5719"/></StgValue>
</operation>

<operation id="3698" st_id="445" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop42:1 %add_ln5719_1 = add i13 %add_ln5719, i13 %sext_ln5710

]]></Node>
<StgValue><ssdm name="add_ln5719_1"/></StgValue>
</operation>

<operation id="3699" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="64" op_0_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop42:2 %zext_ln5719 = zext i13 %add_ln5719_1

]]></Node>
<StgValue><ssdm name="zext_ln5719"/></StgValue>
</operation>

<operation id="3700" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
solve_NTRU_intermediate_loop42:3 %vla18_addr_266 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5719

]]></Node>
<StgValue><ssdm name="vla18_addr_266"/></StgValue>
</operation>

<operation id="3701" st_id="445" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop42:4 %vla18_load_183 = load i13 %vla18_addr_266

]]></Node>
<StgValue><ssdm name="vla18_load_183"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="3702" st_id="446" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="13">
<![CDATA[
solve_NTRU_intermediate_loop42:4 %vla18_load_183 = load i13 %vla18_addr_266

]]></Node>
<StgValue><ssdm name="vla18_load_183"/></StgValue>
</operation>

<operation id="3703" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop42:5 %trunc_ln8 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_183, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="3704" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="3" op_0_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop42:6 %zext_ln5719_1 = zext i2 %trunc_ln8

]]></Node>
<StgValue><ssdm name="zext_ln5719_1"/></StgValue>
</operation>

<operation id="3705" st_id="446" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
solve_NTRU_intermediate_loop42:7 %sub_ln5719 = sub i3 0, i3 %zext_ln5719_1

]]></Node>
<StgValue><ssdm name="sub_ln5719"/></StgValue>
</operation>

<operation id="3706" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
solve_NTRU_intermediate_loop42:8 %sw_1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln5719, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="sw_1"/></StgValue>
</operation>

<operation id="3707" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="31" op_0_bw="2">
<![CDATA[
solve_NTRU_intermediate_loop42:9 %sext_ln5719 = sext i2 %sw_1

]]></Node>
<StgValue><ssdm name="sext_ln5719"/></StgValue>
</operation>

<operation id="3708" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="32" op_0_bw="31">
<![CDATA[
solve_NTRU_intermediate_loop42:10 %zext_ln5719_2 = zext i31 %sext_ln5719

]]></Node>
<StgValue><ssdm name="zext_ln5719_2"/></StgValue>
</operation>

<operation id="3709" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="0">
<![CDATA[
solve_NTRU_intermediate_loop42:11 %br_ln5720 = br void %for.inc946

]]></Node>
<StgValue><ssdm name="br_ln5720"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="3710" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc946:0 %v_23 = phi i64 %FGlen_4, void %solve_NTRU_intermediate_loop42, i64 %v_24, void %for.inc946.split

]]></Node>
<StgValue><ssdm name="v_23"/></StgValue>
</operation>

<operation id="3711" st_id="447" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc946:1 %icmp_ln5720 = icmp_eq  i64 %v_23, i64 %zext_ln5195

]]></Node>
<StgValue><ssdm name="icmp_ln5720"/></StgValue>
</operation>

<operation id="3712" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc946:2 %br_ln5720 = br i1 %icmp_ln5720, void %for.inc946.split, void %for.inc949

]]></Node>
<StgValue><ssdm name="br_ln5720"/></StgValue>
</operation>

<operation id="3713" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc946.split:0 %specloopname_ln5712 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72

]]></Node>
<StgValue><ssdm name="specloopname_ln5712"/></StgValue>
</operation>

<operation id="3714" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="13" op_0_bw="64">
<![CDATA[
for.inc946.split:1 %trunc_ln5721 = trunc i64 %v_23

]]></Node>
<StgValue><ssdm name="trunc_ln5721"/></StgValue>
</operation>

<operation id="3715" st_id="447" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc946.split:2 %add_ln5721 = add i13 %trunc_ln5721, i13 %add_ln5719

]]></Node>
<StgValue><ssdm name="add_ln5721"/></StgValue>
</operation>

<operation id="3716" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="13">
<![CDATA[
for.inc946.split:3 %zext_ln5721 = zext i13 %add_ln5721

]]></Node>
<StgValue><ssdm name="zext_ln5721"/></StgValue>
</operation>

<operation id="3717" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc946.split:4 %vla18_addr_268 = getelementptr i32 %vla18, i64 0, i64 %zext_ln5721

]]></Node>
<StgValue><ssdm name="vla18_addr_268"/></StgValue>
</operation>

<operation id="3718" st_id="447" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc946.split:5 %store_ln5721 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_268, i32 %zext_ln5719_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln5721"/></StgValue>
</operation>

<operation id="3719" st_id="447" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc946.split:6 %v_24 = add i64 %v_23, i64 1

]]></Node>
<StgValue><ssdm name="v_24"/></StgValue>
</operation>

<operation id="3720" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="0">
<![CDATA[
for.inc946.split:7 %br_ln5720 = br void %for.inc946

]]></Node>
<StgValue><ssdm name="br_ln5720"/></StgValue>
</operation>

<operation id="3721" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc949:0 %idx1176_load_1 = load i64 %idx1176

]]></Node>
<StgValue><ssdm name="idx1176_load_1"/></StgValue>
</operation>

<operation id="3722" st_id="447" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc949:1 %add_ln5710_1 = add i64 %zext_ln5195_4, i64 %idx1176_load_1

]]></Node>
<StgValue><ssdm name="add_ln5710_1"/></StgValue>
</operation>

<operation id="3723" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc949:2 %store_ln5710 = store i64 %u_172, i64 %u_96

]]></Node>
<StgValue><ssdm name="store_ln5710"/></StgValue>
</operation>

<operation id="3724" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc949:3 %store_ln5710 = store i64 %add_ln5710_1, i64 %idx1176

]]></Node>
<StgValue><ssdm name="store_ln5710"/></StgValue>
</operation>

<operation id="3725" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="0">
<![CDATA[
for.inc949:4 %br_ln5710 = br void %solve_NTRU_intermediate_loop41

]]></Node>
<StgValue><ssdm name="br_ln5710"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="3726" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body958:0 %u_171 = load i64 %u_98

]]></Node>
<StgValue><ssdm name="u_171"/></StgValue>
</operation>

<operation id="3727" st_id="448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body958:1 %icmp_ln5731 = icmp_eq  i64 %u_171, i64 %shl_ln5483

]]></Node>
<StgValue><ssdm name="icmp_ln5731"/></StgValue>
</operation>

<operation id="3728" st_id="448" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body958:2 %u_173 = add i64 %u_171, i64 1

]]></Node>
<StgValue><ssdm name="u_173"/></StgValue>
</operation>

<operation id="3729" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body958:3 %br_ln5730 = br i1 %icmp_ln5731, void %for.body958.split, void %return.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5730"/></StgValue>
</operation>

<operation id="3730" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body958.split:0 %idx1182_load = load i64 %idx1182

]]></Node>
<StgValue><ssdm name="idx1182_load"/></StgValue>
</operation>

<operation id="3731" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body958.split:1 %idx1180_load = load i64 %idx1180

]]></Node>
<StgValue><ssdm name="idx1180_load"/></StgValue>
</operation>

<operation id="3732" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body958.split:2 %specloopname_ln5195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60

]]></Node>
<StgValue><ssdm name="specloopname_ln5195"/></StgValue>
</operation>

<operation id="3733" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body958.split:3 %x_12 = shl i64 %idx1182_load, i64 2

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="3734" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="13" op_0_bw="64">
<![CDATA[
for.body958.split:4 %trunc_ln5195_3 = trunc i64 %idx1182_load

]]></Node>
<StgValue><ssdm name="trunc_ln5195_3"/></StgValue>
</operation>

<operation id="3735" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.body958.split:5 %trunc_ln5195_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln5195_3, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln5195_1"/></StgValue>
</operation>

<operation id="3736" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body958.split:6 %y_41 = shl i64 %idx1180_load, i64 2

]]></Node>
<StgValue><ssdm name="y_41"/></StgValue>
</operation>

<operation id="3737" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="13" op_0_bw="64">
<![CDATA[
for.body958.split:7 %trunc_ln5195_4 = trunc i64 %idx1180_load

]]></Node>
<StgValue><ssdm name="trunc_ln5195_4"/></StgValue>
</operation>

<operation id="3738" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.body958.split:8 %trunc_ln5195_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln5195_4, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln5195_2"/></StgValue>
</operation>

<operation id="3739" st_id="448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body958.split:9 %compare_src_dst = icmp_ult  i64 %y_41, i64 %x_12

]]></Node>
<StgValue><ssdm name="compare_src_dst"/></StgValue>
</operation>

<operation id="3740" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body958.split:10 %br_ln5734 = br i1 %compare_src_dst, void %copy_forward_loop.preheader, void %copy_backwards_loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln5734"/></StgValue>
</operation>

<operation id="3741" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
<literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop.preheader:0 %br_ln0 = br void %copy_forward_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3742" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="0"/>
<literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop.preheader:0 %br_ln0 = br void %copy_backwards_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3743" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="3744" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
copy_forward_loop:0 %index_ptr248 = phi i10 %index_increment, void %copy_forward_loop, i10 0, void %copy_forward_loop.preheader

]]></Node>
<StgValue><ssdm name="index_ptr248"/></StgValue>
</operation>

<operation id="3745" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="15" op_0_bw="10">
<![CDATA[
copy_forward_loop:1 %index_ptr248_cast111 = zext i10 %index_ptr248

]]></Node>
<StgValue><ssdm name="index_ptr248_cast111"/></StgValue>
</operation>

<operation id="3746" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="2" op_0_bw="10">
<![CDATA[
copy_forward_loop:2 %empty_327 = trunc i10 %index_ptr248

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="3747" st_id="449" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop:3 %empty_328 = add i15 %index_ptr248_cast111, i15 %trunc_ln5195_2

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="3748" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop:4 %tmp_161 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_328, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3749" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop:5 %p_cast112_cast = zext i13 %tmp_161

]]></Node>
<StgValue><ssdm name="p_cast112_cast"/></StgValue>
</operation>

<operation id="3750" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop:6 %vla18_addr_271 = getelementptr i32 %vla18, i64 0, i64 %p_cast112_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_271"/></StgValue>
</operation>

<operation id="3751" st_id="449" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop:7 %vla18_load_185 = load i13 %vla18_addr_271

]]></Node>
<StgValue><ssdm name="vla18_load_185"/></StgValue>
</operation>

<operation id="3752" st_id="449" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop:12 %empty_331 = add i15 %index_ptr248_cast111, i15 %trunc_ln5195_1

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="3753" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop:17 %tmp_163 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_331, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="3754" st_id="449" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
copy_forward_loop:21 %index_increment = add i10 %index_ptr248, i10 1

]]></Node>
<StgValue><ssdm name="index_increment"/></StgValue>
</operation>

<operation id="3755" st_id="449" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
copy_forward_loop:22 %empty_334 = icmp_eq  i10 %index_increment, i10 %mul

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="3756" st_id="450" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop:7 %vla18_load_185 = load i13 %vla18_addr_271

]]></Node>
<StgValue><ssdm name="vla18_load_185"/></StgValue>
</operation>

<operation id="3757" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop:8 %tmp_162 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_327, i3 0

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3758" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop:9 %p_cast222 = zext i5 %tmp_162

]]></Node>
<StgValue><ssdm name="p_cast222"/></StgValue>
</operation>

<operation id="3759" st_id="450" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop:10 %empty_329 = lshr i32 %vla18_load_185, i32 %p_cast222

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="3760" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop:11 %empty_330 = trunc i32 %empty_329

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="3761" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop:13 %p_cast113_cast = zext i8 %empty_330

]]></Node>
<StgValue><ssdm name="p_cast113_cast"/></StgValue>
</operation>

<operation id="3762" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop:14 %index_ptr248_cast_cast223 = zext i2 %empty_327

]]></Node>
<StgValue><ssdm name="index_ptr248_cast_cast223"/></StgValue>
</operation>

<operation id="3763" st_id="450" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop:15 %empty_332 = shl i4 1, i4 %index_ptr248_cast_cast223

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="3764" st_id="450" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop:16 %empty_333 = shl i32 %p_cast113_cast, i32 %p_cast222

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="3765" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop:18 %p_cast114_cast = zext i13 %tmp_163

]]></Node>
<StgValue><ssdm name="p_cast114_cast"/></StgValue>
</operation>

<operation id="3766" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop:19 %vla18_addr_272 = getelementptr i32 %vla18, i64 0, i64 %p_cast114_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_272"/></StgValue>
</operation>

<operation id="3767" st_id="450" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_forward_loop:20 %store_ln5195 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_272, i32 %empty_333, i4 %empty_332

]]></Node>
<StgValue><ssdm name="store_ln5195"/></StgValue>
</operation>

<operation id="3768" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop:23 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 836, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3769" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop:24 %br_ln5219 = br i1 %empty_334, void %copy_forward_loop, void %for.inc960.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5219"/></StgValue>
</operation>

<operation id="3770" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="0">
<![CDATA[
for.inc960.loopexit:0 %br_ln0 = br void %for.inc960

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3771" st_id="450" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop:8 %vla18_load_184 = load i13 %vla18_addr_269

]]></Node>
<StgValue><ssdm name="vla18_load_184"/></StgValue>
</operation>

<operation id="3772" st_id="450" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
copy_backwards_loop:9 %empty_320 = add i2 %empty_318, i2 3

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="3773" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_backwards_loop:10 %tmp_159 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_320, i3 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="3774" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="5">
<![CDATA[
copy_backwards_loop:11 %p_cast220 = zext i5 %tmp_159

]]></Node>
<StgValue><ssdm name="p_cast220"/></StgValue>
</operation>

<operation id="3775" st_id="450" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop:12 %empty_321 = lshr i32 %vla18_load_184, i32 %p_cast220

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="3776" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="8" op_0_bw="32">
<![CDATA[
copy_backwards_loop:13 %empty_322 = trunc i32 %empty_321

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="3777" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="8">
<![CDATA[
copy_backwards_loop:15 %p_cast109_cast = zext i8 %empty_322

]]></Node>
<StgValue><ssdm name="p_cast109_cast"/></StgValue>
</operation>

<operation id="3778" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="4" op_0_bw="2">
<![CDATA[
copy_backwards_loop:16 %p_cast221 = zext i2 %empty_320

]]></Node>
<StgValue><ssdm name="p_cast221"/></StgValue>
</operation>

<operation id="3779" st_id="450" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_backwards_loop:17 %empty_324 = shl i4 1, i4 %p_cast221

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="3780" st_id="450" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop:18 %empty_325 = shl i32 %p_cast109_cast, i32 %p_cast220

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="3781" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop:20 %p_cast110_cast = zext i13 %tmp_160

]]></Node>
<StgValue><ssdm name="p_cast110_cast"/></StgValue>
</operation>

<operation id="3782" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop:21 %vla18_addr_270 = getelementptr i32 %vla18, i64 0, i64 %p_cast110_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_270"/></StgValue>
</operation>

<operation id="3783" st_id="450" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_backwards_loop:22 %store_ln5730 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_270, i32 %empty_325, i4 %empty_324

]]></Node>
<StgValue><ssdm name="store_ln5730"/></StgValue>
</operation>

<operation id="3784" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_backwards_loop:24 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 836, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3785" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards_loop:25 %br_ln5730 = br i1 %empty_326, void %copy_backwards_loop, void %for.inc960.loopexit116

]]></Node>
<StgValue><ssdm name="br_ln5730"/></StgValue>
</operation>

<operation id="3786" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0">
<![CDATA[
for.inc960.loopexit116:0 %br_ln0 = br void %for.inc960

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3787" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc960:0 %idx1182_load_1 = load i64 %idx1182

]]></Node>
<StgValue><ssdm name="idx1182_load_1"/></StgValue>
</operation>

<operation id="3788" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc960:1 %idx1180_load_1 = load i64 %idx1180

]]></Node>
<StgValue><ssdm name="idx1180_load_1"/></StgValue>
</operation>

<operation id="3789" st_id="450" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc960:2 %add_ln5731_1 = add i64 %zext_ln5195, i64 %idx1182_load_1

]]></Node>
<StgValue><ssdm name="add_ln5731_1"/></StgValue>
</operation>

<operation id="3790" st_id="450" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc960:3 %add_ln5731_2 = add i64 %zext_ln5195_4, i64 %idx1180_load_1

]]></Node>
<StgValue><ssdm name="add_ln5731_2"/></StgValue>
</operation>

<operation id="3791" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc960:4 %store_ln5730 = store i64 %u_173, i64 %u_98

]]></Node>
<StgValue><ssdm name="store_ln5730"/></StgValue>
</operation>

<operation id="3792" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc960:5 %store_ln5730 = store i64 %add_ln5731_2, i64 %idx1180

]]></Node>
<StgValue><ssdm name="store_ln5730"/></StgValue>
</operation>

<operation id="3793" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc960:6 %store_ln5730 = store i64 %add_ln5731_1, i64 %idx1182

]]></Node>
<StgValue><ssdm name="store_ln5730"/></StgValue>
</operation>

<operation id="3794" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_326" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="0">
<![CDATA[
for.inc960:7 %br_ln5730 = br void %for.body958

]]></Node>
<StgValue><ssdm name="br_ln5730"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="3795" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
copy_backwards_loop:0 %empty_317 = phi i11 %index_ptr, void %copy_backwards_loop, i11 %zext_ln5730, void %copy_backwards_loop.preheader

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="3796" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="2" op_0_bw="11">
<![CDATA[
copy_backwards_loop:1 %empty_318 = trunc i11 %empty_317

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="3797" st_id="451" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_backwards_loop:2 %index_ptr = add i11 %empty_317, i11 2047

]]></Node>
<StgValue><ssdm name="index_ptr"/></StgValue>
</operation>

<operation id="3798" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="15" op_0_bw="11">
<![CDATA[
copy_backwards_loop:3 %index_ptr_cast = sext i11 %index_ptr

]]></Node>
<StgValue><ssdm name="index_ptr_cast"/></StgValue>
</operation>

<operation id="3799" st_id="451" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop:4 %empty_319 = add i15 %index_ptr_cast, i15 %trunc_ln5195_2

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="3800" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop:5 %tmp_158 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_319, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="3801" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop:6 %p_cast107_cast = zext i13 %tmp_158

]]></Node>
<StgValue><ssdm name="p_cast107_cast"/></StgValue>
</operation>

<operation id="3802" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop:7 %vla18_addr_269 = getelementptr i32 %vla18, i64 0, i64 %p_cast107_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_269"/></StgValue>
</operation>

<operation id="3803" st_id="451" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop:8 %vla18_load_184 = load i13 %vla18_addr_269

]]></Node>
<StgValue><ssdm name="vla18_load_184"/></StgValue>
</operation>

<operation id="3804" st_id="451" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop:14 %empty_323 = add i15 %index_ptr_cast, i15 %trunc_ln5195_1

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="3805" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop:19 %tmp_160 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_323, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="3806" st_id="451" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
copy_backwards_loop:23 %empty_326 = icmp_eq  i11 %index_ptr, i11 0

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="3807" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
return:0 %phi_ln5738 = phi i32 %p_read_1, void %zint_mul_small.exit550, i32 8, void %if.then10, i32 7, void %if.then, i32 %p_read_1, void %return.loopexit, i32 10, void %return.loopexit117, i32 %p_read_1, void %return.loopexit120, i32 %p_read_1, void %return.loopexit121, i32 9, void %return.loopexit122

]]></Node>
<StgValue><ssdm name="phi_ln5738"/></StgValue>
</operation>

<operation id="3808" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
return:1 %retval_9 = phi i1 1, void %zint_mul_small.exit550, i1 0, void %if.then10, i1 0, void %if.then, i1 1, void %return.loopexit, i1 0, void %return.loopexit117, i1 1, void %return.loopexit120, i1 1, void %return.loopexit121, i1 0, void %return.loopexit122

]]></Node>
<StgValue><ssdm name="retval_9"/></StgValue>
</operation>

<operation id="3809" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="1">
<![CDATA[
return:2 %zext_ln5738 = zext i1 %retval_9

]]></Node>
<StgValue><ssdm name="zext_ln5738"/></StgValue>
</operation>

<operation id="3810" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
return:3 %mrv = insertvalue i64 <undef>, i32 %zext_ln5738

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="3811" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
return:4 %mrv_1 = insertvalue i64 %mrv, i32 %phi_ln5738

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="3812" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="64">
<![CDATA[
return:5 %ret_ln5738 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln5738"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
