{"Source Block": ["oh/elink/hdl/eclocks.v@78:88@HdlIdDef", "   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n   always @ (posedge sys_clk)\n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@77:87", "   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n"], ["oh/elink/hdl/eclocks.v@79:89", "   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n   always @ (posedge sys_clk)\n     begin\n"], ["oh/elink/hdl/eclocks.v@76:86", "   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n"]], "Diff Content": {"Delete": [[83, "   reg \t       cclk_locked_reg;\n"]], "Add": []}}