// Seed: 472795648
module module_0 (
    output tri1  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    output wand  id_8,
    output tri1  id_9
);
  logic id_11;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd66
) (
    input supply0 id_0,
    input uwire id_1,
    input wire _id_2,
    input tri1 id_3,
    output wor id_4,
    output tri1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input uwire id_9
);
  wor [1  -  id_2 : 1] id_11 = 'b0;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_5,
      id_9,
      id_6,
      id_7,
      id_1,
      id_6,
      id_6
  );
endmodule
