// Seed: 4182268002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd98,
    parameter id_2 = 32'd13,
    parameter id_4 = 32'd98
) (
    input  tri0  _id_0,
    input  tri0  id_1,
    output uwire _id_2,
    input  tri1  id_3,
    input  tri1  _id_4
);
  struct {
    logic [id_2 : -1] id_6;
    logic [id_4 : id_0  (  id_2  )] id_7;
  } [-1 'h0 : -1 'h0] id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_6,
      id_8
  );
  always @(posedge ~-1);
  wire [1 : 1] id_9;
endmodule
