EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# SAMB11G18A
#
DEF SAMB11G18A U 0 40 Y Y 1 F N
F0 "U" 0 0 50 H V C CNN
F1 "SAMB11G18A" 550 -1050 50 H V C CNN
F2 "QFN-48-1EP_6x6mm_Pitch0.4mm" 950 -1125 50 H I C CIN
F3 "" 0 0 50 H V C CNN
$FPLIST
 QFN48
$ENDFPLIST
DRAW
S -800 1000 800 -1000 0 1 10 f
X VDD_VCO 1 -900 750 100 R 30 30 1 1 W
X VDD_RF 2 -900 950 100 R 30 30 1 1 W
X RFIO 3 -900 450 100 R 30 30 1 1 B
X VDD_AMS 4 -900 900 100 R 30 30 1 1 W
X SWD_Clock/LP_GPIO_0 5 900 -950 100 L 30 30 1 1 B
X SWD_IO/LP_GPIO_1 6 900 -900 100 L 30 30 1 1 B
X UART1_RXD/LP_GPIO_2 7 900 -750 100 L 30 30 1 1 B
X UART1_TXD/LP_GPIO_3 8 900 -700 100 L 30 30 1 1 B
X UART1_CTS/LP_GPIO_4 9 900 -650 100 L 30 30 1 1 B
X LP_GPIO_22 10 900 900 100 L 30 30 1 1 B
X SPI0_MISO/LP_GPIO_13 20 900 -50 100 L 30 30 1 1 B
X RTC_CLK_P 30 -900 -450 100 R 30 30 1 1 P
X LP_GPIO_17 40 900 650 100 L 30 30 1 1 B
X LP_GPIO_23 11 900 950 100 L 30 30 1 1 B
X VSW 21 -400 1100 100 D 30 30 1 1 w
X RTC_CLK_N 31 -900 -500 100 R 30 30 1 1 P
X LP_GPIO_18 41 900 700 100 L 30 30 1 1 B
X UART1_RTS/LP_GPIO_5 12 900 -600 100 L 30 30 1 1 B
X VBATT_BUCK 22 0 1100 100 D 30 30 1 1 W
X AO_TEST_MODE 32 -175 -1100 100 U 30 30 1 1 I
X LP_GPIO_19 42 900 750 100 L 30 30 1 1 B
X UART2_RXD/LP_GPIO_6 13 900 -500 100 L 30 30 1 1 B
X VDDC_PD4 23 -450 1100 100 D 30 30 1 1 W
X AO_GPIO_0 33 -225 -1100 100 U 30 30 1 1 B
X LP_GPIO_20 43 900 800 100 L 30 30 1 1 B
X UART2_TXD/LP_GPIO_7 14 900 -450 100 L 30 30 1 1 B
X ADC/GPIO_MS1 24 900 100 100 L 30 30 1 1 B
X AO_GPIO_1 34 -275 -1100 100 U 30 30 1 1 B
X XO_P 44 -900 -900 100 R 30 30 1 1 P
X I2C0_SDA/High_Drive/LP_GPIO_8 15 900 400 100 L 30 30 1 1 B
X ADC/GPIO_MS2 25 900 150 100 L 30 30 1 1 B
X AO_GPIO_2 35 -325 -1100 100 U 30 30 1 1 B
X XO_N 45 -900 -950 100 R 30 30 1 1 P
X I2C0_SCL/High_Drive/LP_GPIO_9 16 900 450 100 L 30 30 1 1 B
X CHIP_EN 26 200 -1100 100 U 30 30 1 1 I
X UART2_CTS/LP_GPIO_14 36 900 -400 100 L 30 30 1 1 B
X TPP 46 -550 -1100 100 U 30 30 1 1 O
X SPI0_SCK/LP_GPIO_10 17 900 -200 100 L 30 30 1 1 B
X ADC/GPIO_MS3 27 900 200 100 L 30 30 1 1 B
X UART2_RTS/LP_GPIO_15 37 900 -350 100 L 30 30 1 1 B
X TPN 47 -500 -1100 100 U 30 30 1 1 O
X SPI0_MOSI/LP_GPIO_11 18 900 -150 100 L 30 30 1 1 B
X ADC/GPIO_MS4 28 900 250 100 L 30 30 1 1 B
X LP_GPIO_16 38 900 550 100 L 30 30 1 1 B
X VDD_SXDIG 48 -900 850 100 R 30 30 1 1 W
X SPI0_SSN/LP_GPIO_12 19 900 -100 100 L 30 30 1 1 B
X LP_LD0_OUT_1P2 29 400 1100 100 D 30 30 1 1 w
X VDDIO 39 -200 1100 100 D 30 30 1 1 W
X GND 49 0 -1100 100 U 30 30 1 1 W
ENDDRAW
ENDDEF
#
# SAMB11G18A-edit
#
DEF SAMB11G18A-edit U 0 40 Y Y 1 F N
F0 "U" 0 0 50 H V C CNN
F1 "SAMB11G18A-edit" 550 -1050 50 H V C CNN
F2 "QFN-48-1EP_6x6mm_Pitch0.4mm" 950 -1125 50 H I C CIN
F3 "" 0 0 50 H V C CNN
$FPLIST
 QFN48
$ENDFPLIST
DRAW
S -800 1000 800 -1000 0 1 10 f
X VDD_VCO 1 -900 750 100 R 30 30 1 1 W
X VDD_RF 2 -900 950 100 R 30 30 1 1 W
X RFIO 3 -900 450 100 R 30 30 1 1 B
X VDD_AMS 4 -900 900 100 R 30 30 1 1 W
X SWD_Clock/LP_GPIO_0 5 900 -950 100 L 30 30 1 1 B
X SWD_IO/LP_GPIO_1 6 900 -900 100 L 30 30 1 1 B
X LP_GPIO_2 7 900 -200 100 L 30 30 1 1 B
X LP_GPIO_3 8 900 -150 100 L 30 30 1 1 B
X LP_GPIO_4 9 900 -100 100 L 30 30 1 1 B
X LP_GPIO_22 10 900 -50 100 L 30 30 1 1 B
X LP_GPIO_13 20 900 600 100 L 30 30 1 1 B
X RTC_CLK_P 30 -900 -450 100 R 30 30 1 1 P
X LP_GPIO_17 40 900 850 100 L 30 30 1 1 B
X LP_GPIO_23 11 900 0 100 L 30 30 1 1 B
X VSW 21 -400 1100 100 D 30 30 1 1 w
X RTC_CLK_N 31 -900 -500 100 R 30 30 1 1 P
X LP_GPIO_18 41 900 900 100 L 30 30 1 1 B
X LP_GPIO_5 12 900 50 100 L 30 30 1 1 B
X VBATT_BUCK 22 0 1100 100 D 30 30 1 1 W
X AO_TEST_MODE 32 -175 -1100 100 U 30 30 1 1 I
X LP_GPIO_19 42 900 950 100 L 30 30 1 1 B
X LP_GPIO_6 13 900 100 100 L 30 30 1 1 B
X VDDC_PD4 23 -450 1100 100 D 30 30 1 1 W
X AO_GPIO_0 33 -225 -1100 100 U 30 30 1 1 B
X LP_GPIO_20 43 900 -500 100 L 30 30 1 1 B
X LP_GPIO_7 14 900 150 100 L 30 30 1 1 B
X ADC/GPIO_MS1 24 900 -750 100 L 30 30 1 1 B
X AO_GPIO_1 34 -275 -1100 100 U 30 30 1 1 B
X XO_P 44 -900 -900 100 R 30 30 1 1 P
X High_Drive/LP_GPIO_8 15 900 200 100 L 30 30 1 1 B
X ADC/GPIO_MS2 25 900 -700 100 L 30 30 1 1 B
X AO_GPIO_2 35 -325 -1100 100 U 30 30 1 1 B
X XO_N 45 -900 -950 100 R 30 30 1 1 P
X High_Drive/LP_GPIO_9 16 900 400 100 L 30 30 1 1 B
X CHIP_EN 26 200 -1100 100 U 30 30 1 1 I
X LP_GPIO_14 36 900 650 100 L 30 30 1 1 B
X TPP 46 -550 -1100 100 U 30 30 1 1 O
X LP_GPIO_10 17 900 450 100 L 30 30 1 1 B
X ADC/GPIO_MS3 27 900 -650 100 L 30 30 1 1 B
X LP_GPIO_15 37 900 700 100 L 30 30 1 1 B
X TPN 47 -500 -1100 100 U 30 30 1 1 O
X LP_GPIO_11 18 900 500 100 L 30 30 1 1 B
X ADC/GPIO_MS4 28 900 -600 100 L 30 30 1 1 B
X LP_GPIO_16 38 900 800 100 L 30 30 1 1 B
X VDD_SXDIG 48 -900 850 100 R 30 30 1 1 W
X LP_GPIO_12 19 900 550 100 L 30 30 1 1 B
X LP_LD0_OUT_1P2 29 400 1100 100 D 30 30 1 1 w
X VDDIO 39 -200 1100 100 D 30 30 1 1 W
X GND 49 0 -1100 100 U 30 30 1 1 W
ENDDRAW
ENDDEF
#
#End Library
