{
  "creator": "Yosys 0.16 (git sha1 yosys-0.16, gcc 11.3.0 -fPIC -Os)",
  "modules": {
    "InstructionDecoder": {
      "attributes": {
        "hdlname": "\\InstructionDecoder",
        "top": "00000000000000000000000000000001",
        "src": "rtl/mps/InstructionDecoder.v:1.1-16.10"
      },
      "ports": {
        "sr1": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "sr2": {
          "direction": "output",
          "bits": [ 7, 8, 9, 10, 11 ]
        },
        "dr": {
          "direction": "output",
          "bits": [ 12, 13, 14, 15, 16 ]
        },
        "imm": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 12, 13, 14, 15, 16 ]
        },
        "jump_addr": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 12, 13, 14, 15, 16, 7, 8, 9, 10, 11, 2, 3, 4, 5, 6 ]
        },
        "alu_func": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20, 21, 22 ]
        },
        "op": {
          "direction": "output",
          "bits": [ 28, 29, 30, 31, 32, 33 ]
        },
        "instr": {
          "direction": "input",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 12, 13, 14, 15, 16, 7, 8, 9, 10, 11, 2, 3, 4, 5, 6, 28, 29, 30, 31, 32, 33 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "alu_func": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:5.18-5.26"
          }
        },
        "dr": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:2.28-2.30"
          }
        },
        "imm": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:3.19-3.22"
          }
        },
        "instr": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 12, 13, 14, 15, 16, 7, 8, 9, 10, 11, 2, 3, 4, 5, 6, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:7.18-7.23"
          }
        },
        "jump_addr": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 12, 13, 14, 15, 16, 7, 8, 9, 10, 11, 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:4.19-4.28"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:6.28-6.30"
          }
        },
        "sr1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:2.18-2.21"
          }
        },
        "sr2": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:2.23-2.26"
          }
        }
      }
    }
  }
}
