Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Fri Jun 30 17:04:07 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_control_sets -verbose -file dut_120_control_sets_placed.rpt
| Design       : dut_120
| Device       : xc7v2000t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             198 |          111 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             544 |          216 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | reg_read0              | rst_IBUF         |               21 |             32 |
|  clk_IBUF_BUFG | data_out0              | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | data_ain_0[59]_i_1_n_0 | rst_IBUF         |               21 |             60 |
|  clk_IBUF_BUFG | data_ain_1             | rst_IBUF         |               21 |             60 |
|  clk_IBUF_BUFG | data_bin_5[59]_i_1_n_0 | rst_IBUF         |               24 |             60 |
|  clk_IBUF_BUFG | data_bin_a[59]_i_1_n_0 | rst_IBUF         |               21 |             60 |
|  clk_IBUF_BUFG | data_bin_0[59]_i_1_n_0 | rst_IBUF         |               23 |             60 |
|  clk_IBUF_BUFG | data_ain_a[59]_i_1_n_0 | rst_IBUF         |               25 |             60 |
|  clk_IBUF_BUFG | data_bin_1             | rst_IBUF         |               22 |             60 |
|  clk_IBUF_BUFG | data_ain_5[59]_i_1_n_0 | rst_IBUF         |               23 |             60 |
|  clk_IBUF_BUFG |                        | rst_IBUF         |              111 |            198 |
+----------------+------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                    11 |
+--------+-----------------------+


