
*** Running vivado
    with args -log pipeline_cpu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_cpu_display.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pipeline_cpu_display.tcl -notrace
Command: synth_design -top pipeline_cpu_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 320.355 ; gain = 75.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline_cpu_display' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu_display.v:8]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (1#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'pipeline_cpu' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu.v:9]
INFO: [Synth 8-638] synthesizing module 'fetch' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/fetch.v:9]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/fetch.v:9]
INFO: [Synth 8-638] synthesizing module 'decode' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/decode.v:8]
INFO: [Synth 8-256] done synthesizing module 'decode' (3#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/decode.v:8]
INFO: [Synth 8-638] synthesizing module 'exe' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/exe.v:8]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/alu.v:8]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/alu.v:8]
INFO: [Synth 8-638] synthesizing module 'multiply' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/multiply.v:8]
INFO: [Synth 8-256] done synthesizing module 'multiply' (6#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/multiply.v:8]
INFO: [Synth 8-256] done synthesizing module 'exe' (7#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/exe.v:8]
INFO: [Synth 8-638] synthesizing module 'mem' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/mem.v:8]
INFO: [Synth 8-226] default block is never used [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/mem.v:89]
INFO: [Synth 8-226] default block is never used [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/mem.v:107]
INFO: [Synth 8-256] done synthesizing module 'mem' (8#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/mem.v:8]
INFO: [Synth 8-638] synthesizing module 'wb' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/wb.v:10]
INFO: [Synth 8-256] done synthesizing module 'wb' (9#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/wb.v:10]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (10#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/realtime/inst_rom_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'inst_rom' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu.v:330]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/regfile.v:8]
WARNING: [Synth 8-6014] Unused sequential element rf_reg[0] was removed.  [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/regfile.v:46]
INFO: [Synth 8-256] done synthesizing module 'regfile' (11#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/regfile.v:8]
INFO: [Synth 8-638] synthesizing module 'data_ram' [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/realtime/data_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (12#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/realtime/data_ram_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'data_ram' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu.v:361]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (5) of module 'data_ram' [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu.v:368]
WARNING: [Synth 8-350] instance 'data_ram_module' of module 'data_ram' requires 11 connections, but only 10 given [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu.v:358]
INFO: [Synth 8-256] done synthesizing module 'pipeline_cpu' (13#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu.v:9]
WARNING: [Synth 8-350] instance 'cpu' of module 'pipeline_cpu' requires 26 connections, but only 15 given [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu_display.v:68]
INFO: [Synth 8-638] synthesizing module 'lcd_module' [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lcd_module' (14#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pipeline_cpu_display' (15#1) [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu_display.v:8]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 360.434 ; gain = 115.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 360.434 ; gain = 115.965
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/dcp13/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/dcp13/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/dcp15/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/.Xil/Vivado-18084-LAPTOP-T2FRDGEF/dcp15/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/constrs_1/new/pipeline_cpu.xdc]
invalid command name "SET_PROPERTY"
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/constrs_1/new/pipeline_cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/constrs_1/new/pipeline_cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_cpu_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_cpu_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 709.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 709.914 ; gain = 465.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 709.914 ; gain = 465.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/data_ram_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/inst_rom_module. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 709.914 ; gain = 465.445
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element product_temp_reg was removed.  [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/multiply.v:80]
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_name" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 709.914 ; gain = 465.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 1     
	              154 Bit    Registers := 1     
	              118 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 38    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   4 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline_cpu_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 3     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module exe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module pipeline_cpu 
Detailed RTL Component Info : 
+---Registers : 
	              167 Bit    Registers := 1     
	              154 Bit    Registers := 1     
	              118 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element multiply_module/product_temp_reg was removed.  [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/multiply.v:80]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[0]
INFO: [Synth 8-3886] merging instance 'cpu/WB_module/cause_exc_code_r_reg[0]' (FDRE) to 'cpu/WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/WB_module/cause_exc_code_r_reg[1]' (FDRE) to 'cpu/WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/WB_module/cause_exc_code_r_reg[2]' (FDRE) to 'cpu/WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu/WB_module/\cause_exc_code_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/WB_module/\cause_exc_code_r_reg[4] )
INFO: [Synth 8-3886] merging instance 'display_name_reg[5]' (FDS) to 'display_name_reg[13]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[6]' (FDR) to 'display_name_reg[14]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[7]' (FDR) to 'display_name_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[9]' (FDR) to 'display_name_reg[15]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[15]' (FDR) to 'display_name_reg[23]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[21]' (FDR) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[22]' (FDS) to 'display_name_reg[30]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[23]' (FDR) to 'display_name_reg[31]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[27]' (FDR) to 'display_name_reg[28]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[29]' (FDR) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[30]' (FDS) to 'display_name_reg[38]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[31]' (FDR) to 'display_name_reg[39]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[33]' (FDS) to 'display_name_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[39] )
WARNING: [Synth 8-3332] Sequential element (cause_exc_code_r_reg[4]) is unused and will be removed from module wb.
WARNING: [Synth 8-3332] Sequential element (cause_exc_code_r_reg[3]) is unused and will be removed from module wb.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[39]) is unused and will be removed from module pipeline_cpu_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 709.914 ; gain = 465.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 728.418 ; gain = 483.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 731.422 ; gain = 486.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/data_ram_module  has unconnected pin enb
WARNING: [Synth 8-5410] Found another clock driver cpu_clk_cg:O [D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu_display.v:50]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
|2     |inst_rom      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |data_ram   |     1|
|2     |inst_rom   |     1|
|3     |lcd_module |     1|
|4     |BUFG       |     1|
|5     |BUFGCE     |     1|
|6     |CARRY4     |    84|
|7     |LUT1       |   190|
|8     |LUT2       |    55|
|9     |LUT3       |   220|
|10    |LUT4       |   110|
|11    |LUT5       |   452|
|12    |LUT6       |  1359|
|13    |MUXF7      |   301|
|14    |FDRE       |  1879|
|15    |FDSE       |    14|
|16    |IBUF       |     3|
|17    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+-------------+------+
|      |Instance              |Module       |Cells |
+------+----------------------+-------------+------+
|1     |top                   |             |  4820|
|2     |  cpu                 |pipeline_cpu |  4632|
|3     |    EXE_module        |exe          |   509|
|4     |      multiply_module |multiply     |   509|
|5     |    IF_module         |fetch        |   280|
|6     |    MEM_module        |mem          |     5|
|7     |    WB_module         |wb           |   250|
|8     |    rf_module         |regfile      |  2376|
+------+----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 753.992 ; gain = 160.043
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 753.992 ; gain = 509.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

97 Infos, 66 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 759.773 ; gain = 522.043
INFO: [Common 17-1381] The checkpoint 'D:/My Projects/VerilogProj_2013631/project_82/project_8.runs/synth_1/pipeline_cpu_display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 759.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 14 21:50:15 2022...
