# pfforth-machine

Hardware Forth stack machine implementation for ULX3S FPGA with asynchronous execution and ESP32 integration.

## Project Overview

PFForth Machine is a pure hardware Forth implementation targeting the ULX3S FPGA (ECP5-based development board). Unlike traditional CPU-based Forth interpreters, this project implements Forth primitives directly in hardware with asynchronous executionâ€”meaning the machine processes instructions without requiring a global clock.

### Key Features

- **Pure Hardware Forth Machine**: Forth primitives implemented directly in hardware
- **Asynchronous Execution**:  Instruction-after-instruction processing without clock synchronization
- **ULX3S FPGA Target**: Based on Lattice ECP5 FPGA
- **Dual Stack Architecture**: 
  - Data stack (32 cells)
  - Return stack (32 cells)
- **Memory**:
  - RAM: 250 KB
  - Flash: 512 KB
- **Peripherals**:
  - WiFi (via on-board ESP32)
  - UART (serial communication)
  - SPI (external devices)
  - GPIO (sensors/IO)
  - ESP32 Integration

### Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         ASYNCHRONOUS FORTH MACHINE              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚ Data Stack   â”‚      â”‚ Return Stack â”‚        â”‚
â”‚  â”‚ (32 cells)   â”‚      â”‚ (32 cells)   â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚         â–²                     â–²                 â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚                   â”‚                            â”‚
â”‚           â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”                   â”‚
â”‚           â”‚ Hardware       â”‚                   â”‚
â”‚           â”‚ Primitives     â”‚                   â”‚
â”‚           â”‚ (30+ ops)      â”‚                   â”‚
â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚
â”‚                   â”‚                            â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚    â”‚              â”‚              â”‚             â”‚
â”‚  â”Œâ”€â–¼â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â–¼â”€â”€â”         â”‚
â”‚  â”‚RAMâ”‚ â”‚ Instr  â”‚ â”‚ Flash    â”‚ â”‚ PC â”‚         â”‚
â”‚  â”‚250Kâ”‚â”‚ RAM    â”‚ â”‚ 512K     â”‚ â”‚    â”‚         â”‚
â”‚  â””â”€â”€â”€â”˜ â”‚~250K  â”‚ â”‚          â”‚ â””â”€â”€â”€â”€â”˜         â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚                                                 â”‚
â”‚    (Asynchronous - No Global Clock)            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Project Structure

```
pfforth-machine/
â”œâ”€â”€ README.md                 # This file
â”œâ”€â”€ LICENSE                   # MIT License
â”œâ”€â”€ . gitignore               # Git ignore rules
â”‚
â”œâ”€â”€ docs/                    # Documentation
â”‚   â”œâ”€â”€ ARCHITECTURE.md      # Hardware architecture design
â”‚   â”œâ”€â”€ ISA.md              # Instruction Set Architecture
â”‚   â”œâ”€â”€ MEMORY_MAP.md       # Memory layout specification
â”‚   â””â”€â”€ PRIMITIVES.md       # Forth primitives specification
â”‚
â”œâ”€â”€ verilog/                 # Verilog HDL source code
â”‚   â”œâ”€â”€ top_module.v        # Top-level module
â”‚   â”œâ”€â”€ stack. v             # Stack implementation
â”‚   â”œâ”€â”€ primitives/         # Primitive implementations
â”‚   â”‚   â”œâ”€â”€ arithmetic.v    # +, -, *, /
â”‚   â”‚   â”œâ”€â”€ stack_ops.v     # DUP, DROP, SWAP, etc.
â”‚   â”‚   â”œâ”€â”€ memory.v        # @, !  operations
â”‚   â”‚   â””â”€â”€ control.v       # IF, THEN, DO, LOOP
â”‚   â”œâ”€â”€ memory/             # Memory controllers
â”‚   â”‚   â”œâ”€â”€ ram_ctrl.v      # RAM interface
â”‚   â”‚   â””â”€â”€ flash_ctrl.v    # Flash interface
â”‚   â””â”€â”€ peripherals/        # I/O interfaces
â”‚       â”œâ”€â”€ uart.v          # UART controller
â”‚       â”œâ”€â”€ spi. v           # SPI controller
â”‚       â””â”€â”€ esp32_if.v      # ESP32 interface
â”‚
â”œâ”€â”€ tools/                   # Development tools
â”‚   â”œâ”€â”€ compiler/           # Forth to bytecode compiler
â”‚   â”‚   â””â”€â”€ forthc.py       # Python compiler
â”‚   â”œâ”€â”€ assembler/          # Assembler
â”‚   â”‚   â””â”€â”€ asm.py          # Assembler tool
â”‚   â””â”€â”€ simulator/          # Hardware simulator
â”‚       â””â”€â”€ sim. py          # Simulation tool
â”‚
â””â”€â”€ tests/                   # Test files and examples
    â”œâ”€â”€ simple. fs           # Simple Forth examples
    â””â”€â”€ test_primitives.fs  # Primitive tests
```

## Getting Started

### Prerequisites

- **Hardware**: ULX3S FPGA development board
- **Software**:
  - Verilog HDL development tools (Yosys, nextpnr, or similar)
  - Python 3.7+ (for tools)
  - Git

### Installation

1. Clone this repository: 
```bash
git clone https://github.com/Pfontvilanova/pfforth-machine.git
cd pfforth-machine
```

2. Install development tools (as per your FPGA toolchain setup)

3. Review the documentation in `docs/` folder

### Usage

*Details to be added as project develops*

## Specifications

### Forth Primitives (30+)

Stack operations, arithmetic, memory access, control flow, and I/O operations.  See `docs/PRIMITIVES.md` for complete list.

### Memory Map

- **RAM**: 250 KB (data and stacks)
- **Flash**: 512 KB (program code)
- **Register file**: Stack pointers, program counter

See `docs/MEMORY_MAP.md` for detailed layout.

## Project Roadmap

- [ ] Define Instruction Set Architecture (ISA)
- [ ] Implement stack modules (asynchronous push/pop)
- [ ] Implement basic primitives (arithmetic, stack ops)
- [ ] Implement memory interface (@, ! operations)
- [ ] Implement control flow (IF/THEN, DO/LOOP)
- [ ] Develop Forth compiler/assembler
- [ ] Implement UART interface
- [ ] Implement SPI interface
- [ ] Integrate ESP32 WiFi support
- [ ] Create test suite
- [ ] Documentation and tutorials

## Contributing

Contributions are welcome! Please feel free to fork this repository and submit pull requests. 

## License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## Author

- **Pfontvilanova** - Project creator and maintainer

## Support

For questions, issues, or discussions about this project, please open an issue on GitHub. 

---

**Status**: Early Development ğŸš€
```
