// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


`timescale 1ps/1ps

// DESCRIPTION
// 6 bit counter.
// Generated by one of Gregg's toys.   Share And Enjoy.

module eth_f_cnt6 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    output [5:0] dout
);

wire [5:0] dout_w;

eth_f_lut6 t0 (
    .din({6'h0 | dout }),
    .dout(dout_w[0])
);
defparam t0 .MASK = 64'h5555555555555555;
defparam t0 .SIM_EMULATE = SIM_EMULATE;

eth_f_lut6 t1 (
    .din({6'h0 | dout }),
    .dout(dout_w[1])
);
defparam t1 .MASK = 64'h6666666666666666;
defparam t1 .SIM_EMULATE = SIM_EMULATE;

eth_f_lut6 t2 (
    .din({6'h0 | dout }),
    .dout(dout_w[2])
);
defparam t2 .MASK = 64'h7878787878787878;
defparam t2 .SIM_EMULATE = SIM_EMULATE;

eth_f_lut6 t3 (
    .din({6'h0 | dout }),
    .dout(dout_w[3])
);
defparam t3 .MASK = 64'h7f807f807f807f80;
defparam t3 .SIM_EMULATE = SIM_EMULATE;

eth_f_lut6 t4 (
    .din({6'h0 | dout }),
    .dout(dout_w[4])
);
defparam t4 .MASK = 64'h7fff80007fff8000;
defparam t4 .SIM_EMULATE = SIM_EMULATE;

eth_f_lut6 t5 (
    .din({6'h0 | dout }),
    .dout(dout_w[5])
);
defparam t5 .MASK = 64'h7fffffff80000000;
defparam t5 .SIM_EMULATE = SIM_EMULATE;

reg [5:0] dout_r = 6'b0 /* synthesis preserve dont_replicate */;
always @(posedge clk)  dout_r <= dout_w;
assign dout = dout_r;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "HEQcwkIk4AJUnyybgwol/5f4LNrpC62dnM4HE75Mb8kxROzHwkOVqUjjNakwyQUVn3rWDca7QqKGruQoj2QI6diWrHBuVPm2ePzJYe0opoRKRsrSLsozd6ihfZo7Y4AobDGlA0sx1RWdC2xxmhs6EhsIEYbW0OeABq8z3YlmhZOCNJP7S54htV6uHLAYjjaGmL7pkx5+dyKYUHnNRVlphInbKBlJ9OHWSVdDlWH+1XavJT+6y67EP13Agn4FyNzIr4KB5LpYfKjCf2n4ad20w18DU21DJX0vTWmTjaPmZDzB7KuWUSZzsvxm7aXJnpOboxovj45ZaGd1KCXpLmSa5jejTKDoyL1d+ulaFAZb/TQIcuZi2MK9+gi+pT1YNEBf2inhDfgs7ci75PwqA+ztqYOgFTVFxCekh5WfJYeLVC8OH4MZf2oo3inRjhnwNldYEwGYzfGJdpv+gKOEYFujzo1bE5J6R1O3YId4C/xRaiOSqXt72dgIVeI8b+NkbNILqMSqNpwmi7WeaDA/E7e36GSvg5IyTJa+k3QZ2t3Zt03ivUJKuggDzQl+x17k/i0vD/WvHr2wy1CA+2m4cWO+w6Ak2i3SjoZ6tTfV0sR7D6DXP2w7Z0xserozV8tNm7NXardUZayI5NfbK/w+3kKbsYS+4eci/gNsE36vMZC/69UMLJqYs/BmFY5DK6UI7E7CsD8nvUbwiCE4jcgytIi5VXndaVya7bP/8xY214pUmTE8a0Sm5hpRgqjyF5Bi1PHPJtam28ObkPyWMVtoaMNS+KGTina0H3cu46uHVYGTgihFhdXj5TvB1b5HeHiyf/iFSVNjdAgPk7rQlpEsLEJefKpwMEF3l36AeHAvYDAXDInDxCQzu4JtRzFXE5wGTcePE76HBQXyk7r9Ysas9wWeacs6G6HtMfPM99E3pLGFDVT5NnyWmOWUVcFwOSo6wQRiL22qrGKL6vD/jL9xgv/9jFh+u/Zmiiu73fM0I3ZtZt/nK1ff7ffKxsLhpBaR/mDG"
`endif