<profile>

<section name = "Vitis HLS Report for 'stencil3d_Pipeline_height_bound_col_height_bound_row'" level="0">
<item name = "Date">Sat Apr  5 07:23:28 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.973 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 5.130 us, 5.130 us, 1026, 1026, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- height_bound_col_height_bound_row">1024, 1024, 3, 2, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 109, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 132, -</column>
<column name="Register">-, -, 87, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_1_fu_163_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln15_fu_137_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln16_fu_241_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln17_fu_197_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln18_fu_216_p2">+, 0, 0, 17, 10, 10</column>
<column name="icmp_ln15_fu_131_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="icmp_ln16_fu_149_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="select_ln15_1_fu_169_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln15_fu_155_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_k_load">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_62">9, 2, 10, 20</column>
<column name="j_fu_58">9, 2, 6, 12</column>
<column name="k_fu_54">9, 2, 5, 10</column>
<column name="sol_address0">14, 3, 14, 42</column>
<column name="sol_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_272">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_62">10, 0, 10, 0</column>
<column name="j_fu_58">6, 0, 6, 0</column>
<column name="k_fu_54">5, 0, 5, 0</column>
<column name="orig_load_1_reg_301">32, 0, 32, 0</column>
<column name="select_ln15_reg_276">5, 0, 5, 0</column>
<column name="zext_ln17_reg_281">9, 0, 64, 55</column>
<column name="zext_ln18_reg_291">14, 0, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_col_height_bound_row, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_col_height_bound_row, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_col_height_bound_row, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_col_height_bound_row, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_col_height_bound_row, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stencil3d_Pipeline_height_bound_col_height_bound_row, return value</column>
<column name="orig_address0">out, 14, ap_memory, orig, array</column>
<column name="orig_ce0">out, 1, ap_memory, orig, array</column>
<column name="orig_q0">in, 32, ap_memory, orig, array</column>
<column name="orig_address1">out, 14, ap_memory, orig, array</column>
<column name="orig_ce1">out, 1, ap_memory, orig, array</column>
<column name="orig_q1">in, 32, ap_memory, orig, array</column>
<column name="sol_address0">out, 14, ap_memory, sol, array</column>
<column name="sol_ce0">out, 1, ap_memory, sol, array</column>
<column name="sol_we0">out, 1, ap_memory, sol, array</column>
<column name="sol_d0">out, 32, ap_memory, sol, array</column>
</table>
</item>
</section>
</profile>
