Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 10:02:09 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|          Clock Signal         |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                | B/timer0_carry__2_n_0 | B/SL_LED[0]_i_1_n_0   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                | B/timer0_carry__2_n_0 | B/N_LED[0]_i_1_n_0    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                | A/clear               | A/S_LED[0]_i_1_n_0    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                | A/clear               | A/NL_LED[0]_i_1_n_0   |                1 |              2 |         2.00 |
|  B/timeout_reg[28]_i_1__0_n_0 |                       |                       |                2 |              4 |         2.00 |
|  A/timeout_reg[28]_i_1_n_0    |                       |                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                |                       |                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                |                       | rst_IBUF              |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                | B/timer0_carry__2_n_0 |                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | A/clear               |                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                |                       | B/timer0_carry__2_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                |                       | A/clear               |                8 |             32 |         4.00 |
+-------------------------------+-----------------------+-----------------------+------------------+----------------+--------------+


