Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sat Dec  9 12:38:32 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_accelerator_utilization -kernels { Bert_layer_dataflow_region_1:level0_i/ulp/Bert_layer_dataflow_region_1_1/inst:Bert_layer_dataflow_region_1_1 Bert_layer_dataflow_region_2:level0_i/ulp/Bert_layer_dataflow_region_2_1/inst:Bert_layer_dataflow_region_2_1 Bert_layer_dataflow_region_3:level0_i/ulp/Bert_layer_dataflow_region_3_1/inst:Bert_layer_dataflow_region_3_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                              | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                          |  153027 [ 11.74%] |  18446 [  3.07%] |  232553 [  8.92%] |  197 [  9.77%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget                       | 1150653 [100.00%] | 582514 [100.00%] | 2374807 [100.00%] | 1819 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources                 |  530678 [ 46.12%] |  74630 [ 12.81%] |  506722 [ 21.34%] |  206 [ 11.32%] |  86 [  8.96%] | 1790 [ 19.84%] |
|    Unused Resources               |  619975 [ 53.88%] | 507884 [ 87.19%] | 1868085 [ 78.66%] | 1613 [ 88.68%] | 874 [ 91.04%] | 7230 [ 80.16%] |
| Bert_layer_dataflow_region_1      |  122100 [ 10.61%] |  20916 [  3.59%] |  113060 [  4.76%] |   68 [  3.74%] |   3 [  0.31%] |  384 [  4.26%] |
|    Bert_layer_dataflow_region_1_1 |  122100 [ 10.61%] |  20916 [  3.59%] |  113060 [  4.76%] |   68 [  3.74%] |   3 [  0.31%] |  384 [  4.26%] |
| Bert_layer_dataflow_region_2      |  189034 [ 16.43%] |  23144 [  3.97%] |  185542 [  7.81%] |   65 [  3.57%] |  49 [  5.10%] |  678 [  7.52%] |
|    Bert_layer_dataflow_region_2_1 |  189034 [ 16.43%] |  23144 [  3.97%] |  185542 [  7.81%] |   65 [  3.57%] |  49 [  5.10%] |  678 [  7.52%] |
| Bert_layer_dataflow_region_3      |  219544 [ 19.08%] |  30570 [  5.25%] |  208120 [  8.76%] |   73 [  4.01%] |  34 [  3.54%] |  728 [  8.07%] |
|    Bert_layer_dataflow_region_3_1 |  219544 [ 19.08%] |  30570 [  5.25%] |  208120 [  8.76%] |   73 [  4.01%] |  34 [  3.54%] |  728 [  8.07%] |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


