Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb  1 17:51:37 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.137        0.000                      0                   66        0.142        0.000                      0                   66        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.137        0.000                      0                   66        0.239        0.000                      0                   66       19.500        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.140        0.000                      0                   66        0.239        0.000                      0                   66       19.500        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.137        0.000                      0                   66        0.142        0.000                      0                   66  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.137        0.000                      0                   66        0.142        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.137ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.446ns (32.366%)  route 3.022ns (67.634%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  D1/display/hcounter_reg[1]/Q
                         net (fo=10, routed)          1.143     0.680    D1/display/Q[1]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.324     1.004 f  D1/display/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.979     1.983    D1/display/hcounter[9]_i_2_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.360     2.343 r  D1/display/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.290     2.632    D1/display/hcounter[10]_i_3_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.343     2.975 r  D1/display/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.610     3.585    D1/display/plusOp[10]
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
                         clock pessimism              0.602    39.117    
                         clock uncertainty           -0.098    39.020    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)       -0.298    38.722    D1/display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                 35.137    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 D1/display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.937ns (24.833%)  route 2.836ns (75.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X0Y32          FDRE                                         r  D1/display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  D1/display/vcounter_reg[8]/Q
                         net (fo=6, routed)           1.328     0.902    D1/display/x[8]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.154     1.056 f  D1/display/VS_i_2/O
                         net (fo=3, routed)           0.979     2.035    D1/display/VS_i_2_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.327     2.362 r  D1/display/VS_i_1/O
                         net (fo=1, routed)           0.529     2.891    D1/display/VS_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508    38.513    D1/display/CLK
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    D1/display/VS_reg
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D1/display/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.145    -0.305    D1/display/x[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  D1/display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    D1/display/plusOp__0[5]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.760%)  route 0.197ns (51.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.046    -0.209 r  D1/display/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    D1/display/hcounter[7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131    -0.448    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.956%)  route 0.159ns (46.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[10]/Q
                         net (fo=9, routed)           0.159    -0.293    D1/display/Q[10]
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  D1/display/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    D1/display/blank_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    D1/display/CLK
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.488    D1/display/blank_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.151%)  route 0.111ns (32.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.111    -0.357    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.258 r  u2/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    u2/count[4]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.504    u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.753%)  route 0.196ns (51.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.196    -0.256    D1/display/Q[5]
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  D1/display/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    D1/display/plusOp[8]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.458    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.953%)  route 0.112ns (33.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.112    -0.356    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.257 r  u2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u2/count_0[5]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091    -0.505    u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u2/count_reg[5]/Q
                         net (fo=3, routed)           0.154    -0.301    u2/count[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  u2/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u2/count_0[6]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.504    u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.626%)  route 0.197ns (51.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  D1/display/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp[6]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.459    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.710%)  route 0.192ns (50.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.259    D1/display/x[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.049    -0.210 r  D1/display/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp__0[2]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.470    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.708%)  route 0.191ns (50.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.191    -0.260    D1/display/x[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I1_O)        0.048    -0.212 r  D1/display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    D1/display/plusOp__0[3]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105    -0.472    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      D1/display/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y30      D1/display/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y31      D1/display/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      D1/display/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y32      D1/display/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y32      D1/display/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      D1/display/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      D1/display/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      D1/display/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      D1/display/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      D1/display/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y32      D1/display/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y32      D1/display/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.140ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.446ns (32.366%)  route 3.022ns (67.634%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  D1/display/hcounter_reg[1]/Q
                         net (fo=10, routed)          1.143     0.680    D1/display/Q[1]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.324     1.004 f  D1/display/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.979     1.983    D1/display/hcounter[9]_i_2_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.360     2.343 r  D1/display/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.290     2.632    D1/display/hcounter[10]_i_3_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.343     2.975 r  D1/display/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.610     3.585    D1/display/plusOp[10]
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
                         clock pessimism              0.602    39.117    
                         clock uncertainty           -0.094    39.023    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)       -0.298    38.725    D1/display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.725    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                 35.140    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.094    39.018    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.589    D1/display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.094    39.018    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.589    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.094    39.018    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.589    D1/display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.094    39.018    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.589    D1/display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.676ns  (required time - arrival time)
  Source:                 D1/display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.937ns (24.833%)  route 2.836ns (75.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X0Y32          FDRE                                         r  D1/display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  D1/display/vcounter_reg[8]/Q
                         net (fo=6, routed)           1.328     0.902    D1/display/x[8]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.154     1.056 f  D1/display/VS_i_2/O
                         net (fo=3, routed)           0.979     2.035    D1/display/VS_i_2_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.327     2.362 r  D1/display/VS_i_1/O
                         net (fo=1, routed)           0.529     2.891    D1/display/VS_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508    38.513    D1/display/CLK
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.567    D1/display/VS_reg
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 35.676    

Slack (MET) :             35.711ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.475    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.711    

Slack (MET) :             35.711ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.475    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.711    

Slack (MET) :             35.711ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.475    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.711    

Slack (MET) :             35.711ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.475    D1/display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D1/display/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.145    -0.305    D1/display/x[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  D1/display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    D1/display/plusOp__0[5]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.760%)  route 0.197ns (51.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.046    -0.209 r  D1/display/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    D1/display/hcounter[7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131    -0.448    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.956%)  route 0.159ns (46.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[10]/Q
                         net (fo=9, routed)           0.159    -0.293    D1/display/Q[10]
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  D1/display/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    D1/display/blank_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    D1/display/CLK
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.488    D1/display/blank_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.151%)  route 0.111ns (32.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.111    -0.357    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.258 r  u2/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    u2/count[4]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.504    u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.753%)  route 0.196ns (51.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.196    -0.256    D1/display/Q[5]
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  D1/display/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    D1/display/plusOp[8]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.458    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.953%)  route 0.112ns (33.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.112    -0.356    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.257 r  u2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u2/count_0[5]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091    -0.505    u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u2/count_reg[5]/Q
                         net (fo=3, routed)           0.154    -0.301    u2/count[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  u2/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u2/count_0[6]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.504    u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.626%)  route 0.197ns (51.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  D1/display/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp[6]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.459    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.710%)  route 0.192ns (50.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.259    D1/display/x[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.049    -0.210 r  D1/display/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp__0[2]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.470    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.708%)  route 0.191ns (50.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.191    -0.260    D1/display/x[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I1_O)        0.048    -0.212 r  D1/display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    D1/display/plusOp__0[3]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105    -0.472    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      D1/display/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y30      D1/display/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y31      D1/display/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      D1/display/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y32      D1/display/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y32      D1/display/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      D1/display/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      D1/display/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      D1/display/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      D1/display/vcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      D1/display/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      D1/display/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y32      D1/display/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y32      D1/display/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.137ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.446ns (32.366%)  route 3.022ns (67.634%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  D1/display/hcounter_reg[1]/Q
                         net (fo=10, routed)          1.143     0.680    D1/display/Q[1]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.324     1.004 f  D1/display/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.979     1.983    D1/display/hcounter[9]_i_2_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.360     2.343 r  D1/display/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.290     2.632    D1/display/hcounter[10]_i_3_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.343     2.975 r  D1/display/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.610     3.585    D1/display/plusOp[10]
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
                         clock pessimism              0.602    39.117    
                         clock uncertainty           -0.098    39.020    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)       -0.298    38.722    D1/display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                 35.137    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 D1/display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.937ns (24.833%)  route 2.836ns (75.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X0Y32          FDRE                                         r  D1/display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  D1/display/vcounter_reg[8]/Q
                         net (fo=6, routed)           1.328     0.902    D1/display/x[8]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.154     1.056 f  D1/display/VS_i_2/O
                         net (fo=3, routed)           0.979     2.035    D1/display/VS_i_2_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.327     2.362 r  D1/display/VS_i_1/O
                         net (fo=1, routed)           0.529     2.891    D1/display/VS_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508    38.513    D1/display/CLK
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    D1/display/VS_reg
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D1/display/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.145    -0.305    D1/display/x[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  D1/display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    D1/display/plusOp__0[5]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.402    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.760%)  route 0.197ns (51.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.046    -0.209 r  D1/display/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    D1/display/hcounter[7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131    -0.351    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.956%)  route 0.159ns (46.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[10]/Q
                         net (fo=9, routed)           0.159    -0.293    D1/display/Q[10]
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  D1/display/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    D1/display/blank_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    D1/display/CLK
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.391    D1/display/blank_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.151%)  route 0.111ns (32.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.111    -0.357    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.258 r  u2/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    u2/count[4]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.407    u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.753%)  route 0.196ns (51.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.196    -0.256    D1/display/Q[5]
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  D1/display/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    D1/display/plusOp[8]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.361    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.953%)  route 0.112ns (33.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.112    -0.356    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.257 r  u2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u2/count_0[5]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091    -0.408    u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u2/count_reg[5]/Q
                         net (fo=3, routed)           0.154    -0.301    u2/count[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  u2/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u2/count_0[6]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.407    u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.626%)  route 0.197ns (51.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  D1/display/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp[6]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.362    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.708%)  route 0.191ns (50.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.191    -0.260    D1/display/x[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I1_O)        0.048    -0.212 r  D1/display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    D1/display/plusOp__0[3]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105    -0.375    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.710%)  route 0.192ns (50.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.259    D1/display/x[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.049    -0.210 r  D1/display/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp__0[2]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.373    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.137ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.446ns (32.366%)  route 3.022ns (67.634%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  D1/display/hcounter_reg[1]/Q
                         net (fo=10, routed)          1.143     0.680    D1/display/Q[1]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.324     1.004 f  D1/display/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.979     1.983    D1/display/hcounter[9]_i_2_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.360     2.343 r  D1/display/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.290     2.632    D1/display/hcounter[10]_i_3_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.343     2.975 r  D1/display/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.610     3.585    D1/display/plusOp[10]
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
                         clock pessimism              0.602    39.117    
                         clock uncertainty           -0.098    39.020    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)       -0.298    38.722    D1/display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                 35.137    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[0]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[3]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.637ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.056ns (27.525%)  route 2.781ns (72.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     2.949    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507    38.512    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.586    D1/display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 35.637    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 D1/display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.937ns (24.833%)  route 2.836ns (75.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    D1/display/CLK
    SLICE_X0Y32          FDRE                                         r  D1/display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  D1/display/vcounter_reg[8]/Q
                         net (fo=6, routed)           1.328     0.902    D1/display/x[8]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.154     1.056 f  D1/display/VS_i_2/O
                         net (fo=3, routed)           0.979     2.035    D1/display/VS_i_2_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.327     2.362 r  D1/display/VS_i_1/O
                         net (fo=1, routed)           0.529     2.891    D1/display/VS_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.508    38.513    D1/display/CLK
    SLICE_X1Y30          FDRE                                         r  D1/display/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    D1/display/VS_reg
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.056ns (28.917%)  route 2.596ns (71.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.624    -0.888    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  D1/display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.983     0.551    D1/display/Q[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.150     0.701 f  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.433     1.135    D1/display/vcounter[10]_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.326     1.461 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.642     2.103    D1/display/eqOp
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.227 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.538     2.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511    38.516    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    D1/display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 35.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D1/display/vcounter_reg[3]/Q
                         net (fo=6, routed)           0.145    -0.305    D1/display/x[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  D1/display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    D1/display/plusOp__0[5]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.402    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.760%)  route 0.197ns (51.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.046    -0.209 r  D1/display/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    D1/display/hcounter[7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[7]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131    -0.351    D1/display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.956%)  route 0.159ns (46.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[10]/Q
                         net (fo=9, routed)           0.159    -0.293    D1/display/Q[10]
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  D1/display/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    D1/display/blank_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    D1/display/CLK
    SLICE_X1Y31          FDRE                                         r  D1/display/blank_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.391    D1/display/blank_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.151%)  route 0.111ns (32.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.111    -0.357    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.258 r  u2/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    u2/count[4]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[4]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.407    u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.753%)  route 0.196ns (51.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.196    -0.256    D1/display/Q[5]
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  D1/display/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    D1/display/plusOp[8]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.361    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.953%)  route 0.112ns (33.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.112    -0.356    u2/count[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.099    -0.257 r  u2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u2/count_0[5]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091    -0.408    u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u2/count_reg[5]/Q
                         net (fo=3, routed)           0.154    -0.301    u2/count[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  u2/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u2/count_0[6]
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    u2/CLK
    SLICE_X1Y21          FDCE                                         r  u2/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.407    u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.626%)  route 0.197ns (51.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X3Y32          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.197    -0.255    D1/display/Q[5]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  D1/display/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp[6]
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    D1/display/CLK
    SLICE_X2Y32          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.362    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.708%)  route 0.191ns (50.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.191    -0.260    D1/display/x[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I1_O)        0.048    -0.212 r  D1/display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    D1/display/plusOp__0[3]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105    -0.375    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.710%)  route 0.192ns (50.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    D1/display/CLK
    SLICE_X1Y32          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.259    D1/display/x[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.049    -0.210 r  D1/display/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    D1/display/plusOp__0[2]
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    D1/display/CLK
    SLICE_X0Y33          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.373    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.163    





