Classic Timing Analyzer report for Mips
Wed Apr 18 10:26:57 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.608 ns                                       ; reset         ; RST[30]~reg0  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.510 ns                                      ; RST[15]~reg0  ; RST[15]       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.249 ns                                       ; reset         ; estadoAtual.D ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[21]~reg0  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[21]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[22]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[25]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[19]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[13]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[17]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[24]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[31]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[12]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[26]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[20]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[15]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[16]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[14]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[23]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[18]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[4]~reg0   ; clock      ; clock    ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.A ; RST[4]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.A ; RST[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.942 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.A ; RST[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.940 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[28]~reg0  ; clock      ; clock    ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[29]~reg0  ; clock      ; clock    ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[30]~reg0  ; clock      ; clock    ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[27]~reg0  ; clock      ; clock    ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.A ; estadoAtual.B ; clock      ; clock    ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.D ; estadoAtual.A ; clock      ; clock    ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[5]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[8]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[11]~reg0  ; clock      ; clock    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[6]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[7]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[9]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[10]~reg0  ; clock      ; clock    ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; estadoAtual.D ; clock      ; clock    ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.C ; RST[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.708 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.B ; estadoAtual.C ; clock      ; clock    ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.B ; RST[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; estadoAtual.A ; RST[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.539 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+-------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To            ; To Clock ;
+-------+--------------+------------+-------+---------------+----------+
; N/A   ; None         ; 0.608 ns   ; reset ; RST[27]~reg0  ; clock    ;
; N/A   ; None         ; 0.608 ns   ; reset ; RST[28]~reg0  ; clock    ;
; N/A   ; None         ; 0.608 ns   ; reset ; RST[29]~reg0  ; clock    ;
; N/A   ; None         ; 0.608 ns   ; reset ; RST[30]~reg0  ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[0]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[1]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[2]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[3]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[4]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[5]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[6]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[7]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[8]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[9]~reg0   ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[10]~reg0  ; clock    ;
; N/A   ; None         ; 0.391 ns   ; reset ; RST[11]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[12]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[13]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[14]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[15]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[16]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[17]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[18]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[19]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[20]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[21]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[22]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[23]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[24]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[25]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[26]~reg0  ; clock    ;
; N/A   ; None         ; 0.169 ns   ; reset ; RST[31]~reg0  ; clock    ;
; N/A   ; None         ; -0.017 ns  ; reset ; estadoAtual.C ; clock    ;
; N/A   ; None         ; -0.017 ns  ; reset ; estadoAtual.A ; clock    ;
; N/A   ; None         ; -0.017 ns  ; reset ; estadoAtual.B ; clock    ;
; N/A   ; None         ; -0.019 ns  ; reset ; estadoAtual.D ; clock    ;
+-------+--------------+------------+-------+---------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 10.510 ns  ; RST[15]~reg0 ; RST[15] ; clock      ;
; N/A   ; None         ; 8.287 ns   ; RST[17]~reg0 ; RST[17] ; clock      ;
; N/A   ; None         ; 8.162 ns   ; RST[20]~reg0 ; RST[20] ; clock      ;
; N/A   ; None         ; 7.964 ns   ; RST[1]~reg0  ; RST[1]  ; clock      ;
; N/A   ; None         ; 7.745 ns   ; RST[10]~reg0 ; RST[10] ; clock      ;
; N/A   ; None         ; 7.471 ns   ; RST[5]~reg0  ; RST[5]  ; clock      ;
; N/A   ; None         ; 7.296 ns   ; RST[18]~reg0 ; RST[18] ; clock      ;
; N/A   ; None         ; 7.294 ns   ; RST[21]~reg0 ; RST[21] ; clock      ;
; N/A   ; None         ; 7.088 ns   ; RST[7]~reg0  ; RST[7]  ; clock      ;
; N/A   ; None         ; 7.075 ns   ; RST[22]~reg0 ; RST[22] ; clock      ;
; N/A   ; None         ; 7.069 ns   ; RST[26]~reg0 ; RST[26] ; clock      ;
; N/A   ; None         ; 7.065 ns   ; RST[14]~reg0 ; RST[14] ; clock      ;
; N/A   ; None         ; 7.064 ns   ; RST[25]~reg0 ; RST[25] ; clock      ;
; N/A   ; None         ; 7.064 ns   ; RST[0]~reg0  ; RST[0]  ; clock      ;
; N/A   ; None         ; 7.060 ns   ; RST[11]~reg0 ; RST[11] ; clock      ;
; N/A   ; None         ; 7.035 ns   ; RST[12]~reg0 ; RST[12] ; clock      ;
; N/A   ; None         ; 6.884 ns   ; RST[19]~reg0 ; RST[19] ; clock      ;
; N/A   ; None         ; 6.866 ns   ; RST[2]~reg0  ; RST[2]  ; clock      ;
; N/A   ; None         ; 6.855 ns   ; RST[8]~reg0  ; RST[8]  ; clock      ;
; N/A   ; None         ; 6.843 ns   ; RST[4]~reg0  ; RST[4]  ; clock      ;
; N/A   ; None         ; 6.826 ns   ; RST[29]~reg0 ; RST[29] ; clock      ;
; N/A   ; None         ; 6.819 ns   ; RST[31]~reg0 ; RST[31] ; clock      ;
; N/A   ; None         ; 6.818 ns   ; RST[13]~reg0 ; RST[13] ; clock      ;
; N/A   ; None         ; 6.802 ns   ; RST[16]~reg0 ; RST[16] ; clock      ;
; N/A   ; None         ; 6.627 ns   ; RST[23]~reg0 ; RST[23] ; clock      ;
; N/A   ; None         ; 6.623 ns   ; RST[24]~reg0 ; RST[24] ; clock      ;
; N/A   ; None         ; 6.614 ns   ; RST[30]~reg0 ; RST[30] ; clock      ;
; N/A   ; None         ; 6.611 ns   ; RST[27]~reg0 ; RST[27] ; clock      ;
; N/A   ; None         ; 6.602 ns   ; RST[9]~reg0  ; RST[9]  ; clock      ;
; N/A   ; None         ; 6.601 ns   ; RST[28]~reg0 ; RST[28] ; clock      ;
; N/A   ; None         ; 6.591 ns   ; RST[6]~reg0  ; RST[6]  ; clock      ;
; N/A   ; None         ; 6.585 ns   ; RST[3]~reg0  ; RST[3]  ; clock      ;
+-------+--------------+------------+--------------+---------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+-------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To            ; To Clock ;
+---------------+-------------+-----------+-------+---------------+----------+
; N/A           ; None        ; 0.249 ns  ; reset ; estadoAtual.D ; clock    ;
; N/A           ; None        ; 0.247 ns  ; reset ; estadoAtual.C ; clock    ;
; N/A           ; None        ; 0.247 ns  ; reset ; estadoAtual.A ; clock    ;
; N/A           ; None        ; 0.247 ns  ; reset ; estadoAtual.B ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[12]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[13]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[14]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[15]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[16]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[17]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[18]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[19]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[20]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[21]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[22]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[23]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[24]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[25]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[26]~reg0  ; clock    ;
; N/A           ; None        ; 0.061 ns  ; reset ; RST[31]~reg0  ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[0]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[1]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[2]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[3]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[4]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[5]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[6]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[7]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[8]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[9]~reg0   ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[10]~reg0  ; clock    ;
; N/A           ; None        ; -0.161 ns ; reset ; RST[11]~reg0  ; clock    ;
; N/A           ; None        ; -0.378 ns ; reset ; RST[27]~reg0  ; clock    ;
; N/A           ; None        ; -0.378 ns ; reset ; RST[28]~reg0  ; clock    ;
; N/A           ; None        ; -0.378 ns ; reset ; RST[29]~reg0  ; clock    ;
; N/A           ; None        ; -0.378 ns ; reset ; RST[30]~reg0  ; clock    ;
+---------------+-------------+-----------+-------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 18 10:26:57 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 420.17 MHz between source register "estadoAtual.C" and destination register "RST[21]~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.268 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y49_N9; Fanout = 29; REG Node = 'estadoAtual.C'
            Info: 2: + IC(1.035 ns) + CELL(0.149 ns) = 1.184 ns; Loc. = LCCOMB_X25_Y49_N18; Fanout = 1; COMB Node = 'RST[21]~reg0feeder'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.268 ns; Loc. = LCFF_X25_Y49_N19; Fanout = 1; REG Node = 'RST[21]~reg0'
            Info: Total cell delay = 0.233 ns ( 18.38 % )
            Info: Total interconnect delay = 1.035 ns ( 81.62 % )
        Info: - Smallest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.914 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.274 ns) + CELL(0.537 ns) = 2.914 ns; Loc. = LCFF_X25_Y49_N19; Fanout = 1; REG Node = 'RST[21]~reg0'
                Info: Total cell delay = 1.526 ns ( 52.37 % )
                Info: Total interconnect delay = 1.388 ns ( 47.63 % )
            Info: - Longest clock path from clock "clock" to source register is 2.912 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X20_Y49_N9; Fanout = 29; REG Node = 'estadoAtual.C'
                Info: Total cell delay = 1.526 ns ( 52.40 % )
                Info: Total interconnect delay = 1.386 ns ( 47.60 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "RST[27]~reg0" (data pin = "reset", clock pin = "clock") is 0.608 ns
    Info: + Longest pin to register delay is 3.555 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 36; PIN Node = 'reset'
        Info: 2: + IC(1.916 ns) + CELL(0.660 ns) = 3.555 ns; Loc. = LCFF_X19_Y49_N9; Fanout = 1; REG Node = 'RST[27]~reg0'
        Info: Total cell delay = 1.639 ns ( 46.10 % )
        Info: Total interconnect delay = 1.916 ns ( 53.90 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.911 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.911 ns; Loc. = LCFF_X19_Y49_N9; Fanout = 1; REG Node = 'RST[27]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.42 % )
        Info: Total interconnect delay = 1.385 ns ( 47.58 % )
Info: tco from clock "clock" to destination pin "RST[15]" through register "RST[15]~reg0" is 10.510 ns
    Info: + Longest clock path from clock "clock" to source register is 2.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.274 ns) + CELL(0.537 ns) = 2.914 ns; Loc. = LCFF_X25_Y49_N23; Fanout = 1; REG Node = 'RST[15]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.37 % )
        Info: Total interconnect delay = 1.388 ns ( 47.63 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y49_N23; Fanout = 1; REG Node = 'RST[15]~reg0'
        Info: 2: + IC(4.548 ns) + CELL(2.798 ns) = 7.346 ns; Loc. = PIN_AF7; Fanout = 0; PIN Node = 'RST[15]'
        Info: Total cell delay = 2.798 ns ( 38.09 % )
        Info: Total interconnect delay = 4.548 ns ( 61.91 % )
Info: th for register "estadoAtual.D" (data pin = "reset", clock pin = "clock") is 0.249 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.912 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X20_Y49_N31; Fanout = 1; REG Node = 'estadoAtual.D'
        Info: Total cell delay = 1.526 ns ( 52.40 % )
        Info: Total interconnect delay = 1.386 ns ( 47.60 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 36; PIN Node = 'reset'
        Info: 2: + IC(1.716 ns) + CELL(0.150 ns) = 2.845 ns; Loc. = LCCOMB_X20_Y49_N30; Fanout = 1; COMB Node = 'estadoAtual~14'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.929 ns; Loc. = LCFF_X20_Y49_N31; Fanout = 1; REG Node = 'estadoAtual.D'
        Info: Total cell delay = 1.213 ns ( 41.41 % )
        Info: Total interconnect delay = 1.716 ns ( 58.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 231 megabytes
    Info: Processing ended: Wed Apr 18 10:26:58 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


