Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Jun 04 01:40:02 2016

drc -z UART_TRANSMITTER.ncd UART_TRANSMITTER.pcf

WARNING:PhysDesignRules:367 - The signal <U1/Mram_array_reg1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
