<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PRM_PER" id="PRM_PER">
  
  
  <register acronym="PRCM_PM_PER_PWRSTCTRL" description="Controls the power state of PER power domain" id="PRCM_PM_PER_PWRSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" OCMC RAM Group 2 (Last 192KB) memory on state" end="22" id="RAM2_MEM_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" OCMC RAM Group 1 (First 64KB) memory on state" end="20" id="RAM1_MEM_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" Other memories in PER Domain ON state" end="18" id="PER_MEM_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" PRU-ICSS memory ON state" end="16" id="PRU_ICSS_MEM_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" RAM2_MEM[OCMC RAM Group 2 (Last 192KB)] bank state when domain is retention." end="11" id="RAM2_MEM_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" RAM1_MEM[OCMC RAM Group 1 (First 64KB)] bank state when domain is retention." end="10" id="RAM1_MEM_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" PER_MEM bank state when domain is retention." end="9" id="PER_MEM_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" PRU-ICSS bank state when domain is retention." end="8" id="PRU_ICSS_MEM_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" Power state change request when domain has already performed a sleep transition. [[br]]Allows going into deeper low power state without waking up the power domain. " end="4" id="LOWPOWERSTATECHANGE" rwaccess="RW" width="1">
    <bitenum description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do not request a low power state change." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Logic state when power domain is RETENTION" end="2" id="LOGICRETSTATE" rwaccess="RW" width="1">
    <bitenum description="Whole logic is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" PER domain power state control" end="0" id="POWERSTATE" rwaccess="RW" width="2">
    <bitenum description="ON State" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="RESERVED" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="RETENTION state" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OFF State" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PM_PER_PWRSTST" description="This register provides a status on the current PER power domain state. [warm reset insensitive]" id="PRCM_PM_PER_PWRSTST" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Last low power state entered. [[br]]Set to 0x3 upon write of the same only. [[br]]This register is intended for debug purpose only. " end="24" id="LASTPOWERSTATEENTERED" rwaccess="RW" width="2">
    <bitenum description="Power domain was previously ON-ACTIVE" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Power domain was previously ON-INACTIVE" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Power domain was previously in RETENTION" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Power domain was previously OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="21" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description=" Domain transition status" end="20" id="INTRANSITION" rwaccess="R" width="1">
    <bitenum description="Power domain transition is in progress." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No on-going transition on power domain" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="12" id="RESERVED_3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="11" description=" OCMC RAM Group 1 (Last 192KB) memory state status" end="10" id="RAM2_MEM_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" OCMC RAM Group 1 (First 64KB) memory state status" end="8" id="RAM1_MEM_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" PER domain memory state status" end="6" id="PER_MEM_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" PRU-ICSS memory state status" end="4" id="PRU_ICSS_MEM_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Logic state status" end="2" id="LOGICSTATEST" rwaccess="R" width="1">
    <bitenum description="Logic in domain is ON" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Logic in domain is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Current Power State Status" end="0" id="POWERSTATEST" rwaccess="R" width="2">
    <bitenum description="ON State" id="en_3_0x3" token="en_3_0x3" value="0x3"></bitenum>
    <bitenum description="RETENTION state" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OFF State" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_RSTCTRL" description="This register controls the release of the PER Domain resets." id="PRCM_RM_PER_RSTCTRL" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="6" id="RESERVED_1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description=" " end="3" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="2" description=" " end="2" id="ASSERT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" PER domain PRU-ICSS local reset control" end="1" id="PRU_ICSS_LRST" rwaccess="RW" width="1">
    <bitenum description="Reset is asserted for the PRU-ICSS" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reset is cleared for the PRU-ICSS" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_RSTST" description="This register logs the different reset sources of the PER domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]" id="PRCM_RM_PER_RSTST" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" PRU-ICSS Processor software reset status." end="0" id="PRU_ICSS_LRST" rwaccess="RW" width="1">
    <bitenum description="PRU-ICSS Processor has been reset upon SW reset" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No reset" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_L3_CONTEXT" description="This register contains dedicated L3 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_L3_CONTEXT" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_L3_INSTR_CONTEXT" description="This register contains dedicated L3_INSTR module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_L3_INSTR_CONTEXT" offset="0x44" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_OCMCRAM_CONTEXT" description="This register contains dedicated OCMCRAM module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_OCMCRAM_CONTEXT" offset="0x54" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" Specify if memory-based context in RAM2_MEM memory bank has been lost due to a previous power transition or other reset source." end="9" id="LOSTMEM_RAM2_MEM" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RAM1_MEM memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RAM1_MEM" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_VPFE0_CONTEXT" description="This register contains dedicated VPFE0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_VPFE0_CONTEXT" offset="0x6C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_VPFE1_CONTEXT" description="This register contains dedicated VPFE1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_VPFE1_CONTEXT" offset="0x74" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TPCC_CONTEXT" description="This register contains dedicated TPCC module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TPCC_CONTEXT" offset="0x7C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TPTC0_CONTEXT" description="This register contains dedicated TPTC0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TPTC0_CONTEXT" offset="0x84" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TPTC1_CONTEXT" description="This register contains dedicated TPTC1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TPTC1_CONTEXT" offset="0x8C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TPTC2_CONTEXT" description="This register contains dedicated TPTC2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TPTC2_CONTEXT" offset="0x94" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_DLL_AGING_CONTEXT" description="This register contains dedicated DLL_AGING module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_DLL_AGING_CONTEXT" offset="0x9C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_L4HS_CONTEXT" description="This register contains dedicated L4HS module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_L4HS_CONTEXT" offset="0xA4" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_GPMC_CONTEXT" description="This register contains dedicated GPMC module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_GPMC_CONTEXT" offset="0x224" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_ADC1_CONTEXT" description="This register contains dedicated ADC1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_ADC1_CONTEXT" offset="0x234" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_MCASP0_CONTEXT" description="This register contains dedicated MCASP0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_MCASP0_CONTEXT" offset="0x23C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_MCASP1_CONTEXT" description="This register contains dedicated MCASP1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_MCASP1_CONTEXT" offset="0x244" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_MMC2_CONTEXT" description="This register contains dedicated MMC2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_MMC2_CONTEXT" offset="0x24C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_QSPI_CONTEXT" description="This register contains dedicated QSPI module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_QSPI_CONTEXT" offset="0x25C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_USB_OTG_SS0_CONTEXT" description="This register contains dedicated USB_OTG0 context statuses. [warm reset insensitive]" id="PRCM_RM_PER_USB_OTG_SS0_CONTEXT" offset="0x264" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in _BANK1 memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_USB_OTG_SS1_CONTEXT" description="This register contains dedicated USB_OTG0 context statuses. [warm reset insensitive]" id="PRCM_RM_PER_USB_OTG_SS1_CONTEXT" offset="0x26C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in _BANK1 memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_PRU_ICSS_CONTEXT" description="This register contains dedicated ICSS module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_PRU_ICSS_CONTEXT" offset="0x324" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_L4LS_CONTEXT" description="This register contains dedicated L4LS module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_L4LS_CONTEXT" offset="0x424" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_DCAN0_CONTEXT" description="This register contains dedicated DCAN0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_DCAN0_CONTEXT" offset="0x42C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_DCAN1_CONTEXT" description="This register contains dedicated DCAN1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_DCAN1_CONTEXT" offset="0x434" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_PWMSS0_CONTEXT" description="This register contains dedicated PWMSS0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_PWMSS0_CONTEXT" offset="0x43C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_PWMSS1_CONTEXT" description="This register contains dedicated PWMSS1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_PWMSS1_CONTEXT" offset="0x444" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_PWMSS2_CONTEXT" description="This register contains dedicated PWMSS2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_PWMSS2_CONTEXT" offset="0x44C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_PWMSS3_CONTEXT" description="This register contains dedicated PWMSS3 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_PWMSS3_CONTEXT" offset="0x454" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_PWMSS4_CONTEXT" description="This register contains dedicated PWMSS4 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_PWMSS4_CONTEXT" offset="0x45C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_PWMSS5_CONTEXT" description="This register contains dedicated PWMSS5 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_PWMSS5_CONTEXT" offset="0x464" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_ELM_CONTEXT" description="This register contains dedicated ELM module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_ELM_CONTEXT" offset="0x46C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_GPIO1_CONTEXT" description="This register contains dedicated GPIO1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_GPIO1_CONTEXT" offset="0x47C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_GPIO2_CONTEXT" description="This register contains dedicated GPIO2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_GPIO2_CONTEXT" offset="0x484" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_GPIO3_CONTEXT" description="This register contains dedicated GPIO3 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_GPIO3_CONTEXT" offset="0x48C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_GPIO4_CONTEXT" description="This register contains dedicated GPIO4 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_GPIO4_CONTEXT" offset="0x494" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_GPIO5_CONTEXT" description="This register contains dedicated GPIO5 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_GPIO5_CONTEXT" offset="0x49C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_HDQ1W_CONTEXT" description="This register contains dedicated HDQ1W module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_HDQ1W_CONTEXT" offset="0x4A4" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_I2C1_CONTEXT" description="This register contains dedicated I2C1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_I2C1_CONTEXT" offset="0x4AC" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_I2C2_CONTEXT" description="This register contains dedicated I2C2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_I2C2_CONTEXT" offset="0x4B4" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_MAILBOX0_CONTEXT" description="This register contains dedicated MAILBOX0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_MAILBOX0_CONTEXT" offset="0x4BC" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_MMC0_CONTEXT" description="This register contains dedicated MMC0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_MMC0_CONTEXT" offset="0x4C4" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_MMC1_CONTEXT" description="This register contains dedicated MMC1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_MMC1_CONTEXT" offset="0x4CC" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_SPI0_CONTEXT" description="This register contains dedicated SPI0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_SPI0_CONTEXT" offset="0x504" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_SPI1_CONTEXT" description="This register contains dedicated SPI1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_SPI1_CONTEXT" offset="0x50C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_SPI2_CONTEXT" description="This register contains dedicated SPI2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_SPI2_CONTEXT" offset="0x514" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_SPI3_CONTEXT" description="This register contains dedicated SPI3 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_SPI3_CONTEXT" offset="0x51C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_SPI4_CONTEXT" description="This register contains dedicated SPI4 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_SPI4_CONTEXT" offset="0x524" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_SPINLOCK_CONTEXT" description="This register contains dedicated SPINLOCK module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_SPINLOCK_CONTEXT" offset="0x52C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER2_CONTEXT" description="This register contains dedicated TIMER2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER2_CONTEXT" offset="0x534" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER3_CONTEXT" description="This register contains dedicated TIMER3 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER3_CONTEXT" offset="0x53C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER4_CONTEXT" description="This register contains dedicated TIMER4 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER4_CONTEXT" offset="0x544" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER5_CONTEXT" description="This register contains dedicated TIMER5 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER5_CONTEXT" offset="0x54C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER6_CONTEXT" description="This register contains dedicated TIMER6 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER6_CONTEXT" offset="0x554" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER7_CONTEXT" description="This register contains dedicated TIMER7 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER7_CONTEXT" offset="0x55C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER8_CONTEXT" description="This register contains dedicated TIMER8 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER8_CONTEXT" offset="0x564" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER9_CONTEXT" description="This register contains dedicated TIMER9 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER9_CONTEXT" offset="0x56C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER10_CONTEXT" description="This register contains dedicated TIMER10 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER10_CONTEXT" offset="0x574" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_TIMER11_CONTEXT" description="This register contains dedicated TIMER11 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_TIMER11_CONTEXT" offset="0x57C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_UART1_CONTEXT" description="This register contains dedicated UART1 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_UART1_CONTEXT" offset="0x584" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_UART2_CONTEXT" description="This register contains dedicated UART2 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_UART2_CONTEXT" offset="0x58C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_UART3_CONTEXT" description="This register contains dedicated UART3 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_UART3_CONTEXT" offset="0x594" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_UART4_CONTEXT" description="This register contains dedicated UART4 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_UART4_CONTEXT" offset="0x59C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_UART5_CONTEXT" description="This register contains dedicated UART5 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_UART5_CONTEXT" offset="0x5A4" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_USBPHYOCP2SCP0_CONTEXT" description="This register contains dedicated USBPHYOCP2SCP0 context statuses. [warm reset insensitive]" id="PRCM_RM_PER_USBPHYOCP2SCP0_CONTEXT" offset="0x5BC" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of L3_INIT_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_USBPHYOCP2SCP1_CONTEXT" description="This register contains dedicated USBPHYOCP2SCP0 context statuses. [warm reset insensitive]" id="PRCM_RM_PER_USBPHYOCP2SCP1_CONTEXT" offset="0x5C4" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of L3_INIT_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_EMIF_CONTEXT" description="This register contains dedicated EMIF module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_EMIF_CONTEXT" offset="0x724" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_DLL_CONTEXT" description="This register contains dedicated DLL module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_DLL_CONTEXT" offset="0x72C" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_DSS_CONTEXT" description="This register contains dedicated DSS module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_DSS_CONTEXT" offset="0xA24" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_DSS_MEM" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_CPGMAC0_CONTEXT" description="This register contains dedicated CPGMAC0 module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_CPGMAC0_CONTEXT" offset="0xB24" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_RETAINED_BANK" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_PER_OCPWP_CONTEXT" description="This register contains dedicated OCPWP module context statuses. [warm reset insensitive]" id="PRCM_RM_PER_OCPWP_CONTEXT" offset="0xC24" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of PER_DOM_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
