
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:42]
INFO: [Synth 8-3491] module 'dmaengine' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/dmaengine.vhd:8' bound to instance 'dmaengine1' of component 'dmaengine' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:230]
INFO: [Synth 8-638] synthesizing module 'dmaengine' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/dmaengine.vhd:26]
INFO: [Synth 8-3491] module 'myxadc' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/myxadc.vhd:4' bound to instance 'myxadc_inst' of component 'myxadc' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/dmaengine.vhd:63]
INFO: [Synth 8-638] synthesizing module 'myxadc' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/myxadc.vhd:18]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'xadc_inst' of component 'xadc_wiz_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/myxadc.vhd:56]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/xadc_wiz_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'myxadc' (1#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/myxadc.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'dmaengine' (2#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.srcs/sources_1/new/dmaengine.vhd:26]
INFO: [Synth 8-3491] module 'SPI' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/SPI.vhd:9' bound to instance 'SPI1' of component 'SPI' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:253]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/SPI.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/SPI.vhd:25]
INFO: [Synth 8-3491] module 'arbiter' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/arbiter.vhd:11' bound to instance 'arb1' of component 'arbiter' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:268]
INFO: [Synth 8-638] synthesizing module 'arbiter' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/arbiter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'arbiter' (4#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/arbiter.vhd:20]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'mydcm1' of component 'clk_wiz_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:284]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'rsrc' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:11' bound to instance 'rsrc0' of component 'rsrc' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:301]
INFO: [Synth 8-638] synthesizing module 'rsrc' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:23]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/pc.vhd:11' bound to instance 'rsrcpc' of component 'pc' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:208]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/pc.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'pc' (5#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/pc.vhd:20]
INFO: [Synth 8-3491] module 'a' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/a.vhd:10' bound to instance 'rsrcareg' of component 'a' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:216]
INFO: [Synth 8-638] synthesizing module 'a' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/a.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'a' (6#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/a.vhd:17]
INFO: [Synth 8-3491] module 'c' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/c.vhd:10' bound to instance 'rsrccreg' of component 'c' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:222]
INFO: [Synth 8-638] synthesizing module 'c' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/c.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'c' (7#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/c.vhd:18]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/alu.vhd:12' bound to instance 'rsrcalu' of component 'alu' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:229]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/alu.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'alu' (8#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/alu.vhd:31]
INFO: [Synth 8-3491] module 'shiftcounter' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/shiftcounter.vhd:11' bound to instance 'rsrcshiftcounter' of component 'shiftcounter' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:247]
INFO: [Synth 8-638] synthesizing module 'shiftcounter' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/shiftcounter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'shiftcounter' (9#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/shiftcounter.vhd:17]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/regfile.vhd:10' bound to instance 'rsrcregfile' of component 'regfile' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:252]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/regfile.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/regfile.vhd:24]
INFO: [Synth 8-3491] module 'ma' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/ma.vhd:10' bound to instance 'rsrcmareg' of component 'ma' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:265]
INFO: [Synth 8-638] synthesizing module 'ma' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/ma.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ma' (11#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/ma.vhd:18]
INFO: [Synth 8-3491] module 'md' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/md.vhd:10' bound to instance 'rsrcmdreg' of component 'md' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:272]
INFO: [Synth 8-638] synthesizing module 'md' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/md.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'md' (12#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/md.vhd:21]
INFO: [Synth 8-3491] module 'ir' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/ir.vhd:10' bound to instance 'rsrcirreg' of component 'ir' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:282]
INFO: [Synth 8-638] synthesizing module 'ir' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/ir.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ir' (13#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/ir.vhd:20]
INFO: [Synth 8-3491] module 'conbit' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/conbit.vhd:10' bound to instance 'rsrcconbit' of component 'conbit' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:291]
INFO: [Synth 8-638] synthesizing module 'conbit' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/conbit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'conbit' (14#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/conbit.vhd:16]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/control.vhd:11' bound to instance 'rsrccontrol' of component 'control' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:296]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/control.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'control' (15#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/control.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'rsrc' (16#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/rsrc.vhd:23]
INFO: [Synth 8-3491] module 'eprom' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/eprom.vhd:10' bound to instance 'eprom1' of component 'eprom' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:318]
INFO: [Synth 8-638] synthesizing module 'eprom' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/eprom.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'eprom' (17#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/eprom.vhd:17]
INFO: [Synth 8-3491] module 'sram' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/sram.vhd:11' bound to instance 'sram1' of component 'sram' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:331]
INFO: [Synth 8-638] synthesizing module 'sram' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/sram.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sram' (18#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/sram.vhd:20]
INFO: [Synth 8-3491] module 'vga' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/vga.vhd:6' bound to instance 'vga1' of component 'vga' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:345]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/vga.vhd:20]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'myram' of component 'blk_mem_gen_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/vga.vhd:42]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/blk_mem_gen_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'vga' (19#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/vga.vhd:20]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/uart.vhd:12' bound to instance 'uart1' of component 'uart' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:365]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/uart.vhd:24]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'myuartfifo' of component 'fifo_generator_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/uart.vhd:129]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/.Xil/Vivado-44596-DESKTOP-TBLU0CF/realtime/fifo_generator_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'uart' (20#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/uart.vhd:24]
INFO: [Synth 8-3491] module 'pins' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/pins.vhd:4' bound to instance 'pins1' of component 'pins' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:383]
INFO: [Synth 8-638] synthesizing module 'pins' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/pins.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'pins' (21#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/pins.vhd:15]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/i2c.vhd:12' bound to instance 'i2c1' of component 'i2c' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:400]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/i2c.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'i2c' (22#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/i2c.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'testbench' (23#1) [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.457 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1018.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'dmaengine1/myxadc_inst/xadc_inst'
Finished Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'dmaengine1/myxadc_inst/xadc_inst'
Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'vga1/myram'
Finished Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'vga1/myram'
Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mydcm1'
Finished Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mydcm1'
Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'uart1/myuartfifo'
Finished Parsing XDC File [c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'uart1/myuartfifo'
Parsing XDC File [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.xdc:43]
Finished Parsing XDC File [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/testbench.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1097.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.531 ; gain = 79.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.531 ; gain = 79.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for dmaengine1/myxadc_inst/xadc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga1/myram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mydcm1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart1/myuartfifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.531 ; gain = 79.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dmaengine'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               01 |                               00
                      s1 |                               11 |                               01
                      s2 |                               10 |                               10
                      s3 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dmaengine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s3 |                               10 |                               11
                      s2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                         00000001 |                              000
                      s1 |                         00000010 |                              001
                      s2 |                         00000100 |                              010
                      s3 |                         00001000 |                              011
                      s4 |                         00010000 |                              100
                      s5 |                         00100000 |                              101
                      s6 |                         01000000 |                              110
                      s7 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1097.531 ; gain = 79.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 47    
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	  13 Input   32 Bit        Muxes := 3     
	  96 Input   32 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    5 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 116   
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 11    
	  26 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 31    
	   9 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1097.531 ; gain = 79.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|eprom       | data       | 512x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------+-----------+----------------------+------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------+-----------+----------------------+------------------+
|testbench   | sram1/myarray_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+------------+-------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.531 ; gain = 79.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1147.684 ; gain = 129.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------+-----------+----------------------+------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------+-----------+----------------------+------------------+
|testbench   | sram1/myarray_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+------------+-------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |xadc_wiz_0       |         1|
|3     |fifo_generator_0 |         1|
|4     |blk_mem_gen_0    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |blk_mem_gen_0_bbox    |     1|
|2     |clk_wiz_0_bbox        |     1|
|3     |fifo_generator_0_bbox |     1|
|4     |xadc_wiz_0_bbox       |     1|
|5     |CARRY4                |    51|
|6     |LUT1                  |    83|
|7     |LUT2                  |   324|
|8     |LUT3                  |   230|
|9     |LUT4                  |   367|
|10    |LUT5                  |   300|
|11    |LUT6                  |  1269|
|12    |MUXF7                 |   282|
|13    |MUXF8                 |    59|
|14    |RAM256X1S             |   128|
|15    |FDRE                  |  1674|
|16    |FDSE                  |    36|
|17    |IBUF                  |     6|
|18    |IOBUF                 |    33|
|19    |OBUF                  |    10|
|20    |OBUFT                 |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1165.832 ; gain = 147.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1165.832 ; gain = 68.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1165.832 ; gain = 147.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1172.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1172.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1172.660 ; gain = 154.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/Navi/Documents/ASchool/462/project completion/newuart/homework1.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 21:37:11 2024...
