`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:34 CST (Jun  9 2025 08:46:34 UTC)

module dut_LessThan_1U_27_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire lt_15_26_n_2, lt_15_26_n_3, lt_15_26_n_4, lt_15_26_n_5,
       lt_15_26_n_6, n_17;
  AOI21X2 lt_15_26_g118(.A0 (lt_15_26_n_4), .A1 (n_17), .B0
       (lt_15_26_n_6), .Y (out1));
  NAND2X2 lt_15_26_g120(.A (lt_15_26_n_3), .B (lt_15_26_n_5), .Y
       (lt_15_26_n_6));
  NAND2BX1 lt_15_26_g121(.AN (in1[7]), .B (lt_15_26_n_2), .Y
       (lt_15_26_n_5));
  NOR2X1 lt_15_26_g123(.A (in1[7]), .B (in1[5]), .Y (lt_15_26_n_4));
  OR2X6 lt_15_26_g124(.A (in1[7]), .B (in1[6]), .Y (lt_15_26_n_3));
  NOR2X2 lt_15_26_g126(.A (in1[5]), .B (in1[4]), .Y (lt_15_26_n_2));
  AOI31X4 g2(.A0 (in1[1]), .A1 (in1[0]), .A2 (in1[2]), .B0 (in1[3]), .Y
       (n_17));
endmodule


