/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [20:0] _02_;
  wire [14:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  reg [21:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [20:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_11z & celloutsig_1_1z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_56z = !(in_data[75] ? celloutsig_0_53z[1] : celloutsig_0_8z);
  assign celloutsig_0_10z = !(celloutsig_0_6z ? celloutsig_0_2z[14] : celloutsig_0_7z[1]);
  assign celloutsig_1_4z = ~celloutsig_1_3z[10];
  assign celloutsig_0_11z = ~celloutsig_0_2z[2];
  assign celloutsig_0_14z = ~in_data[72];
  assign celloutsig_1_18z = celloutsig_1_4z | ~(celloutsig_1_15z);
  assign celloutsig_0_8z = celloutsig_0_6z | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_13z = celloutsig_0_2z[18] | celloutsig_0_5z;
  assign celloutsig_1_8z = { celloutsig_1_3z[10:7], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } + { celloutsig_1_3z[18:12], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z } + _01_;
  assign celloutsig_0_28z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_22z } + { _01_[3:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_29z = { in_data[51:45], celloutsig_0_5z } + { celloutsig_0_18z, celloutsig_0_5z };
  reg [20:0] _18_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 21'h000000;
    else _18_ <= { _02_[20:9], _00_, celloutsig_0_28z, celloutsig_0_4z };
  assign out_data[52:32] = _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_9z[13:12], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z };
  reg [14:0] _20_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 15'h0000;
    else _20_ <= { celloutsig_0_13z, celloutsig_0_16z[8:3], 1'h1, celloutsig_0_16z[1:0], celloutsig_0_17z };
  assign { _02_[20:9], _00_, _03_[1:0] } = _20_;
  assign celloutsig_0_5z = celloutsig_0_3z[6:4] === { celloutsig_0_2z[16], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_3z[7:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z } === { celloutsig_1_3z[18:9], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z } === { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_27z = celloutsig_0_2z[14:7] === { celloutsig_0_9z[5:0], celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[127:117] >= in_data[153:143];
  assign celloutsig_1_9z = { celloutsig_1_8z[4:0], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } >= { celloutsig_1_8z[7:0], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_15z = { in_data[120:118], celloutsig_1_1z, celloutsig_1_0z } >= { celloutsig_1_3z[10:7], celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[47:38] < in_data[89:80];
  assign celloutsig_1_2z = { in_data[145:125], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[154:133], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[170:156] < { in_data[183:170], celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[91], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } < { in_data[35:17], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z } < { celloutsig_0_20z[2], celloutsig_0_19z, _02_[20:9], _00_, _03_[1:0], in_data[72], celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_2z[7:1] % { 1'h1, celloutsig_0_2z[17:14], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_9z = { celloutsig_0_2z[17:0], celloutsig_0_8z } * { celloutsig_0_2z[19:3], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_16z[1:0], celloutsig_0_7z, celloutsig_0_11z } * celloutsig_0_16z[8:3];
  assign celloutsig_0_43z = celloutsig_0_31z[13:9] !== { celloutsig_0_17z[2:0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[94:92] !== { in_data[65:64], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[135:121], celloutsig_1_0z, celloutsig_1_0z } !== in_data[123:107];
  assign celloutsig_1_5z = & { celloutsig_1_2z, in_data[189:187] };
  assign celloutsig_0_50z = ^ { celloutsig_0_7z, celloutsig_0_27z };
  assign celloutsig_1_19z = ^ { in_data[104:97], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_31z = { celloutsig_0_29z[7:1], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_11z } >> { celloutsig_0_30z[2:0], celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_28z };
  assign celloutsig_0_3z = { in_data[12:6], celloutsig_0_1z } >> { in_data[81:77], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_10z = { in_data[171:169], celloutsig_1_7z, celloutsig_1_5z } >> celloutsig_1_8z[6:2];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } >> { celloutsig_0_2z[21:20], celloutsig_0_1z };
  assign celloutsig_0_53z = in_data[68:65] - { celloutsig_0_43z, celloutsig_0_6z, celloutsig_0_50z, celloutsig_0_50z };
  assign celloutsig_0_30z = { celloutsig_0_3z[2], celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_25z } - celloutsig_0_17z[4:1];
  assign celloutsig_0_19z = { in_data[20:18], celloutsig_0_8z } ~^ { celloutsig_0_11z, celloutsig_0_7z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 20'h00000;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[189:175], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 22'h000000;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[21:13], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_14z = ~((celloutsig_1_5z & celloutsig_1_7z) | (celloutsig_1_0z & celloutsig_1_10z[0]));
  assign celloutsig_0_22z = ~((celloutsig_0_7z[1] & celloutsig_0_10z) | (celloutsig_0_6z & celloutsig_0_18z[6]));
  assign { celloutsig_0_16z[1:0], celloutsig_0_16z[8:3] } = { celloutsig_0_13z, celloutsig_0_6z, in_data[40:36], celloutsig_0_0z } ~^ { celloutsig_0_10z, in_data[72], _01_[3:0], celloutsig_0_0z, celloutsig_0_1z };
  assign _02_[8:0] = { _00_, celloutsig_0_28z, celloutsig_0_4z };
  assign _03_[14:2] = { _02_[20:9], _00_ };
  assign celloutsig_0_16z[2] = 1'h1;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z };
endmodule
