#pragma once

#define PINMUX_SWDCLK                1
#define PINMUX_SWDIO                 2
#define PINMUX_QSPI_CLK              3
#define PINMUX_QSPI_CSN              4
#define PINMUX_QSPI_D0               5
#define PINMUX_QSPI_D1               6
#define PINMUX_QSPI_D2               7
#define PINMUX_QSPI_D3               8
#define PINMUX_SPI0_CSN              9
#define PINMUX_SPI0_CS               9
#define PINMUX_SPI0_SCLK             10
#define PINMUX_SPI0_CLK              10
#define PINMUX_SPI0_MOSI             11
#define PINMUX_SPI0_MISO             12
#define PINMUX_SPI1_CSN              13
#define PINMUX_SPI1_CS               13
#define PINMUX_SPI1_SCLK             14
#define PINMUX_SPI1_CLK              14
#define PINMUX_SPI1_MOSI             15
#define PINMUX_SPI1_MISO             16
#define PINMUX_I2C0_SCK              17
#define PINMUX_I2C0_SCL              17
#define PINMUX_I2C0_SDA              18
#define PINMUX_I2C1_SCK              19
#define PINMUX_I2C1_SCL              19
#define PINMUX_I2C1_SDA              20
#define PINMUX_PDM0_CLK              21
#define PINMUX_PDM0_IN               22
#define PINMUX_PDM1_CLK              23
#define PINMUX_PDM1_IN               24
#define PINMUX_I2S0_SCK_OUT          25
#define PINMUX_I2S0_WS_OUT           26
#define PINMUX_I2S0_SD_OUT           27
#define PINMUX_I2S0_SCK_IN           28
#define PINMUX_I2S0_WS_IN            29
#define PINMUX_I2S0_SD_IN            30
#define PINMUX_UART0_RX              31
#define PINMUX_UART0_TX              32
#define PINMUX_UART0_CTS             33
#define PINMUX_UART0_RTS             34
#define PINMUX_UART1_RX              35
#define PINMUX_UART1_TX              36
#define PINMUX_UART1_CTS             37
#define PINMUX_UART1_RTS             38
#define PINMUX_UART2_RX              39
#define PINMUX_UART2_TX              40
#define PINMUX_UART2_CTS             41
#define PINMUX_UART2_RTS             42
#define PINMUX_PWM0                  43
#define PINMUX_PWM1                  44
#define PINMUX_PWM2                  45
#define PINMUX_PWM3                  46
#define PINMUX_PWM4                  47
#define PINMUX_PWM5                  48
#define PINMUX_PWM6                  49
#define PINMUX_PWM7                  50
#define PINMUX_KSI19                 51
#define PINMUX_KSI18                 52
#define PINMUX_KSI17                 53
#define PINMUX_KSI16                 54
#define PINMUX_KSI15                 55
#define PINMUX_KSI14                 56
#define PINMUX_KSI13                 57
#define PINMUX_KSI12                 58
#define PINMUX_KSI11                 59
#define PINMUX_KSI10                 60
#define PINMUX_KSI9                  61
#define PINMUX_KSI8                  62
#define PINMUX_KSI7                  63
#define PINMUX_KSI6                  64
#define PINMUX_KSI5                  65
#define PINMUX_KSI4                  66
#define PINMUX_KSI3                  67
#define PINMUX_KSI2                  68
#define PINMUX_KSI1                  69
#define PINMUX_KSI0                  70
#define PINMUX_KSO19                 71
#define PINMUX_KSO18                 72
#define PINMUX_KSO17                 73
#define PINMUX_KSO16                 74
#define PINMUX_KSO15                 75
#define PINMUX_KSO14                 76
#define PINMUX_KSO13                 77
#define PINMUX_KSO12                 78
#define PINMUX_KSO11                 79
#define PINMUX_KSO10                 80
#define PINMUX_KSO9                  81
#define PINMUX_KSO8                  82
#define PINMUX_KSO7                  83
#define PINMUX_KSO6                  84
#define PINMUX_KSO5                  85
#define PINMUX_KSO4                  86
#define PINMUX_KSO3                  87
#define PINMUX_KSO2                  88
#define PINMUX_KSO1                  89
#define PINMUX_KSO0                  90
#define PINMUX_SHUB_SPI0_CSN         91
#define PINMUX_SHUB_SPI0_CS          91
#define PINMUX_SHUB_SPI0_SCLK        92
#define PINMUX_SHUB_SPI0_CLK         92
#define PINMUX_SHUB_SPI0_MOSI        93
#define PINMUX_SHUB_SPI0_MISO        94
#define PINMUX_SHUB_SPI1_CSN         95
#define PINMUX_SHUB_SPI1_CS          95
#define PINMUX_SHUB_SPI1_SCLK        96
#define PINMUX_SHUB_SPI1_CLK         96
#define PINMUX_SHUB_SPI1_MOSI        97
#define PINMUX_SHUB_SPI1_MISO        98
#define PINMUX_SHUB_I2C0_SCK         99
#define PINMUX_SHUB_I2C0_SCL         99
#define PINMUX_SHUB_I2C0_SDA         100
#define PINMUX_SHUB_I2C1_SCK         101
#define PINMUX_SHUB_I2C1_SCL         101
#define PINMUX_SHUB_I2C1_SDA         102
#define PINMUX_QDEC0_A               103
#define PINMUX_QDEC0_B               104
#define PINMUX_QDEC1_A               105
#define PINMUX_QDEC1_B               106
#define PINMUX_QDEC2_A               107
#define PINMUX_QDEC2_B               108
#define PINMUX_XLNA_XPA0             109
#define PINMUX_XLNA_XPA1             110
#define PINMUX_XLNA_XPA2             111
#define PINMUX_XLNA_XPA3             112
#define PINMUX_XLNA_XPA4             113
#define PINMUX_MDM_IN4               114
#define PINMUX_MDM_IN3               115
#define PINMUX_MDM_IN2               116
#define PINMUX_MDM_IN1               117
#define PINMUX_MDM_IN0               118
#define PINMUX_MDM_OUT7              119
#define PINMUX_MDM_OUT6              120
#define PINMUX_MDM_OUT5              121
#define PINMUX_MDM_OUT4              122
#define PINMUX_MDM_OUT3              123
#define PINMUX_MDM_OUT2              124
#define PINMUX_MDM_OUT1              125
#define PINMUX_MDM_OUT0              126
#define PINMUX_LC_RX_EN              127
#define PINMUX_LC_TX_EN              128
#define PINMUX_ANT_OUT7              129
#define PINMUX_ANT_OUT6              130
#define PINMUX_ANT_OUT5              131
#define PINMUX_ANT_OUT4              132
#define PINMUX_ANT_OUT3              133
#define PINMUX_ANT_OUT2              134
#define PINMUX_ANT_OUT1              135
#define PINMUX_ANT_OUT0              136
#define PINMUX_BLE_SYNC              137
#define PINMUX_BLE_IN_PROCESS        138
#define PINMUX_BLE_TX                139
#define PINMUX_BLE_RX                140
#define PINMUX_BLE_PTI0              141
#define PINMUX_BLE_PTI1              142
#define PINMUX_BLE_PTI2              143
#define PINMUX_BLE_PTI3              144
#define PINMUX_WLAN_TX               145
#define PINMUX_WLAN_RX               146
#define PINMUX_TRACECLKOUT           147
#define PINMUX_TRACEDATA_IQ0         148
#define PINMUX_TRACEDATA_IQ1         149
#define PINMUX_TRACEDATA_IQ2         150
#define PINMUX_TRACEDATA_IQ3         151
#define PINMUX_TRACEDATA_IQ4         152
#define PINMUX_TRACEDATA_IQ5         153
#define PINMUX_TRACEDATA_IQ6         154
#define PINMUX_TRACEDATA_IQ7         155
#define PINMUX_TRACEDATA_IQ8         156
#define PINMUX_TRACEDATA_IQ9         157
#define PINMUX_TRACEDATA_IQ10        158
#define PINMUX_TRACEDATA_IQ11        159
#define PINMUX_TRACEDATA_IQ12        160
#define PINMUX_TRACEDATA_IQ13        161
#define PINMUX_TRACEDATA_IQ14        162
#define PINMUX_TRACEDATA_IQ15        163
#define PINMUX_DBG                   164
#define PINMUX_DTOPBYP               165
#define PINMUX_GPIO                  0
/*
pin count = 54
package = 7x7
bond outs = 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
                                                 P31
                                                  P32
                                                   P33
                                                    P34
                                                     P35
                                                      P36
                                                       P37
                                                        P38
                                                         P39
                                                          P40
                                                           P41
                                                            P42
                                                             P43
                                                              P44
                                                               P45
                                                                P46
                                                                 P47
                                                                  P48
                                                                   P49
                                                                    P50
                                                                     P51
                                                                      P52
                                                                       P53
swdclk          : x.....................................................
swdio           : .x....................................................
qspi_clk        : x.....x.....x.....x...........x.!.!!..................
qspi_csn        : .x.....x.....x.....x.....x.....!....!.................
qspi_d0         : ..x.....x.....x.....x.....x....!..!.!.................
qspi_d1         : ...x...........x.....x.....x....!!.!..................
qspi_d2         : ....x...........x.....x.....x....!!!..................
qspi_d3         : .....x...........x.....x.....x..!!..!.................
spi0_csn        : x.......x.......x...x.........x.......................
spi0_sclk       : .x...............x.......x.x..........................
spi0_mosi       : ..x...............x.......x.x.........................
spi0_miso       : ...x...............x.........x........................
spi1_csn        : ....x.......x.......x.................................
spi1_sclk       : .....x.......x.......x................................
spi1_mosi       : ......x.......x.......x...............................
spi1_miso       : .......x.......x.......x..............................
i2c0_sck        : x...x...x...x...x...x.....x...x.......................
i2c0_sda        : .x...x.......x...x...x...x.x.x........................
i2c1_sck        : ..x...x.......x...x...x...x.x.........................
i2c1_sda        : ...x...x.......x...x...x.....x........................
pdm0_clk        : x...x...x...x...x...x.........x.......................
pdm0_in         : .x...x.......x...x...x...x.x..........................
pdm1_clk        : ..x...x.......x...x...x...x.x.........................
pdm1_in         : ...x...x.......x...x...x.....x........................
i2s0_sck_out    : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_out     : .x..x..x.....x..x..x..x..x..x.........................
i2s0_sd_out     : ..x..x..x.....x..x..x..x..x..x........................
i2s0_sck_in     : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_in      : .x..x..x.....x..x..x..x..x..x.........................
i2s0_sd_in      : ..x..x..x.....x..x..x..x..x..x........................
uart0_rx        : x.x.x.x.x...x.x.x.x.x.x...x.x.x.......................
uart0_tx        : .x.x.x.x.....x.x.x.x.x.x.x.x.x........................
uart0_cts       : x...x...x...x...x...x........xx.......................
uart0_rts       : .x...x.......x...x...x...x.x..........................
uart1_rx        : .x...x.......x...x...x...x.x..........................
uart1_tx        : ..x...x.......x...x...x...xxx.........................
uart1_cts       : ...x...x.......x...x...x.....x........................
uart1_rts       : x...x...x...x...x...x.........x.......................
uart2_rx        : .........................................!...!........
uart2_tx        : ..........................................!...!.......
uart2_cts       : ...........................................!..........
uart2_rts       : ............................................!.........
pwm0            : x....x..x...x...x.............x......!................
pwm1            : .x...............x.......x.x..........!...............
pwm2            : ..x...............x.......x.x..........!..............
pwm3            : ...x...............x.........x..........!.............
pwm4            : ....x.......x.......x................!................
pwm5            : .....x.......x.......x................!...............
pwm6            : ......x.......x.......x................!..............
pwm7            : .......x.......x.......x................!.............
ksi19           : ..........................x...........................
ksi18           : ...........................x..........................
ksi17           : ...................x..................................
ksi16           : ..................x...................................
ksi15           : .................x....................................
ksi14           : ................x.....................................
ksi13           : ...............x......................................
ksi12           : ............x............x............................
ksi11           : ...........x.................xx.......................
ksi10           : ..........x............x....x.........................
ksi9            : .........x............x....x..........................
ksi8            : ........x............x................................
ksi7            : .......x............x.................................
ksi6            : ......x............x..................................
ksi5            : .....x............x...................................
ksi4            : ....x............x....................................
ksi3            : ...x............x.....................................
ksi2            : ..x............x......................................
ksi1            : .x............x.......................................
ksi0            : x............x............x...........................
kso19           : ..........................x...........................
kso18           : ...........................x..........................
kso17           : ..............................x.......................
kso16           : .............................x........................
kso15           : ............................x.........................
kso14           : ........................x.............................
kso13           : .......................x..............................
kso12           : ............x............x............................
kso11           : ...........x.................xx.......................
kso10           : ..........x............x....x.........................
kso9            : .........x............x....x..........................
kso8            : ........x............x................................
kso7            : .......x............x.................................
kso6            : ......x............x..................................
kso5            : .....x............x...................................
kso4            : ....x............x....................................
kso3            : ...x............x.....................................
kso2            : ..x............x......................................
kso1            : .x............x.......................................
kso0            : x............x............x...........................
shub_spi0_csn   : x.......x.......x...x.........x.......................
shub_spi0_sclk  : .x...............x.......x.x..........................
shub_spi0_mosi  : ..x...............x.......x.x.........................
shub_spi0_miso  : ...x...............x.........x........................
shub_spi1_csn   : ....x.......x.......x.................................
shub_spi1_sclk  : .....x.......x.......x................................
shub_spi1_mosi  : ......x.......x.......x...............................
shub_spi1_miso  : .......x.......x.......x..............................
shub_i2c0_sck   : x...x...x...x...x...x.........x.......................
shub_i2c0_sda   : .x...x.......x...x...x...x.x.x........................
shub_i2c1_sck   : ..x...x.......x...x...x...x.x.........................
shub_i2c1_sda   : ...x...x.......x...x...x.....x........................
qdec0_a         : x.....x.....x.....x...........x.......................
qdec0_b         : .x.....x.....x.....x.....x............................
qdec1_a         : ..x.....x.....x.....x.....x...........................
qdec1_b         : ...x...........x.....x.....x..........................
qdec2_a         : ....x...........x.....x.....x.........................
qdec2_b         : .....x...........x.....x.....x........................
xlna_xpa0       : x....x.........x....x....x..x.........................
xlna_xpa1       : .x....x.........x....x....x..x........................
xlna_xpa2       : ..x....x....x....x....x...............................
xlna_xpa3       : ...x....x....x....x....x..............................
xlna_xpa4       : ....x.........x....x.......x..x.......................
mdm_in4         : ...........................x..........................
mdm_in3         : ........x.............................................
mdm_in2         : .......x..............................................
mdm_in1         : ......x...............................................
mdm_in0         : .....x................................................
mdm_out7        : ..........................x...........................
mdm_out6        : .........................x............................
mdm_out5        : ..............................x.......................
mdm_out4        : .......................x..............................
mdm_out3        : ......................x...............................
mdm_out2        : .....................x................................
mdm_out1        : ....................x.................................
mdm_out0        : ...................x..................................
lc_rx_en        : x.x.x.x.x...x.x.x.x.x.x...x.x.x.......................
lc_tx_en        : .x.x.x.x.....x.x.x.x.x.x.x.x.x........................
ant_out7        : .......x.......x.......x..............................
ant_out6        : ......x.......x.......x...............................
ant_out5        : .....x.......x.......x................................
ant_out4        : ....x.......x.......x.................................
ant_out3        : ...x...............x.........x........................
ant_out2        : ..x...............x.......x.x.........................
ant_out1        : .x...............x.......x.x..........................
ant_out0        : x.......x.......x.............x.......................
ble_sync        : x...................x.......x.........................
ble_in_process  : .x...................x.......x........................
ble_tx          : ..x.........x.........x...............................
ble_rx          : ...x.........x.........x..............................
ble_pti0        : ....x.........x...............x.......................
ble_pti1        : .....x.........x.........x............................
ble_pti2        : ......x.........x.........x...........................
ble_pti3        : .......x.........x....................................
wlan_tx         : ........x.........x...................................
wlan_rx         : ...................x.......x..........................
traceclkout     : x.......x.......x.............x.......................
tracedata_iq0   : .x...............x.......x.x..........................
tracedata_iq1   : ..x...............x.......x.x.........................
tracedata_iq2   : ...x...............x.........x........................
tracedata_iq3   : ....x.......x.......x.................................
tracedata_iq4   : .....x.......x.......x................................
tracedata_iq5   : ......x.......x.......x...............................
tracedata_iq6   : .......x.......x.......x..............................
tracedata_iq7   : x.......x.......x.............x.......................
tracedata_iq8   : .x...............x.......x.x..........................
tracedata_iq9   : ..x...............x.......x.x.........................
tracedata_iq10  : ...x...............x.........x........................
tracedata_iq11  : ....x.......x.......x.................................
tracedata_iq12  : .....x.......x.......x................................
tracedata_iq13  : ......x.......x.......x...............................
tracedata_iq14  : .......x.......x.......x..............................
tracedata_iq15  : x.......x.......x.............x.......................
dbg             : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.......................
dtopbyp         : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.......................
gpio            : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx!!!!!!!!!!!!!!!!!!!!!!!
*/
#define ANT_OUT0__MASK_7X7        0x40010101
#define ANT_OUT1__MASK_7X7        0x0a020002
#define ANT_OUT2__MASK_7X7        0x14040004
#define ANT_OUT3__MASK_7X7        0x20080008
#define ANT_OUT4__MASK_7X7        0x00101010
#define ANT_OUT5__MASK_7X7        0x00202020
#define ANT_OUT6__MASK_7X7        0x00404040
#define ANT_OUT7__MASK_7X7        0x00808080
#define BLE_IN_PROCESS__MASK_7X7  0x20200002
#define BLE_PTI0__MASK_7X7        0x40004010
#define BLE_PTI1__MASK_7X7        0x02008020
#define BLE_PTI2__MASK_7X7        0x04010040
#define BLE_PTI3__MASK_7X7        0x00020080
#define BLE_RX__MASK_7X7          0x00802008
#define BLE_SYNC__MASK_7X7        0x10100001
#define BLE_TX__MASK_7X7          0x00401004
#define DBG__MASK_7X7             0x7fffffff
#define DTOPBYP__MASK_7X7         0x7fffffff
#define GPIO__MASK_7X7            0x7fffffff
#define I2C0_SCK__MASK_7X7        0x44111111
#define I2C0_SCL__MASK_7X7        0x44111111
#define I2C0_SDA__MASK_7X7        0x2a222022
#define I2C1_SCK__MASK_7X7        0x14444044
#define I2C1_SCL__MASK_7X7        0x14444044
#define I2C1_SDA__MASK_7X7        0x20888088
#define I2S0_SCK_IN__MASK_7X7     0x48249049
#define I2S0_SCK_OUT__MASK_7X7    0x48249049
#define I2S0_SD_IN__MASK_7X7      0x24924124
#define I2S0_SD_OUT__MASK_7X7     0x24924124
#define I2S0_WS_IN__MASK_7X7      0x12492092
#define I2S0_WS_OUT__MASK_7X7     0x12492092
#define KSI0__MASK_7X7            0x04002001
#define KSI1__MASK_7X7            0x00004002
#define KSI10__MASK_7X7           0x10800400
#define KSI11__MASK_7X7           0x60000800
#define KSI12__MASK_7X7           0x02001000
#define KSI13__MASK_7X7           0x00008000
#define KSI14__MASK_7X7           0x00010000
#define KSI15__MASK_7X7           0x00020000
#define KSI16__MASK_7X7           0x00040000
#define KSI17__MASK_7X7           0x00080000
#define KSI18__MASK_7X7           0x08000000
#define KSI19__MASK_7X7           0x04000000
#define KSI2__MASK_7X7            0x00008004
#define KSI3__MASK_7X7            0x00010008
#define KSI4__MASK_7X7            0x00020010
#define KSI5__MASK_7X7            0x00040020
#define KSI6__MASK_7X7            0x00080040
#define KSI7__MASK_7X7            0x00100080
#define KSI8__MASK_7X7            0x00200100
#define KSI9__MASK_7X7            0x08400200
#define KSO0__MASK_7X7            0x04002001
#define KSO1__MASK_7X7            0x00004002
#define KSO10__MASK_7X7           0x10800400
#define KSO11__MASK_7X7           0x60000800
#define KSO12__MASK_7X7           0x02001000
#define KSO13__MASK_7X7           0x00800000
#define KSO14__MASK_7X7           0x01000000
#define KSO15__MASK_7X7           0x10000000
#define KSO16__MASK_7X7           0x20000000
#define KSO17__MASK_7X7           0x40000000
#define KSO18__MASK_7X7           0x08000000
#define KSO19__MASK_7X7           0x04000000
#define KSO2__MASK_7X7            0x00008004
#define KSO3__MASK_7X7            0x00010008
#define KSO4__MASK_7X7            0x00020010
#define KSO5__MASK_7X7            0x00040020
#define KSO6__MASK_7X7            0x00080040
#define KSO7__MASK_7X7            0x00100080
#define KSO8__MASK_7X7            0x00200100
#define KSO9__MASK_7X7            0x08400200
#define LC_RX_EN__MASK_7X7        0x54555155
#define LC_TX_EN__MASK_7X7        0x2aaaa0aa
#define MDM_IN0__MASK_7X7         0x00000020
#define MDM_IN1__MASK_7X7         0x00000040
#define MDM_IN2__MASK_7X7         0x00000080
#define MDM_IN3__MASK_7X7         0x00000100
#define MDM_IN4__MASK_7X7         0x08000000
#define MDM_OUT0__MASK_7X7        0x00080000
#define MDM_OUT1__MASK_7X7        0x00100000
#define MDM_OUT2__MASK_7X7        0x00200000
#define MDM_OUT3__MASK_7X7        0x00400000
#define MDM_OUT4__MASK_7X7        0x00800000
#define MDM_OUT5__MASK_7X7        0x40000000
#define MDM_OUT6__MASK_7X7        0x02000000
#define MDM_OUT7__MASK_7X7        0x04000000
#define PDM0_CLK__MASK_7X7        0x40111111
#define PDM0_IN__MASK_7X7         0x0a222022
#define PDM1_CLK__MASK_7X7        0x14444044
#define PDM1_IN__MASK_7X7         0x20888088
#define PWM0__MASK_7X7            0x40011121
#define PWM1__MASK_7X7            0x0a020002
#define PWM2__MASK_7X7            0x14040004
#define PWM3__MASK_7X7            0x20080008
#define PWM4__MASK_7X7            0x00101010
#define PWM5__MASK_7X7            0x00202020
#define PWM6__MASK_7X7            0x00404040
#define PWM7__MASK_7X7            0x00808080
#define QDEC0_A__MASK_7X7         0x40041041
#define QDEC0_B__MASK_7X7         0x02082082
#define QDEC1_A__MASK_7X7         0x04104104
#define QDEC1_B__MASK_7X7         0x08208008
#define QDEC2_A__MASK_7X7         0x10410010
#define QDEC2_B__MASK_7X7         0x20820020
#define QSPI_CLK__MASK_7X7        0xd40041041
#define QSPI_CSN__MASK_7X7        0x1082082082
#define QSPI_D0__MASK_7X7         0x1484104104
#define QSPI_D1__MASK_7X7         0xb08208008
#define QSPI_D2__MASK_7X7         0xe10410010
#define QSPI_D3__MASK_7X7         0x1320820020
#define SHUB_I2C0_SCK__MASK_7X7   0x40111111
#define SHUB_I2C0_SCL__MASK_7X7   0x40111111
#define SHUB_I2C0_SDA__MASK_7X7   0x2a222022
#define SHUB_I2C1_SCK__MASK_7X7   0x14444044
#define SHUB_I2C1_SCL__MASK_7X7   0x14444044
#define SHUB_I2C1_SDA__MASK_7X7   0x20888088
#define SHUB_SPI0_CSN__MASK_7X7   0x40110101
#define SHUB_SPI0_CS__MASK_7X7    0x40110101
#define SHUB_SPI0_MISO__MASK_7X7  0x20080008
#define SHUB_SPI0_MOSI__MASK_7X7  0x14040004
#define SHUB_SPI0_SCLK__MASK_7X7  0x0a020002
#define SHUB_SPI0_CLK__MASK_7X7   0x0a020002
#define SHUB_SPI1_CSN__MASK_7X7   0x00101010
#define SHUB_SPI1_CS__MASK_7X7    0x00101010
#define SHUB_SPI1_MISO__MASK_7X7  0x00808080
#define SHUB_SPI1_MOSI__MASK_7X7  0x00404040
#define SHUB_SPI1_SCLK__MASK_7X7  0x00202020
#define SHUB_SPI1_CLK__MASK_7X7   0x00202020
#define SPI0_CSN__MASK_7X7        0x40110101
#define SPI0_CS__MASK_7X7         0x40110101
#define SPI0_MISO__MASK_7X7       0x20080008
#define SPI0_MOSI__MASK_7X7       0x14040004
#define SPI0_SCLK__MASK_7X7       0x0a020002
#define SPI0_CLK__MASK_7X7        0x0a020002
#define SPI1_CSN__MASK_7X7        0x00101010
#define SPI1_CS__MASK_7X7         0x00101010
#define SPI1_MISO__MASK_7X7       0x00808080
#define SPI1_MOSI__MASK_7X7       0x00404040
#define SPI1_SCLK__MASK_7X7       0x00202020
#define SPI1_CLK__MASK_7X7        0x00202020
#define SWDCLK__MASK_7X7          0x00000001
#define SWDIO__MASK_7X7           0x00000002
#define TRACECLKOUT__MASK_7X7     0x40010101
#define TRACEDATA_IQ0__MASK_7X7   0x0a020002
#define TRACEDATA_IQ1__MASK_7X7   0x14040004
#define TRACEDATA_IQ10__MASK_7X7  0x20080008
#define TRACEDATA_IQ11__MASK_7X7  0x00101010
#define TRACEDATA_IQ12__MASK_7X7  0x00202020
#define TRACEDATA_IQ13__MASK_7X7  0x00404040
#define TRACEDATA_IQ14__MASK_7X7  0x00808080
#define TRACEDATA_IQ15__MASK_7X7  0x40010101
#define TRACEDATA_IQ2__MASK_7X7   0x20080008
#define TRACEDATA_IQ3__MASK_7X7   0x00101010
#define TRACEDATA_IQ4__MASK_7X7   0x00202020
#define TRACEDATA_IQ5__MASK_7X7   0x00404040
#define TRACEDATA_IQ6__MASK_7X7   0x00808080
#define TRACEDATA_IQ7__MASK_7X7   0x40010101
#define TRACEDATA_IQ8__MASK_7X7   0x0a020002
#define TRACEDATA_IQ9__MASK_7X7   0x14040004
#define UART0_CTS__MASK_7X7       0x60111111
#define UART0_RTS__MASK_7X7       0x0a222022
#define UART0_RX__MASK_7X7        0x54555155
#define UART0_TX__MASK_7X7        0x2aaaa0aa
#define UART1_CTS__MASK_7X7       0x20888088
#define UART1_RTS__MASK_7X7       0x40111111
#define UART1_RX__MASK_7X7        0x0a222022
#define UART1_TX__MASK_7X7        0x1c444044
#define UART2_CTS__MASK_7X7       0x00000000
#define UART2_RTS__MASK_7X7       0x00000000
#define UART2_RX__MASK_7X7        0x00000000
#define UART2_TX__MASK_7X7        0x00000000
#define WLAN_RX__MASK_7X7         0x08080000
#define WLAN_TX__MASK_7X7         0x00040100
#define XLNA_XPA0__MASK_7X7       0x12108021
#define XLNA_XPA1__MASK_7X7       0x24210042
#define XLNA_XPA2__MASK_7X7       0x00421084
#define XLNA_XPA3__MASK_7X7       0x00842108
#define XLNA_XPA4__MASK_7X7       0x48084010
/*
pin count = 54
package = 5x5
bond outs = 0 1 3 4 5 6 7 12 13 14 15 17 18 19 20 21 22 25 27 29 30
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
                                                 P31
                                                  P32
                                                   P33
                                                    P34
                                                     P35
                                                      P36
                                                       P37
                                                        P38
                                                         P39
                                                          P40
                                                           P41
                                                            P42
                                                             P43
                                                              P44
                                                               P45
                                                                P46
                                                                 P47
                                                                  P48
                                                                   P49
                                                                    P50
                                                                     P51
                                                                      P52
                                                                       P53
swdclk          : x.....................................................
swdio           : .x....................................................
qspi_clk        : x.....x.....x.....x...........x.!.!!..................
qspi_csn        : .x.....x.....x.....x.....x.....!....!.................
qspi_d0         : ..!.....!.....x.....x.....!....!..!.!.................
qspi_d1         : ...x...........x.....x.....x....!!.!..................
qspi_d2         : ....x...........!.....x.....!....!!!..................
qspi_d3         : .....x...........x.....!.....x..!!..!.................
spi0_csn        : x.......!.......!...x.........x.......................
spi0_sclk       : .x...............x.......x.x..........................
spi0_mosi       : ..!...............x.......!.!.........................
spi0_miso       : ...x...............x.........x........................
spi1_csn        : ....x.......x.......x.................................
spi1_sclk       : .....x.......x.......x................................
spi1_mosi       : ......x.......x.......x...............................
spi1_miso       : .......x.......x.......!..............................
i2c0_sck        : x...x...!...x...!...x.....!...x.......................
i2c0_sda        : .x...x.......x...x...x...x.x.x........................
i2c1_sck        : ..!...x.......x...x...x...!.!.........................
i2c1_sda        : ...x...x.......x...x...!.....x........................
pdm0_clk        : x...x...!...x...!...x.........x.......................
pdm0_in         : .x...x.......x...x...x...x.x..........................
pdm1_clk        : ..!...x.......x...x...x...!.!.........................
pdm1_in         : ...x...x.......x...x...!.....x........................
i2s0_sck_out    : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_out     : .x..x..x.....x..!..x..x..x..!.........................
i2s0_sd_out     : ..!..x..!.....x..x..x..!..!..x........................
i2s0_sck_in     : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_in      : .x..x..x.....x..!..x..x..x..!.........................
i2s0_sd_in      : ..!..x..!.....x..x..x..!..!..x........................
uart0_rx        : x.!.x.x.!...x.x.!.x.x.x...!.!.x.......................
uart0_tx        : .x.x.x.x.....x.x.x.x.x.!.x.x.x........................
uart0_cts       : x...x...!...x...!...x........xx.......................
uart0_rts       : .x...x.......x...x...x...x.x..........................
uart1_rx        : .x...x.......x...x...x...x.x..........................
uart1_tx        : ..!...x.......x...x...x...!x!.........................
uart1_cts       : ...x...x.......x...x...!.....x........................
uart1_rts       : x...x...!...x...!...x.........x.......................
uart2_rx        : .........................................!...!........
uart2_tx        : ..........................................!...!.......
uart2_cts       : ...........................................!..........
uart2_rts       : ............................................!.........
pwm0            : x....x..!...x...!.............x......!................
pwm1            : .x...............x.......x.x..........!...............
pwm2            : ..!...............x.......!.!..........!..............
pwm3            : ...x...............x.........x..........!.............
pwm4            : ....x.......x.......x................!................
pwm5            : .....x.......x.......x................!...............
pwm6            : ......x.......x.......x................!..............
pwm7            : .......x.......x.......!................!.............
ksi19           : ..........................!...........................
ksi18           : ...........................x..........................
ksi17           : ...................x..................................
ksi16           : ..................x...................................
ksi15           : .................x....................................
ksi14           : ................!.....................................
ksi13           : ...............x......................................
ksi12           : ............x............x............................
ksi11           : ...........!.................xx.......................
ksi10           : ..........!............!....!.........................
ksi9            : .........!............x....x..........................
ksi8            : ........!............x................................
ksi7            : .......x............x.................................
ksi6            : ......x............x..................................
ksi5            : .....x............x...................................
ksi4            : ....x............x....................................
ksi3            : ...x............!.....................................
ksi2            : ..!............x......................................
ksi1            : .x............x.......................................
ksi0            : x............x............!...........................
kso19           : ..........................!...........................
kso18           : ...........................x..........................
kso17           : ..............................x.......................
kso16           : .............................x........................
kso15           : ............................!.........................
kso14           : ........................!.............................
kso13           : .......................!..............................
kso12           : ............x............x............................
kso11           : ...........!.................xx.......................
kso10           : ..........!............!....!.........................
kso9            : .........!............x....x..........................
kso8            : ........!............x................................
kso7            : .......x............x.................................
kso6            : ......x............x..................................
kso5            : .....x............x...................................
kso4            : ....x............x....................................
kso3            : ...x............!.....................................
kso2            : ..!............x......................................
kso1            : .x............x.......................................
kso0            : x............x............!...........................
shub_spi0_csn   : x.......!.......!...x.........x.......................
shub_spi0_sclk  : .x...............x.......x.x..........................
shub_spi0_mosi  : ..!...............x.......!.!.........................
shub_spi0_miso  : ...x...............x.........x........................
shub_spi1_csn   : ....x.......x.......x.................................
shub_spi1_sclk  : .....x.......x.......x................................
shub_spi1_mosi  : ......x.......x.......x...............................
shub_spi1_miso  : .......x.......x.......!..............................
shub_i2c0_sck   : x...x...!...x...!...x.........x.......................
shub_i2c0_sda   : .x...x.......x...x...x...x.x.x........................
shub_i2c1_sck   : ..!...x.......x...x...x...!.!.........................
shub_i2c1_sda   : ...x...x.......x...x...!.....x........................
qdec0_a         : x.....x.....x.....x...........x.......................
qdec0_b         : .x.....x.....x.....x.....x............................
qdec1_a         : ..!.....!.....x.....x.....!...........................
qdec1_b         : ...x...........x.....x.....x..........................
qdec2_a         : ....x...........!.....x.....!.........................
qdec2_b         : .....x...........x.....!.....x........................
xlna_xpa0       : x....x.........x....x....x..!.........................
xlna_xpa1       : .x....x.........!....x....!..x........................
xlna_xpa2       : ..!....x....x....x....x...............................
xlna_xpa3       : ...x....!....x....x....!..............................
xlna_xpa4       : ....x.........x....x.......x..x.......................
mdm_in4         : ...........................x..........................
mdm_in3         : ........!.............................................
mdm_in2         : .......x..............................................
mdm_in1         : ......x...............................................
mdm_in0         : .....x................................................
mdm_out7        : ..........................!...........................
mdm_out6        : .........................x............................
mdm_out5        : ..............................x.......................
mdm_out4        : .......................!..............................
mdm_out3        : ......................x...............................
mdm_out2        : .....................x................................
mdm_out1        : ....................x.................................
mdm_out0        : ...................x..................................
lc_rx_en        : x.!.x.x.!...x.x.!.x.x.x...!.!.x.......................
lc_tx_en        : .x.x.x.x.....x.x.x.x.x.!.x.x.x........................
ant_out7        : .......x.......x.......!..............................
ant_out6        : ......x.......x.......x...............................
ant_out5        : .....x.......x.......x................................
ant_out4        : ....x.......x.......x.................................
ant_out3        : ...x...............x.........x........................
ant_out2        : ..!...............x.......!.!.........................
ant_out1        : .x...............x.......x.x..........................
ant_out0        : x.......!.......!.............x.......................
ble_sync        : x...................x.......!.........................
ble_in_process  : .x...................x.......x........................
ble_tx          : ..!.........x.........x...............................
ble_rx          : ...x.........x.........!..............................
ble_pti0        : ....x.........x...............x.......................
ble_pti1        : .....x.........x.........x............................
ble_pti2        : ......x.........!.........!...........................
ble_pti3        : .......x.........x....................................
wlan_tx         : ........!.........x...................................
wlan_rx         : ...................x.......x..........................
traceclkout     : x.......!.......!.............x.......................
tracedata_iq0   : .x...............x.......x.x..........................
tracedata_iq1   : ..!...............x.......!.!.........................
tracedata_iq2   : ...x...............x.........x........................
tracedata_iq3   : ....x.......x.......x.................................
tracedata_iq4   : .....x.......x.......x................................
tracedata_iq5   : ......x.......x.......x...............................
tracedata_iq6   : .......x.......x.......!..............................
tracedata_iq7   : x.......!.......!.............x.......................
tracedata_iq8   : .x...............x.......x.x..........................
tracedata_iq9   : ..!...............x.......!.!.........................
tracedata_iq10  : ...x...............x.........x........................
tracedata_iq11  : ....x.......x.......x.................................
tracedata_iq12  : .....x.......x.......x................................
tracedata_iq13  : ......x.......x.......x...............................
tracedata_iq14  : .......x.......x.......!..............................
tracedata_iq15  : x.......!.......!.............x.......................
dbg             : xx!xxxxx!!!!xxxx!xxxxxx!!x!x!xx.......................
dtopbyp         : xx!xxxxx!!!!xxxx!xxxxxx!!x!x!xx.......................
gpio            : xx!xxxxx!!!!xxxx!xxxxxx!!x!x!xx!!!!!!!!!!!!!!!!!!!!!!!
*/
#define ANT_OUT0__MASK_5X5        0x40000001
#define ANT_OUT1__MASK_5X5        0x0a020002
#define ANT_OUT2__MASK_5X5        0x00040000
#define ANT_OUT3__MASK_5X5        0x20080008
#define ANT_OUT4__MASK_5X5        0x00101010
#define ANT_OUT5__MASK_5X5        0x00202020
#define ANT_OUT6__MASK_5X5        0x00404040
#define ANT_OUT7__MASK_5X5        0x00008080
#define BLE_IN_PROCESS__MASK_5X5  0x20200002
#define BLE_PTI0__MASK_5X5        0x40004010
#define BLE_PTI1__MASK_5X5        0x02008020
#define BLE_PTI2__MASK_5X5        0x00000040
#define BLE_PTI3__MASK_5X5        0x00020080
#define BLE_RX__MASK_5X5          0x00002008
#define BLE_SYNC__MASK_5X5        0x00100001
#define BLE_TX__MASK_5X5          0x00401000
#define DBG__MASK_5X5             0x6a7ef0fb
#define DTOPBYP__MASK_5X5         0x6a7ef0fb
#define GPIO__MASK_5X5            0x6a7ef0fb
#define I2C0_SCK__MASK_5X5        0x40101011
#define I2C0_SCL__MASK_5X5        0x40101011
#define I2C0_SDA__MASK_5X5        0x2a222022
#define I2C1_SCK__MASK_5X5        0x00444040
#define I2C1_SCL__MASK_5X5        0x00444040
#define I2C1_SDA__MASK_5X5        0x20088088
#define I2S0_SCK_IN__MASK_5X5     0x48249049
#define I2S0_SCK_OUT__MASK_5X5    0x48249049
#define I2S0_SD_IN__MASK_5X5      0x20124020
#define I2S0_SD_OUT__MASK_5X5     0x20124020
#define I2S0_WS_IN__MASK_5X5      0x02482092
#define I2S0_WS_OUT__MASK_5X5     0x02482092
#define KSI0__MASK_5X5            0x00002001
#define KSI1__MASK_5X5            0x00004002
#define KSI10__MASK_5X5           0x00000000
#define KSI11__MASK_5X5           0x60000000
#define KSI12__MASK_5X5           0x02001000
#define KSI13__MASK_5X5           0x00008000
#define KSI14__MASK_5X5           0x00000000
#define KSI15__MASK_5X5           0x00020000
#define KSI16__MASK_5X5           0x00040000
#define KSI17__MASK_5X5           0x00080000
#define KSI18__MASK_5X5           0x08000000
#define KSI19__MASK_5X5           0x00000000
#define KSI2__MASK_5X5            0x00008000
#define KSI3__MASK_5X5            0x00000008
#define KSI4__MASK_5X5            0x00020010
#define KSI5__MASK_5X5            0x00040020
#define KSI6__MASK_5X5            0x00080040
#define KSI7__MASK_5X5            0x00100080
#define KSI8__MASK_5X5            0x00200000
#define KSI9__MASK_5X5            0x08400000
#define KSO0__MASK_5X5            0x00002001
#define KSO1__MASK_5X5            0x00004002
#define KSO10__MASK_5X5           0x00000000
#define KSO11__MASK_5X5           0x60000000
#define KSO12__MASK_5X5           0x02001000
#define KSO13__MASK_5X5           0x00000000
#define KSO14__MASK_5X5           0x00000000
#define KSO15__MASK_5X5           0x00000000
#define KSO16__MASK_5X5           0x20000000
#define KSO17__MASK_5X5           0x40000000
#define KSO18__MASK_5X5           0x08000000
#define KSO19__MASK_5X5           0x00000000
#define KSO2__MASK_5X5            0x00008000
#define KSO3__MASK_5X5            0x00000008
#define KSO4__MASK_5X5            0x00020010
#define KSO5__MASK_5X5            0x00040020
#define KSO6__MASK_5X5            0x00080040
#define KSO7__MASK_5X5            0x00100080
#define KSO8__MASK_5X5            0x00200000
#define KSO9__MASK_5X5            0x08400000
#define LC_RX_EN__MASK_5X5        0x40545051
#define LC_TX_EN__MASK_5X5        0x2a2aa0aa
#define MDM_IN0__MASK_5X5         0x00000020
#define MDM_IN1__MASK_5X5         0x00000040
#define MDM_IN2__MASK_5X5         0x00000080
#define MDM_IN3__MASK_5X5         0x00000000
#define MDM_IN4__MASK_5X5         0x08000000
#define MDM_OUT0__MASK_5X5        0x00080000
#define MDM_OUT1__MASK_5X5        0x00100000
#define MDM_OUT2__MASK_5X5        0x00200000
#define MDM_OUT3__MASK_5X5        0x00400000
#define MDM_OUT4__MASK_5X5        0x00000000
#define MDM_OUT5__MASK_5X5        0x40000000
#define MDM_OUT6__MASK_5X5        0x02000000
#define MDM_OUT7__MASK_5X5        0x00000000
#define PDM0_CLK__MASK_5X5        0x40101011
#define PDM0_IN__MASK_5X5         0x0a222022
#define PDM1_CLK__MASK_5X5        0x00444040
#define PDM1_IN__MASK_5X5         0x20088088
#define PWM0__MASK_5X5            0x40001021
#define PWM1__MASK_5X5            0x0a020002
#define PWM2__MASK_5X5            0x00040000
#define PWM3__MASK_5X5            0x20080008
#define PWM4__MASK_5X5            0x00101010
#define PWM5__MASK_5X5            0x00202020
#define PWM6__MASK_5X5            0x00404040
#define PWM7__MASK_5X5            0x00008080
#define QDEC0_A__MASK_5X5         0x40041041
#define QDEC0_B__MASK_5X5         0x02082082
#define QDEC1_A__MASK_5X5         0x00104000
#define QDEC1_B__MASK_5X5         0x08208008
#define QDEC2_A__MASK_5X5         0x00400010
#define QDEC2_B__MASK_5X5         0x20020020
#define QSPI_CLK__MASK_5X5        0xd40041041
#define QSPI_CSN__MASK_5X5        0x1082082082
#define QSPI_D0__MASK_5X5         0x1480104000
#define QSPI_D1__MASK_5X5         0xb08208008
#define QSPI_D2__MASK_5X5         0xe00400010
#define QSPI_D3__MASK_5X5         0x1320020020
#define SHUB_I2C0_SCK__MASK_5X5   0x40101011
#define SHUB_I2C0_SCL__MASK_5X5   0x40101011
#define SHUB_I2C0_SDA__MASK_5X5   0x2a222022
#define SHUB_I2C1_SCK__MASK_5X5   0x00444040
#define SHUB_I2C1_SCL__MASK_5X5   0x00444040
#define SHUB_I2C1_SDA__MASK_5X5   0x20088088
#define SHUB_SPI0_CSN__MASK_5X5   0x40100001
#define SHUB_SPI0_CS__MASK_5X5    0x40100001
#define SHUB_SPI0_MISO__MASK_5X5  0x20080008
#define SHUB_SPI0_MOSI__MASK_5X5  0x00040000
#define SHUB_SPI0_SCLK__MASK_5X5  0x0a020002
#define SHUB_SPI0_CLK__MASK_5X5   0x0a020002
#define SHUB_SPI1_CSN__MASK_5X5   0x00101010
#define SHUB_SPI1_CS__MASK_5X5    0x00101010
#define SHUB_SPI1_MISO__MASK_5X5  0x00008080
#define SHUB_SPI1_MOSI__MASK_5X5  0x00404040
#define SHUB_SPI1_SCLK__MASK_5X5  0x00202020
#define SHUB_SPI1_CLK__MASK_5X5   0x00202020
#define SPI0_CSN__MASK_5X5        0x40100001
#define SPI0_CS__MASK_5X5         0x40100001
#define SPI0_MISO__MASK_5X5       0x20080008
#define SPI0_MOSI__MASK_5X5       0x00040000
#define SPI0_SCLK__MASK_5X5       0x0a020002
#define SPI0_CLK__MASK_5X5        0x0a020002
#define SPI1_CSN__MASK_5X5        0x00101010
#define SPI1_CS__MASK_5X5         0x00101010
#define SPI1_MISO__MASK_5X5       0x00008080
#define SPI1_MOSI__MASK_5X5       0x00404040
#define SPI1_SCLK__MASK_5X5       0x00202020
#define SPI1_CLK__MASK_5X5        0x00202020
#define SWDCLK__MASK_5X5          0x00000001
#define SWDIO__MASK_5X5           0x00000002
#define TRACECLKOUT__MASK_5X5     0x40000001
#define TRACEDATA_IQ0__MASK_5X5   0x0a020002
#define TRACEDATA_IQ1__MASK_5X5   0x00040000
#define TRACEDATA_IQ10__MASK_5X5  0x20080008
#define TRACEDATA_IQ11__MASK_5X5  0x00101010
#define TRACEDATA_IQ12__MASK_5X5  0x00202020
#define TRACEDATA_IQ13__MASK_5X5  0x00404040
#define TRACEDATA_IQ14__MASK_5X5  0x00008080
#define TRACEDATA_IQ15__MASK_5X5  0x40000001
#define TRACEDATA_IQ2__MASK_5X5   0x20080008
#define TRACEDATA_IQ3__MASK_5X5   0x00101010
#define TRACEDATA_IQ4__MASK_5X5   0x00202020
#define TRACEDATA_IQ5__MASK_5X5   0x00404040
#define TRACEDATA_IQ6__MASK_5X5   0x00008080
#define TRACEDATA_IQ7__MASK_5X5   0x40000001
#define TRACEDATA_IQ8__MASK_5X5   0x0a020002
#define TRACEDATA_IQ9__MASK_5X5   0x00040000
#define UART0_CTS__MASK_5X5       0x60101011
#define UART0_RTS__MASK_5X5       0x0a222022
#define UART0_RX__MASK_5X5        0x40545051
#define UART0_TX__MASK_5X5        0x2a2aa0aa
#define UART1_CTS__MASK_5X5       0x20088088
#define UART1_RTS__MASK_5X5       0x40101011
#define UART1_RX__MASK_5X5        0x0a222022
#define UART1_TX__MASK_5X5        0x08444040
#define UART2_CTS__MASK_5X5       0x00000000
#define UART2_RTS__MASK_5X5       0x00000000
#define UART2_RX__MASK_5X5        0x00000000
#define UART2_TX__MASK_5X5        0x00000000
#define WLAN_RX__MASK_5X5         0x08080000
#define WLAN_TX__MASK_5X5         0x00040000
#define XLNA_XPA0__MASK_5X5       0x02108021
#define XLNA_XPA1__MASK_5X5       0x20200042
#define XLNA_XPA2__MASK_5X5       0x00421080
#define XLNA_XPA3__MASK_5X5       0x00042008
#define XLNA_XPA4__MASK_5X5       0x48084010
/*
pin count = 54
package = bga
bond outs = 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
                                                 P31
                                                  P32
                                                   P33
                                                    P34
                                                     P35
                                                      P36
                                                       P37
                                                        P38
                                                         P39
                                                          P40
                                                           P41
                                                            P42
                                                             P43
                                                              P44
                                                               P45
                                                                P46
                                                                 P47
                                                                  P48
                                                                   P49
                                                                    P50
                                                                     P51
                                                                      P52
                                                                       P53
swdclk          : x.....................................................
swdio           : .x....................................................
qspi_clk        : x.....x.....x.....x...........x.!.!!..................
qspi_csn        : .x.....x.....x.....x.....x.....!....!.................
qspi_d0         : ..x.....x.....x.....x.....x....!..!.!.................
qspi_d1         : ...x...........x.....x.....x....!!.!..................
qspi_d2         : ....x...........x.....x.....x....!!!..................
qspi_d3         : .....x...........x.....x.....x..!!..!.................
spi0_csn        : x.......x.......x...x.........x.......................
spi0_sclk       : .x...............x.......x.x..........................
spi0_mosi       : ..x...............x.......x.x.........................
spi0_miso       : ...x...............x.........x........................
spi1_csn        : ....x.......x.......x.................................
spi1_sclk       : .....x.......x.......x................................
spi1_mosi       : ......x.......x.......x...............................
spi1_miso       : .......x.......x.......x..............................
i2c0_sck        : x...x...x...x...x...x.....x...x.......................
i2c0_sda        : .x...x.......x...x...x...x.x.x........................
i2c1_sck        : ..x...x.......x...x...x...x.x.........................
i2c1_sda        : ...x...x.......x...x...x.....x........................
pdm0_clk        : x...x...x...x...x...x.........x.......................
pdm0_in         : .x...x.......x...x...x...x.x..........................
pdm1_clk        : ..x...x.......x...x...x...x.x.........................
pdm1_in         : ...x...x.......x...x...x.....x........................
i2s0_sck_out    : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_out     : .x..x..x.....x..x..x..x..x..x.........................
i2s0_sd_out     : ..x..x..x.....x..x..x..x..x..x........................
i2s0_sck_in     : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_in      : .x..x..x.....x..x..x..x..x..x.........................
i2s0_sd_in      : ..x..x..x.....x..x..x..x..x..x........................
uart0_rx        : x.x.x.x.x...x.x.x.x.x.x...x.x.x.......................
uart0_tx        : .x.x.x.x.....x.x.x.x.x.x.x.x.x........................
uart0_cts       : x...x...x...x...x...x........xx.......................
uart0_rts       : .x...x.......x...x...x...x.x..........................
uart1_rx        : .x...x.......x...x...x...x.x..........................
uart1_tx        : ..x...x.......x...x...x...xxx.........................
uart1_cts       : ...x...x.......x...x...x.....x........................
uart1_rts       : x...x...x...x...x...x.........x.......................
uart2_rx        : .........................................x...x........
uart2_tx        : ..........................................x...x.......
uart2_cts       : ...........................................x..........
uart2_rts       : ............................................x.........
pwm0            : x....x..x...x...x.............x......x................
pwm1            : .x...............x.......x.x..........x...............
pwm2            : ..x...............x.......x.x..........x..............
pwm3            : ...x...............x.........x..........x.............
pwm4            : ....x.......x.......x................x................
pwm5            : .....x.......x.......x................x...............
pwm6            : ......x.......x.......x................x..............
pwm7            : .......x.......x.......x................x.............
ksi19           : ..........................x...........................
ksi18           : ...........................x..........................
ksi17           : ...................x..................................
ksi16           : ..................x...................................
ksi15           : .................x....................................
ksi14           : ................x.....................................
ksi13           : ...............x......................................
ksi12           : ............x............x............................
ksi11           : ...........x.................xx.......................
ksi10           : ..........x............x....x.........................
ksi9            : .........x............x....x..........................
ksi8            : ........x............x................................
ksi7            : .......x............x.................................
ksi6            : ......x............x..................................
ksi5            : .....x............x...................................
ksi4            : ....x............x....................................
ksi3            : ...x............x.....................................
ksi2            : ..x............x......................................
ksi1            : .x............x.......................................
ksi0            : x............x............x...........................
kso19           : ..........................x...........................
kso18           : ...........................x..........................
kso17           : ..............................x.......................
kso16           : .............................x........................
kso15           : ............................x.........................
kso14           : ........................x.............................
kso13           : .......................x..............................
kso12           : ............x............x............................
kso11           : ...........x.................xx.......................
kso10           : ..........x............x....x.........................
kso9            : .........x............x....x..........................
kso8            : ........x............x................................
kso7            : .......x............x.................................
kso6            : ......x............x..................................
kso5            : .....x............x...................................
kso4            : ....x............x....................................
kso3            : ...x............x.....................................
kso2            : ..x............x......................................
kso1            : .x............x.......................................
kso0            : x............x............x...........................
shub_spi0_csn   : x.......x.......x...x.........x.......................
shub_spi0_sclk  : .x...............x.......x.x..........................
shub_spi0_mosi  : ..x...............x.......x.x.........................
shub_spi0_miso  : ...x...............x.........x........................
shub_spi1_csn   : ....x.......x.......x.................................
shub_spi1_sclk  : .....x.......x.......x................................
shub_spi1_mosi  : ......x.......x.......x...............................
shub_spi1_miso  : .......x.......x.......x..............................
shub_i2c0_sck   : x...x...x...x...x...x.........x.......................
shub_i2c0_sda   : .x...x.......x...x...x...x.x.x........................
shub_i2c1_sck   : ..x...x.......x...x...x...x.x.........................
shub_i2c1_sda   : ...x...x.......x...x...x.....x........................
qdec0_a         : x.....x.....x.....x...........x.......................
qdec0_b         : .x.....x.....x.....x.....x............................
qdec1_a         : ..x.....x.....x.....x.....x...........................
qdec1_b         : ...x...........x.....x.....x..........................
qdec2_a         : ....x...........x.....x.....x.........................
qdec2_b         : .....x...........x.....x.....x........................
xlna_xpa0       : x....x.........x....x....x..x.........................
xlna_xpa1       : .x....x.........x....x....x..x........................
xlna_xpa2       : ..x....x....x....x....x...............................
xlna_xpa3       : ...x....x....x....x....x..............................
xlna_xpa4       : ....x.........x....x.......x..x.......................
mdm_in4         : ...........................x..........................
mdm_in3         : ........x.............................................
mdm_in2         : .......x..............................................
mdm_in1         : ......x...............................................
mdm_in0         : .....x................................................
mdm_out7        : ..........................x...........................
mdm_out6        : .........................x............................
mdm_out5        : ..............................x.......................
mdm_out4        : .......................x..............................
mdm_out3        : ......................x...............................
mdm_out2        : .....................x................................
mdm_out1        : ....................x.................................
mdm_out0        : ...................x..................................
lc_rx_en        : x.x.x.x.x...x.x.x.x.x.x...x.x.x.......................
lc_tx_en        : .x.x.x.x.....x.x.x.x.x.x.x.x.x........................
ant_out7        : .......x.......x.......x..............................
ant_out6        : ......x.......x.......x...............................
ant_out5        : .....x.......x.......x................................
ant_out4        : ....x.......x.......x.................................
ant_out3        : ...x...............x.........x........................
ant_out2        : ..x...............x.......x.x.........................
ant_out1        : .x...............x.......x.x..........................
ant_out0        : x.......x.......x.............x.......................
ble_sync        : x...................x.......x.........................
ble_in_process  : .x...................x.......x........................
ble_tx          : ..x.........x.........x...............................
ble_rx          : ...x.........x.........x..............................
ble_pti0        : ....x.........x...............x.......................
ble_pti1        : .....x.........x.........x............................
ble_pti2        : ......x.........x.........x...........................
ble_pti3        : .......x.........x....................................
wlan_tx         : ........x.........x...................................
wlan_rx         : ...................x.......x..........................
traceclkout     : x.......x.......x.............x.......................
tracedata_iq0   : .x...............x.......x.x..........................
tracedata_iq1   : ..x...............x.......x.x.........................
tracedata_iq2   : ...x...............x.........x........................
tracedata_iq3   : ....x.......x.......x.................................
tracedata_iq4   : .....x.......x.......x................................
tracedata_iq5   : ......x.......x.......x...............................
tracedata_iq6   : .......x.......x.......x..............................
tracedata_iq7   : x.......x.......x.............x.......................
tracedata_iq8   : .x...............x.......x.x..........................
tracedata_iq9   : ..x...............x.......x.x.........................
tracedata_iq10  : ...x...............x.........x........................
tracedata_iq11  : ....x.......x.......x.................................
tracedata_iq12  : .....x.......x.......x................................
tracedata_iq13  : ......x.......x.......x...............................
tracedata_iq14  : .......x.......x.......x..............................
tracedata_iq15  : x.......x.......x.............x.......................
dbg             : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.......................
dtopbyp         : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.......................
gpio            : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx!!!!!!xxxxxxxxxxxxxxx!!
*/
#define ANT_OUT0__MASK_BGA        0x40010101
#define ANT_OUT1__MASK_BGA        0x0a020002
#define ANT_OUT2__MASK_BGA        0x14040004
#define ANT_OUT3__MASK_BGA        0x20080008
#define ANT_OUT4__MASK_BGA        0x00101010
#define ANT_OUT5__MASK_BGA        0x00202020
#define ANT_OUT6__MASK_BGA        0x00404040
#define ANT_OUT7__MASK_BGA        0x00808080
#define BLE_IN_PROCESS__MASK_BGA  0x20200002
#define BLE_PTI0__MASK_BGA        0x40004010
#define BLE_PTI1__MASK_BGA        0x02008020
#define BLE_PTI2__MASK_BGA        0x04010040
#define BLE_PTI3__MASK_BGA        0x00020080
#define BLE_RX__MASK_BGA          0x00802008
#define BLE_SYNC__MASK_BGA        0x10100001
#define BLE_TX__MASK_BGA          0x00401004
#define DBG__MASK_BGA             0x7fffffff
#define DTOPBYP__MASK_BGA         0x7fffffff
#define GPIO__MASK_BGA            0xfffe07fffffff
#define I2C0_SCK__MASK_BGA        0x44111111
#define I2C0_SCL__MASK_BGA        0x44111111
#define I2C0_SDA__MASK_BGA        0x2a222022
#define I2C1_SCK__MASK_BGA        0x14444044
#define I2C1_SCL__MASK_BGA        0x14444044
#define I2C1_SDA__MASK_BGA        0x20888088
#define I2S0_SCK_IN__MASK_BGA     0x48249049
#define I2S0_SCK_OUT__MASK_BGA    0x48249049
#define I2S0_SD_IN__MASK_BGA      0x24924124
#define I2S0_SD_OUT__MASK_BGA     0x24924124
#define I2S0_WS_IN__MASK_BGA      0x12492092
#define I2S0_WS_OUT__MASK_BGA     0x12492092
#define KSI0__MASK_BGA            0x04002001
#define KSI1__MASK_BGA            0x00004002
#define KSI10__MASK_BGA           0x10800400
#define KSI11__MASK_BGA           0x60000800
#define KSI12__MASK_BGA           0x02001000
#define KSI13__MASK_BGA           0x00008000
#define KSI14__MASK_BGA           0x00010000
#define KSI15__MASK_BGA           0x00020000
#define KSI16__MASK_BGA           0x00040000
#define KSI17__MASK_BGA           0x00080000
#define KSI18__MASK_BGA           0x08000000
#define KSI19__MASK_BGA           0x04000000
#define KSI2__MASK_BGA            0x00008004
#define KSI3__MASK_BGA            0x00010008
#define KSI4__MASK_BGA            0x00020010
#define KSI5__MASK_BGA            0x00040020
#define KSI6__MASK_BGA            0x00080040
#define KSI7__MASK_BGA            0x00100080
#define KSI8__MASK_BGA            0x00200100
#define KSI9__MASK_BGA            0x08400200
#define KSO0__MASK_BGA            0x04002001
#define KSO1__MASK_BGA            0x00004002
#define KSO10__MASK_BGA           0x10800400
#define KSO11__MASK_BGA           0x60000800
#define KSO12__MASK_BGA           0x02001000
#define KSO13__MASK_BGA           0x00800000
#define KSO14__MASK_BGA           0x01000000
#define KSO15__MASK_BGA           0x10000000
#define KSO16__MASK_BGA           0x20000000
#define KSO17__MASK_BGA           0x40000000
#define KSO18__MASK_BGA           0x08000000
#define KSO19__MASK_BGA           0x04000000
#define KSO2__MASK_BGA            0x00008004
#define KSO3__MASK_BGA            0x00010008
#define KSO4__MASK_BGA            0x00020010
#define KSO5__MASK_BGA            0x00040020
#define KSO6__MASK_BGA            0x00080040
#define KSO7__MASK_BGA            0x00100080
#define KSO8__MASK_BGA            0x00200100
#define KSO9__MASK_BGA            0x08400200
#define LC_RX_EN__MASK_BGA        0x54555155
#define LC_TX_EN__MASK_BGA        0x2aaaa0aa
#define MDM_IN0__MASK_BGA         0x00000020
#define MDM_IN1__MASK_BGA         0x00000040
#define MDM_IN2__MASK_BGA         0x00000080
#define MDM_IN3__MASK_BGA         0x00000100
#define MDM_IN4__MASK_BGA         0x08000000
#define MDM_OUT0__MASK_BGA        0x00080000
#define MDM_OUT1__MASK_BGA        0x00100000
#define MDM_OUT2__MASK_BGA        0x00200000
#define MDM_OUT3__MASK_BGA        0x00400000
#define MDM_OUT4__MASK_BGA        0x00800000
#define MDM_OUT5__MASK_BGA        0x40000000
#define MDM_OUT6__MASK_BGA        0x02000000
#define MDM_OUT7__MASK_BGA        0x04000000
#define PDM0_CLK__MASK_BGA        0x40111111
#define PDM0_IN__MASK_BGA         0x0a222022
#define PDM1_CLK__MASK_BGA        0x14444044
#define PDM1_IN__MASK_BGA         0x20888088
#define PWM0__MASK_BGA            0x2040011121
#define PWM1__MASK_BGA            0x400a020002
#define PWM2__MASK_BGA            0x8014040004
#define PWM3__MASK_BGA            0x10020080008
#define PWM4__MASK_BGA            0x2000101010
#define PWM5__MASK_BGA            0x4000202020
#define PWM6__MASK_BGA            0x8000404040
#define PWM7__MASK_BGA            0x10000808080
#define QDEC0_A__MASK_BGA         0x40041041
#define QDEC0_B__MASK_BGA         0x02082082
#define QDEC1_A__MASK_BGA         0x04104104
#define QDEC1_B__MASK_BGA         0x08208008
#define QDEC2_A__MASK_BGA         0x10410010
#define QDEC2_B__MASK_BGA         0x20820020
#define QSPI_CLK__MASK_BGA        0xd40041041
#define QSPI_CSN__MASK_BGA        0x1082082082
#define QSPI_D0__MASK_BGA         0x1484104104
#define QSPI_D1__MASK_BGA         0xb08208008
#define QSPI_D2__MASK_BGA         0xe10410010
#define QSPI_D3__MASK_BGA         0x1320820020
#define SHUB_I2C0_SCK__MASK_BGA   0x40111111
#define SHUB_I2C0_SCL__MASK_BGA   0x40111111
#define SHUB_I2C0_SDA__MASK_BGA   0x2a222022
#define SHUB_I2C1_SCK__MASK_BGA   0x14444044
#define SHUB_I2C1_SCL__MASK_BGA   0x14444044
#define SHUB_I2C1_SDA__MASK_BGA   0x20888088
#define SHUB_SPI0_CSN__MASK_BGA   0x40110101
#define SHUB_SPI0_CS__MASK_BGA    0x40110101
#define SHUB_SPI0_MISO__MASK_BGA  0x20080008
#define SHUB_SPI0_MOSI__MASK_BGA  0x14040004
#define SHUB_SPI0_SCLK__MASK_BGA  0x0a020002
#define SHUB_SPI0_CLK__MASK_BGA   0x0a020002
#define SHUB_SPI1_CSN__MASK_BGA   0x00101010
#define SHUB_SPI1_CS__MASK_BGA    0x00101010
#define SHUB_SPI1_MISO__MASK_BGA  0x00808080
#define SHUB_SPI1_MOSI__MASK_BGA  0x00404040
#define SHUB_SPI1_SCLK__MASK_BGA  0x00202020
#define SHUB_SPI1_CLK__MASK_BGA   0x00202020
#define SPI0_CSN__MASK_BGA        0x40110101
#define SPI0_CS__MASK_BGA         0x40110101
#define SPI0_MISO__MASK_BGA       0x20080008
#define SPI0_MOSI__MASK_BGA       0x14040004
#define SPI0_SCLK__MASK_BGA       0x0a020002
#define SPI0_CLK__MASK_BGA        0x0a020002
#define SPI1_CSN__MASK_BGA        0x00101010
#define SPI1_CS__MASK_BGA         0x00101010
#define SPI1_MISO__MASK_BGA       0x00808080
#define SPI1_MOSI__MASK_BGA       0x00404040
#define SPI1_SCLK__MASK_BGA       0x00202020
#define SPI1_CLK__MASK_BGA        0x00202020
#define SWDCLK__MASK_BGA          0x00000001
#define SWDIO__MASK_BGA           0x00000002
#define TRACECLKOUT__MASK_BGA     0x40010101
#define TRACEDATA_IQ0__MASK_BGA   0x0a020002
#define TRACEDATA_IQ1__MASK_BGA   0x14040004
#define TRACEDATA_IQ10__MASK_BGA  0x20080008
#define TRACEDATA_IQ11__MASK_BGA  0x00101010
#define TRACEDATA_IQ12__MASK_BGA  0x00202020
#define TRACEDATA_IQ13__MASK_BGA  0x00404040
#define TRACEDATA_IQ14__MASK_BGA  0x00808080
#define TRACEDATA_IQ15__MASK_BGA  0x40010101
#define TRACEDATA_IQ2__MASK_BGA   0x20080008
#define TRACEDATA_IQ3__MASK_BGA   0x00101010
#define TRACEDATA_IQ4__MASK_BGA   0x00202020
#define TRACEDATA_IQ5__MASK_BGA   0x00404040
#define TRACEDATA_IQ6__MASK_BGA   0x00808080
#define TRACEDATA_IQ7__MASK_BGA   0x40010101
#define TRACEDATA_IQ8__MASK_BGA   0x0a020002
#define TRACEDATA_IQ9__MASK_BGA   0x14040004
#define UART0_CTS__MASK_BGA       0x60111111
#define UART0_RTS__MASK_BGA       0x0a222022
#define UART0_RX__MASK_BGA        0x54555155
#define UART0_TX__MASK_BGA        0x2aaaa0aa
#define UART1_CTS__MASK_BGA       0x20888088
#define UART1_RTS__MASK_BGA       0x40111111
#define UART1_RX__MASK_BGA        0x0a222022
#define UART1_TX__MASK_BGA        0x1c444044
#define UART2_CTS__MASK_BGA       0x80000000000
#define UART2_RTS__MASK_BGA       0x100000000000
#define UART2_RX__MASK_BGA        0x220000000000
#define UART2_TX__MASK_BGA        0x440000000000
#define WLAN_RX__MASK_BGA         0x08080000
#define WLAN_TX__MASK_BGA         0x00040100
#define XLNA_XPA0__MASK_BGA       0x12108021
#define XLNA_XPA1__MASK_BGA       0x24210042
#define XLNA_XPA2__MASK_BGA       0x00421084
#define XLNA_XPA3__MASK_BGA       0x00842108
#define XLNA_XPA4__MASK_BGA       0x48084010
/*
pin count = 54
package = 
bond outs = 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
                                                 P31
                                                  P32
                                                   P33
                                                    P34
                                                     P35
                                                      P36
                                                       P37
                                                        P38
                                                         P39
                                                          P40
                                                           P41
                                                            P42
                                                             P43
                                                              P44
                                                               P45
                                                                P46
                                                                 P47
                                                                  P48
                                                                   P49
                                                                    P50
                                                                     P51
                                                                      P52
                                                                       P53
swdclk          : x.....................................................
swdio           : .x....................................................
qspi_clk        : x.....x.....x.....x...........x.x.xx..................
qspi_csn        : .x.....x.....x.....x.....x.....x....x.................
qspi_d0         : ..x.....x.....x.....x.....x....x..x.x.................
qspi_d1         : ...x...........x.....x.....x....xx.x..................
qspi_d2         : ....x...........x.....x.....x....xxx..................
qspi_d3         : .....x...........x.....x.....x..xx..x.................
spi0_csn        : x.......x.......x...x.........x.......................
spi0_sclk       : .x...............x.......x.x..........................
spi0_mosi       : ..x...............x.......x.x.........................
spi0_miso       : ...x...............x.........x........................
spi1_csn        : ....x.......x.......x.................................
spi1_sclk       : .....x.......x.......x................................
spi1_mosi       : ......x.......x.......x...............................
spi1_miso       : .......x.......x.......x..............................
i2c0_sck        : x...x...x...x...x...x.....x...x.......................
i2c0_sda        : .x...x.......x...x...x...x.x.x........................
i2c1_sck        : ..x...x.......x...x...x...x.x.........................
i2c1_sda        : ...x...x.......x...x...x.....x........................
pdm0_clk        : x...x...x...x...x...x.........x.......................
pdm0_in         : .x...x.......x...x...x...x.x..........................
pdm1_clk        : ..x...x.......x...x...x...x.x.........................
pdm1_in         : ...x...x.......x...x...x.....x........................
i2s0_sck_out    : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_out     : .x..x..x.....x..x..x..x..x..x.........................
i2s0_sd_out     : ..x..x..x.....x..x..x..x..x..x........................
i2s0_sck_in     : x..x..x.....x..x..x..x.....x..x.......................
i2s0_ws_in      : .x..x..x.....x..x..x..x..x..x.........................
i2s0_sd_in      : ..x..x..x.....x..x..x..x..x..x........................
uart0_rx        : x.x.x.x.x...x.x.x.x.x.x...x.x.x.......................
uart0_tx        : .x.x.x.x.....x.x.x.x.x.x.x.x.x........................
uart0_cts       : x...x...x...x...x...x........xx.......................
uart0_rts       : .x...x.......x...x...x...x.x..........................
uart1_rx        : .x...x.......x...x...x...x.x..........................
uart1_tx        : ..x...x.......x...x...x...xxx.........................
uart1_cts       : ...x...x.......x...x...x.....x........................
uart1_rts       : x...x...x...x...x...x.........x.......................
uart2_rx        : .........................................x...x........
uart2_tx        : ..........................................x...x.......
uart2_cts       : ...........................................x..........
uart2_rts       : ............................................x.........
pwm0            : x....x..x...x...x.............x......x................
pwm1            : .x...............x.......x.x..........x...............
pwm2            : ..x...............x.......x.x..........x..............
pwm3            : ...x...............x.........x..........x.............
pwm4            : ....x.......x.......x................x................
pwm5            : .....x.......x.......x................x...............
pwm6            : ......x.......x.......x................x..............
pwm7            : .......x.......x.......x................x.............
ksi19           : ..........................x...........................
ksi18           : ...........................x..........................
ksi17           : ...................x..................................
ksi16           : ..................x...................................
ksi15           : .................x....................................
ksi14           : ................x.....................................
ksi13           : ...............x......................................
ksi12           : ............x............x............................
ksi11           : ...........x.................xx.......................
ksi10           : ..........x............x....x.........................
ksi9            : .........x............x....x..........................
ksi8            : ........x............x................................
ksi7            : .......x............x.................................
ksi6            : ......x............x..................................
ksi5            : .....x............x...................................
ksi4            : ....x............x....................................
ksi3            : ...x............x.....................................
ksi2            : ..x............x......................................
ksi1            : .x............x.......................................
ksi0            : x............x............x...........................
kso19           : ..........................x...........................
kso18           : ...........................x..........................
kso17           : ..............................x.......................
kso16           : .............................x........................
kso15           : ............................x.........................
kso14           : ........................x.............................
kso13           : .......................x..............................
kso12           : ............x............x............................
kso11           : ...........x.................xx.......................
kso10           : ..........x............x....x.........................
kso9            : .........x............x....x..........................
kso8            : ........x............x................................
kso7            : .......x............x.................................
kso6            : ......x............x..................................
kso5            : .....x............x...................................
kso4            : ....x............x....................................
kso3            : ...x............x.....................................
kso2            : ..x............x......................................
kso1            : .x............x.......................................
kso0            : x............x............x...........................
shub_spi0_csn   : x.......x.......x...x.........x.......................
shub_spi0_sclk  : .x...............x.......x.x..........................
shub_spi0_mosi  : ..x...............x.......x.x.........................
shub_spi0_miso  : ...x...............x.........x........................
shub_spi1_csn   : ....x.......x.......x.................................
shub_spi1_sclk  : .....x.......x.......x................................
shub_spi1_mosi  : ......x.......x.......x...............................
shub_spi1_miso  : .......x.......x.......x..............................
shub_i2c0_sck   : x...x...x...x...x...x.........x.......................
shub_i2c0_sda   : .x...x.......x...x...x...x.x.x........................
shub_i2c1_sck   : ..x...x.......x...x...x...x.x.........................
shub_i2c1_sda   : ...x...x.......x...x...x.....x........................
qdec0_a         : x.....x.....x.....x...........x.......................
qdec0_b         : .x.....x.....x.....x.....x............................
qdec1_a         : ..x.....x.....x.....x.....x...........................
qdec1_b         : ...x...........x.....x.....x..........................
qdec2_a         : ....x...........x.....x.....x.........................
qdec2_b         : .....x...........x.....x.....x........................
xlna_xpa0       : x....x.........x....x....x..x.........................
xlna_xpa1       : .x....x.........x....x....x..x........................
xlna_xpa2       : ..x....x....x....x....x...............................
xlna_xpa3       : ...x....x....x....x....x..............................
xlna_xpa4       : ....x.........x....x.......x..x.......................
mdm_in4         : ...........................x..........................
mdm_in3         : ........x.............................................
mdm_in2         : .......x..............................................
mdm_in1         : ......x...............................................
mdm_in0         : .....x................................................
mdm_out7        : ..........................x...........................
mdm_out6        : .........................x............................
mdm_out5        : ..............................x.......................
mdm_out4        : .......................x..............................
mdm_out3        : ......................x...............................
mdm_out2        : .....................x................................
mdm_out1        : ....................x.................................
mdm_out0        : ...................x..................................
lc_rx_en        : x.x.x.x.x...x.x.x.x.x.x...x.x.x.......................
lc_tx_en        : .x.x.x.x.....x.x.x.x.x.x.x.x.x........................
ant_out7        : .......x.......x.......x..............................
ant_out6        : ......x.......x.......x...............................
ant_out5        : .....x.......x.......x................................
ant_out4        : ....x.......x.......x.................................
ant_out3        : ...x...............x.........x........................
ant_out2        : ..x...............x.......x.x.........................
ant_out1        : .x...............x.......x.x..........................
ant_out0        : x.......x.......x.............x.......................
ble_sync        : x...................x.......x.........................
ble_in_process  : .x...................x.......x........................
ble_tx          : ..x.........x.........x...............................
ble_rx          : ...x.........x.........x..............................
ble_pti0        : ....x.........x...............x.......................
ble_pti1        : .....x.........x.........x............................
ble_pti2        : ......x.........x.........x...........................
ble_pti3        : .......x.........x....................................
wlan_tx         : ........x.........x...................................
wlan_rx         : ...................x.......x..........................
traceclkout     : x.......x.......x.............x.......................
tracedata_iq0   : .x...............x.......x.x..........................
tracedata_iq1   : ..x...............x.......x.x.........................
tracedata_iq2   : ...x...............x.........x........................
tracedata_iq3   : ....x.......x.......x.................................
tracedata_iq4   : .....x.......x.......x................................
tracedata_iq5   : ......x.......x.......x...............................
tracedata_iq6   : .......x.......x.......x..............................
tracedata_iq7   : x.......x.......x.............x.......................
tracedata_iq8   : .x...............x.......x.x..........................
tracedata_iq9   : ..x...............x.......x.x.........................
tracedata_iq10  : ...x...............x.........x........................
tracedata_iq11  : ....x.......x.......x.................................
tracedata_iq12  : .....x.......x.......x................................
tracedata_iq13  : ......x.......x.......x...............................
tracedata_iq14  : .......x.......x.......x..............................
tracedata_iq15  : x.......x.......x.............x.......................
dbg             : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.......................
dtopbyp         : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.......................
gpio            : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
*/
#define ANT_OUT0__MASK            0x40010101
#define ANT_OUT1__MASK            0x0a020002
#define ANT_OUT2__MASK            0x14040004
#define ANT_OUT3__MASK            0x20080008
#define ANT_OUT4__MASK            0x00101010
#define ANT_OUT5__MASK            0x00202020
#define ANT_OUT6__MASK            0x00404040
#define ANT_OUT7__MASK            0x00808080
#define BLE_IN_PROCESS__MASK      0x20200002
#define BLE_PTI0__MASK            0x40004010
#define BLE_PTI1__MASK            0x02008020
#define BLE_PTI2__MASK            0x04010040
#define BLE_PTI3__MASK            0x00020080
#define BLE_RX__MASK              0x00802008
#define BLE_SYNC__MASK            0x10100001
#define BLE_TX__MASK              0x00401004
#define DBG__MASK                 0x7fffffff
#define DTOPBYP__MASK             0x7fffffff
#define GPIO__MASK                0x3fffffffffffff
#define I2C0_SCK__MASK            0x44111111
#define I2C0_SCL__MASK            0x44111111
#define I2C0_SDA__MASK            0x2a222022
#define I2C1_SCK__MASK            0x14444044
#define I2C1_SCL__MASK            0x14444044
#define I2C1_SDA__MASK            0x20888088
#define I2S0_SCK_IN__MASK         0x48249049
#define I2S0_SCK_OUT__MASK        0x48249049
#define I2S0_SD_IN__MASK          0x24924124
#define I2S0_SD_OUT__MASK         0x24924124
#define I2S0_WS_IN__MASK          0x12492092
#define I2S0_WS_OUT__MASK         0x12492092
#define KSI0__MASK                0x04002001
#define KSI1__MASK                0x00004002
#define KSI10__MASK               0x10800400
#define KSI11__MASK               0x60000800
#define KSI12__MASK               0x02001000
#define KSI13__MASK               0x00008000
#define KSI14__MASK               0x00010000
#define KSI15__MASK               0x00020000
#define KSI16__MASK               0x00040000
#define KSI17__MASK               0x00080000
#define KSI18__MASK               0x08000000
#define KSI19__MASK               0x04000000
#define KSI2__MASK                0x00008004
#define KSI3__MASK                0x00010008
#define KSI4__MASK                0x00020010
#define KSI5__MASK                0x00040020
#define KSI6__MASK                0x00080040
#define KSI7__MASK                0x00100080
#define KSI8__MASK                0x00200100
#define KSI9__MASK                0x08400200
#define KSO0__MASK                0x04002001
#define KSO1__MASK                0x00004002
#define KSO10__MASK               0x10800400
#define KSO11__MASK               0x60000800
#define KSO12__MASK               0x02001000
#define KSO13__MASK               0x00800000
#define KSO14__MASK               0x01000000
#define KSO15__MASK               0x10000000
#define KSO16__MASK               0x20000000
#define KSO17__MASK               0x40000000
#define KSO18__MASK               0x08000000
#define KSO19__MASK               0x04000000
#define KSO2__MASK                0x00008004
#define KSO3__MASK                0x00010008
#define KSO4__MASK                0x00020010
#define KSO5__MASK                0x00040020
#define KSO6__MASK                0x00080040
#define KSO7__MASK                0x00100080
#define KSO8__MASK                0x00200100
#define KSO9__MASK                0x08400200
#define LC_RX_EN__MASK            0x54555155
#define LC_TX_EN__MASK            0x2aaaa0aa
#define MDM_IN0__MASK             0x00000020
#define MDM_IN1__MASK             0x00000040
#define MDM_IN2__MASK             0x00000080
#define MDM_IN3__MASK             0x00000100
#define MDM_IN4__MASK             0x08000000
#define MDM_OUT0__MASK            0x00080000
#define MDM_OUT1__MASK            0x00100000
#define MDM_OUT2__MASK            0x00200000
#define MDM_OUT3__MASK            0x00400000
#define MDM_OUT4__MASK            0x00800000
#define MDM_OUT5__MASK            0x40000000
#define MDM_OUT6__MASK            0x02000000
#define MDM_OUT7__MASK            0x04000000
#define PDM0_CLK__MASK            0x40111111
#define PDM0_IN__MASK             0x0a222022
#define PDM1_CLK__MASK            0x14444044
#define PDM1_IN__MASK             0x20888088
#define PWM0__MASK                0x2040011121
#define PWM1__MASK                0x400a020002
#define PWM2__MASK                0x8014040004
#define PWM3__MASK                0x10020080008
#define PWM4__MASK                0x2000101010
#define PWM5__MASK                0x4000202020
#define PWM6__MASK                0x8000404040
#define PWM7__MASK                0x10000808080
#define QDEC0_A__MASK             0x40041041
#define QDEC0_B__MASK             0x02082082
#define QDEC1_A__MASK             0x04104104
#define QDEC1_B__MASK             0x08208008
#define QDEC2_A__MASK             0x10410010
#define QDEC2_B__MASK             0x20820020
#define QSPI_CLK__MASK            0xd40041041
#define QSPI_CSN__MASK            0x1082082082
#define QSPI_D0__MASK             0x1484104104
#define QSPI_D1__MASK             0xb08208008
#define QSPI_D2__MASK             0xe10410010
#define QSPI_D3__MASK             0x1320820020
#define SHUB_I2C0_SCK__MASK       0x40111111
#define SHUB_I2C0_SCL__MASK       0x40111111
#define SHUB_I2C0_SDA__MASK       0x2a222022
#define SHUB_I2C1_SCK__MASK       0x14444044
#define SHUB_I2C1_SCL__MASK       0x14444044
#define SHUB_I2C1_SDA__MASK       0x20888088
#define SHUB_SPI0_CSN__MASK       0x40110101
#define SHUB_SPI0_CS__MASK        0x40110101
#define SHUB_SPI0_MISO__MASK      0x20080008
#define SHUB_SPI0_MOSI__MASK      0x14040004
#define SHUB_SPI0_SCLK__MASK      0x0a020002
#define SHUB_SPI0_CLK__MASK       0x0a020002
#define SHUB_SPI1_CSN__MASK       0x00101010
#define SHUB_SPI1_CS__MASK        0x00101010
#define SHUB_SPI1_MISO__MASK      0x00808080
#define SHUB_SPI1_MOSI__MASK      0x00404040
#define SHUB_SPI1_SCLK__MASK      0x00202020
#define SHUB_SPI1_CLK__MASK       0x00202020
#define SPI0_CSN__MASK            0x40110101
#define SPI0_CS__MASK             0x40110101
#define SPI0_MISO__MASK           0x20080008
#define SPI0_MOSI__MASK           0x14040004
#define SPI0_SCLK__MASK           0x0a020002
#define SPI0_CLK__MASK            0x0a020002
#define SPI1_CSN__MASK            0x00101010
#define SPI1_CS__MASK             0x00101010
#define SPI1_MISO__MASK           0x00808080
#define SPI1_MOSI__MASK           0x00404040
#define SPI1_SCLK__MASK           0x00202020
#define SPI1_CLK__MASK            0x00202020
#define SWDCLK__MASK              0x00000001
#define SWDIO__MASK               0x00000002
#define TRACECLKOUT__MASK         0x40010101
#define TRACEDATA_IQ0__MASK       0x0a020002
#define TRACEDATA_IQ1__MASK       0x14040004
#define TRACEDATA_IQ10__MASK      0x20080008
#define TRACEDATA_IQ11__MASK      0x00101010
#define TRACEDATA_IQ12__MASK      0x00202020
#define TRACEDATA_IQ13__MASK      0x00404040
#define TRACEDATA_IQ14__MASK      0x00808080
#define TRACEDATA_IQ15__MASK      0x40010101
#define TRACEDATA_IQ2__MASK       0x20080008
#define TRACEDATA_IQ3__MASK       0x00101010
#define TRACEDATA_IQ4__MASK       0x00202020
#define TRACEDATA_IQ5__MASK       0x00404040
#define TRACEDATA_IQ6__MASK       0x00808080
#define TRACEDATA_IQ7__MASK       0x40010101
#define TRACEDATA_IQ8__MASK       0x0a020002
#define TRACEDATA_IQ9__MASK       0x14040004
#define UART0_CTS__MASK           0x60111111
#define UART0_RTS__MASK           0x0a222022
#define UART0_RX__MASK            0x54555155
#define UART0_TX__MASK            0x2aaaa0aa
#define UART1_CTS__MASK           0x20888088
#define UART1_RTS__MASK           0x40111111
#define UART1_RX__MASK            0x0a222022
#define UART1_TX__MASK            0x1c444044
#define UART2_CTS__MASK           0x80000000000
#define UART2_RTS__MASK           0x100000000000
#define UART2_RX__MASK            0x220000000000
#define UART2_TX__MASK            0x440000000000
#define WLAN_RX__MASK             0x08080000
#define WLAN_TX__MASK             0x00040100
#define XLNA_XPA0__MASK           0x12108021
#define XLNA_XPA1__MASK           0x24210042
#define XLNA_XPA2__MASK           0x00421084
#define XLNA_XPA3__MASK           0x00842108
#define XLNA_XPA4__MASK           0x48084010
