# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sources_1/new/counter_16_bit.vhd"
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd"
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd"
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sim_1/new/main_pwm_tb.vhd"

# Do not sort compile order
nosort
