// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : top.v
// Device     : xc7a200t-sbg484-1
// LiteX sha1 : d0dc5c8d
// Date       : 2022-05-05 21:32:14
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module top (
	input  wire afe_fclkp,
	input  wire afe_fclkn,
	input  wire afe_dclkp,
	input  wire afe_dclkn,
	input  wire [7:0] afe_datap,
	input  wire [7:0] afe_datan,
	input  wire user_btn0,
	input  wire user_btn1,
	input  wire user_sw7,
	input  wire user_sw6,
	input  wire user_sw5,
	input  wire user_sw4,
	input  wire user_sw3,
	input  wire user_sw2,
	input  wire user_sw1,
	output wire user_led0,
	output wire user_led1,
	output wire user_led2,
	output wire user_led3,
	output wire user_led4,
	output wire user_led5,
	output wire user_led6,
	output wire user_led7,
	(* dont_touch = "true" *)	input  wire clk100,
	output reg  serial_tx,
	input  wire serial_rx
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg  [1:0] sampleFreqSel = 2'd0;
wire [1:0] globalMuxCtrl;
wire globalBitslip;
wire allignmentFinished;
reg  [7:0] firstByte = 8'd0;
reg  [7:0] secondByte = 8'd0;
reg  sendWriteCounters = 1'd0;
reg  [7:0] auxUartDataTxData = 8'd0;
reg  [7:0] auxUartWriteTxData = 8'd0;
reg  frequencyWriteCounterEnable = 1'd0;
reg  [7:0] secondByteCounter = 8'd0;
reg  [7:0] firstByteCounter = 8'd0;
reg  [10:0] writeData = 11'd0;
reg  startSendingWriteCounter = 1'd0;
reg  writeCounterEnable = 1'd0;
reg  frequencyRdEnable = 1'd0;
reg  [7:0] readEnableWithFreq = 8'd0;
reg  [7:0] memoryByte = 8'd0;
reg  [10:0] writeCounter = 11'd0;
reg  readyToSendData = 1'd0;
reg  startReadingMemories = 1'd0;
reg  [3:0] resetReadingFlags = 4'd0;
reg  memoriesWereFull = 1'd0;
reg  [16:0] wrBigCounter = 17'd0;
reg  [1:0] wrBigCounter1 = 2'd0;
reg  [2:0] wrBigCounter2 = 3'd0;
reg  [5:0] wrBigCounter3 = 6'd0;
reg  frequencyWrEnable = 1'd0;
reg  frequencyWrEnableUnder = 1'd0;
reg  frequencyWrEnableMilisecs = 1'd0;
reg  frequencyWrEnableSample1 = 1'd0;
reg  frequencyWrEnableSample2 = 1'd0;
reg  frequencyWrEnableSample3 = 1'd0;
wire writeEnableWithFreq;
reg  memoryWasFull = 1'd0;
reg  [2:0] lastMemoryAdressed = 3'd0;
reg  allowCounterTx = 1'd0;
reg  [1:0] txEnableCounter = 2'd0;
reg  byteCounter = 1'd0;
reg  changeMemory = 1'd0;
reg  firstOperationStarted = 1'd0;
reg  secondOperationStarted = 1'd0;
reg  secondOperationStartedAux = 1'd0;
reg  [13:0] dataToSend = 14'd0;
reg  [2:0] memoryAdressed = 3'd0;
reg  rdEnableFromLogic = 1'd0;
wire memoriesEmpty;
wire memoriesFull;
wire memoriesReadError;
wire memoriesWriteError;
wire sys_clk;
wire sys_rst;
wire sys180_clk;
wire sys180_rst;
wire digClk_clk;
wire digClk_rst;
wire muxClk_clk;
wire muxClk_rst;
wire invMuxClk_clk;
wire invMuxClk_rst;
wire bufrFrameClk_clk;
wire bufrFrameClk_rst;
wire invBufrFrameClk_clk;
wire invBufrFrameClk_rst;
wire digitalBuffer_inP;
wire digitalBuffer_inN;
wire digitalBuffer_O;
wire frameBuffer_inP;
wire frameBuffer_inN;
wire frameBuffer_O;
wire buffR_input;
wire buffR_O;
wire invSysClk_input;
wire invSysClk_O;
wire pll_Clk;
wire pll_Reset;
wire [5:0] pll_phase;
wire pll_Locked;
wire pll_FeedbackClk;
wire [3:0] mux_phase;
wire [1:0] mux_muxCtrl;
wire mux_OA;
wire mux_OB;
wire mux_OC;
wire differentialbuffer0_inP;
wire differentialbuffer0_inN;
wire differentialbuffer0_O;
wire differentialbuffer1_inP;
wire differentialbuffer1_inN;
wire differentialbuffer1_O;
wire differentialbuffer2_inP;
wire differentialbuffer2_inN;
wire differentialbuffer2_O;
wire differentialbuffer3_inP;
wire differentialbuffer3_inN;
wire differentialbuffer3_O;
wire differentialbuffer4_inP;
wire differentialbuffer4_inN;
wire differentialbuffer4_O;
wire differentialbuffer5_inP;
wire differentialbuffer5_inN;
wire differentialbuffer5_O;
wire differentialbuffer6_inP;
wire differentialbuffer6_inN;
wire differentialbuffer6_O;
wire differentialbuffer7_inP;
wire differentialbuffer7_inN;
wire differentialbuffer7_O;
wire iserdese0_mainBitslipInput;
wire iserdese0_mainDataInput;
wire iserdese0_mainReset;
reg  [13:0] iserdese0_mainQVector = 14'd0;
wire iserdese0_MasterISerDese_BitslipInput;
wire iserdese0_MasterISerDese_InputClk;
wire iserdese0_MasterISerDese_InvertedInputClk;
wire iserdese0_MasterISerDese_DividedClk;
wire iserdese0_MasterISerDese_DataInput;
wire iserdese0_MasterISerDese_Reset;
wire iserdese0_MasterISerDese_output;
wire [7:0] iserdese0_MasterISerDese_QVector;
wire [1:0] iserdese0_MasterISerDese_shift;
wire iserdese0_SlaveISerDese_BitslipInput;
wire iserdese0_SlaveISerDese_InputClk;
wire iserdese0_SlaveISerDese_InvertedInputClk;
wire iserdese0_SlaveISerDese_DividedClk;
wire iserdese0_SlaveISerDese_DataInput;
wire iserdese0_SlaveISerDese_Reset;
wire [1:0] iserdese0_SlaveISerDese_shift;
wire iserdese0_SlaveISerDese_output;
wire iserdese0_SlaveISerDese_unusedQ1;
wire iserdese0_SlaveISerDese_unusedQ2;
wire iserdese0_SlaveISerDese_unusedShift1;
wire iserdese0_SlaveISerDese_unusedShift2;
wire [5:0] iserdese0_SlaveISerDese_QVector;
wire iserdese1_mainBitslipInput;
wire iserdese1_mainDataInput;
wire iserdese1_mainReset;
reg  [13:0] iserdese1_mainQVector = 14'd0;
wire iserdese1_MasterISerDese_BitslipInput;
wire iserdese1_MasterISerDese_InputClk;
wire iserdese1_MasterISerDese_InvertedInputClk;
wire iserdese1_MasterISerDese_DividedClk;
wire iserdese1_MasterISerDese_DataInput;
wire iserdese1_MasterISerDese_Reset;
wire iserdese1_MasterISerDese_output;
wire [7:0] iserdese1_MasterISerDese_QVector;
wire [1:0] iserdese1_MasterISerDese_shift;
wire iserdese1_SlaveISerDese_BitslipInput;
wire iserdese1_SlaveISerDese_InputClk;
wire iserdese1_SlaveISerDese_InvertedInputClk;
wire iserdese1_SlaveISerDese_DividedClk;
wire iserdese1_SlaveISerDese_DataInput;
wire iserdese1_SlaveISerDese_Reset;
wire [1:0] iserdese1_SlaveISerDese_shift;
wire iserdese1_SlaveISerDese_output;
wire iserdese1_SlaveISerDese_unusedQ1;
wire iserdese1_SlaveISerDese_unusedQ2;
wire iserdese1_SlaveISerDese_unusedShift1;
wire iserdese1_SlaveISerDese_unusedShift2;
wire [5:0] iserdese1_SlaveISerDese_QVector;
wire iserdese2_mainBitslipInput;
wire iserdese2_mainDataInput;
wire iserdese2_mainReset;
reg  [13:0] iserdese2_mainQVector = 14'd0;
wire iserdese2_MasterISerDese_BitslipInput;
wire iserdese2_MasterISerDese_InputClk;
wire iserdese2_MasterISerDese_InvertedInputClk;
wire iserdese2_MasterISerDese_DividedClk;
wire iserdese2_MasterISerDese_DataInput;
wire iserdese2_MasterISerDese_Reset;
wire iserdese2_MasterISerDese_output;
wire [7:0] iserdese2_MasterISerDese_QVector;
wire [1:0] iserdese2_MasterISerDese_shift;
wire iserdese2_SlaveISerDese_BitslipInput;
wire iserdese2_SlaveISerDese_InputClk;
wire iserdese2_SlaveISerDese_InvertedInputClk;
wire iserdese2_SlaveISerDese_DividedClk;
wire iserdese2_SlaveISerDese_DataInput;
wire iserdese2_SlaveISerDese_Reset;
wire [1:0] iserdese2_SlaveISerDese_shift;
wire iserdese2_SlaveISerDese_output;
wire iserdese2_SlaveISerDese_unusedQ1;
wire iserdese2_SlaveISerDese_unusedQ2;
wire iserdese2_SlaveISerDese_unusedShift1;
wire iserdese2_SlaveISerDese_unusedShift2;
wire [5:0] iserdese2_SlaveISerDese_QVector;
wire iserdese3_mainBitslipInput;
wire iserdese3_mainDataInput;
wire iserdese3_mainReset;
reg  [13:0] iserdese3_mainQVector = 14'd0;
wire iserdese3_MasterISerDese_BitslipInput;
wire iserdese3_MasterISerDese_InputClk;
wire iserdese3_MasterISerDese_InvertedInputClk;
wire iserdese3_MasterISerDese_DividedClk;
wire iserdese3_MasterISerDese_DataInput;
wire iserdese3_MasterISerDese_Reset;
wire iserdese3_MasterISerDese_output;
wire [7:0] iserdese3_MasterISerDese_QVector;
wire [1:0] iserdese3_MasterISerDese_shift;
wire iserdese3_SlaveISerDese_BitslipInput;
wire iserdese3_SlaveISerDese_InputClk;
wire iserdese3_SlaveISerDese_InvertedInputClk;
wire iserdese3_SlaveISerDese_DividedClk;
wire iserdese3_SlaveISerDese_DataInput;
wire iserdese3_SlaveISerDese_Reset;
wire [1:0] iserdese3_SlaveISerDese_shift;
wire iserdese3_SlaveISerDese_output;
wire iserdese3_SlaveISerDese_unusedQ1;
wire iserdese3_SlaveISerDese_unusedQ2;
wire iserdese3_SlaveISerDese_unusedShift1;
wire iserdese3_SlaveISerDese_unusedShift2;
wire [5:0] iserdese3_SlaveISerDese_QVector;
wire iserdese4_mainBitslipInput;
wire iserdese4_mainDataInput;
wire iserdese4_mainReset;
reg  [13:0] iserdese4_mainQVector = 14'd0;
wire iserdese4_MasterISerDese_BitslipInput;
wire iserdese4_MasterISerDese_InputClk;
wire iserdese4_MasterISerDese_InvertedInputClk;
wire iserdese4_MasterISerDese_DividedClk;
wire iserdese4_MasterISerDese_DataInput;
wire iserdese4_MasterISerDese_Reset;
wire iserdese4_MasterISerDese_output;
wire [7:0] iserdese4_MasterISerDese_QVector;
wire [1:0] iserdese4_MasterISerDese_shift;
wire iserdese4_SlaveISerDese_BitslipInput;
wire iserdese4_SlaveISerDese_InputClk;
wire iserdese4_SlaveISerDese_InvertedInputClk;
wire iserdese4_SlaveISerDese_DividedClk;
wire iserdese4_SlaveISerDese_DataInput;
wire iserdese4_SlaveISerDese_Reset;
wire [1:0] iserdese4_SlaveISerDese_shift;
wire iserdese4_SlaveISerDese_output;
wire iserdese4_SlaveISerDese_unusedQ1;
wire iserdese4_SlaveISerDese_unusedQ2;
wire iserdese4_SlaveISerDese_unusedShift1;
wire iserdese4_SlaveISerDese_unusedShift2;
wire [5:0] iserdese4_SlaveISerDese_QVector;
wire iserdese5_mainBitslipInput;
wire iserdese5_mainDataInput;
wire iserdese5_mainReset;
reg  [13:0] iserdese5_mainQVector = 14'd0;
wire iserdese5_MasterISerDese_BitslipInput;
wire iserdese5_MasterISerDese_InputClk;
wire iserdese5_MasterISerDese_InvertedInputClk;
wire iserdese5_MasterISerDese_DividedClk;
wire iserdese5_MasterISerDese_DataInput;
wire iserdese5_MasterISerDese_Reset;
wire iserdese5_MasterISerDese_output;
wire [7:0] iserdese5_MasterISerDese_QVector;
wire [1:0] iserdese5_MasterISerDese_shift;
wire iserdese5_SlaveISerDese_BitslipInput;
wire iserdese5_SlaveISerDese_InputClk;
wire iserdese5_SlaveISerDese_InvertedInputClk;
wire iserdese5_SlaveISerDese_DividedClk;
wire iserdese5_SlaveISerDese_DataInput;
wire iserdese5_SlaveISerDese_Reset;
wire [1:0] iserdese5_SlaveISerDese_shift;
wire iserdese5_SlaveISerDese_output;
wire iserdese5_SlaveISerDese_unusedQ1;
wire iserdese5_SlaveISerDese_unusedQ2;
wire iserdese5_SlaveISerDese_unusedShift1;
wire iserdese5_SlaveISerDese_unusedShift2;
wire [5:0] iserdese5_SlaveISerDese_QVector;
wire iserdese6_mainBitslipInput;
wire iserdese6_mainDataInput;
wire iserdese6_mainReset;
reg  [13:0] iserdese6_mainQVector = 14'd0;
wire iserdese6_MasterISerDese_BitslipInput;
wire iserdese6_MasterISerDese_InputClk;
wire iserdese6_MasterISerDese_InvertedInputClk;
wire iserdese6_MasterISerDese_DividedClk;
wire iserdese6_MasterISerDese_DataInput;
wire iserdese6_MasterISerDese_Reset;
wire iserdese6_MasterISerDese_output;
wire [7:0] iserdese6_MasterISerDese_QVector;
wire [1:0] iserdese6_MasterISerDese_shift;
wire iserdese6_SlaveISerDese_BitslipInput;
wire iserdese6_SlaveISerDese_InputClk;
wire iserdese6_SlaveISerDese_InvertedInputClk;
wire iserdese6_SlaveISerDese_DividedClk;
wire iserdese6_SlaveISerDese_DataInput;
wire iserdese6_SlaveISerDese_Reset;
wire [1:0] iserdese6_SlaveISerDese_shift;
wire iserdese6_SlaveISerDese_output;
wire iserdese6_SlaveISerDese_unusedQ1;
wire iserdese6_SlaveISerDese_unusedQ2;
wire iserdese6_SlaveISerDese_unusedShift1;
wire iserdese6_SlaveISerDese_unusedShift2;
wire [5:0] iserdese6_SlaveISerDese_QVector;
wire iserdese7_mainBitslipInput;
wire iserdese7_mainDataInput;
wire iserdese7_mainReset;
reg  [13:0] iserdese7_mainQVector = 14'd0;
wire iserdese7_MasterISerDese_BitslipInput;
wire iserdese7_MasterISerDese_InputClk;
wire iserdese7_MasterISerDese_InvertedInputClk;
wire iserdese7_MasterISerDese_DividedClk;
wire iserdese7_MasterISerDese_DataInput;
wire iserdese7_MasterISerDese_Reset;
wire iserdese7_MasterISerDese_output;
wire [7:0] iserdese7_MasterISerDese_QVector;
wire [1:0] iserdese7_MasterISerDese_shift;
wire iserdese7_SlaveISerDese_BitslipInput;
wire iserdese7_SlaveISerDese_InputClk;
wire iserdese7_SlaveISerDese_InvertedInputClk;
wire iserdese7_SlaveISerDese_DividedClk;
wire iserdese7_SlaveISerDese_DataInput;
wire iserdese7_SlaveISerDese_Reset;
wire [1:0] iserdese7_SlaveISerDese_shift;
wire iserdese7_SlaveISerDese_output;
wire iserdese7_SlaveISerDese_unusedQ1;
wire iserdese7_SlaveISerDese_unusedQ2;
wire iserdese7_SlaveISerDese_unusedShift1;
wire iserdese7_SlaveISerDese_unusedShift2;
wire [5:0] iserdese7_SlaveISerDese_QVector;
wire iserdeseFrame_mainBitslipInput;
wire iserdeseFrame_mainDataInput;
wire iserdeseFrame_mainReset;
reg  [13:0] iserdeseFrame_mainQVector = 14'd0;
wire iserdeseFrame_MasterISerDese_BitslipInput;
wire iserdeseFrame_MasterISerDese_InputClk;
wire iserdeseFrame_MasterISerDese_InvertedInputClk;
wire iserdeseFrame_MasterISerDese_DividedClk;
wire iserdeseFrame_MasterISerDese_DataInput;
wire iserdeseFrame_MasterISerDese_Reset;
wire iserdeseFrame_MasterISerDese_output;
wire [7:0] iserdeseFrame_MasterISerDese_QVector;
wire [1:0] iserdeseFrame_MasterISerDese_shift;
wire iserdeseFrame_SlaveISerDese_BitslipInput;
wire iserdeseFrame_SlaveISerDese_InputClk;
wire iserdeseFrame_SlaveISerDese_InvertedInputClk;
wire iserdeseFrame_SlaveISerDese_DividedClk;
wire iserdeseFrame_SlaveISerDese_DataInput;
wire iserdeseFrame_SlaveISerDese_Reset;
wire [1:0] iserdeseFrame_SlaveISerDese_shift;
wire iserdeseFrame_SlaveISerDese_output;
wire iserdeseFrame_SlaveISerDese_unusedQ1;
wire iserdeseFrame_SlaveISerDese_unusedQ2;
wire iserdeseFrame_SlaveISerDese_unusedShift1;
wire iserdeseFrame_SlaveISerDese_unusedShift2;
wire [5:0] iserdeseFrame_SlaveISerDese_QVector;
wire [13:0] fsmForBit_qVector;
wire fsmForBit_locked;
wire fsmForBit_reset;
wire fsmForBit_modeSelected;
wire fsmForBit_startProcess;
reg  [1:0] fsmForBit_phaseCounter = 2'd0;
reg  fsmForBit_finished = 1'd0;
reg  [2:0] fsmForBit_fallEdgeCounter = 3'd0;
reg  fsmForBit_counterFlag = 1'd0;
wire [13:0] fsmForFrame_qVector;
wire fsmForFrame_reset;
wire fsmForFrame_fsmBitFinished;
wire fsmForFrame_fsmEnable;
reg  fsmForFrame_bitslip = 1'd0;
reg  fsmForFrame_allignmentDone = 1'd0;
reg  [2:0] fsmForFrame_totalFrameCounter = 3'd0;
reg  fsmForFrame_bitslipEnable = 1'd0;
reg  fsmForFrame_countingFinished = 1'd0;
wire [13:0] fsmForFrameDefault_qVector;
wire fsmForFrameDefault_reset;
wire fsmForFrameDefault_pllLocked;
wire fsmForFrameDefault_modeSelected;
wire fsmForFrameDefault_startProcess;
reg  fsmForFrameDefault_bitslip = 1'd0;
reg  fsmForFrameDefault_allignmentDone = 1'd0;
reg  [2:0] fsmForFrameDefault_totalFrameCounter = 3'd0;
reg  fsmForFrameDefault_bitslipEnable = 1'd0;
reg  fsmForFrameDefault_countingFinished = 1'd0;
wire fsmwritefifo0_fifoAlmostFullFlag;
wire fsmwritefifo0_extWriteEnable;
wire fsmwritefifo0_fifowrError;
wire fsmwritefifo0_dataReady;
reg  fsmwritefifo0_enableWritingFIFO = 1'd0;
reg  fsmwritefifo0_writeError = 1'd0;
wire fsmreadfifo0_fifoEmptyFlag;
wire fsmreadfifo0_extReadEnable;
wire fsmreadfifo0_fifordError;
reg  fsmreadfifo0_enableReadingFIFO = 1'd0;
reg  fsmreadfifo0_readError = 1'd0;
wire multififo0_clkRST;
wire multififo0_memoryRST;
wire [13:0] multififo0_inputData;
wire multififo0_readEnable;
wire multififo0_writeEnable;
wire multififo0_internalClock;
wire multififo0_sysAlmostEmpty;
wire multififo0_sysAlmostFull;
wire [13:0] multififo0_outputData;
wire multififo0_multiFIFOEmpty;
wire multififo0_multiFIFOFull;
wire multififo0_sysReadError;
wire multififo0_sysWriteError;
wire [10:0] multififo0_sysReadCount;
wire [10:0] multififo0_sysWriteCount;
reg  multififo0_initialReset = 1'd0;
reg  [2:0] multififo0_resetCounter = 3'd0;
reg  multififo0_automaticReset = 1'd0;
wire multififo0_memoryReset;
wire [13:0] multififo0_fifo0_di;
wire multififo0_fifo0_rdClk;
wire multififo0_fifo0_rdEnable;
wire multififo0_fifo0_wrClk;
wire multififo0_fifo0_wrEnable;
wire multififo0_fifo0_reset;
wire multififo0_fifo0_almostEmpty;
wire multififo0_fifo0_almostFull;
wire multififo0_fifo0_empty;
wire multififo0_fifo0_full;
wire multififo0_fifo0_readError;
wire multififo0_fifo0_writeError;
wire [10:0] multififo0_fifo0_rdCount;
wire [10:0] multififo0_fifo0_wrCount;
wire [13:0] multififo0_fifo0_do;
wire [13:0] multififo0_fifo1_di;
wire multififo0_fifo1_rdClk;
wire multififo0_fifo1_rdEnable;
wire multififo0_fifo1_wrClk;
wire multififo0_fifo1_wrEnable;
wire multififo0_fifo1_reset;
wire multififo0_fifo1_almostEmpty;
wire multififo0_fifo1_almostFull;
wire multififo0_fifo1_empty;
wire multififo0_fifo1_full;
wire multififo0_fifo1_readError;
wire multififo0_fifo1_writeError;
wire [10:0] multififo0_fifo1_rdCount;
wire [10:0] multififo0_fifo1_wrCount;
wire [13:0] multififo0_fifo1_do;
wire [13:0] multififo0_fifo2_di;
wire multififo0_fifo2_rdClk;
wire multififo0_fifo2_rdEnable;
wire multififo0_fifo2_wrClk;
wire multififo0_fifo2_wrEnable;
wire multififo0_fifo2_reset;
wire multififo0_fifo2_almostEmpty;
wire multififo0_fifo2_almostFull;
wire multififo0_fifo2_empty;
wire multififo0_fifo2_full;
wire multififo0_fifo2_readError;
wire multififo0_fifo2_writeError;
wire [10:0] multififo0_fifo2_rdCount;
wire [10:0] multififo0_fifo2_wrCount;
wire [13:0] multififo0_fifo2_do;
wire [13:0] multififo0_fifo3_di;
wire multififo0_fifo3_rdClk;
wire multififo0_fifo3_rdEnable;
wire multififo0_fifo3_wrClk;
wire multififo0_fifo3_wrEnable;
wire multififo0_fifo3_reset;
wire multififo0_fifo3_almostEmpty;
wire multififo0_fifo3_almostFull;
wire multififo0_fifo3_empty;
wire multififo0_fifo3_full;
wire multififo0_fifo3_readError;
wire multififo0_fifo3_writeError;
wire [10:0] multififo0_fifo3_rdCount;
wire [10:0] multififo0_fifo3_wrCount;
wire [13:0] multififo0_fifo3_do;
wire [13:0] multififo0_fifo4_di;
wire multififo0_fifo4_rdClk;
wire multififo0_fifo4_rdEnable;
wire multififo0_fifo4_wrClk;
wire multififo0_fifo4_wrEnable;
wire multififo0_fifo4_reset;
wire multififo0_fifo4_almostEmpty;
wire multififo0_fifo4_almostFull;
wire multififo0_fifo4_empty;
wire multififo0_fifo4_full;
wire multififo0_fifo4_readError;
wire multififo0_fifo4_writeError;
wire [10:0] multififo0_fifo4_rdCount;
wire [10:0] multififo0_fifo4_wrCount;
wire [13:0] multififo0_fifo4_do;
wire [13:0] multififo0_fifo5_di;
wire multififo0_fifo5_rdClk;
wire multififo0_fifo5_rdEnable;
wire multififo0_fifo5_wrClk;
wire multififo0_fifo5_wrEnable;
wire multififo0_fifo5_reset;
wire multififo0_fifo5_almostEmpty;
wire multififo0_fifo5_almostFull;
wire multififo0_fifo5_empty;
wire multififo0_fifo5_full;
wire multififo0_fifo5_readError;
wire multififo0_fifo5_writeError;
wire [10:0] multififo0_fifo5_rdCount;
wire [10:0] multififo0_fifo5_wrCount;
wire [13:0] multififo0_fifo5_do;
wire [13:0] multififo0_fifo6_di;
wire multififo0_fifo6_rdClk;
wire multififo0_fifo6_rdEnable;
wire multififo0_fifo6_wrClk;
wire multififo0_fifo6_wrEnable;
wire multififo0_fifo6_reset;
wire multififo0_fifo6_almostEmpty;
wire multififo0_fifo6_almostFull;
wire multififo0_fifo6_empty;
wire multififo0_fifo6_full;
wire multififo0_fifo6_readError;
wire multififo0_fifo6_writeError;
wire [10:0] multififo0_fifo6_rdCount;
wire [10:0] multififo0_fifo6_wrCount;
wire [13:0] multififo0_fifo6_do;
wire [13:0] multififo0_fifo7_di;
wire multififo0_fifo7_rdClk;
wire multififo0_fifo7_rdEnable;
wire multififo0_fifo7_wrClk;
wire multififo0_fifo7_wrEnable;
wire multififo0_fifo7_reset;
wire multififo0_fifo7_almostEmpty;
wire multififo0_fifo7_almostFull;
wire multififo0_fifo7_empty;
wire multififo0_fifo7_full;
wire multififo0_fifo7_readError;
wire multififo0_fifo7_writeError;
wire [10:0] multififo0_fifo7_rdCount;
wire [10:0] multififo0_fifo7_wrCount;
wire [13:0] multififo0_fifo7_do;
wire [13:0] multififo0_fifo8_di;
wire multififo0_fifo8_rdClk;
wire multififo0_fifo8_rdEnable;
wire multififo0_fifo8_wrClk;
wire multififo0_fifo8_wrEnable;
wire multififo0_fifo8_reset;
wire multififo0_fifo8_almostEmpty;
wire multififo0_fifo8_almostFull;
wire multififo0_fifo8_empty;
wire multififo0_fifo8_full;
wire multififo0_fifo8_readError;
wire multififo0_fifo8_writeError;
wire [10:0] multififo0_fifo8_rdCount;
wire [10:0] multififo0_fifo8_wrCount;
wire [13:0] multififo0_fifo8_do;
wire [13:0] multififo0_fifo9_di;
wire multififo0_fifo9_rdClk;
wire multififo0_fifo9_rdEnable;
wire multififo0_fifo9_wrClk;
wire multififo0_fifo9_wrEnable;
wire multififo0_fifo9_reset;
wire multififo0_fifo9_almostEmpty;
wire multififo0_fifo9_almostFull;
wire multififo0_fifo9_empty;
wire multififo0_fifo9_full;
wire multififo0_fifo9_readError;
wire multififo0_fifo9_writeError;
wire [10:0] multififo0_fifo9_rdCount;
wire [10:0] multififo0_fifo9_wrCount;
wire [13:0] multififo0_fifo9_do;
wire [13:0] multififo0_fifo10_di;
wire multififo0_fifo10_rdClk;
wire multififo0_fifo10_rdEnable;
wire multififo0_fifo10_wrClk;
wire multififo0_fifo10_wrEnable;
wire multififo0_fifo10_reset;
wire multififo0_fifo10_almostEmpty;
wire multififo0_fifo10_almostFull;
wire multififo0_fifo10_empty;
wire multififo0_fifo10_full;
wire multififo0_fifo10_readError;
wire multififo0_fifo10_writeError;
wire [10:0] multififo0_fifo10_rdCount;
wire [10:0] multififo0_fifo10_wrCount;
wire [13:0] multififo0_fifo10_do;
wire [13:0] multififo0_fifo11_di;
wire multififo0_fifo11_rdClk;
wire multififo0_fifo11_rdEnable;
wire multififo0_fifo11_wrClk;
wire multififo0_fifo11_wrEnable;
wire multififo0_fifo11_reset;
wire multififo0_fifo11_almostEmpty;
wire multififo0_fifo11_almostFull;
wire multififo0_fifo11_empty;
wire multififo0_fifo11_full;
wire multififo0_fifo11_readError;
wire multififo0_fifo11_writeError;
wire [10:0] multififo0_fifo11_rdCount;
wire [10:0] multififo0_fifo11_wrCount;
wire [13:0] multififo0_fifo11_do;
wire [13:0] multififo0_fifo12_di;
wire multififo0_fifo12_rdClk;
wire multififo0_fifo12_rdEnable;
wire multififo0_fifo12_wrClk;
wire multififo0_fifo12_wrEnable;
wire multififo0_fifo12_reset;
wire multififo0_fifo12_almostEmpty;
wire multififo0_fifo12_almostFull;
wire multififo0_fifo12_empty;
wire multififo0_fifo12_full;
wire multififo0_fifo12_readError;
wire multififo0_fifo12_writeError;
wire [10:0] multififo0_fifo12_rdCount;
wire [10:0] multififo0_fifo12_wrCount;
wire [13:0] multififo0_fifo12_do;
wire [13:0] multififo0_fifo13_di;
wire multififo0_fifo13_rdClk;
wire multififo0_fifo13_rdEnable;
wire multififo0_fifo13_wrClk;
wire multififo0_fifo13_wrEnable;
wire multififo0_fifo13_reset;
wire multififo0_fifo13_almostEmpty;
wire multififo0_fifo13_almostFull;
wire multififo0_fifo13_empty;
wire multififo0_fifo13_full;
wire multififo0_fifo13_readError;
wire multififo0_fifo13_writeError;
wire [10:0] multififo0_fifo13_rdCount;
wire [10:0] multififo0_fifo13_wrCount;
wire [13:0] multififo0_fifo13_do;
wire [13:0] multififo0_fifo14_di;
wire multififo0_fifo14_rdClk;
wire multififo0_fifo14_rdEnable;
wire multififo0_fifo14_wrClk;
wire multififo0_fifo14_wrEnable;
wire multififo0_fifo14_reset;
wire multififo0_fifo14_almostEmpty;
wire multififo0_fifo14_almostFull;
wire multififo0_fifo14_empty;
wire multififo0_fifo14_full;
wire multififo0_fifo14_readError;
wire multififo0_fifo14_writeError;
wire [10:0] multififo0_fifo14_rdCount;
wire [10:0] multififo0_fifo14_wrCount;
wire [13:0] multififo0_fifo14_do;
wire [13:0] multififo0_fifo15_di;
wire multififo0_fifo15_rdClk;
wire multififo0_fifo15_rdEnable;
wire multififo0_fifo15_wrClk;
wire multififo0_fifo15_wrEnable;
wire multififo0_fifo15_reset;
wire multififo0_fifo15_almostEmpty;
wire multififo0_fifo15_almostFull;
wire multififo0_fifo15_empty;
wire multififo0_fifo15_full;
wire multififo0_fifo15_readError;
wire multififo0_fifo15_writeError;
wire [10:0] multififo0_fifo15_rdCount;
wire [10:0] multififo0_fifo15_wrCount;
wire [13:0] multififo0_fifo15_do;
wire [13:0] multififo0_fifo16_di;
wire multififo0_fifo16_rdClk;
wire multififo0_fifo16_rdEnable;
wire multififo0_fifo16_wrClk;
wire multififo0_fifo16_wrEnable;
wire multififo0_fifo16_reset;
wire multififo0_fifo16_almostEmpty;
wire multififo0_fifo16_almostFull;
wire multififo0_fifo16_empty;
wire multififo0_fifo16_full;
wire multififo0_fifo16_readError;
wire multififo0_fifo16_writeError;
wire [10:0] multififo0_fifo16_rdCount;
wire [10:0] multififo0_fifo16_wrCount;
wire [13:0] multififo0_fifo16_do;
wire [13:0] multififo0_fifo17_di;
wire multififo0_fifo17_rdClk;
wire multififo0_fifo17_rdEnable;
wire multififo0_fifo17_wrClk;
wire multififo0_fifo17_wrEnable;
wire multififo0_fifo17_reset;
wire multififo0_fifo17_almostEmpty;
wire multififo0_fifo17_almostFull;
wire multififo0_fifo17_empty;
wire multififo0_fifo17_full;
wire multififo0_fifo17_readError;
wire multififo0_fifo17_writeError;
wire [10:0] multififo0_fifo17_rdCount;
wire [10:0] multififo0_fifo17_wrCount;
wire [13:0] multififo0_fifo17_do;
wire [13:0] multififo0_fifo18_di;
wire multififo0_fifo18_rdClk;
wire multififo0_fifo18_rdEnable;
wire multififo0_fifo18_wrClk;
wire multififo0_fifo18_wrEnable;
wire multififo0_fifo18_reset;
wire multififo0_fifo18_almostEmpty;
wire multififo0_fifo18_almostFull;
wire multififo0_fifo18_empty;
wire multififo0_fifo18_full;
wire multififo0_fifo18_readError;
wire multififo0_fifo18_writeError;
wire [10:0] multififo0_fifo18_rdCount;
wire [10:0] multififo0_fifo18_wrCount;
wire [13:0] multififo0_fifo18_do;
wire [13:0] multififo0_fifo19_di;
wire multififo0_fifo19_rdClk;
wire multififo0_fifo19_rdEnable;
wire multififo0_fifo19_wrClk;
wire multififo0_fifo19_wrEnable;
wire multififo0_fifo19_reset;
wire multififo0_fifo19_almostEmpty;
wire multififo0_fifo19_almostFull;
wire multififo0_fifo19_empty;
wire multififo0_fifo19_full;
wire multififo0_fifo19_readError;
wire multififo0_fifo19_writeError;
wire [10:0] multififo0_fifo19_rdCount;
wire [10:0] multififo0_fifo19_wrCount;
wire [13:0] multififo0_fifo19_do;
wire [13:0] multififo0_fifo20_di;
wire multififo0_fifo20_rdClk;
wire multififo0_fifo20_rdEnable;
wire multififo0_fifo20_wrClk;
wire multififo0_fifo20_wrEnable;
wire multififo0_fifo20_reset;
wire multififo0_fifo20_almostEmpty;
wire multififo0_fifo20_almostFull;
wire multififo0_fifo20_empty;
wire multififo0_fifo20_full;
wire multififo0_fifo20_readError;
wire multififo0_fifo20_writeError;
wire [10:0] multififo0_fifo20_rdCount;
wire [10:0] multififo0_fifo20_wrCount;
wire [13:0] multififo0_fifo20_do;
wire [13:0] multififo0_fifo21_di;
wire multififo0_fifo21_rdClk;
wire multififo0_fifo21_rdEnable;
wire multififo0_fifo21_wrClk;
wire multififo0_fifo21_wrEnable;
wire multififo0_fifo21_reset;
wire multififo0_fifo21_almostEmpty;
wire multififo0_fifo21_almostFull;
wire multififo0_fifo21_empty;
wire multififo0_fifo21_full;
wire multififo0_fifo21_readError;
wire multififo0_fifo21_writeError;
wire [10:0] multififo0_fifo21_rdCount;
wire [10:0] multififo0_fifo21_wrCount;
wire [13:0] multififo0_fifo21_do;
wire [13:0] multififo0_fifo22_di;
wire multififo0_fifo22_rdClk;
wire multififo0_fifo22_rdEnable;
wire multififo0_fifo22_wrClk;
wire multififo0_fifo22_wrEnable;
wire multififo0_fifo22_reset;
wire multififo0_fifo22_almostEmpty;
wire multififo0_fifo22_almostFull;
wire multififo0_fifo22_empty;
wire multififo0_fifo22_full;
wire multififo0_fifo22_readError;
wire multififo0_fifo22_writeError;
wire [10:0] multififo0_fifo22_rdCount;
wire [10:0] multififo0_fifo22_wrCount;
wire [13:0] multififo0_fifo22_do;
wire [13:0] multififo0_fifo23_di;
wire multififo0_fifo23_rdClk;
wire multififo0_fifo23_rdEnable;
wire multififo0_fifo23_wrClk;
wire multififo0_fifo23_wrEnable;
wire multififo0_fifo23_reset;
wire multififo0_fifo23_almostEmpty;
wire multififo0_fifo23_almostFull;
wire multififo0_fifo23_empty;
wire multififo0_fifo23_full;
wire multififo0_fifo23_readError;
wire multififo0_fifo23_writeError;
wire [10:0] multififo0_fifo23_rdCount;
wire [10:0] multififo0_fifo23_wrCount;
wire [13:0] multififo0_fifo23_do;
wire [13:0] multififo0_fifo24_di;
wire multififo0_fifo24_rdClk;
wire multififo0_fifo24_rdEnable;
wire multififo0_fifo24_wrClk;
wire multififo0_fifo24_wrEnable;
wire multififo0_fifo24_reset;
wire multififo0_fifo24_almostEmpty;
wire multififo0_fifo24_almostFull;
wire multififo0_fifo24_empty;
wire multififo0_fifo24_full;
wire multififo0_fifo24_readError;
wire multififo0_fifo24_writeError;
wire [10:0] multififo0_fifo24_rdCount;
wire [10:0] multififo0_fifo24_wrCount;
wire [13:0] multififo0_fifo24_do;
wire [13:0] multififo0_fifo25_di;
wire multififo0_fifo25_rdClk;
wire multififo0_fifo25_rdEnable;
wire multififo0_fifo25_wrClk;
wire multififo0_fifo25_wrEnable;
wire multififo0_fifo25_reset;
wire multififo0_fifo25_almostEmpty;
wire multififo0_fifo25_almostFull;
wire multififo0_fifo25_empty;
wire multififo0_fifo25_full;
wire multififo0_fifo25_readError;
wire multififo0_fifo25_writeError;
wire [10:0] multififo0_fifo25_rdCount;
wire [10:0] multififo0_fifo25_wrCount;
wire [13:0] multififo0_fifo25_do;
wire [13:0] multififo0_fifo26_di;
wire multififo0_fifo26_rdClk;
wire multififo0_fifo26_rdEnable;
wire multififo0_fifo26_wrClk;
wire multififo0_fifo26_wrEnable;
wire multififo0_fifo26_reset;
wire multififo0_fifo26_almostEmpty;
wire multififo0_fifo26_almostFull;
wire multififo0_fifo26_empty;
wire multififo0_fifo26_full;
wire multififo0_fifo26_readError;
wire multififo0_fifo26_writeError;
wire [10:0] multififo0_fifo26_rdCount;
wire [10:0] multififo0_fifo26_wrCount;
wire [13:0] multififo0_fifo26_do;
wire [13:0] multififo0_fifo27_di;
wire multififo0_fifo27_rdClk;
wire multififo0_fifo27_rdEnable;
wire multififo0_fifo27_wrClk;
wire multififo0_fifo27_wrEnable;
wire multififo0_fifo27_reset;
wire multififo0_fifo27_almostEmpty;
wire multififo0_fifo27_almostFull;
wire multififo0_fifo27_empty;
wire multififo0_fifo27_full;
wire multififo0_fifo27_readError;
wire multififo0_fifo27_writeError;
wire [10:0] multififo0_fifo27_rdCount;
wire [10:0] multififo0_fifo27_wrCount;
wire [13:0] multififo0_fifo27_do;
wire [13:0] multififo0_fifo28_di;
wire multififo0_fifo28_rdClk;
wire multififo0_fifo28_rdEnable;
wire multififo0_fifo28_wrClk;
wire multififo0_fifo28_wrEnable;
wire multififo0_fifo28_reset;
wire multififo0_fifo28_almostEmpty;
wire multififo0_fifo28_almostFull;
wire multififo0_fifo28_empty;
wire multififo0_fifo28_full;
wire multififo0_fifo28_readError;
wire multififo0_fifo28_writeError;
wire [10:0] multififo0_fifo28_rdCount;
wire [10:0] multififo0_fifo28_wrCount;
wire [13:0] multififo0_fifo28_do;
wire [13:0] multififo0_fifo29_di;
wire multififo0_fifo29_rdClk;
wire multififo0_fifo29_rdEnable;
wire multififo0_fifo29_wrClk;
wire multififo0_fifo29_wrEnable;
wire multififo0_fifo29_reset;
wire multififo0_fifo29_almostEmpty;
wire multififo0_fifo29_almostFull;
wire multififo0_fifo29_empty;
wire multififo0_fifo29_full;
wire multififo0_fifo29_readError;
wire multififo0_fifo29_writeError;
wire [10:0] multififo0_fifo29_rdCount;
wire [10:0] multififo0_fifo29_wrCount;
wire [13:0] multififo0_fifo29_do;
wire [13:0] multififo0_fifo30_di;
wire multififo0_fifo30_rdClk;
wire multififo0_fifo30_rdEnable;
wire multififo0_fifo30_wrClk;
wire multififo0_fifo30_wrEnable;
wire multififo0_fifo30_reset;
wire multififo0_fifo30_almostEmpty;
wire multififo0_fifo30_almostFull;
wire multififo0_fifo30_empty;
wire multififo0_fifo30_full;
wire multififo0_fifo30_readError;
wire multififo0_fifo30_writeError;
wire [10:0] multififo0_fifo30_rdCount;
wire [10:0] multififo0_fifo30_wrCount;
wire [13:0] multififo0_fifo30_do;
wire [13:0] multififo0_fifo31_di;
wire multififo0_fifo31_rdClk;
wire multififo0_fifo31_rdEnable;
wire multififo0_fifo31_wrClk;
wire multififo0_fifo31_wrEnable;
wire multififo0_fifo31_reset;
wire multififo0_fifo31_almostEmpty;
wire multififo0_fifo31_almostFull;
wire multififo0_fifo31_empty;
wire multififo0_fifo31_full;
wire multififo0_fifo31_readError;
wire multififo0_fifo31_writeError;
wire [10:0] multififo0_fifo31_rdCount;
wire [10:0] multififo0_fifo31_wrCount;
wire [13:0] multififo0_fifo31_do;
wire [13:0] multififo0_fifo32_di;
wire multififo0_fifo32_rdClk;
wire multififo0_fifo32_rdEnable;
wire multififo0_fifo32_wrClk;
wire multififo0_fifo32_wrEnable;
wire multififo0_fifo32_reset;
wire multififo0_fifo32_almostEmpty;
wire multififo0_fifo32_almostFull;
wire multififo0_fifo32_empty;
wire multififo0_fifo32_full;
wire multififo0_fifo32_readError;
wire multififo0_fifo32_writeError;
wire [10:0] multififo0_fifo32_rdCount;
wire [10:0] multififo0_fifo32_wrCount;
wire [13:0] multififo0_fifo32_do;
wire [13:0] multififo0_fifo33_di;
wire multififo0_fifo33_rdClk;
wire multififo0_fifo33_rdEnable;
wire multififo0_fifo33_wrClk;
wire multififo0_fifo33_wrEnable;
wire multififo0_fifo33_reset;
wire multififo0_fifo33_almostEmpty;
wire multififo0_fifo33_almostFull;
wire multififo0_fifo33_empty;
wire multififo0_fifo33_full;
wire multififo0_fifo33_readError;
wire multififo0_fifo33_writeError;
wire [10:0] multififo0_fifo33_rdCount;
wire [10:0] multififo0_fifo33_wrCount;
wire [13:0] multififo0_fifo33_do;
wire [13:0] multififo0_fifo34_di;
wire multififo0_fifo34_rdClk;
wire multififo0_fifo34_rdEnable;
wire multififo0_fifo34_wrClk;
wire multififo0_fifo34_wrEnable;
wire multififo0_fifo34_reset;
wire multififo0_fifo34_almostEmpty;
wire multififo0_fifo34_almostFull;
wire multififo0_fifo34_empty;
wire multififo0_fifo34_full;
wire multififo0_fifo34_readError;
wire multififo0_fifo34_writeError;
wire [10:0] multififo0_fifo34_rdCount;
wire [10:0] multififo0_fifo34_wrCount;
wire [13:0] multififo0_fifo34_do;
wire [13:0] multififo0_fifo35_di;
wire multififo0_fifo35_rdClk;
wire multififo0_fifo35_rdEnable;
wire multififo0_fifo35_wrClk;
wire multififo0_fifo35_wrEnable;
wire multififo0_fifo35_reset;
wire multififo0_fifo35_almostEmpty;
wire multififo0_fifo35_almostFull;
wire multififo0_fifo35_empty;
wire multififo0_fifo35_full;
wire multififo0_fifo35_readError;
wire multififo0_fifo35_writeError;
wire [10:0] multififo0_fifo35_rdCount;
wire [10:0] multififo0_fifo35_wrCount;
wire [13:0] multififo0_fifo35_do;
wire [13:0] multififo0_fifo36_di;
wire multififo0_fifo36_rdClk;
wire multififo0_fifo36_rdEnable;
wire multififo0_fifo36_wrClk;
wire multififo0_fifo36_wrEnable;
wire multififo0_fifo36_reset;
wire multififo0_fifo36_almostEmpty;
wire multififo0_fifo36_almostFull;
wire multififo0_fifo36_empty;
wire multififo0_fifo36_full;
wire multififo0_fifo36_readError;
wire multififo0_fifo36_writeError;
wire [10:0] multififo0_fifo36_rdCount;
wire [10:0] multififo0_fifo36_wrCount;
wire [13:0] multififo0_fifo36_do;
wire [13:0] multififo0_fifo37_di;
wire multififo0_fifo37_rdClk;
wire multififo0_fifo37_rdEnable;
wire multififo0_fifo37_wrClk;
wire multififo0_fifo37_wrEnable;
wire multififo0_fifo37_reset;
wire multififo0_fifo37_almostEmpty;
wire multififo0_fifo37_almostFull;
wire multififo0_fifo37_empty;
wire multififo0_fifo37_full;
wire multififo0_fifo37_readError;
wire multififo0_fifo37_writeError;
wire [10:0] multififo0_fifo37_rdCount;
wire [10:0] multififo0_fifo37_wrCount;
wire [13:0] multififo0_fifo37_do;
wire [13:0] multififo0_fifo38_di;
wire multififo0_fifo38_rdClk;
wire multififo0_fifo38_rdEnable;
wire multififo0_fifo38_wrClk;
wire multififo0_fifo38_wrEnable;
wire multififo0_fifo38_reset;
wire multififo0_fifo38_almostEmpty;
wire multififo0_fifo38_almostFull;
wire multififo0_fifo38_empty;
wire multififo0_fifo38_full;
wire multififo0_fifo38_readError;
wire multififo0_fifo38_writeError;
wire [10:0] multififo0_fifo38_rdCount;
wire [10:0] multififo0_fifo38_wrCount;
wire [13:0] multififo0_fifo38_do;
wire [13:0] multififo0_fifo39_di;
wire multififo0_fifo39_rdClk;
wire multififo0_fifo39_rdEnable;
wire multififo0_fifo39_wrClk;
wire multififo0_fifo39_wrEnable;
wire multififo0_fifo39_reset;
wire multififo0_fifo39_almostEmpty;
wire multififo0_fifo39_almostFull;
wire multififo0_fifo39_empty;
wire multififo0_fifo39_full;
wire multififo0_fifo39_readError;
wire multififo0_fifo39_writeError;
wire [10:0] multififo0_fifo39_rdCount;
wire [10:0] multififo0_fifo39_wrCount;
wire [13:0] multififo0_fifo39_do;
reg  [38:0] multififo0_norOutput = 39'd0;
wire fsmwritefifo1_fifoAlmostFullFlag;
wire fsmwritefifo1_extWriteEnable;
wire fsmwritefifo1_fifowrError;
wire fsmwritefifo1_dataReady;
reg  fsmwritefifo1_enableWritingFIFO = 1'd0;
reg  fsmwritefifo1_writeError = 1'd0;
wire fsmreadfifo1_fifoEmptyFlag;
wire fsmreadfifo1_extReadEnable;
wire fsmreadfifo1_fifordError;
reg  fsmreadfifo1_enableReadingFIFO = 1'd0;
reg  fsmreadfifo1_readError = 1'd0;
wire multififo1_clkRST;
wire multififo1_memoryRST;
wire [13:0] multififo1_inputData;
wire multififo1_readEnable;
wire multififo1_writeEnable;
wire multififo1_internalClock;
wire multififo1_sysAlmostEmpty;
wire multififo1_sysAlmostFull;
wire [13:0] multififo1_outputData;
wire multififo1_multiFIFOEmpty;
wire multififo1_multiFIFOFull;
wire multififo1_sysReadError;
wire multififo1_sysWriteError;
wire [10:0] multififo1_sysReadCount;
wire [10:0] multififo1_sysWriteCount;
reg  multififo1_initialReset = 1'd0;
reg  [2:0] multififo1_resetCounter = 3'd0;
reg  multififo1_automaticReset = 1'd0;
wire multififo1_memoryReset;
wire [13:0] multififo1_fifo40_di;
wire multififo1_fifo40_rdClk;
wire multififo1_fifo40_rdEnable;
wire multififo1_fifo40_wrClk;
wire multififo1_fifo40_wrEnable;
wire multififo1_fifo40_reset;
wire multififo1_fifo40_almostEmpty;
wire multififo1_fifo40_almostFull;
wire multififo1_fifo40_empty;
wire multififo1_fifo40_full;
wire multififo1_fifo40_readError;
wire multififo1_fifo40_writeError;
wire [10:0] multififo1_fifo40_rdCount;
wire [10:0] multififo1_fifo40_wrCount;
wire [13:0] multififo1_fifo40_do;
wire [13:0] multififo1_fifo41_di;
wire multififo1_fifo41_rdClk;
wire multififo1_fifo41_rdEnable;
wire multififo1_fifo41_wrClk;
wire multififo1_fifo41_wrEnable;
wire multififo1_fifo41_reset;
wire multififo1_fifo41_almostEmpty;
wire multififo1_fifo41_almostFull;
wire multififo1_fifo41_empty;
wire multififo1_fifo41_full;
wire multififo1_fifo41_readError;
wire multififo1_fifo41_writeError;
wire [10:0] multififo1_fifo41_rdCount;
wire [10:0] multififo1_fifo41_wrCount;
wire [13:0] multififo1_fifo41_do;
wire [13:0] multififo1_fifo42_di;
wire multififo1_fifo42_rdClk;
wire multififo1_fifo42_rdEnable;
wire multififo1_fifo42_wrClk;
wire multififo1_fifo42_wrEnable;
wire multififo1_fifo42_reset;
wire multififo1_fifo42_almostEmpty;
wire multififo1_fifo42_almostFull;
wire multififo1_fifo42_empty;
wire multififo1_fifo42_full;
wire multififo1_fifo42_readError;
wire multififo1_fifo42_writeError;
wire [10:0] multififo1_fifo42_rdCount;
wire [10:0] multififo1_fifo42_wrCount;
wire [13:0] multififo1_fifo42_do;
wire [13:0] multififo1_fifo43_di;
wire multififo1_fifo43_rdClk;
wire multififo1_fifo43_rdEnable;
wire multififo1_fifo43_wrClk;
wire multififo1_fifo43_wrEnable;
wire multififo1_fifo43_reset;
wire multififo1_fifo43_almostEmpty;
wire multififo1_fifo43_almostFull;
wire multififo1_fifo43_empty;
wire multififo1_fifo43_full;
wire multififo1_fifo43_readError;
wire multififo1_fifo43_writeError;
wire [10:0] multififo1_fifo43_rdCount;
wire [10:0] multififo1_fifo43_wrCount;
wire [13:0] multififo1_fifo43_do;
wire [13:0] multififo1_fifo44_di;
wire multififo1_fifo44_rdClk;
wire multififo1_fifo44_rdEnable;
wire multififo1_fifo44_wrClk;
wire multififo1_fifo44_wrEnable;
wire multififo1_fifo44_reset;
wire multififo1_fifo44_almostEmpty;
wire multififo1_fifo44_almostFull;
wire multififo1_fifo44_empty;
wire multififo1_fifo44_full;
wire multififo1_fifo44_readError;
wire multififo1_fifo44_writeError;
wire [10:0] multififo1_fifo44_rdCount;
wire [10:0] multififo1_fifo44_wrCount;
wire [13:0] multififo1_fifo44_do;
wire [13:0] multififo1_fifo45_di;
wire multififo1_fifo45_rdClk;
wire multififo1_fifo45_rdEnable;
wire multififo1_fifo45_wrClk;
wire multififo1_fifo45_wrEnable;
wire multififo1_fifo45_reset;
wire multififo1_fifo45_almostEmpty;
wire multififo1_fifo45_almostFull;
wire multififo1_fifo45_empty;
wire multififo1_fifo45_full;
wire multififo1_fifo45_readError;
wire multififo1_fifo45_writeError;
wire [10:0] multififo1_fifo45_rdCount;
wire [10:0] multififo1_fifo45_wrCount;
wire [13:0] multififo1_fifo45_do;
wire [13:0] multififo1_fifo46_di;
wire multififo1_fifo46_rdClk;
wire multififo1_fifo46_rdEnable;
wire multififo1_fifo46_wrClk;
wire multififo1_fifo46_wrEnable;
wire multififo1_fifo46_reset;
wire multififo1_fifo46_almostEmpty;
wire multififo1_fifo46_almostFull;
wire multififo1_fifo46_empty;
wire multififo1_fifo46_full;
wire multififo1_fifo46_readError;
wire multififo1_fifo46_writeError;
wire [10:0] multififo1_fifo46_rdCount;
wire [10:0] multififo1_fifo46_wrCount;
wire [13:0] multififo1_fifo46_do;
wire [13:0] multififo1_fifo47_di;
wire multififo1_fifo47_rdClk;
wire multififo1_fifo47_rdEnable;
wire multififo1_fifo47_wrClk;
wire multififo1_fifo47_wrEnable;
wire multififo1_fifo47_reset;
wire multififo1_fifo47_almostEmpty;
wire multififo1_fifo47_almostFull;
wire multififo1_fifo47_empty;
wire multififo1_fifo47_full;
wire multififo1_fifo47_readError;
wire multififo1_fifo47_writeError;
wire [10:0] multififo1_fifo47_rdCount;
wire [10:0] multififo1_fifo47_wrCount;
wire [13:0] multififo1_fifo47_do;
wire [13:0] multififo1_fifo48_di;
wire multififo1_fifo48_rdClk;
wire multififo1_fifo48_rdEnable;
wire multififo1_fifo48_wrClk;
wire multififo1_fifo48_wrEnable;
wire multififo1_fifo48_reset;
wire multififo1_fifo48_almostEmpty;
wire multififo1_fifo48_almostFull;
wire multififo1_fifo48_empty;
wire multififo1_fifo48_full;
wire multififo1_fifo48_readError;
wire multififo1_fifo48_writeError;
wire [10:0] multififo1_fifo48_rdCount;
wire [10:0] multififo1_fifo48_wrCount;
wire [13:0] multififo1_fifo48_do;
wire [13:0] multififo1_fifo49_di;
wire multififo1_fifo49_rdClk;
wire multififo1_fifo49_rdEnable;
wire multififo1_fifo49_wrClk;
wire multififo1_fifo49_wrEnable;
wire multififo1_fifo49_reset;
wire multififo1_fifo49_almostEmpty;
wire multififo1_fifo49_almostFull;
wire multififo1_fifo49_empty;
wire multififo1_fifo49_full;
wire multififo1_fifo49_readError;
wire multififo1_fifo49_writeError;
wire [10:0] multififo1_fifo49_rdCount;
wire [10:0] multififo1_fifo49_wrCount;
wire [13:0] multififo1_fifo49_do;
wire [13:0] multififo1_fifo50_di;
wire multififo1_fifo50_rdClk;
wire multififo1_fifo50_rdEnable;
wire multififo1_fifo50_wrClk;
wire multififo1_fifo50_wrEnable;
wire multififo1_fifo50_reset;
wire multififo1_fifo50_almostEmpty;
wire multififo1_fifo50_almostFull;
wire multififo1_fifo50_empty;
wire multififo1_fifo50_full;
wire multififo1_fifo50_readError;
wire multififo1_fifo50_writeError;
wire [10:0] multififo1_fifo50_rdCount;
wire [10:0] multififo1_fifo50_wrCount;
wire [13:0] multififo1_fifo50_do;
wire [13:0] multififo1_fifo51_di;
wire multififo1_fifo51_rdClk;
wire multififo1_fifo51_rdEnable;
wire multififo1_fifo51_wrClk;
wire multififo1_fifo51_wrEnable;
wire multififo1_fifo51_reset;
wire multififo1_fifo51_almostEmpty;
wire multififo1_fifo51_almostFull;
wire multififo1_fifo51_empty;
wire multififo1_fifo51_full;
wire multififo1_fifo51_readError;
wire multififo1_fifo51_writeError;
wire [10:0] multififo1_fifo51_rdCount;
wire [10:0] multififo1_fifo51_wrCount;
wire [13:0] multififo1_fifo51_do;
wire [13:0] multififo1_fifo52_di;
wire multififo1_fifo52_rdClk;
wire multififo1_fifo52_rdEnable;
wire multififo1_fifo52_wrClk;
wire multififo1_fifo52_wrEnable;
wire multififo1_fifo52_reset;
wire multififo1_fifo52_almostEmpty;
wire multififo1_fifo52_almostFull;
wire multififo1_fifo52_empty;
wire multififo1_fifo52_full;
wire multififo1_fifo52_readError;
wire multififo1_fifo52_writeError;
wire [10:0] multififo1_fifo52_rdCount;
wire [10:0] multififo1_fifo52_wrCount;
wire [13:0] multififo1_fifo52_do;
wire [13:0] multififo1_fifo53_di;
wire multififo1_fifo53_rdClk;
wire multififo1_fifo53_rdEnable;
wire multififo1_fifo53_wrClk;
wire multififo1_fifo53_wrEnable;
wire multififo1_fifo53_reset;
wire multififo1_fifo53_almostEmpty;
wire multififo1_fifo53_almostFull;
wire multififo1_fifo53_empty;
wire multififo1_fifo53_full;
wire multififo1_fifo53_readError;
wire multififo1_fifo53_writeError;
wire [10:0] multififo1_fifo53_rdCount;
wire [10:0] multififo1_fifo53_wrCount;
wire [13:0] multififo1_fifo53_do;
wire [13:0] multififo1_fifo54_di;
wire multififo1_fifo54_rdClk;
wire multififo1_fifo54_rdEnable;
wire multififo1_fifo54_wrClk;
wire multififo1_fifo54_wrEnable;
wire multififo1_fifo54_reset;
wire multififo1_fifo54_almostEmpty;
wire multififo1_fifo54_almostFull;
wire multififo1_fifo54_empty;
wire multififo1_fifo54_full;
wire multififo1_fifo54_readError;
wire multififo1_fifo54_writeError;
wire [10:0] multififo1_fifo54_rdCount;
wire [10:0] multififo1_fifo54_wrCount;
wire [13:0] multififo1_fifo54_do;
wire [13:0] multififo1_fifo55_di;
wire multififo1_fifo55_rdClk;
wire multififo1_fifo55_rdEnable;
wire multififo1_fifo55_wrClk;
wire multififo1_fifo55_wrEnable;
wire multififo1_fifo55_reset;
wire multififo1_fifo55_almostEmpty;
wire multififo1_fifo55_almostFull;
wire multififo1_fifo55_empty;
wire multififo1_fifo55_full;
wire multififo1_fifo55_readError;
wire multififo1_fifo55_writeError;
wire [10:0] multififo1_fifo55_rdCount;
wire [10:0] multififo1_fifo55_wrCount;
wire [13:0] multififo1_fifo55_do;
wire [13:0] multififo1_fifo56_di;
wire multififo1_fifo56_rdClk;
wire multififo1_fifo56_rdEnable;
wire multififo1_fifo56_wrClk;
wire multififo1_fifo56_wrEnable;
wire multififo1_fifo56_reset;
wire multififo1_fifo56_almostEmpty;
wire multififo1_fifo56_almostFull;
wire multififo1_fifo56_empty;
wire multififo1_fifo56_full;
wire multififo1_fifo56_readError;
wire multififo1_fifo56_writeError;
wire [10:0] multififo1_fifo56_rdCount;
wire [10:0] multififo1_fifo56_wrCount;
wire [13:0] multififo1_fifo56_do;
wire [13:0] multififo1_fifo57_di;
wire multififo1_fifo57_rdClk;
wire multififo1_fifo57_rdEnable;
wire multififo1_fifo57_wrClk;
wire multififo1_fifo57_wrEnable;
wire multififo1_fifo57_reset;
wire multififo1_fifo57_almostEmpty;
wire multififo1_fifo57_almostFull;
wire multififo1_fifo57_empty;
wire multififo1_fifo57_full;
wire multififo1_fifo57_readError;
wire multififo1_fifo57_writeError;
wire [10:0] multififo1_fifo57_rdCount;
wire [10:0] multififo1_fifo57_wrCount;
wire [13:0] multififo1_fifo57_do;
wire [13:0] multififo1_fifo58_di;
wire multififo1_fifo58_rdClk;
wire multififo1_fifo58_rdEnable;
wire multififo1_fifo58_wrClk;
wire multififo1_fifo58_wrEnable;
wire multififo1_fifo58_reset;
wire multififo1_fifo58_almostEmpty;
wire multififo1_fifo58_almostFull;
wire multififo1_fifo58_empty;
wire multififo1_fifo58_full;
wire multififo1_fifo58_readError;
wire multififo1_fifo58_writeError;
wire [10:0] multififo1_fifo58_rdCount;
wire [10:0] multififo1_fifo58_wrCount;
wire [13:0] multififo1_fifo58_do;
wire [13:0] multififo1_fifo59_di;
wire multififo1_fifo59_rdClk;
wire multififo1_fifo59_rdEnable;
wire multififo1_fifo59_wrClk;
wire multififo1_fifo59_wrEnable;
wire multififo1_fifo59_reset;
wire multififo1_fifo59_almostEmpty;
wire multififo1_fifo59_almostFull;
wire multififo1_fifo59_empty;
wire multififo1_fifo59_full;
wire multififo1_fifo59_readError;
wire multififo1_fifo59_writeError;
wire [10:0] multififo1_fifo59_rdCount;
wire [10:0] multififo1_fifo59_wrCount;
wire [13:0] multififo1_fifo59_do;
wire [13:0] multififo1_fifo60_di;
wire multififo1_fifo60_rdClk;
wire multififo1_fifo60_rdEnable;
wire multififo1_fifo60_wrClk;
wire multififo1_fifo60_wrEnable;
wire multififo1_fifo60_reset;
wire multififo1_fifo60_almostEmpty;
wire multififo1_fifo60_almostFull;
wire multififo1_fifo60_empty;
wire multififo1_fifo60_full;
wire multififo1_fifo60_readError;
wire multififo1_fifo60_writeError;
wire [10:0] multififo1_fifo60_rdCount;
wire [10:0] multififo1_fifo60_wrCount;
wire [13:0] multififo1_fifo60_do;
wire [13:0] multififo1_fifo61_di;
wire multififo1_fifo61_rdClk;
wire multififo1_fifo61_rdEnable;
wire multififo1_fifo61_wrClk;
wire multififo1_fifo61_wrEnable;
wire multififo1_fifo61_reset;
wire multififo1_fifo61_almostEmpty;
wire multififo1_fifo61_almostFull;
wire multififo1_fifo61_empty;
wire multififo1_fifo61_full;
wire multififo1_fifo61_readError;
wire multififo1_fifo61_writeError;
wire [10:0] multififo1_fifo61_rdCount;
wire [10:0] multififo1_fifo61_wrCount;
wire [13:0] multififo1_fifo61_do;
wire [13:0] multififo1_fifo62_di;
wire multififo1_fifo62_rdClk;
wire multififo1_fifo62_rdEnable;
wire multififo1_fifo62_wrClk;
wire multififo1_fifo62_wrEnable;
wire multififo1_fifo62_reset;
wire multififo1_fifo62_almostEmpty;
wire multififo1_fifo62_almostFull;
wire multififo1_fifo62_empty;
wire multififo1_fifo62_full;
wire multififo1_fifo62_readError;
wire multififo1_fifo62_writeError;
wire [10:0] multififo1_fifo62_rdCount;
wire [10:0] multififo1_fifo62_wrCount;
wire [13:0] multififo1_fifo62_do;
wire [13:0] multififo1_fifo63_di;
wire multififo1_fifo63_rdClk;
wire multififo1_fifo63_rdEnable;
wire multififo1_fifo63_wrClk;
wire multififo1_fifo63_wrEnable;
wire multififo1_fifo63_reset;
wire multififo1_fifo63_almostEmpty;
wire multififo1_fifo63_almostFull;
wire multififo1_fifo63_empty;
wire multififo1_fifo63_full;
wire multififo1_fifo63_readError;
wire multififo1_fifo63_writeError;
wire [10:0] multififo1_fifo63_rdCount;
wire [10:0] multififo1_fifo63_wrCount;
wire [13:0] multififo1_fifo63_do;
wire [13:0] multififo1_fifo64_di;
wire multififo1_fifo64_rdClk;
wire multififo1_fifo64_rdEnable;
wire multififo1_fifo64_wrClk;
wire multififo1_fifo64_wrEnable;
wire multififo1_fifo64_reset;
wire multififo1_fifo64_almostEmpty;
wire multififo1_fifo64_almostFull;
wire multififo1_fifo64_empty;
wire multififo1_fifo64_full;
wire multififo1_fifo64_readError;
wire multififo1_fifo64_writeError;
wire [10:0] multififo1_fifo64_rdCount;
wire [10:0] multififo1_fifo64_wrCount;
wire [13:0] multififo1_fifo64_do;
wire [13:0] multififo1_fifo65_di;
wire multififo1_fifo65_rdClk;
wire multififo1_fifo65_rdEnable;
wire multififo1_fifo65_wrClk;
wire multififo1_fifo65_wrEnable;
wire multififo1_fifo65_reset;
wire multififo1_fifo65_almostEmpty;
wire multififo1_fifo65_almostFull;
wire multififo1_fifo65_empty;
wire multififo1_fifo65_full;
wire multififo1_fifo65_readError;
wire multififo1_fifo65_writeError;
wire [10:0] multififo1_fifo65_rdCount;
wire [10:0] multififo1_fifo65_wrCount;
wire [13:0] multififo1_fifo65_do;
wire [13:0] multififo1_fifo66_di;
wire multififo1_fifo66_rdClk;
wire multififo1_fifo66_rdEnable;
wire multififo1_fifo66_wrClk;
wire multififo1_fifo66_wrEnable;
wire multififo1_fifo66_reset;
wire multififo1_fifo66_almostEmpty;
wire multififo1_fifo66_almostFull;
wire multififo1_fifo66_empty;
wire multififo1_fifo66_full;
wire multififo1_fifo66_readError;
wire multififo1_fifo66_writeError;
wire [10:0] multififo1_fifo66_rdCount;
wire [10:0] multififo1_fifo66_wrCount;
wire [13:0] multififo1_fifo66_do;
wire [13:0] multififo1_fifo67_di;
wire multififo1_fifo67_rdClk;
wire multififo1_fifo67_rdEnable;
wire multififo1_fifo67_wrClk;
wire multififo1_fifo67_wrEnable;
wire multififo1_fifo67_reset;
wire multififo1_fifo67_almostEmpty;
wire multififo1_fifo67_almostFull;
wire multififo1_fifo67_empty;
wire multififo1_fifo67_full;
wire multififo1_fifo67_readError;
wire multififo1_fifo67_writeError;
wire [10:0] multififo1_fifo67_rdCount;
wire [10:0] multififo1_fifo67_wrCount;
wire [13:0] multififo1_fifo67_do;
wire [13:0] multififo1_fifo68_di;
wire multififo1_fifo68_rdClk;
wire multififo1_fifo68_rdEnable;
wire multififo1_fifo68_wrClk;
wire multififo1_fifo68_wrEnable;
wire multififo1_fifo68_reset;
wire multififo1_fifo68_almostEmpty;
wire multififo1_fifo68_almostFull;
wire multififo1_fifo68_empty;
wire multififo1_fifo68_full;
wire multififo1_fifo68_readError;
wire multififo1_fifo68_writeError;
wire [10:0] multififo1_fifo68_rdCount;
wire [10:0] multififo1_fifo68_wrCount;
wire [13:0] multififo1_fifo68_do;
wire [13:0] multififo1_fifo69_di;
wire multififo1_fifo69_rdClk;
wire multififo1_fifo69_rdEnable;
wire multififo1_fifo69_wrClk;
wire multififo1_fifo69_wrEnable;
wire multififo1_fifo69_reset;
wire multififo1_fifo69_almostEmpty;
wire multififo1_fifo69_almostFull;
wire multififo1_fifo69_empty;
wire multififo1_fifo69_full;
wire multififo1_fifo69_readError;
wire multififo1_fifo69_writeError;
wire [10:0] multififo1_fifo69_rdCount;
wire [10:0] multififo1_fifo69_wrCount;
wire [13:0] multififo1_fifo69_do;
wire [13:0] multififo1_fifo70_di;
wire multififo1_fifo70_rdClk;
wire multififo1_fifo70_rdEnable;
wire multififo1_fifo70_wrClk;
wire multififo1_fifo70_wrEnable;
wire multififo1_fifo70_reset;
wire multififo1_fifo70_almostEmpty;
wire multififo1_fifo70_almostFull;
wire multififo1_fifo70_empty;
wire multififo1_fifo70_full;
wire multififo1_fifo70_readError;
wire multififo1_fifo70_writeError;
wire [10:0] multififo1_fifo70_rdCount;
wire [10:0] multififo1_fifo70_wrCount;
wire [13:0] multififo1_fifo70_do;
wire [13:0] multififo1_fifo71_di;
wire multififo1_fifo71_rdClk;
wire multififo1_fifo71_rdEnable;
wire multififo1_fifo71_wrClk;
wire multififo1_fifo71_wrEnable;
wire multififo1_fifo71_reset;
wire multififo1_fifo71_almostEmpty;
wire multififo1_fifo71_almostFull;
wire multififo1_fifo71_empty;
wire multififo1_fifo71_full;
wire multififo1_fifo71_readError;
wire multififo1_fifo71_writeError;
wire [10:0] multififo1_fifo71_rdCount;
wire [10:0] multififo1_fifo71_wrCount;
wire [13:0] multififo1_fifo71_do;
wire [13:0] multififo1_fifo72_di;
wire multififo1_fifo72_rdClk;
wire multififo1_fifo72_rdEnable;
wire multififo1_fifo72_wrClk;
wire multififo1_fifo72_wrEnable;
wire multififo1_fifo72_reset;
wire multififo1_fifo72_almostEmpty;
wire multififo1_fifo72_almostFull;
wire multififo1_fifo72_empty;
wire multififo1_fifo72_full;
wire multififo1_fifo72_readError;
wire multififo1_fifo72_writeError;
wire [10:0] multififo1_fifo72_rdCount;
wire [10:0] multififo1_fifo72_wrCount;
wire [13:0] multififo1_fifo72_do;
wire [13:0] multififo1_fifo73_di;
wire multififo1_fifo73_rdClk;
wire multififo1_fifo73_rdEnable;
wire multififo1_fifo73_wrClk;
wire multififo1_fifo73_wrEnable;
wire multififo1_fifo73_reset;
wire multififo1_fifo73_almostEmpty;
wire multififo1_fifo73_almostFull;
wire multififo1_fifo73_empty;
wire multififo1_fifo73_full;
wire multififo1_fifo73_readError;
wire multififo1_fifo73_writeError;
wire [10:0] multififo1_fifo73_rdCount;
wire [10:0] multififo1_fifo73_wrCount;
wire [13:0] multififo1_fifo73_do;
wire [13:0] multififo1_fifo74_di;
wire multififo1_fifo74_rdClk;
wire multififo1_fifo74_rdEnable;
wire multififo1_fifo74_wrClk;
wire multififo1_fifo74_wrEnable;
wire multififo1_fifo74_reset;
wire multififo1_fifo74_almostEmpty;
wire multififo1_fifo74_almostFull;
wire multififo1_fifo74_empty;
wire multififo1_fifo74_full;
wire multififo1_fifo74_readError;
wire multififo1_fifo74_writeError;
wire [10:0] multififo1_fifo74_rdCount;
wire [10:0] multififo1_fifo74_wrCount;
wire [13:0] multififo1_fifo74_do;
wire [13:0] multififo1_fifo75_di;
wire multififo1_fifo75_rdClk;
wire multififo1_fifo75_rdEnable;
wire multififo1_fifo75_wrClk;
wire multififo1_fifo75_wrEnable;
wire multififo1_fifo75_reset;
wire multififo1_fifo75_almostEmpty;
wire multififo1_fifo75_almostFull;
wire multififo1_fifo75_empty;
wire multififo1_fifo75_full;
wire multififo1_fifo75_readError;
wire multififo1_fifo75_writeError;
wire [10:0] multififo1_fifo75_rdCount;
wire [10:0] multififo1_fifo75_wrCount;
wire [13:0] multififo1_fifo75_do;
wire [13:0] multififo1_fifo76_di;
wire multififo1_fifo76_rdClk;
wire multififo1_fifo76_rdEnable;
wire multififo1_fifo76_wrClk;
wire multififo1_fifo76_wrEnable;
wire multififo1_fifo76_reset;
wire multififo1_fifo76_almostEmpty;
wire multififo1_fifo76_almostFull;
wire multififo1_fifo76_empty;
wire multififo1_fifo76_full;
wire multififo1_fifo76_readError;
wire multififo1_fifo76_writeError;
wire [10:0] multififo1_fifo76_rdCount;
wire [10:0] multififo1_fifo76_wrCount;
wire [13:0] multififo1_fifo76_do;
wire [13:0] multififo1_fifo77_di;
wire multififo1_fifo77_rdClk;
wire multififo1_fifo77_rdEnable;
wire multififo1_fifo77_wrClk;
wire multififo1_fifo77_wrEnable;
wire multififo1_fifo77_reset;
wire multififo1_fifo77_almostEmpty;
wire multififo1_fifo77_almostFull;
wire multififo1_fifo77_empty;
wire multififo1_fifo77_full;
wire multififo1_fifo77_readError;
wire multififo1_fifo77_writeError;
wire [10:0] multififo1_fifo77_rdCount;
wire [10:0] multififo1_fifo77_wrCount;
wire [13:0] multififo1_fifo77_do;
wire [13:0] multififo1_fifo78_di;
wire multififo1_fifo78_rdClk;
wire multififo1_fifo78_rdEnable;
wire multififo1_fifo78_wrClk;
wire multififo1_fifo78_wrEnable;
wire multififo1_fifo78_reset;
wire multififo1_fifo78_almostEmpty;
wire multififo1_fifo78_almostFull;
wire multififo1_fifo78_empty;
wire multififo1_fifo78_full;
wire multififo1_fifo78_readError;
wire multififo1_fifo78_writeError;
wire [10:0] multififo1_fifo78_rdCount;
wire [10:0] multififo1_fifo78_wrCount;
wire [13:0] multififo1_fifo78_do;
wire [13:0] multififo1_fifo79_di;
wire multififo1_fifo79_rdClk;
wire multififo1_fifo79_rdEnable;
wire multififo1_fifo79_wrClk;
wire multififo1_fifo79_wrEnable;
wire multififo1_fifo79_reset;
wire multififo1_fifo79_almostEmpty;
wire multififo1_fifo79_almostFull;
wire multififo1_fifo79_empty;
wire multififo1_fifo79_full;
wire multififo1_fifo79_readError;
wire multififo1_fifo79_writeError;
wire [10:0] multififo1_fifo79_rdCount;
wire [10:0] multififo1_fifo79_wrCount;
wire [13:0] multififo1_fifo79_do;
reg  [38:0] multififo1_norOutput = 39'd0;
wire fsmwritefifo2_fifoAlmostFullFlag;
wire fsmwritefifo2_extWriteEnable;
wire fsmwritefifo2_fifowrError;
wire fsmwritefifo2_dataReady;
reg  fsmwritefifo2_enableWritingFIFO = 1'd0;
reg  fsmwritefifo2_writeError = 1'd0;
wire fsmreadfifo2_fifoEmptyFlag;
wire fsmreadfifo2_extReadEnable;
wire fsmreadfifo2_fifordError;
reg  fsmreadfifo2_enableReadingFIFO = 1'd0;
reg  fsmreadfifo2_readError = 1'd0;
wire multififo2_clkRST;
wire multififo2_memoryRST;
wire [13:0] multififo2_inputData;
wire multififo2_readEnable;
wire multififo2_writeEnable;
wire multififo2_internalClock;
wire multififo2_sysAlmostEmpty;
wire multififo2_sysAlmostFull;
wire [13:0] multififo2_outputData;
wire multififo2_multiFIFOEmpty;
wire multififo2_multiFIFOFull;
wire multififo2_sysReadError;
wire multififo2_sysWriteError;
wire [10:0] multififo2_sysReadCount;
wire [10:0] multififo2_sysWriteCount;
reg  multififo2_initialReset = 1'd0;
reg  [2:0] multififo2_resetCounter = 3'd0;
reg  multififo2_automaticReset = 1'd0;
wire multififo2_memoryReset;
wire [13:0] multififo2_fifo80_di;
wire multififo2_fifo80_rdClk;
wire multififo2_fifo80_rdEnable;
wire multififo2_fifo80_wrClk;
wire multififo2_fifo80_wrEnable;
wire multififo2_fifo80_reset;
wire multififo2_fifo80_almostEmpty;
wire multififo2_fifo80_almostFull;
wire multififo2_fifo80_empty;
wire multififo2_fifo80_full;
wire multififo2_fifo80_readError;
wire multififo2_fifo80_writeError;
wire [10:0] multififo2_fifo80_rdCount;
wire [10:0] multififo2_fifo80_wrCount;
wire [13:0] multififo2_fifo80_do;
wire [13:0] multififo2_fifo81_di;
wire multififo2_fifo81_rdClk;
wire multififo2_fifo81_rdEnable;
wire multififo2_fifo81_wrClk;
wire multififo2_fifo81_wrEnable;
wire multififo2_fifo81_reset;
wire multififo2_fifo81_almostEmpty;
wire multififo2_fifo81_almostFull;
wire multififo2_fifo81_empty;
wire multififo2_fifo81_full;
wire multififo2_fifo81_readError;
wire multififo2_fifo81_writeError;
wire [10:0] multififo2_fifo81_rdCount;
wire [10:0] multififo2_fifo81_wrCount;
wire [13:0] multififo2_fifo81_do;
wire [13:0] multififo2_fifo82_di;
wire multififo2_fifo82_rdClk;
wire multififo2_fifo82_rdEnable;
wire multififo2_fifo82_wrClk;
wire multififo2_fifo82_wrEnable;
wire multififo2_fifo82_reset;
wire multififo2_fifo82_almostEmpty;
wire multififo2_fifo82_almostFull;
wire multififo2_fifo82_empty;
wire multififo2_fifo82_full;
wire multififo2_fifo82_readError;
wire multififo2_fifo82_writeError;
wire [10:0] multififo2_fifo82_rdCount;
wire [10:0] multififo2_fifo82_wrCount;
wire [13:0] multififo2_fifo82_do;
wire [13:0] multififo2_fifo83_di;
wire multififo2_fifo83_rdClk;
wire multififo2_fifo83_rdEnable;
wire multififo2_fifo83_wrClk;
wire multififo2_fifo83_wrEnable;
wire multififo2_fifo83_reset;
wire multififo2_fifo83_almostEmpty;
wire multififo2_fifo83_almostFull;
wire multififo2_fifo83_empty;
wire multififo2_fifo83_full;
wire multififo2_fifo83_readError;
wire multififo2_fifo83_writeError;
wire [10:0] multififo2_fifo83_rdCount;
wire [10:0] multififo2_fifo83_wrCount;
wire [13:0] multififo2_fifo83_do;
wire [13:0] multififo2_fifo84_di;
wire multififo2_fifo84_rdClk;
wire multififo2_fifo84_rdEnable;
wire multififo2_fifo84_wrClk;
wire multififo2_fifo84_wrEnable;
wire multififo2_fifo84_reset;
wire multififo2_fifo84_almostEmpty;
wire multififo2_fifo84_almostFull;
wire multififo2_fifo84_empty;
wire multififo2_fifo84_full;
wire multififo2_fifo84_readError;
wire multififo2_fifo84_writeError;
wire [10:0] multififo2_fifo84_rdCount;
wire [10:0] multififo2_fifo84_wrCount;
wire [13:0] multififo2_fifo84_do;
wire [13:0] multififo2_fifo85_di;
wire multififo2_fifo85_rdClk;
wire multififo2_fifo85_rdEnable;
wire multififo2_fifo85_wrClk;
wire multififo2_fifo85_wrEnable;
wire multififo2_fifo85_reset;
wire multififo2_fifo85_almostEmpty;
wire multififo2_fifo85_almostFull;
wire multififo2_fifo85_empty;
wire multififo2_fifo85_full;
wire multififo2_fifo85_readError;
wire multififo2_fifo85_writeError;
wire [10:0] multififo2_fifo85_rdCount;
wire [10:0] multififo2_fifo85_wrCount;
wire [13:0] multififo2_fifo85_do;
wire [13:0] multififo2_fifo86_di;
wire multififo2_fifo86_rdClk;
wire multififo2_fifo86_rdEnable;
wire multififo2_fifo86_wrClk;
wire multififo2_fifo86_wrEnable;
wire multififo2_fifo86_reset;
wire multififo2_fifo86_almostEmpty;
wire multififo2_fifo86_almostFull;
wire multififo2_fifo86_empty;
wire multififo2_fifo86_full;
wire multififo2_fifo86_readError;
wire multififo2_fifo86_writeError;
wire [10:0] multififo2_fifo86_rdCount;
wire [10:0] multififo2_fifo86_wrCount;
wire [13:0] multififo2_fifo86_do;
wire [13:0] multififo2_fifo87_di;
wire multififo2_fifo87_rdClk;
wire multififo2_fifo87_rdEnable;
wire multififo2_fifo87_wrClk;
wire multififo2_fifo87_wrEnable;
wire multififo2_fifo87_reset;
wire multififo2_fifo87_almostEmpty;
wire multififo2_fifo87_almostFull;
wire multififo2_fifo87_empty;
wire multififo2_fifo87_full;
wire multififo2_fifo87_readError;
wire multififo2_fifo87_writeError;
wire [10:0] multififo2_fifo87_rdCount;
wire [10:0] multififo2_fifo87_wrCount;
wire [13:0] multififo2_fifo87_do;
wire [13:0] multififo2_fifo88_di;
wire multififo2_fifo88_rdClk;
wire multififo2_fifo88_rdEnable;
wire multififo2_fifo88_wrClk;
wire multififo2_fifo88_wrEnable;
wire multififo2_fifo88_reset;
wire multififo2_fifo88_almostEmpty;
wire multififo2_fifo88_almostFull;
wire multififo2_fifo88_empty;
wire multififo2_fifo88_full;
wire multififo2_fifo88_readError;
wire multififo2_fifo88_writeError;
wire [10:0] multififo2_fifo88_rdCount;
wire [10:0] multififo2_fifo88_wrCount;
wire [13:0] multififo2_fifo88_do;
wire [13:0] multififo2_fifo89_di;
wire multififo2_fifo89_rdClk;
wire multififo2_fifo89_rdEnable;
wire multififo2_fifo89_wrClk;
wire multififo2_fifo89_wrEnable;
wire multififo2_fifo89_reset;
wire multififo2_fifo89_almostEmpty;
wire multififo2_fifo89_almostFull;
wire multififo2_fifo89_empty;
wire multififo2_fifo89_full;
wire multififo2_fifo89_readError;
wire multififo2_fifo89_writeError;
wire [10:0] multififo2_fifo89_rdCount;
wire [10:0] multififo2_fifo89_wrCount;
wire [13:0] multififo2_fifo89_do;
wire [13:0] multififo2_fifo90_di;
wire multififo2_fifo90_rdClk;
wire multififo2_fifo90_rdEnable;
wire multififo2_fifo90_wrClk;
wire multififo2_fifo90_wrEnable;
wire multififo2_fifo90_reset;
wire multififo2_fifo90_almostEmpty;
wire multififo2_fifo90_almostFull;
wire multififo2_fifo90_empty;
wire multififo2_fifo90_full;
wire multififo2_fifo90_readError;
wire multififo2_fifo90_writeError;
wire [10:0] multififo2_fifo90_rdCount;
wire [10:0] multififo2_fifo90_wrCount;
wire [13:0] multififo2_fifo90_do;
wire [13:0] multififo2_fifo91_di;
wire multififo2_fifo91_rdClk;
wire multififo2_fifo91_rdEnable;
wire multififo2_fifo91_wrClk;
wire multififo2_fifo91_wrEnable;
wire multififo2_fifo91_reset;
wire multififo2_fifo91_almostEmpty;
wire multififo2_fifo91_almostFull;
wire multififo2_fifo91_empty;
wire multififo2_fifo91_full;
wire multififo2_fifo91_readError;
wire multififo2_fifo91_writeError;
wire [10:0] multififo2_fifo91_rdCount;
wire [10:0] multififo2_fifo91_wrCount;
wire [13:0] multififo2_fifo91_do;
wire [13:0] multififo2_fifo92_di;
wire multififo2_fifo92_rdClk;
wire multififo2_fifo92_rdEnable;
wire multififo2_fifo92_wrClk;
wire multififo2_fifo92_wrEnable;
wire multififo2_fifo92_reset;
wire multififo2_fifo92_almostEmpty;
wire multififo2_fifo92_almostFull;
wire multififo2_fifo92_empty;
wire multififo2_fifo92_full;
wire multififo2_fifo92_readError;
wire multififo2_fifo92_writeError;
wire [10:0] multififo2_fifo92_rdCount;
wire [10:0] multififo2_fifo92_wrCount;
wire [13:0] multififo2_fifo92_do;
wire [13:0] multififo2_fifo93_di;
wire multififo2_fifo93_rdClk;
wire multififo2_fifo93_rdEnable;
wire multififo2_fifo93_wrClk;
wire multififo2_fifo93_wrEnable;
wire multififo2_fifo93_reset;
wire multififo2_fifo93_almostEmpty;
wire multififo2_fifo93_almostFull;
wire multififo2_fifo93_empty;
wire multififo2_fifo93_full;
wire multififo2_fifo93_readError;
wire multififo2_fifo93_writeError;
wire [10:0] multififo2_fifo93_rdCount;
wire [10:0] multififo2_fifo93_wrCount;
wire [13:0] multififo2_fifo93_do;
wire [13:0] multififo2_fifo94_di;
wire multififo2_fifo94_rdClk;
wire multififo2_fifo94_rdEnable;
wire multififo2_fifo94_wrClk;
wire multififo2_fifo94_wrEnable;
wire multififo2_fifo94_reset;
wire multififo2_fifo94_almostEmpty;
wire multififo2_fifo94_almostFull;
wire multififo2_fifo94_empty;
wire multififo2_fifo94_full;
wire multififo2_fifo94_readError;
wire multififo2_fifo94_writeError;
wire [10:0] multififo2_fifo94_rdCount;
wire [10:0] multififo2_fifo94_wrCount;
wire [13:0] multififo2_fifo94_do;
wire [13:0] multififo2_fifo95_di;
wire multififo2_fifo95_rdClk;
wire multififo2_fifo95_rdEnable;
wire multififo2_fifo95_wrClk;
wire multififo2_fifo95_wrEnable;
wire multififo2_fifo95_reset;
wire multififo2_fifo95_almostEmpty;
wire multififo2_fifo95_almostFull;
wire multififo2_fifo95_empty;
wire multififo2_fifo95_full;
wire multififo2_fifo95_readError;
wire multififo2_fifo95_writeError;
wire [10:0] multififo2_fifo95_rdCount;
wire [10:0] multififo2_fifo95_wrCount;
wire [13:0] multififo2_fifo95_do;
wire [13:0] multififo2_fifo96_di;
wire multififo2_fifo96_rdClk;
wire multififo2_fifo96_rdEnable;
wire multififo2_fifo96_wrClk;
wire multififo2_fifo96_wrEnable;
wire multififo2_fifo96_reset;
wire multififo2_fifo96_almostEmpty;
wire multififo2_fifo96_almostFull;
wire multififo2_fifo96_empty;
wire multififo2_fifo96_full;
wire multififo2_fifo96_readError;
wire multififo2_fifo96_writeError;
wire [10:0] multififo2_fifo96_rdCount;
wire [10:0] multififo2_fifo96_wrCount;
wire [13:0] multififo2_fifo96_do;
wire [13:0] multififo2_fifo97_di;
wire multififo2_fifo97_rdClk;
wire multififo2_fifo97_rdEnable;
wire multififo2_fifo97_wrClk;
wire multififo2_fifo97_wrEnable;
wire multififo2_fifo97_reset;
wire multififo2_fifo97_almostEmpty;
wire multififo2_fifo97_almostFull;
wire multififo2_fifo97_empty;
wire multififo2_fifo97_full;
wire multififo2_fifo97_readError;
wire multififo2_fifo97_writeError;
wire [10:0] multififo2_fifo97_rdCount;
wire [10:0] multififo2_fifo97_wrCount;
wire [13:0] multififo2_fifo97_do;
wire [13:0] multififo2_fifo98_di;
wire multififo2_fifo98_rdClk;
wire multififo2_fifo98_rdEnable;
wire multififo2_fifo98_wrClk;
wire multififo2_fifo98_wrEnable;
wire multififo2_fifo98_reset;
wire multififo2_fifo98_almostEmpty;
wire multififo2_fifo98_almostFull;
wire multififo2_fifo98_empty;
wire multififo2_fifo98_full;
wire multififo2_fifo98_readError;
wire multififo2_fifo98_writeError;
wire [10:0] multififo2_fifo98_rdCount;
wire [10:0] multififo2_fifo98_wrCount;
wire [13:0] multififo2_fifo98_do;
wire [13:0] multififo2_fifo99_di;
wire multififo2_fifo99_rdClk;
wire multififo2_fifo99_rdEnable;
wire multififo2_fifo99_wrClk;
wire multififo2_fifo99_wrEnable;
wire multififo2_fifo99_reset;
wire multififo2_fifo99_almostEmpty;
wire multififo2_fifo99_almostFull;
wire multififo2_fifo99_empty;
wire multififo2_fifo99_full;
wire multififo2_fifo99_readError;
wire multififo2_fifo99_writeError;
wire [10:0] multififo2_fifo99_rdCount;
wire [10:0] multififo2_fifo99_wrCount;
wire [13:0] multififo2_fifo99_do;
wire [13:0] multififo2_fifo100_di;
wire multififo2_fifo100_rdClk;
wire multififo2_fifo100_rdEnable;
wire multififo2_fifo100_wrClk;
wire multififo2_fifo100_wrEnable;
wire multififo2_fifo100_reset;
wire multififo2_fifo100_almostEmpty;
wire multififo2_fifo100_almostFull;
wire multififo2_fifo100_empty;
wire multififo2_fifo100_full;
wire multififo2_fifo100_readError;
wire multififo2_fifo100_writeError;
wire [10:0] multififo2_fifo100_rdCount;
wire [10:0] multififo2_fifo100_wrCount;
wire [13:0] multififo2_fifo100_do;
wire [13:0] multififo2_fifo101_di;
wire multififo2_fifo101_rdClk;
wire multififo2_fifo101_rdEnable;
wire multififo2_fifo101_wrClk;
wire multififo2_fifo101_wrEnable;
wire multififo2_fifo101_reset;
wire multififo2_fifo101_almostEmpty;
wire multififo2_fifo101_almostFull;
wire multififo2_fifo101_empty;
wire multififo2_fifo101_full;
wire multififo2_fifo101_readError;
wire multififo2_fifo101_writeError;
wire [10:0] multififo2_fifo101_rdCount;
wire [10:0] multififo2_fifo101_wrCount;
wire [13:0] multififo2_fifo101_do;
wire [13:0] multififo2_fifo102_di;
wire multififo2_fifo102_rdClk;
wire multififo2_fifo102_rdEnable;
wire multififo2_fifo102_wrClk;
wire multififo2_fifo102_wrEnable;
wire multififo2_fifo102_reset;
wire multififo2_fifo102_almostEmpty;
wire multififo2_fifo102_almostFull;
wire multififo2_fifo102_empty;
wire multififo2_fifo102_full;
wire multififo2_fifo102_readError;
wire multififo2_fifo102_writeError;
wire [10:0] multififo2_fifo102_rdCount;
wire [10:0] multififo2_fifo102_wrCount;
wire [13:0] multififo2_fifo102_do;
wire [13:0] multififo2_fifo103_di;
wire multififo2_fifo103_rdClk;
wire multififo2_fifo103_rdEnable;
wire multififo2_fifo103_wrClk;
wire multififo2_fifo103_wrEnable;
wire multififo2_fifo103_reset;
wire multififo2_fifo103_almostEmpty;
wire multififo2_fifo103_almostFull;
wire multififo2_fifo103_empty;
wire multififo2_fifo103_full;
wire multififo2_fifo103_readError;
wire multififo2_fifo103_writeError;
wire [10:0] multififo2_fifo103_rdCount;
wire [10:0] multififo2_fifo103_wrCount;
wire [13:0] multififo2_fifo103_do;
wire [13:0] multififo2_fifo104_di;
wire multififo2_fifo104_rdClk;
wire multififo2_fifo104_rdEnable;
wire multififo2_fifo104_wrClk;
wire multififo2_fifo104_wrEnable;
wire multififo2_fifo104_reset;
wire multififo2_fifo104_almostEmpty;
wire multififo2_fifo104_almostFull;
wire multififo2_fifo104_empty;
wire multififo2_fifo104_full;
wire multififo2_fifo104_readError;
wire multififo2_fifo104_writeError;
wire [10:0] multififo2_fifo104_rdCount;
wire [10:0] multififo2_fifo104_wrCount;
wire [13:0] multififo2_fifo104_do;
wire [13:0] multififo2_fifo105_di;
wire multififo2_fifo105_rdClk;
wire multififo2_fifo105_rdEnable;
wire multififo2_fifo105_wrClk;
wire multififo2_fifo105_wrEnable;
wire multififo2_fifo105_reset;
wire multififo2_fifo105_almostEmpty;
wire multififo2_fifo105_almostFull;
wire multififo2_fifo105_empty;
wire multififo2_fifo105_full;
wire multififo2_fifo105_readError;
wire multififo2_fifo105_writeError;
wire [10:0] multififo2_fifo105_rdCount;
wire [10:0] multififo2_fifo105_wrCount;
wire [13:0] multififo2_fifo105_do;
wire [13:0] multififo2_fifo106_di;
wire multififo2_fifo106_rdClk;
wire multififo2_fifo106_rdEnable;
wire multififo2_fifo106_wrClk;
wire multififo2_fifo106_wrEnable;
wire multififo2_fifo106_reset;
wire multififo2_fifo106_almostEmpty;
wire multififo2_fifo106_almostFull;
wire multififo2_fifo106_empty;
wire multififo2_fifo106_full;
wire multififo2_fifo106_readError;
wire multififo2_fifo106_writeError;
wire [10:0] multififo2_fifo106_rdCount;
wire [10:0] multififo2_fifo106_wrCount;
wire [13:0] multififo2_fifo106_do;
wire [13:0] multififo2_fifo107_di;
wire multififo2_fifo107_rdClk;
wire multififo2_fifo107_rdEnable;
wire multififo2_fifo107_wrClk;
wire multififo2_fifo107_wrEnable;
wire multififo2_fifo107_reset;
wire multififo2_fifo107_almostEmpty;
wire multififo2_fifo107_almostFull;
wire multififo2_fifo107_empty;
wire multififo2_fifo107_full;
wire multififo2_fifo107_readError;
wire multififo2_fifo107_writeError;
wire [10:0] multififo2_fifo107_rdCount;
wire [10:0] multififo2_fifo107_wrCount;
wire [13:0] multififo2_fifo107_do;
wire [13:0] multififo2_fifo108_di;
wire multififo2_fifo108_rdClk;
wire multififo2_fifo108_rdEnable;
wire multififo2_fifo108_wrClk;
wire multififo2_fifo108_wrEnable;
wire multififo2_fifo108_reset;
wire multififo2_fifo108_almostEmpty;
wire multififo2_fifo108_almostFull;
wire multififo2_fifo108_empty;
wire multififo2_fifo108_full;
wire multififo2_fifo108_readError;
wire multififo2_fifo108_writeError;
wire [10:0] multififo2_fifo108_rdCount;
wire [10:0] multififo2_fifo108_wrCount;
wire [13:0] multififo2_fifo108_do;
wire [13:0] multififo2_fifo109_di;
wire multififo2_fifo109_rdClk;
wire multififo2_fifo109_rdEnable;
wire multififo2_fifo109_wrClk;
wire multififo2_fifo109_wrEnable;
wire multififo2_fifo109_reset;
wire multififo2_fifo109_almostEmpty;
wire multififo2_fifo109_almostFull;
wire multififo2_fifo109_empty;
wire multififo2_fifo109_full;
wire multififo2_fifo109_readError;
wire multififo2_fifo109_writeError;
wire [10:0] multififo2_fifo109_rdCount;
wire [10:0] multififo2_fifo109_wrCount;
wire [13:0] multififo2_fifo109_do;
wire [13:0] multififo2_fifo110_di;
wire multififo2_fifo110_rdClk;
wire multififo2_fifo110_rdEnable;
wire multififo2_fifo110_wrClk;
wire multififo2_fifo110_wrEnable;
wire multififo2_fifo110_reset;
wire multififo2_fifo110_almostEmpty;
wire multififo2_fifo110_almostFull;
wire multififo2_fifo110_empty;
wire multififo2_fifo110_full;
wire multififo2_fifo110_readError;
wire multififo2_fifo110_writeError;
wire [10:0] multififo2_fifo110_rdCount;
wire [10:0] multififo2_fifo110_wrCount;
wire [13:0] multififo2_fifo110_do;
wire [13:0] multififo2_fifo111_di;
wire multififo2_fifo111_rdClk;
wire multififo2_fifo111_rdEnable;
wire multififo2_fifo111_wrClk;
wire multififo2_fifo111_wrEnable;
wire multififo2_fifo111_reset;
wire multififo2_fifo111_almostEmpty;
wire multififo2_fifo111_almostFull;
wire multififo2_fifo111_empty;
wire multififo2_fifo111_full;
wire multififo2_fifo111_readError;
wire multififo2_fifo111_writeError;
wire [10:0] multififo2_fifo111_rdCount;
wire [10:0] multififo2_fifo111_wrCount;
wire [13:0] multififo2_fifo111_do;
wire [13:0] multififo2_fifo112_di;
wire multififo2_fifo112_rdClk;
wire multififo2_fifo112_rdEnable;
wire multififo2_fifo112_wrClk;
wire multififo2_fifo112_wrEnable;
wire multififo2_fifo112_reset;
wire multififo2_fifo112_almostEmpty;
wire multififo2_fifo112_almostFull;
wire multififo2_fifo112_empty;
wire multififo2_fifo112_full;
wire multififo2_fifo112_readError;
wire multififo2_fifo112_writeError;
wire [10:0] multififo2_fifo112_rdCount;
wire [10:0] multififo2_fifo112_wrCount;
wire [13:0] multififo2_fifo112_do;
wire [13:0] multififo2_fifo113_di;
wire multififo2_fifo113_rdClk;
wire multififo2_fifo113_rdEnable;
wire multififo2_fifo113_wrClk;
wire multififo2_fifo113_wrEnable;
wire multififo2_fifo113_reset;
wire multififo2_fifo113_almostEmpty;
wire multififo2_fifo113_almostFull;
wire multififo2_fifo113_empty;
wire multififo2_fifo113_full;
wire multififo2_fifo113_readError;
wire multififo2_fifo113_writeError;
wire [10:0] multififo2_fifo113_rdCount;
wire [10:0] multififo2_fifo113_wrCount;
wire [13:0] multififo2_fifo113_do;
wire [13:0] multififo2_fifo114_di;
wire multififo2_fifo114_rdClk;
wire multififo2_fifo114_rdEnable;
wire multififo2_fifo114_wrClk;
wire multififo2_fifo114_wrEnable;
wire multififo2_fifo114_reset;
wire multififo2_fifo114_almostEmpty;
wire multififo2_fifo114_almostFull;
wire multififo2_fifo114_empty;
wire multififo2_fifo114_full;
wire multififo2_fifo114_readError;
wire multififo2_fifo114_writeError;
wire [10:0] multififo2_fifo114_rdCount;
wire [10:0] multififo2_fifo114_wrCount;
wire [13:0] multififo2_fifo114_do;
wire [13:0] multififo2_fifo115_di;
wire multififo2_fifo115_rdClk;
wire multififo2_fifo115_rdEnable;
wire multififo2_fifo115_wrClk;
wire multififo2_fifo115_wrEnable;
wire multififo2_fifo115_reset;
wire multififo2_fifo115_almostEmpty;
wire multififo2_fifo115_almostFull;
wire multififo2_fifo115_empty;
wire multififo2_fifo115_full;
wire multififo2_fifo115_readError;
wire multififo2_fifo115_writeError;
wire [10:0] multififo2_fifo115_rdCount;
wire [10:0] multififo2_fifo115_wrCount;
wire [13:0] multififo2_fifo115_do;
wire [13:0] multififo2_fifo116_di;
wire multififo2_fifo116_rdClk;
wire multififo2_fifo116_rdEnable;
wire multififo2_fifo116_wrClk;
wire multififo2_fifo116_wrEnable;
wire multififo2_fifo116_reset;
wire multififo2_fifo116_almostEmpty;
wire multififo2_fifo116_almostFull;
wire multififo2_fifo116_empty;
wire multififo2_fifo116_full;
wire multififo2_fifo116_readError;
wire multififo2_fifo116_writeError;
wire [10:0] multififo2_fifo116_rdCount;
wire [10:0] multififo2_fifo116_wrCount;
wire [13:0] multififo2_fifo116_do;
wire [13:0] multififo2_fifo117_di;
wire multififo2_fifo117_rdClk;
wire multififo2_fifo117_rdEnable;
wire multififo2_fifo117_wrClk;
wire multififo2_fifo117_wrEnable;
wire multififo2_fifo117_reset;
wire multififo2_fifo117_almostEmpty;
wire multififo2_fifo117_almostFull;
wire multififo2_fifo117_empty;
wire multififo2_fifo117_full;
wire multififo2_fifo117_readError;
wire multififo2_fifo117_writeError;
wire [10:0] multififo2_fifo117_rdCount;
wire [10:0] multififo2_fifo117_wrCount;
wire [13:0] multififo2_fifo117_do;
wire [13:0] multififo2_fifo118_di;
wire multififo2_fifo118_rdClk;
wire multififo2_fifo118_rdEnable;
wire multififo2_fifo118_wrClk;
wire multififo2_fifo118_wrEnable;
wire multififo2_fifo118_reset;
wire multififo2_fifo118_almostEmpty;
wire multififo2_fifo118_almostFull;
wire multififo2_fifo118_empty;
wire multififo2_fifo118_full;
wire multififo2_fifo118_readError;
wire multififo2_fifo118_writeError;
wire [10:0] multififo2_fifo118_rdCount;
wire [10:0] multififo2_fifo118_wrCount;
wire [13:0] multififo2_fifo118_do;
wire [13:0] multififo2_fifo119_di;
wire multififo2_fifo119_rdClk;
wire multififo2_fifo119_rdEnable;
wire multififo2_fifo119_wrClk;
wire multififo2_fifo119_wrEnable;
wire multififo2_fifo119_reset;
wire multififo2_fifo119_almostEmpty;
wire multififo2_fifo119_almostFull;
wire multififo2_fifo119_empty;
wire multififo2_fifo119_full;
wire multififo2_fifo119_readError;
wire multififo2_fifo119_writeError;
wire [10:0] multififo2_fifo119_rdCount;
wire [10:0] multififo2_fifo119_wrCount;
wire [13:0] multififo2_fifo119_do;
reg  [38:0] multififo2_norOutput = 39'd0;
wire fsmwritefifo3_fifoAlmostFullFlag;
wire fsmwritefifo3_extWriteEnable;
wire fsmwritefifo3_fifowrError;
wire fsmwritefifo3_dataReady;
reg  fsmwritefifo3_enableWritingFIFO = 1'd0;
reg  fsmwritefifo3_writeError = 1'd0;
wire fsmreadfifo3_fifoEmptyFlag;
wire fsmreadfifo3_extReadEnable;
wire fsmreadfifo3_fifordError;
reg  fsmreadfifo3_enableReadingFIFO = 1'd0;
reg  fsmreadfifo3_readError = 1'd0;
wire multififo3_clkRST;
wire multififo3_memoryRST;
wire [13:0] multififo3_inputData;
wire multififo3_readEnable;
wire multififo3_writeEnable;
wire multififo3_internalClock;
wire multififo3_sysAlmostEmpty;
wire multififo3_sysAlmostFull;
wire [13:0] multififo3_outputData;
wire multififo3_multiFIFOEmpty;
wire multififo3_multiFIFOFull;
wire multififo3_sysReadError;
wire multififo3_sysWriteError;
wire [10:0] multififo3_sysReadCount;
wire [10:0] multififo3_sysWriteCount;
reg  multififo3_initialReset = 1'd0;
reg  [2:0] multififo3_resetCounter = 3'd0;
reg  multififo3_automaticReset = 1'd0;
wire multififo3_memoryReset;
wire [13:0] multififo3_fifo120_di;
wire multififo3_fifo120_rdClk;
wire multififo3_fifo120_rdEnable;
wire multififo3_fifo120_wrClk;
wire multififo3_fifo120_wrEnable;
wire multififo3_fifo120_reset;
wire multififo3_fifo120_almostEmpty;
wire multififo3_fifo120_almostFull;
wire multififo3_fifo120_empty;
wire multififo3_fifo120_full;
wire multififo3_fifo120_readError;
wire multififo3_fifo120_writeError;
wire [10:0] multififo3_fifo120_rdCount;
wire [10:0] multififo3_fifo120_wrCount;
wire [13:0] multififo3_fifo120_do;
wire [13:0] multififo3_fifo121_di;
wire multififo3_fifo121_rdClk;
wire multififo3_fifo121_rdEnable;
wire multififo3_fifo121_wrClk;
wire multififo3_fifo121_wrEnable;
wire multififo3_fifo121_reset;
wire multififo3_fifo121_almostEmpty;
wire multififo3_fifo121_almostFull;
wire multififo3_fifo121_empty;
wire multififo3_fifo121_full;
wire multififo3_fifo121_readError;
wire multififo3_fifo121_writeError;
wire [10:0] multififo3_fifo121_rdCount;
wire [10:0] multififo3_fifo121_wrCount;
wire [13:0] multififo3_fifo121_do;
wire [13:0] multififo3_fifo122_di;
wire multififo3_fifo122_rdClk;
wire multififo3_fifo122_rdEnable;
wire multififo3_fifo122_wrClk;
wire multififo3_fifo122_wrEnable;
wire multififo3_fifo122_reset;
wire multififo3_fifo122_almostEmpty;
wire multififo3_fifo122_almostFull;
wire multififo3_fifo122_empty;
wire multififo3_fifo122_full;
wire multififo3_fifo122_readError;
wire multififo3_fifo122_writeError;
wire [10:0] multififo3_fifo122_rdCount;
wire [10:0] multififo3_fifo122_wrCount;
wire [13:0] multififo3_fifo122_do;
wire [13:0] multififo3_fifo123_di;
wire multififo3_fifo123_rdClk;
wire multififo3_fifo123_rdEnable;
wire multififo3_fifo123_wrClk;
wire multififo3_fifo123_wrEnable;
wire multififo3_fifo123_reset;
wire multififo3_fifo123_almostEmpty;
wire multififo3_fifo123_almostFull;
wire multififo3_fifo123_empty;
wire multififo3_fifo123_full;
wire multififo3_fifo123_readError;
wire multififo3_fifo123_writeError;
wire [10:0] multififo3_fifo123_rdCount;
wire [10:0] multififo3_fifo123_wrCount;
wire [13:0] multififo3_fifo123_do;
wire [13:0] multififo3_fifo124_di;
wire multififo3_fifo124_rdClk;
wire multififo3_fifo124_rdEnable;
wire multififo3_fifo124_wrClk;
wire multififo3_fifo124_wrEnable;
wire multififo3_fifo124_reset;
wire multififo3_fifo124_almostEmpty;
wire multififo3_fifo124_almostFull;
wire multififo3_fifo124_empty;
wire multififo3_fifo124_full;
wire multififo3_fifo124_readError;
wire multififo3_fifo124_writeError;
wire [10:0] multififo3_fifo124_rdCount;
wire [10:0] multififo3_fifo124_wrCount;
wire [13:0] multififo3_fifo124_do;
wire [13:0] multififo3_fifo125_di;
wire multififo3_fifo125_rdClk;
wire multififo3_fifo125_rdEnable;
wire multififo3_fifo125_wrClk;
wire multififo3_fifo125_wrEnable;
wire multififo3_fifo125_reset;
wire multififo3_fifo125_almostEmpty;
wire multififo3_fifo125_almostFull;
wire multififo3_fifo125_empty;
wire multififo3_fifo125_full;
wire multififo3_fifo125_readError;
wire multififo3_fifo125_writeError;
wire [10:0] multififo3_fifo125_rdCount;
wire [10:0] multififo3_fifo125_wrCount;
wire [13:0] multififo3_fifo125_do;
wire [13:0] multififo3_fifo126_di;
wire multififo3_fifo126_rdClk;
wire multififo3_fifo126_rdEnable;
wire multififo3_fifo126_wrClk;
wire multififo3_fifo126_wrEnable;
wire multififo3_fifo126_reset;
wire multififo3_fifo126_almostEmpty;
wire multififo3_fifo126_almostFull;
wire multififo3_fifo126_empty;
wire multififo3_fifo126_full;
wire multififo3_fifo126_readError;
wire multififo3_fifo126_writeError;
wire [10:0] multififo3_fifo126_rdCount;
wire [10:0] multififo3_fifo126_wrCount;
wire [13:0] multififo3_fifo126_do;
wire [13:0] multififo3_fifo127_di;
wire multififo3_fifo127_rdClk;
wire multififo3_fifo127_rdEnable;
wire multififo3_fifo127_wrClk;
wire multififo3_fifo127_wrEnable;
wire multififo3_fifo127_reset;
wire multififo3_fifo127_almostEmpty;
wire multififo3_fifo127_almostFull;
wire multififo3_fifo127_empty;
wire multififo3_fifo127_full;
wire multififo3_fifo127_readError;
wire multififo3_fifo127_writeError;
wire [10:0] multififo3_fifo127_rdCount;
wire [10:0] multififo3_fifo127_wrCount;
wire [13:0] multififo3_fifo127_do;
wire [13:0] multififo3_fifo128_di;
wire multififo3_fifo128_rdClk;
wire multififo3_fifo128_rdEnable;
wire multififo3_fifo128_wrClk;
wire multififo3_fifo128_wrEnable;
wire multififo3_fifo128_reset;
wire multififo3_fifo128_almostEmpty;
wire multififo3_fifo128_almostFull;
wire multififo3_fifo128_empty;
wire multififo3_fifo128_full;
wire multififo3_fifo128_readError;
wire multififo3_fifo128_writeError;
wire [10:0] multififo3_fifo128_rdCount;
wire [10:0] multififo3_fifo128_wrCount;
wire [13:0] multififo3_fifo128_do;
wire [13:0] multififo3_fifo129_di;
wire multififo3_fifo129_rdClk;
wire multififo3_fifo129_rdEnable;
wire multififo3_fifo129_wrClk;
wire multififo3_fifo129_wrEnable;
wire multififo3_fifo129_reset;
wire multififo3_fifo129_almostEmpty;
wire multififo3_fifo129_almostFull;
wire multififo3_fifo129_empty;
wire multififo3_fifo129_full;
wire multififo3_fifo129_readError;
wire multififo3_fifo129_writeError;
wire [10:0] multififo3_fifo129_rdCount;
wire [10:0] multififo3_fifo129_wrCount;
wire [13:0] multififo3_fifo129_do;
wire [13:0] multififo3_fifo130_di;
wire multififo3_fifo130_rdClk;
wire multififo3_fifo130_rdEnable;
wire multififo3_fifo130_wrClk;
wire multififo3_fifo130_wrEnable;
wire multififo3_fifo130_reset;
wire multififo3_fifo130_almostEmpty;
wire multififo3_fifo130_almostFull;
wire multififo3_fifo130_empty;
wire multififo3_fifo130_full;
wire multififo3_fifo130_readError;
wire multififo3_fifo130_writeError;
wire [10:0] multififo3_fifo130_rdCount;
wire [10:0] multififo3_fifo130_wrCount;
wire [13:0] multififo3_fifo130_do;
wire [13:0] multififo3_fifo131_di;
wire multififo3_fifo131_rdClk;
wire multififo3_fifo131_rdEnable;
wire multififo3_fifo131_wrClk;
wire multififo3_fifo131_wrEnable;
wire multififo3_fifo131_reset;
wire multififo3_fifo131_almostEmpty;
wire multififo3_fifo131_almostFull;
wire multififo3_fifo131_empty;
wire multififo3_fifo131_full;
wire multififo3_fifo131_readError;
wire multififo3_fifo131_writeError;
wire [10:0] multififo3_fifo131_rdCount;
wire [10:0] multififo3_fifo131_wrCount;
wire [13:0] multififo3_fifo131_do;
wire [13:0] multififo3_fifo132_di;
wire multififo3_fifo132_rdClk;
wire multififo3_fifo132_rdEnable;
wire multififo3_fifo132_wrClk;
wire multififo3_fifo132_wrEnable;
wire multififo3_fifo132_reset;
wire multififo3_fifo132_almostEmpty;
wire multififo3_fifo132_almostFull;
wire multififo3_fifo132_empty;
wire multififo3_fifo132_full;
wire multififo3_fifo132_readError;
wire multififo3_fifo132_writeError;
wire [10:0] multififo3_fifo132_rdCount;
wire [10:0] multififo3_fifo132_wrCount;
wire [13:0] multififo3_fifo132_do;
wire [13:0] multififo3_fifo133_di;
wire multififo3_fifo133_rdClk;
wire multififo3_fifo133_rdEnable;
wire multififo3_fifo133_wrClk;
wire multififo3_fifo133_wrEnable;
wire multififo3_fifo133_reset;
wire multififo3_fifo133_almostEmpty;
wire multififo3_fifo133_almostFull;
wire multififo3_fifo133_empty;
wire multififo3_fifo133_full;
wire multififo3_fifo133_readError;
wire multififo3_fifo133_writeError;
wire [10:0] multififo3_fifo133_rdCount;
wire [10:0] multififo3_fifo133_wrCount;
wire [13:0] multififo3_fifo133_do;
wire [13:0] multififo3_fifo134_di;
wire multififo3_fifo134_rdClk;
wire multififo3_fifo134_rdEnable;
wire multififo3_fifo134_wrClk;
wire multififo3_fifo134_wrEnable;
wire multififo3_fifo134_reset;
wire multififo3_fifo134_almostEmpty;
wire multififo3_fifo134_almostFull;
wire multififo3_fifo134_empty;
wire multififo3_fifo134_full;
wire multififo3_fifo134_readError;
wire multififo3_fifo134_writeError;
wire [10:0] multififo3_fifo134_rdCount;
wire [10:0] multififo3_fifo134_wrCount;
wire [13:0] multififo3_fifo134_do;
wire [13:0] multififo3_fifo135_di;
wire multififo3_fifo135_rdClk;
wire multififo3_fifo135_rdEnable;
wire multififo3_fifo135_wrClk;
wire multififo3_fifo135_wrEnable;
wire multififo3_fifo135_reset;
wire multififo3_fifo135_almostEmpty;
wire multififo3_fifo135_almostFull;
wire multififo3_fifo135_empty;
wire multififo3_fifo135_full;
wire multififo3_fifo135_readError;
wire multififo3_fifo135_writeError;
wire [10:0] multififo3_fifo135_rdCount;
wire [10:0] multififo3_fifo135_wrCount;
wire [13:0] multififo3_fifo135_do;
wire [13:0] multififo3_fifo136_di;
wire multififo3_fifo136_rdClk;
wire multififo3_fifo136_rdEnable;
wire multififo3_fifo136_wrClk;
wire multififo3_fifo136_wrEnable;
wire multififo3_fifo136_reset;
wire multififo3_fifo136_almostEmpty;
wire multififo3_fifo136_almostFull;
wire multififo3_fifo136_empty;
wire multififo3_fifo136_full;
wire multififo3_fifo136_readError;
wire multififo3_fifo136_writeError;
wire [10:0] multififo3_fifo136_rdCount;
wire [10:0] multififo3_fifo136_wrCount;
wire [13:0] multififo3_fifo136_do;
wire [13:0] multififo3_fifo137_di;
wire multififo3_fifo137_rdClk;
wire multififo3_fifo137_rdEnable;
wire multififo3_fifo137_wrClk;
wire multififo3_fifo137_wrEnable;
wire multififo3_fifo137_reset;
wire multififo3_fifo137_almostEmpty;
wire multififo3_fifo137_almostFull;
wire multififo3_fifo137_empty;
wire multififo3_fifo137_full;
wire multififo3_fifo137_readError;
wire multififo3_fifo137_writeError;
wire [10:0] multififo3_fifo137_rdCount;
wire [10:0] multififo3_fifo137_wrCount;
wire [13:0] multififo3_fifo137_do;
wire [13:0] multififo3_fifo138_di;
wire multififo3_fifo138_rdClk;
wire multififo3_fifo138_rdEnable;
wire multififo3_fifo138_wrClk;
wire multififo3_fifo138_wrEnable;
wire multififo3_fifo138_reset;
wire multififo3_fifo138_almostEmpty;
wire multififo3_fifo138_almostFull;
wire multififo3_fifo138_empty;
wire multififo3_fifo138_full;
wire multififo3_fifo138_readError;
wire multififo3_fifo138_writeError;
wire [10:0] multififo3_fifo138_rdCount;
wire [10:0] multififo3_fifo138_wrCount;
wire [13:0] multififo3_fifo138_do;
wire [13:0] multififo3_fifo139_di;
wire multififo3_fifo139_rdClk;
wire multififo3_fifo139_rdEnable;
wire multififo3_fifo139_wrClk;
wire multififo3_fifo139_wrEnable;
wire multififo3_fifo139_reset;
wire multififo3_fifo139_almostEmpty;
wire multififo3_fifo139_almostFull;
wire multififo3_fifo139_empty;
wire multififo3_fifo139_full;
wire multififo3_fifo139_readError;
wire multififo3_fifo139_writeError;
wire [10:0] multififo3_fifo139_rdCount;
wire [10:0] multififo3_fifo139_wrCount;
wire [13:0] multififo3_fifo139_do;
wire [13:0] multififo3_fifo140_di;
wire multififo3_fifo140_rdClk;
wire multififo3_fifo140_rdEnable;
wire multififo3_fifo140_wrClk;
wire multififo3_fifo140_wrEnable;
wire multififo3_fifo140_reset;
wire multififo3_fifo140_almostEmpty;
wire multififo3_fifo140_almostFull;
wire multififo3_fifo140_empty;
wire multififo3_fifo140_full;
wire multififo3_fifo140_readError;
wire multififo3_fifo140_writeError;
wire [10:0] multififo3_fifo140_rdCount;
wire [10:0] multififo3_fifo140_wrCount;
wire [13:0] multififo3_fifo140_do;
wire [13:0] multififo3_fifo141_di;
wire multififo3_fifo141_rdClk;
wire multififo3_fifo141_rdEnable;
wire multififo3_fifo141_wrClk;
wire multififo3_fifo141_wrEnable;
wire multififo3_fifo141_reset;
wire multififo3_fifo141_almostEmpty;
wire multififo3_fifo141_almostFull;
wire multififo3_fifo141_empty;
wire multififo3_fifo141_full;
wire multififo3_fifo141_readError;
wire multififo3_fifo141_writeError;
wire [10:0] multififo3_fifo141_rdCount;
wire [10:0] multififo3_fifo141_wrCount;
wire [13:0] multififo3_fifo141_do;
wire [13:0] multififo3_fifo142_di;
wire multififo3_fifo142_rdClk;
wire multififo3_fifo142_rdEnable;
wire multififo3_fifo142_wrClk;
wire multififo3_fifo142_wrEnable;
wire multififo3_fifo142_reset;
wire multififo3_fifo142_almostEmpty;
wire multififo3_fifo142_almostFull;
wire multififo3_fifo142_empty;
wire multififo3_fifo142_full;
wire multififo3_fifo142_readError;
wire multififo3_fifo142_writeError;
wire [10:0] multififo3_fifo142_rdCount;
wire [10:0] multififo3_fifo142_wrCount;
wire [13:0] multififo3_fifo142_do;
wire [13:0] multififo3_fifo143_di;
wire multififo3_fifo143_rdClk;
wire multififo3_fifo143_rdEnable;
wire multififo3_fifo143_wrClk;
wire multififo3_fifo143_wrEnable;
wire multififo3_fifo143_reset;
wire multififo3_fifo143_almostEmpty;
wire multififo3_fifo143_almostFull;
wire multififo3_fifo143_empty;
wire multififo3_fifo143_full;
wire multififo3_fifo143_readError;
wire multififo3_fifo143_writeError;
wire [10:0] multififo3_fifo143_rdCount;
wire [10:0] multififo3_fifo143_wrCount;
wire [13:0] multififo3_fifo143_do;
wire [13:0] multififo3_fifo144_di;
wire multififo3_fifo144_rdClk;
wire multififo3_fifo144_rdEnable;
wire multififo3_fifo144_wrClk;
wire multififo3_fifo144_wrEnable;
wire multififo3_fifo144_reset;
wire multififo3_fifo144_almostEmpty;
wire multififo3_fifo144_almostFull;
wire multififo3_fifo144_empty;
wire multififo3_fifo144_full;
wire multififo3_fifo144_readError;
wire multififo3_fifo144_writeError;
wire [10:0] multififo3_fifo144_rdCount;
wire [10:0] multififo3_fifo144_wrCount;
wire [13:0] multififo3_fifo144_do;
wire [13:0] multififo3_fifo145_di;
wire multififo3_fifo145_rdClk;
wire multififo3_fifo145_rdEnable;
wire multififo3_fifo145_wrClk;
wire multififo3_fifo145_wrEnable;
wire multififo3_fifo145_reset;
wire multififo3_fifo145_almostEmpty;
wire multififo3_fifo145_almostFull;
wire multififo3_fifo145_empty;
wire multififo3_fifo145_full;
wire multififo3_fifo145_readError;
wire multififo3_fifo145_writeError;
wire [10:0] multififo3_fifo145_rdCount;
wire [10:0] multififo3_fifo145_wrCount;
wire [13:0] multififo3_fifo145_do;
wire [13:0] multififo3_fifo146_di;
wire multififo3_fifo146_rdClk;
wire multififo3_fifo146_rdEnable;
wire multififo3_fifo146_wrClk;
wire multififo3_fifo146_wrEnable;
wire multififo3_fifo146_reset;
wire multififo3_fifo146_almostEmpty;
wire multififo3_fifo146_almostFull;
wire multififo3_fifo146_empty;
wire multififo3_fifo146_full;
wire multififo3_fifo146_readError;
wire multififo3_fifo146_writeError;
wire [10:0] multififo3_fifo146_rdCount;
wire [10:0] multififo3_fifo146_wrCount;
wire [13:0] multififo3_fifo146_do;
wire [13:0] multififo3_fifo147_di;
wire multififo3_fifo147_rdClk;
wire multififo3_fifo147_rdEnable;
wire multififo3_fifo147_wrClk;
wire multififo3_fifo147_wrEnable;
wire multififo3_fifo147_reset;
wire multififo3_fifo147_almostEmpty;
wire multififo3_fifo147_almostFull;
wire multififo3_fifo147_empty;
wire multififo3_fifo147_full;
wire multififo3_fifo147_readError;
wire multififo3_fifo147_writeError;
wire [10:0] multififo3_fifo147_rdCount;
wire [10:0] multififo3_fifo147_wrCount;
wire [13:0] multififo3_fifo147_do;
wire [13:0] multififo3_fifo148_di;
wire multififo3_fifo148_rdClk;
wire multififo3_fifo148_rdEnable;
wire multififo3_fifo148_wrClk;
wire multififo3_fifo148_wrEnable;
wire multififo3_fifo148_reset;
wire multififo3_fifo148_almostEmpty;
wire multififo3_fifo148_almostFull;
wire multififo3_fifo148_empty;
wire multififo3_fifo148_full;
wire multififo3_fifo148_readError;
wire multififo3_fifo148_writeError;
wire [10:0] multififo3_fifo148_rdCount;
wire [10:0] multififo3_fifo148_wrCount;
wire [13:0] multififo3_fifo148_do;
wire [13:0] multififo3_fifo149_di;
wire multififo3_fifo149_rdClk;
wire multififo3_fifo149_rdEnable;
wire multififo3_fifo149_wrClk;
wire multififo3_fifo149_wrEnable;
wire multififo3_fifo149_reset;
wire multififo3_fifo149_almostEmpty;
wire multififo3_fifo149_almostFull;
wire multififo3_fifo149_empty;
wire multififo3_fifo149_full;
wire multififo3_fifo149_readError;
wire multififo3_fifo149_writeError;
wire [10:0] multififo3_fifo149_rdCount;
wire [10:0] multififo3_fifo149_wrCount;
wire [13:0] multififo3_fifo149_do;
wire [13:0] multififo3_fifo150_di;
wire multififo3_fifo150_rdClk;
wire multififo3_fifo150_rdEnable;
wire multififo3_fifo150_wrClk;
wire multififo3_fifo150_wrEnable;
wire multififo3_fifo150_reset;
wire multififo3_fifo150_almostEmpty;
wire multififo3_fifo150_almostFull;
wire multififo3_fifo150_empty;
wire multififo3_fifo150_full;
wire multififo3_fifo150_readError;
wire multififo3_fifo150_writeError;
wire [10:0] multififo3_fifo150_rdCount;
wire [10:0] multififo3_fifo150_wrCount;
wire [13:0] multififo3_fifo150_do;
wire [13:0] multififo3_fifo151_di;
wire multififo3_fifo151_rdClk;
wire multififo3_fifo151_rdEnable;
wire multififo3_fifo151_wrClk;
wire multififo3_fifo151_wrEnable;
wire multififo3_fifo151_reset;
wire multififo3_fifo151_almostEmpty;
wire multififo3_fifo151_almostFull;
wire multififo3_fifo151_empty;
wire multififo3_fifo151_full;
wire multififo3_fifo151_readError;
wire multififo3_fifo151_writeError;
wire [10:0] multififo3_fifo151_rdCount;
wire [10:0] multififo3_fifo151_wrCount;
wire [13:0] multififo3_fifo151_do;
wire [13:0] multififo3_fifo152_di;
wire multififo3_fifo152_rdClk;
wire multififo3_fifo152_rdEnable;
wire multififo3_fifo152_wrClk;
wire multififo3_fifo152_wrEnable;
wire multififo3_fifo152_reset;
wire multififo3_fifo152_almostEmpty;
wire multififo3_fifo152_almostFull;
wire multififo3_fifo152_empty;
wire multififo3_fifo152_full;
wire multififo3_fifo152_readError;
wire multififo3_fifo152_writeError;
wire [10:0] multififo3_fifo152_rdCount;
wire [10:0] multififo3_fifo152_wrCount;
wire [13:0] multififo3_fifo152_do;
wire [13:0] multififo3_fifo153_di;
wire multififo3_fifo153_rdClk;
wire multififo3_fifo153_rdEnable;
wire multififo3_fifo153_wrClk;
wire multififo3_fifo153_wrEnable;
wire multififo3_fifo153_reset;
wire multififo3_fifo153_almostEmpty;
wire multififo3_fifo153_almostFull;
wire multififo3_fifo153_empty;
wire multififo3_fifo153_full;
wire multififo3_fifo153_readError;
wire multififo3_fifo153_writeError;
wire [10:0] multififo3_fifo153_rdCount;
wire [10:0] multififo3_fifo153_wrCount;
wire [13:0] multififo3_fifo153_do;
wire [13:0] multififo3_fifo154_di;
wire multififo3_fifo154_rdClk;
wire multififo3_fifo154_rdEnable;
wire multififo3_fifo154_wrClk;
wire multififo3_fifo154_wrEnable;
wire multififo3_fifo154_reset;
wire multififo3_fifo154_almostEmpty;
wire multififo3_fifo154_almostFull;
wire multififo3_fifo154_empty;
wire multififo3_fifo154_full;
wire multififo3_fifo154_readError;
wire multififo3_fifo154_writeError;
wire [10:0] multififo3_fifo154_rdCount;
wire [10:0] multififo3_fifo154_wrCount;
wire [13:0] multififo3_fifo154_do;
wire [13:0] multififo3_fifo155_di;
wire multififo3_fifo155_rdClk;
wire multififo3_fifo155_rdEnable;
wire multififo3_fifo155_wrClk;
wire multififo3_fifo155_wrEnable;
wire multififo3_fifo155_reset;
wire multififo3_fifo155_almostEmpty;
wire multififo3_fifo155_almostFull;
wire multififo3_fifo155_empty;
wire multififo3_fifo155_full;
wire multififo3_fifo155_readError;
wire multififo3_fifo155_writeError;
wire [10:0] multififo3_fifo155_rdCount;
wire [10:0] multififo3_fifo155_wrCount;
wire [13:0] multififo3_fifo155_do;
wire [13:0] multififo3_fifo156_di;
wire multififo3_fifo156_rdClk;
wire multififo3_fifo156_rdEnable;
wire multififo3_fifo156_wrClk;
wire multififo3_fifo156_wrEnable;
wire multififo3_fifo156_reset;
wire multififo3_fifo156_almostEmpty;
wire multififo3_fifo156_almostFull;
wire multififo3_fifo156_empty;
wire multififo3_fifo156_full;
wire multififo3_fifo156_readError;
wire multififo3_fifo156_writeError;
wire [10:0] multififo3_fifo156_rdCount;
wire [10:0] multififo3_fifo156_wrCount;
wire [13:0] multififo3_fifo156_do;
wire [13:0] multififo3_fifo157_di;
wire multififo3_fifo157_rdClk;
wire multififo3_fifo157_rdEnable;
wire multififo3_fifo157_wrClk;
wire multififo3_fifo157_wrEnable;
wire multififo3_fifo157_reset;
wire multififo3_fifo157_almostEmpty;
wire multififo3_fifo157_almostFull;
wire multififo3_fifo157_empty;
wire multififo3_fifo157_full;
wire multififo3_fifo157_readError;
wire multififo3_fifo157_writeError;
wire [10:0] multififo3_fifo157_rdCount;
wire [10:0] multififo3_fifo157_wrCount;
wire [13:0] multififo3_fifo157_do;
wire [13:0] multififo3_fifo158_di;
wire multififo3_fifo158_rdClk;
wire multififo3_fifo158_rdEnable;
wire multififo3_fifo158_wrClk;
wire multififo3_fifo158_wrEnable;
wire multififo3_fifo158_reset;
wire multififo3_fifo158_almostEmpty;
wire multififo3_fifo158_almostFull;
wire multififo3_fifo158_empty;
wire multififo3_fifo158_full;
wire multififo3_fifo158_readError;
wire multififo3_fifo158_writeError;
wire [10:0] multififo3_fifo158_rdCount;
wire [10:0] multififo3_fifo158_wrCount;
wire [13:0] multififo3_fifo158_do;
wire [13:0] multififo3_fifo159_di;
wire multififo3_fifo159_rdClk;
wire multififo3_fifo159_rdEnable;
wire multififo3_fifo159_wrClk;
wire multififo3_fifo159_wrEnable;
wire multififo3_fifo159_reset;
wire multififo3_fifo159_almostEmpty;
wire multififo3_fifo159_almostFull;
wire multififo3_fifo159_empty;
wire multififo3_fifo159_full;
wire multififo3_fifo159_readError;
wire multififo3_fifo159_writeError;
wire [10:0] multififo3_fifo159_rdCount;
wire [10:0] multififo3_fifo159_wrCount;
wire [13:0] multififo3_fifo159_do;
reg  [38:0] multififo3_norOutput = 39'd0;
wire fsmwritefifo4_fifoAlmostFullFlag;
wire fsmwritefifo4_extWriteEnable;
wire fsmwritefifo4_fifowrError;
wire fsmwritefifo4_dataReady;
reg  fsmwritefifo4_enableWritingFIFO = 1'd0;
reg  fsmwritefifo4_writeError = 1'd0;
wire fsmreadfifo4_fifoEmptyFlag;
wire fsmreadfifo4_extReadEnable;
wire fsmreadfifo4_fifordError;
reg  fsmreadfifo4_enableReadingFIFO = 1'd0;
reg  fsmreadfifo4_readError = 1'd0;
wire multififo4_clkRST;
wire multififo4_memoryRST;
wire [13:0] multififo4_inputData;
wire multififo4_readEnable;
wire multififo4_writeEnable;
wire multififo4_internalClock;
wire multififo4_sysAlmostEmpty;
wire multififo4_sysAlmostFull;
wire [13:0] multififo4_outputData;
wire multififo4_multiFIFOEmpty;
wire multififo4_multiFIFOFull;
wire multififo4_sysReadError;
wire multififo4_sysWriteError;
wire [10:0] multififo4_sysReadCount;
wire [10:0] multififo4_sysWriteCount;
reg  multififo4_initialReset = 1'd0;
reg  [2:0] multififo4_resetCounter = 3'd0;
reg  multififo4_automaticReset = 1'd0;
wire multififo4_memoryReset;
wire [13:0] multififo4_fifo160_di;
wire multififo4_fifo160_rdClk;
wire multififo4_fifo160_rdEnable;
wire multififo4_fifo160_wrClk;
wire multififo4_fifo160_wrEnable;
wire multififo4_fifo160_reset;
wire multififo4_fifo160_almostEmpty;
wire multififo4_fifo160_almostFull;
wire multififo4_fifo160_empty;
wire multififo4_fifo160_full;
wire multififo4_fifo160_readError;
wire multififo4_fifo160_writeError;
wire [10:0] multififo4_fifo160_rdCount;
wire [10:0] multififo4_fifo160_wrCount;
wire [13:0] multififo4_fifo160_do;
wire [13:0] multififo4_fifo161_di;
wire multififo4_fifo161_rdClk;
wire multififo4_fifo161_rdEnable;
wire multififo4_fifo161_wrClk;
wire multififo4_fifo161_wrEnable;
wire multififo4_fifo161_reset;
wire multififo4_fifo161_almostEmpty;
wire multififo4_fifo161_almostFull;
wire multififo4_fifo161_empty;
wire multififo4_fifo161_full;
wire multififo4_fifo161_readError;
wire multififo4_fifo161_writeError;
wire [10:0] multififo4_fifo161_rdCount;
wire [10:0] multififo4_fifo161_wrCount;
wire [13:0] multififo4_fifo161_do;
wire [13:0] multififo4_fifo162_di;
wire multififo4_fifo162_rdClk;
wire multififo4_fifo162_rdEnable;
wire multififo4_fifo162_wrClk;
wire multififo4_fifo162_wrEnable;
wire multififo4_fifo162_reset;
wire multififo4_fifo162_almostEmpty;
wire multififo4_fifo162_almostFull;
wire multififo4_fifo162_empty;
wire multififo4_fifo162_full;
wire multififo4_fifo162_readError;
wire multififo4_fifo162_writeError;
wire [10:0] multififo4_fifo162_rdCount;
wire [10:0] multififo4_fifo162_wrCount;
wire [13:0] multififo4_fifo162_do;
wire [13:0] multififo4_fifo163_di;
wire multififo4_fifo163_rdClk;
wire multififo4_fifo163_rdEnable;
wire multififo4_fifo163_wrClk;
wire multififo4_fifo163_wrEnable;
wire multififo4_fifo163_reset;
wire multififo4_fifo163_almostEmpty;
wire multififo4_fifo163_almostFull;
wire multififo4_fifo163_empty;
wire multififo4_fifo163_full;
wire multififo4_fifo163_readError;
wire multififo4_fifo163_writeError;
wire [10:0] multififo4_fifo163_rdCount;
wire [10:0] multififo4_fifo163_wrCount;
wire [13:0] multififo4_fifo163_do;
wire [13:0] multififo4_fifo164_di;
wire multififo4_fifo164_rdClk;
wire multififo4_fifo164_rdEnable;
wire multififo4_fifo164_wrClk;
wire multififo4_fifo164_wrEnable;
wire multififo4_fifo164_reset;
wire multififo4_fifo164_almostEmpty;
wire multififo4_fifo164_almostFull;
wire multififo4_fifo164_empty;
wire multififo4_fifo164_full;
wire multififo4_fifo164_readError;
wire multififo4_fifo164_writeError;
wire [10:0] multififo4_fifo164_rdCount;
wire [10:0] multififo4_fifo164_wrCount;
wire [13:0] multififo4_fifo164_do;
wire [13:0] multififo4_fifo165_di;
wire multififo4_fifo165_rdClk;
wire multififo4_fifo165_rdEnable;
wire multififo4_fifo165_wrClk;
wire multififo4_fifo165_wrEnable;
wire multififo4_fifo165_reset;
wire multififo4_fifo165_almostEmpty;
wire multififo4_fifo165_almostFull;
wire multififo4_fifo165_empty;
wire multififo4_fifo165_full;
wire multififo4_fifo165_readError;
wire multififo4_fifo165_writeError;
wire [10:0] multififo4_fifo165_rdCount;
wire [10:0] multififo4_fifo165_wrCount;
wire [13:0] multififo4_fifo165_do;
wire [13:0] multififo4_fifo166_di;
wire multififo4_fifo166_rdClk;
wire multififo4_fifo166_rdEnable;
wire multififo4_fifo166_wrClk;
wire multififo4_fifo166_wrEnable;
wire multififo4_fifo166_reset;
wire multififo4_fifo166_almostEmpty;
wire multififo4_fifo166_almostFull;
wire multififo4_fifo166_empty;
wire multififo4_fifo166_full;
wire multififo4_fifo166_readError;
wire multififo4_fifo166_writeError;
wire [10:0] multififo4_fifo166_rdCount;
wire [10:0] multififo4_fifo166_wrCount;
wire [13:0] multififo4_fifo166_do;
wire [13:0] multififo4_fifo167_di;
wire multififo4_fifo167_rdClk;
wire multififo4_fifo167_rdEnable;
wire multififo4_fifo167_wrClk;
wire multififo4_fifo167_wrEnable;
wire multififo4_fifo167_reset;
wire multififo4_fifo167_almostEmpty;
wire multififo4_fifo167_almostFull;
wire multififo4_fifo167_empty;
wire multififo4_fifo167_full;
wire multififo4_fifo167_readError;
wire multififo4_fifo167_writeError;
wire [10:0] multififo4_fifo167_rdCount;
wire [10:0] multififo4_fifo167_wrCount;
wire [13:0] multififo4_fifo167_do;
wire [13:0] multififo4_fifo168_di;
wire multififo4_fifo168_rdClk;
wire multififo4_fifo168_rdEnable;
wire multififo4_fifo168_wrClk;
wire multififo4_fifo168_wrEnable;
wire multififo4_fifo168_reset;
wire multififo4_fifo168_almostEmpty;
wire multififo4_fifo168_almostFull;
wire multififo4_fifo168_empty;
wire multififo4_fifo168_full;
wire multififo4_fifo168_readError;
wire multififo4_fifo168_writeError;
wire [10:0] multififo4_fifo168_rdCount;
wire [10:0] multififo4_fifo168_wrCount;
wire [13:0] multififo4_fifo168_do;
wire [13:0] multififo4_fifo169_di;
wire multififo4_fifo169_rdClk;
wire multififo4_fifo169_rdEnable;
wire multififo4_fifo169_wrClk;
wire multififo4_fifo169_wrEnable;
wire multififo4_fifo169_reset;
wire multififo4_fifo169_almostEmpty;
wire multififo4_fifo169_almostFull;
wire multififo4_fifo169_empty;
wire multififo4_fifo169_full;
wire multififo4_fifo169_readError;
wire multififo4_fifo169_writeError;
wire [10:0] multififo4_fifo169_rdCount;
wire [10:0] multififo4_fifo169_wrCount;
wire [13:0] multififo4_fifo169_do;
wire [13:0] multififo4_fifo170_di;
wire multififo4_fifo170_rdClk;
wire multififo4_fifo170_rdEnable;
wire multififo4_fifo170_wrClk;
wire multififo4_fifo170_wrEnable;
wire multififo4_fifo170_reset;
wire multififo4_fifo170_almostEmpty;
wire multififo4_fifo170_almostFull;
wire multififo4_fifo170_empty;
wire multififo4_fifo170_full;
wire multififo4_fifo170_readError;
wire multififo4_fifo170_writeError;
wire [10:0] multififo4_fifo170_rdCount;
wire [10:0] multififo4_fifo170_wrCount;
wire [13:0] multififo4_fifo170_do;
wire [13:0] multififo4_fifo171_di;
wire multififo4_fifo171_rdClk;
wire multififo4_fifo171_rdEnable;
wire multififo4_fifo171_wrClk;
wire multififo4_fifo171_wrEnable;
wire multififo4_fifo171_reset;
wire multififo4_fifo171_almostEmpty;
wire multififo4_fifo171_almostFull;
wire multififo4_fifo171_empty;
wire multififo4_fifo171_full;
wire multififo4_fifo171_readError;
wire multififo4_fifo171_writeError;
wire [10:0] multififo4_fifo171_rdCount;
wire [10:0] multififo4_fifo171_wrCount;
wire [13:0] multififo4_fifo171_do;
wire [13:0] multififo4_fifo172_di;
wire multififo4_fifo172_rdClk;
wire multififo4_fifo172_rdEnable;
wire multififo4_fifo172_wrClk;
wire multififo4_fifo172_wrEnable;
wire multififo4_fifo172_reset;
wire multififo4_fifo172_almostEmpty;
wire multififo4_fifo172_almostFull;
wire multififo4_fifo172_empty;
wire multififo4_fifo172_full;
wire multififo4_fifo172_readError;
wire multififo4_fifo172_writeError;
wire [10:0] multififo4_fifo172_rdCount;
wire [10:0] multififo4_fifo172_wrCount;
wire [13:0] multififo4_fifo172_do;
wire [13:0] multififo4_fifo173_di;
wire multififo4_fifo173_rdClk;
wire multififo4_fifo173_rdEnable;
wire multififo4_fifo173_wrClk;
wire multififo4_fifo173_wrEnable;
wire multififo4_fifo173_reset;
wire multififo4_fifo173_almostEmpty;
wire multififo4_fifo173_almostFull;
wire multififo4_fifo173_empty;
wire multififo4_fifo173_full;
wire multififo4_fifo173_readError;
wire multififo4_fifo173_writeError;
wire [10:0] multififo4_fifo173_rdCount;
wire [10:0] multififo4_fifo173_wrCount;
wire [13:0] multififo4_fifo173_do;
wire [13:0] multififo4_fifo174_di;
wire multififo4_fifo174_rdClk;
wire multififo4_fifo174_rdEnable;
wire multififo4_fifo174_wrClk;
wire multififo4_fifo174_wrEnable;
wire multififo4_fifo174_reset;
wire multififo4_fifo174_almostEmpty;
wire multififo4_fifo174_almostFull;
wire multififo4_fifo174_empty;
wire multififo4_fifo174_full;
wire multififo4_fifo174_readError;
wire multififo4_fifo174_writeError;
wire [10:0] multififo4_fifo174_rdCount;
wire [10:0] multififo4_fifo174_wrCount;
wire [13:0] multififo4_fifo174_do;
wire [13:0] multififo4_fifo175_di;
wire multififo4_fifo175_rdClk;
wire multififo4_fifo175_rdEnable;
wire multififo4_fifo175_wrClk;
wire multififo4_fifo175_wrEnable;
wire multififo4_fifo175_reset;
wire multififo4_fifo175_almostEmpty;
wire multififo4_fifo175_almostFull;
wire multififo4_fifo175_empty;
wire multififo4_fifo175_full;
wire multififo4_fifo175_readError;
wire multififo4_fifo175_writeError;
wire [10:0] multififo4_fifo175_rdCount;
wire [10:0] multififo4_fifo175_wrCount;
wire [13:0] multififo4_fifo175_do;
wire [13:0] multififo4_fifo176_di;
wire multififo4_fifo176_rdClk;
wire multififo4_fifo176_rdEnable;
wire multififo4_fifo176_wrClk;
wire multififo4_fifo176_wrEnable;
wire multififo4_fifo176_reset;
wire multififo4_fifo176_almostEmpty;
wire multififo4_fifo176_almostFull;
wire multififo4_fifo176_empty;
wire multififo4_fifo176_full;
wire multififo4_fifo176_readError;
wire multififo4_fifo176_writeError;
wire [10:0] multififo4_fifo176_rdCount;
wire [10:0] multififo4_fifo176_wrCount;
wire [13:0] multififo4_fifo176_do;
wire [13:0] multififo4_fifo177_di;
wire multififo4_fifo177_rdClk;
wire multififo4_fifo177_rdEnable;
wire multififo4_fifo177_wrClk;
wire multififo4_fifo177_wrEnable;
wire multififo4_fifo177_reset;
wire multififo4_fifo177_almostEmpty;
wire multififo4_fifo177_almostFull;
wire multififo4_fifo177_empty;
wire multififo4_fifo177_full;
wire multififo4_fifo177_readError;
wire multififo4_fifo177_writeError;
wire [10:0] multififo4_fifo177_rdCount;
wire [10:0] multififo4_fifo177_wrCount;
wire [13:0] multififo4_fifo177_do;
wire [13:0] multififo4_fifo178_di;
wire multififo4_fifo178_rdClk;
wire multififo4_fifo178_rdEnable;
wire multififo4_fifo178_wrClk;
wire multififo4_fifo178_wrEnable;
wire multififo4_fifo178_reset;
wire multififo4_fifo178_almostEmpty;
wire multififo4_fifo178_almostFull;
wire multififo4_fifo178_empty;
wire multififo4_fifo178_full;
wire multififo4_fifo178_readError;
wire multififo4_fifo178_writeError;
wire [10:0] multififo4_fifo178_rdCount;
wire [10:0] multififo4_fifo178_wrCount;
wire [13:0] multififo4_fifo178_do;
wire [13:0] multififo4_fifo179_di;
wire multififo4_fifo179_rdClk;
wire multififo4_fifo179_rdEnable;
wire multififo4_fifo179_wrClk;
wire multififo4_fifo179_wrEnable;
wire multififo4_fifo179_reset;
wire multififo4_fifo179_almostEmpty;
wire multififo4_fifo179_almostFull;
wire multififo4_fifo179_empty;
wire multififo4_fifo179_full;
wire multififo4_fifo179_readError;
wire multififo4_fifo179_writeError;
wire [10:0] multififo4_fifo179_rdCount;
wire [10:0] multififo4_fifo179_wrCount;
wire [13:0] multififo4_fifo179_do;
wire [13:0] multififo4_fifo180_di;
wire multififo4_fifo180_rdClk;
wire multififo4_fifo180_rdEnable;
wire multififo4_fifo180_wrClk;
wire multififo4_fifo180_wrEnable;
wire multififo4_fifo180_reset;
wire multififo4_fifo180_almostEmpty;
wire multififo4_fifo180_almostFull;
wire multififo4_fifo180_empty;
wire multififo4_fifo180_full;
wire multififo4_fifo180_readError;
wire multififo4_fifo180_writeError;
wire [10:0] multififo4_fifo180_rdCount;
wire [10:0] multififo4_fifo180_wrCount;
wire [13:0] multififo4_fifo180_do;
wire [13:0] multififo4_fifo181_di;
wire multififo4_fifo181_rdClk;
wire multififo4_fifo181_rdEnable;
wire multififo4_fifo181_wrClk;
wire multififo4_fifo181_wrEnable;
wire multififo4_fifo181_reset;
wire multififo4_fifo181_almostEmpty;
wire multififo4_fifo181_almostFull;
wire multififo4_fifo181_empty;
wire multififo4_fifo181_full;
wire multififo4_fifo181_readError;
wire multififo4_fifo181_writeError;
wire [10:0] multififo4_fifo181_rdCount;
wire [10:0] multififo4_fifo181_wrCount;
wire [13:0] multififo4_fifo181_do;
wire [13:0] multififo4_fifo182_di;
wire multififo4_fifo182_rdClk;
wire multififo4_fifo182_rdEnable;
wire multififo4_fifo182_wrClk;
wire multififo4_fifo182_wrEnable;
wire multififo4_fifo182_reset;
wire multififo4_fifo182_almostEmpty;
wire multififo4_fifo182_almostFull;
wire multififo4_fifo182_empty;
wire multififo4_fifo182_full;
wire multififo4_fifo182_readError;
wire multififo4_fifo182_writeError;
wire [10:0] multififo4_fifo182_rdCount;
wire [10:0] multififo4_fifo182_wrCount;
wire [13:0] multififo4_fifo182_do;
wire [13:0] multififo4_fifo183_di;
wire multififo4_fifo183_rdClk;
wire multififo4_fifo183_rdEnable;
wire multififo4_fifo183_wrClk;
wire multififo4_fifo183_wrEnable;
wire multififo4_fifo183_reset;
wire multififo4_fifo183_almostEmpty;
wire multififo4_fifo183_almostFull;
wire multififo4_fifo183_empty;
wire multififo4_fifo183_full;
wire multififo4_fifo183_readError;
wire multififo4_fifo183_writeError;
wire [10:0] multififo4_fifo183_rdCount;
wire [10:0] multififo4_fifo183_wrCount;
wire [13:0] multififo4_fifo183_do;
wire [13:0] multififo4_fifo184_di;
wire multififo4_fifo184_rdClk;
wire multififo4_fifo184_rdEnable;
wire multififo4_fifo184_wrClk;
wire multififo4_fifo184_wrEnable;
wire multififo4_fifo184_reset;
wire multififo4_fifo184_almostEmpty;
wire multififo4_fifo184_almostFull;
wire multififo4_fifo184_empty;
wire multififo4_fifo184_full;
wire multififo4_fifo184_readError;
wire multififo4_fifo184_writeError;
wire [10:0] multififo4_fifo184_rdCount;
wire [10:0] multififo4_fifo184_wrCount;
wire [13:0] multififo4_fifo184_do;
wire [13:0] multififo4_fifo185_di;
wire multififo4_fifo185_rdClk;
wire multififo4_fifo185_rdEnable;
wire multififo4_fifo185_wrClk;
wire multififo4_fifo185_wrEnable;
wire multififo4_fifo185_reset;
wire multififo4_fifo185_almostEmpty;
wire multififo4_fifo185_almostFull;
wire multififo4_fifo185_empty;
wire multififo4_fifo185_full;
wire multififo4_fifo185_readError;
wire multififo4_fifo185_writeError;
wire [10:0] multififo4_fifo185_rdCount;
wire [10:0] multififo4_fifo185_wrCount;
wire [13:0] multififo4_fifo185_do;
wire [13:0] multififo4_fifo186_di;
wire multififo4_fifo186_rdClk;
wire multififo4_fifo186_rdEnable;
wire multififo4_fifo186_wrClk;
wire multififo4_fifo186_wrEnable;
wire multififo4_fifo186_reset;
wire multififo4_fifo186_almostEmpty;
wire multififo4_fifo186_almostFull;
wire multififo4_fifo186_empty;
wire multififo4_fifo186_full;
wire multififo4_fifo186_readError;
wire multififo4_fifo186_writeError;
wire [10:0] multififo4_fifo186_rdCount;
wire [10:0] multififo4_fifo186_wrCount;
wire [13:0] multififo4_fifo186_do;
wire [13:0] multififo4_fifo187_di;
wire multififo4_fifo187_rdClk;
wire multififo4_fifo187_rdEnable;
wire multififo4_fifo187_wrClk;
wire multififo4_fifo187_wrEnable;
wire multififo4_fifo187_reset;
wire multififo4_fifo187_almostEmpty;
wire multififo4_fifo187_almostFull;
wire multififo4_fifo187_empty;
wire multififo4_fifo187_full;
wire multififo4_fifo187_readError;
wire multififo4_fifo187_writeError;
wire [10:0] multififo4_fifo187_rdCount;
wire [10:0] multififo4_fifo187_wrCount;
wire [13:0] multififo4_fifo187_do;
wire [13:0] multififo4_fifo188_di;
wire multififo4_fifo188_rdClk;
wire multififo4_fifo188_rdEnable;
wire multififo4_fifo188_wrClk;
wire multififo4_fifo188_wrEnable;
wire multififo4_fifo188_reset;
wire multififo4_fifo188_almostEmpty;
wire multififo4_fifo188_almostFull;
wire multififo4_fifo188_empty;
wire multififo4_fifo188_full;
wire multififo4_fifo188_readError;
wire multififo4_fifo188_writeError;
wire [10:0] multififo4_fifo188_rdCount;
wire [10:0] multififo4_fifo188_wrCount;
wire [13:0] multififo4_fifo188_do;
wire [13:0] multififo4_fifo189_di;
wire multififo4_fifo189_rdClk;
wire multififo4_fifo189_rdEnable;
wire multififo4_fifo189_wrClk;
wire multififo4_fifo189_wrEnable;
wire multififo4_fifo189_reset;
wire multififo4_fifo189_almostEmpty;
wire multififo4_fifo189_almostFull;
wire multififo4_fifo189_empty;
wire multififo4_fifo189_full;
wire multififo4_fifo189_readError;
wire multififo4_fifo189_writeError;
wire [10:0] multififo4_fifo189_rdCount;
wire [10:0] multififo4_fifo189_wrCount;
wire [13:0] multififo4_fifo189_do;
wire [13:0] multififo4_fifo190_di;
wire multififo4_fifo190_rdClk;
wire multififo4_fifo190_rdEnable;
wire multififo4_fifo190_wrClk;
wire multififo4_fifo190_wrEnable;
wire multififo4_fifo190_reset;
wire multififo4_fifo190_almostEmpty;
wire multififo4_fifo190_almostFull;
wire multififo4_fifo190_empty;
wire multififo4_fifo190_full;
wire multififo4_fifo190_readError;
wire multififo4_fifo190_writeError;
wire [10:0] multififo4_fifo190_rdCount;
wire [10:0] multififo4_fifo190_wrCount;
wire [13:0] multififo4_fifo190_do;
wire [13:0] multififo4_fifo191_di;
wire multififo4_fifo191_rdClk;
wire multififo4_fifo191_rdEnable;
wire multififo4_fifo191_wrClk;
wire multififo4_fifo191_wrEnable;
wire multififo4_fifo191_reset;
wire multififo4_fifo191_almostEmpty;
wire multififo4_fifo191_almostFull;
wire multififo4_fifo191_empty;
wire multififo4_fifo191_full;
wire multififo4_fifo191_readError;
wire multififo4_fifo191_writeError;
wire [10:0] multififo4_fifo191_rdCount;
wire [10:0] multififo4_fifo191_wrCount;
wire [13:0] multififo4_fifo191_do;
wire [13:0] multififo4_fifo192_di;
wire multififo4_fifo192_rdClk;
wire multififo4_fifo192_rdEnable;
wire multififo4_fifo192_wrClk;
wire multififo4_fifo192_wrEnable;
wire multififo4_fifo192_reset;
wire multififo4_fifo192_almostEmpty;
wire multififo4_fifo192_almostFull;
wire multififo4_fifo192_empty;
wire multififo4_fifo192_full;
wire multififo4_fifo192_readError;
wire multififo4_fifo192_writeError;
wire [10:0] multififo4_fifo192_rdCount;
wire [10:0] multififo4_fifo192_wrCount;
wire [13:0] multififo4_fifo192_do;
wire [13:0] multififo4_fifo193_di;
wire multififo4_fifo193_rdClk;
wire multififo4_fifo193_rdEnable;
wire multififo4_fifo193_wrClk;
wire multififo4_fifo193_wrEnable;
wire multififo4_fifo193_reset;
wire multififo4_fifo193_almostEmpty;
wire multififo4_fifo193_almostFull;
wire multififo4_fifo193_empty;
wire multififo4_fifo193_full;
wire multififo4_fifo193_readError;
wire multififo4_fifo193_writeError;
wire [10:0] multififo4_fifo193_rdCount;
wire [10:0] multififo4_fifo193_wrCount;
wire [13:0] multififo4_fifo193_do;
wire [13:0] multififo4_fifo194_di;
wire multififo4_fifo194_rdClk;
wire multififo4_fifo194_rdEnable;
wire multififo4_fifo194_wrClk;
wire multififo4_fifo194_wrEnable;
wire multififo4_fifo194_reset;
wire multififo4_fifo194_almostEmpty;
wire multififo4_fifo194_almostFull;
wire multififo4_fifo194_empty;
wire multififo4_fifo194_full;
wire multififo4_fifo194_readError;
wire multififo4_fifo194_writeError;
wire [10:0] multififo4_fifo194_rdCount;
wire [10:0] multififo4_fifo194_wrCount;
wire [13:0] multififo4_fifo194_do;
wire [13:0] multififo4_fifo195_di;
wire multififo4_fifo195_rdClk;
wire multififo4_fifo195_rdEnable;
wire multififo4_fifo195_wrClk;
wire multififo4_fifo195_wrEnable;
wire multififo4_fifo195_reset;
wire multififo4_fifo195_almostEmpty;
wire multififo4_fifo195_almostFull;
wire multififo4_fifo195_empty;
wire multififo4_fifo195_full;
wire multififo4_fifo195_readError;
wire multififo4_fifo195_writeError;
wire [10:0] multififo4_fifo195_rdCount;
wire [10:0] multififo4_fifo195_wrCount;
wire [13:0] multififo4_fifo195_do;
wire [13:0] multififo4_fifo196_di;
wire multififo4_fifo196_rdClk;
wire multififo4_fifo196_rdEnable;
wire multififo4_fifo196_wrClk;
wire multififo4_fifo196_wrEnable;
wire multififo4_fifo196_reset;
wire multififo4_fifo196_almostEmpty;
wire multififo4_fifo196_almostFull;
wire multififo4_fifo196_empty;
wire multififo4_fifo196_full;
wire multififo4_fifo196_readError;
wire multififo4_fifo196_writeError;
wire [10:0] multififo4_fifo196_rdCount;
wire [10:0] multififo4_fifo196_wrCount;
wire [13:0] multififo4_fifo196_do;
wire [13:0] multififo4_fifo197_di;
wire multififo4_fifo197_rdClk;
wire multififo4_fifo197_rdEnable;
wire multififo4_fifo197_wrClk;
wire multififo4_fifo197_wrEnable;
wire multififo4_fifo197_reset;
wire multififo4_fifo197_almostEmpty;
wire multififo4_fifo197_almostFull;
wire multififo4_fifo197_empty;
wire multififo4_fifo197_full;
wire multififo4_fifo197_readError;
wire multififo4_fifo197_writeError;
wire [10:0] multififo4_fifo197_rdCount;
wire [10:0] multififo4_fifo197_wrCount;
wire [13:0] multififo4_fifo197_do;
wire [13:0] multififo4_fifo198_di;
wire multififo4_fifo198_rdClk;
wire multififo4_fifo198_rdEnable;
wire multififo4_fifo198_wrClk;
wire multififo4_fifo198_wrEnable;
wire multififo4_fifo198_reset;
wire multififo4_fifo198_almostEmpty;
wire multififo4_fifo198_almostFull;
wire multififo4_fifo198_empty;
wire multififo4_fifo198_full;
wire multififo4_fifo198_readError;
wire multififo4_fifo198_writeError;
wire [10:0] multififo4_fifo198_rdCount;
wire [10:0] multififo4_fifo198_wrCount;
wire [13:0] multififo4_fifo198_do;
wire [13:0] multififo4_fifo199_di;
wire multififo4_fifo199_rdClk;
wire multififo4_fifo199_rdEnable;
wire multififo4_fifo199_wrClk;
wire multififo4_fifo199_wrEnable;
wire multififo4_fifo199_reset;
wire multififo4_fifo199_almostEmpty;
wire multififo4_fifo199_almostFull;
wire multififo4_fifo199_empty;
wire multififo4_fifo199_full;
wire multififo4_fifo199_readError;
wire multififo4_fifo199_writeError;
wire [10:0] multififo4_fifo199_rdCount;
wire [10:0] multififo4_fifo199_wrCount;
wire [13:0] multififo4_fifo199_do;
reg  [38:0] multififo4_norOutput = 39'd0;
wire fsmwritefifo5_fifoAlmostFullFlag;
wire fsmwritefifo5_extWriteEnable;
wire fsmwritefifo5_fifowrError;
wire fsmwritefifo5_dataReady;
reg  fsmwritefifo5_enableWritingFIFO = 1'd0;
reg  fsmwritefifo5_writeError = 1'd0;
wire fsmreadfifo5_fifoEmptyFlag;
wire fsmreadfifo5_extReadEnable;
wire fsmreadfifo5_fifordError;
reg  fsmreadfifo5_enableReadingFIFO = 1'd0;
reg  fsmreadfifo5_readError = 1'd0;
wire multififo5_clkRST;
wire multififo5_memoryRST;
wire [13:0] multififo5_inputData;
wire multififo5_readEnable;
wire multififo5_writeEnable;
wire multififo5_internalClock;
wire multififo5_sysAlmostEmpty;
wire multififo5_sysAlmostFull;
wire [13:0] multififo5_outputData;
wire multififo5_multiFIFOEmpty;
wire multififo5_multiFIFOFull;
wire multififo5_sysReadError;
wire multififo5_sysWriteError;
wire [10:0] multififo5_sysReadCount;
wire [10:0] multififo5_sysWriteCount;
reg  multififo5_initialReset = 1'd0;
reg  [2:0] multififo5_resetCounter = 3'd0;
reg  multififo5_automaticReset = 1'd0;
wire multififo5_memoryReset;
wire [13:0] multififo5_fifo200_di;
wire multififo5_fifo200_rdClk;
wire multififo5_fifo200_rdEnable;
wire multififo5_fifo200_wrClk;
wire multififo5_fifo200_wrEnable;
wire multififo5_fifo200_reset;
wire multififo5_fifo200_almostEmpty;
wire multififo5_fifo200_almostFull;
wire multififo5_fifo200_empty;
wire multififo5_fifo200_full;
wire multififo5_fifo200_readError;
wire multififo5_fifo200_writeError;
wire [10:0] multififo5_fifo200_rdCount;
wire [10:0] multififo5_fifo200_wrCount;
wire [13:0] multififo5_fifo200_do;
wire [13:0] multififo5_fifo201_di;
wire multififo5_fifo201_rdClk;
wire multififo5_fifo201_rdEnable;
wire multififo5_fifo201_wrClk;
wire multififo5_fifo201_wrEnable;
wire multififo5_fifo201_reset;
wire multififo5_fifo201_almostEmpty;
wire multififo5_fifo201_almostFull;
wire multififo5_fifo201_empty;
wire multififo5_fifo201_full;
wire multififo5_fifo201_readError;
wire multififo5_fifo201_writeError;
wire [10:0] multififo5_fifo201_rdCount;
wire [10:0] multififo5_fifo201_wrCount;
wire [13:0] multififo5_fifo201_do;
wire [13:0] multififo5_fifo202_di;
wire multififo5_fifo202_rdClk;
wire multififo5_fifo202_rdEnable;
wire multififo5_fifo202_wrClk;
wire multififo5_fifo202_wrEnable;
wire multififo5_fifo202_reset;
wire multififo5_fifo202_almostEmpty;
wire multififo5_fifo202_almostFull;
wire multififo5_fifo202_empty;
wire multififo5_fifo202_full;
wire multififo5_fifo202_readError;
wire multififo5_fifo202_writeError;
wire [10:0] multififo5_fifo202_rdCount;
wire [10:0] multififo5_fifo202_wrCount;
wire [13:0] multififo5_fifo202_do;
wire [13:0] multififo5_fifo203_di;
wire multififo5_fifo203_rdClk;
wire multififo5_fifo203_rdEnable;
wire multififo5_fifo203_wrClk;
wire multififo5_fifo203_wrEnable;
wire multififo5_fifo203_reset;
wire multififo5_fifo203_almostEmpty;
wire multififo5_fifo203_almostFull;
wire multififo5_fifo203_empty;
wire multififo5_fifo203_full;
wire multififo5_fifo203_readError;
wire multififo5_fifo203_writeError;
wire [10:0] multififo5_fifo203_rdCount;
wire [10:0] multififo5_fifo203_wrCount;
wire [13:0] multififo5_fifo203_do;
wire [13:0] multififo5_fifo204_di;
wire multififo5_fifo204_rdClk;
wire multififo5_fifo204_rdEnable;
wire multififo5_fifo204_wrClk;
wire multififo5_fifo204_wrEnable;
wire multififo5_fifo204_reset;
wire multififo5_fifo204_almostEmpty;
wire multififo5_fifo204_almostFull;
wire multififo5_fifo204_empty;
wire multififo5_fifo204_full;
wire multififo5_fifo204_readError;
wire multififo5_fifo204_writeError;
wire [10:0] multififo5_fifo204_rdCount;
wire [10:0] multififo5_fifo204_wrCount;
wire [13:0] multififo5_fifo204_do;
wire [13:0] multififo5_fifo205_di;
wire multififo5_fifo205_rdClk;
wire multififo5_fifo205_rdEnable;
wire multififo5_fifo205_wrClk;
wire multififo5_fifo205_wrEnable;
wire multififo5_fifo205_reset;
wire multififo5_fifo205_almostEmpty;
wire multififo5_fifo205_almostFull;
wire multififo5_fifo205_empty;
wire multififo5_fifo205_full;
wire multififo5_fifo205_readError;
wire multififo5_fifo205_writeError;
wire [10:0] multififo5_fifo205_rdCount;
wire [10:0] multififo5_fifo205_wrCount;
wire [13:0] multififo5_fifo205_do;
wire [13:0] multififo5_fifo206_di;
wire multififo5_fifo206_rdClk;
wire multififo5_fifo206_rdEnable;
wire multififo5_fifo206_wrClk;
wire multififo5_fifo206_wrEnable;
wire multififo5_fifo206_reset;
wire multififo5_fifo206_almostEmpty;
wire multififo5_fifo206_almostFull;
wire multififo5_fifo206_empty;
wire multififo5_fifo206_full;
wire multififo5_fifo206_readError;
wire multififo5_fifo206_writeError;
wire [10:0] multififo5_fifo206_rdCount;
wire [10:0] multififo5_fifo206_wrCount;
wire [13:0] multififo5_fifo206_do;
wire [13:0] multififo5_fifo207_di;
wire multififo5_fifo207_rdClk;
wire multififo5_fifo207_rdEnable;
wire multififo5_fifo207_wrClk;
wire multififo5_fifo207_wrEnable;
wire multififo5_fifo207_reset;
wire multififo5_fifo207_almostEmpty;
wire multififo5_fifo207_almostFull;
wire multififo5_fifo207_empty;
wire multififo5_fifo207_full;
wire multififo5_fifo207_readError;
wire multififo5_fifo207_writeError;
wire [10:0] multififo5_fifo207_rdCount;
wire [10:0] multififo5_fifo207_wrCount;
wire [13:0] multififo5_fifo207_do;
wire [13:0] multififo5_fifo208_di;
wire multififo5_fifo208_rdClk;
wire multififo5_fifo208_rdEnable;
wire multififo5_fifo208_wrClk;
wire multififo5_fifo208_wrEnable;
wire multififo5_fifo208_reset;
wire multififo5_fifo208_almostEmpty;
wire multififo5_fifo208_almostFull;
wire multififo5_fifo208_empty;
wire multififo5_fifo208_full;
wire multififo5_fifo208_readError;
wire multififo5_fifo208_writeError;
wire [10:0] multififo5_fifo208_rdCount;
wire [10:0] multififo5_fifo208_wrCount;
wire [13:0] multififo5_fifo208_do;
wire [13:0] multififo5_fifo209_di;
wire multififo5_fifo209_rdClk;
wire multififo5_fifo209_rdEnable;
wire multififo5_fifo209_wrClk;
wire multififo5_fifo209_wrEnable;
wire multififo5_fifo209_reset;
wire multififo5_fifo209_almostEmpty;
wire multififo5_fifo209_almostFull;
wire multififo5_fifo209_empty;
wire multififo5_fifo209_full;
wire multififo5_fifo209_readError;
wire multififo5_fifo209_writeError;
wire [10:0] multififo5_fifo209_rdCount;
wire [10:0] multififo5_fifo209_wrCount;
wire [13:0] multififo5_fifo209_do;
wire [13:0] multififo5_fifo210_di;
wire multififo5_fifo210_rdClk;
wire multififo5_fifo210_rdEnable;
wire multififo5_fifo210_wrClk;
wire multififo5_fifo210_wrEnable;
wire multififo5_fifo210_reset;
wire multififo5_fifo210_almostEmpty;
wire multififo5_fifo210_almostFull;
wire multififo5_fifo210_empty;
wire multififo5_fifo210_full;
wire multififo5_fifo210_readError;
wire multififo5_fifo210_writeError;
wire [10:0] multififo5_fifo210_rdCount;
wire [10:0] multififo5_fifo210_wrCount;
wire [13:0] multififo5_fifo210_do;
wire [13:0] multififo5_fifo211_di;
wire multififo5_fifo211_rdClk;
wire multififo5_fifo211_rdEnable;
wire multififo5_fifo211_wrClk;
wire multififo5_fifo211_wrEnable;
wire multififo5_fifo211_reset;
wire multififo5_fifo211_almostEmpty;
wire multififo5_fifo211_almostFull;
wire multififo5_fifo211_empty;
wire multififo5_fifo211_full;
wire multififo5_fifo211_readError;
wire multififo5_fifo211_writeError;
wire [10:0] multififo5_fifo211_rdCount;
wire [10:0] multififo5_fifo211_wrCount;
wire [13:0] multififo5_fifo211_do;
wire [13:0] multififo5_fifo212_di;
wire multififo5_fifo212_rdClk;
wire multififo5_fifo212_rdEnable;
wire multififo5_fifo212_wrClk;
wire multififo5_fifo212_wrEnable;
wire multififo5_fifo212_reset;
wire multififo5_fifo212_almostEmpty;
wire multififo5_fifo212_almostFull;
wire multififo5_fifo212_empty;
wire multififo5_fifo212_full;
wire multififo5_fifo212_readError;
wire multififo5_fifo212_writeError;
wire [10:0] multififo5_fifo212_rdCount;
wire [10:0] multififo5_fifo212_wrCount;
wire [13:0] multififo5_fifo212_do;
wire [13:0] multififo5_fifo213_di;
wire multififo5_fifo213_rdClk;
wire multififo5_fifo213_rdEnable;
wire multififo5_fifo213_wrClk;
wire multififo5_fifo213_wrEnable;
wire multififo5_fifo213_reset;
wire multififo5_fifo213_almostEmpty;
wire multififo5_fifo213_almostFull;
wire multififo5_fifo213_empty;
wire multififo5_fifo213_full;
wire multififo5_fifo213_readError;
wire multififo5_fifo213_writeError;
wire [10:0] multififo5_fifo213_rdCount;
wire [10:0] multififo5_fifo213_wrCount;
wire [13:0] multififo5_fifo213_do;
wire [13:0] multififo5_fifo214_di;
wire multififo5_fifo214_rdClk;
wire multififo5_fifo214_rdEnable;
wire multififo5_fifo214_wrClk;
wire multififo5_fifo214_wrEnable;
wire multififo5_fifo214_reset;
wire multififo5_fifo214_almostEmpty;
wire multififo5_fifo214_almostFull;
wire multififo5_fifo214_empty;
wire multififo5_fifo214_full;
wire multififo5_fifo214_readError;
wire multififo5_fifo214_writeError;
wire [10:0] multififo5_fifo214_rdCount;
wire [10:0] multififo5_fifo214_wrCount;
wire [13:0] multififo5_fifo214_do;
wire [13:0] multififo5_fifo215_di;
wire multififo5_fifo215_rdClk;
wire multififo5_fifo215_rdEnable;
wire multififo5_fifo215_wrClk;
wire multififo5_fifo215_wrEnable;
wire multififo5_fifo215_reset;
wire multififo5_fifo215_almostEmpty;
wire multififo5_fifo215_almostFull;
wire multififo5_fifo215_empty;
wire multififo5_fifo215_full;
wire multififo5_fifo215_readError;
wire multififo5_fifo215_writeError;
wire [10:0] multififo5_fifo215_rdCount;
wire [10:0] multififo5_fifo215_wrCount;
wire [13:0] multififo5_fifo215_do;
wire [13:0] multififo5_fifo216_di;
wire multififo5_fifo216_rdClk;
wire multififo5_fifo216_rdEnable;
wire multififo5_fifo216_wrClk;
wire multififo5_fifo216_wrEnable;
wire multififo5_fifo216_reset;
wire multififo5_fifo216_almostEmpty;
wire multififo5_fifo216_almostFull;
wire multififo5_fifo216_empty;
wire multififo5_fifo216_full;
wire multififo5_fifo216_readError;
wire multififo5_fifo216_writeError;
wire [10:0] multififo5_fifo216_rdCount;
wire [10:0] multififo5_fifo216_wrCount;
wire [13:0] multififo5_fifo216_do;
wire [13:0] multififo5_fifo217_di;
wire multififo5_fifo217_rdClk;
wire multififo5_fifo217_rdEnable;
wire multififo5_fifo217_wrClk;
wire multififo5_fifo217_wrEnable;
wire multififo5_fifo217_reset;
wire multififo5_fifo217_almostEmpty;
wire multififo5_fifo217_almostFull;
wire multififo5_fifo217_empty;
wire multififo5_fifo217_full;
wire multififo5_fifo217_readError;
wire multififo5_fifo217_writeError;
wire [10:0] multififo5_fifo217_rdCount;
wire [10:0] multififo5_fifo217_wrCount;
wire [13:0] multififo5_fifo217_do;
wire [13:0] multififo5_fifo218_di;
wire multififo5_fifo218_rdClk;
wire multififo5_fifo218_rdEnable;
wire multififo5_fifo218_wrClk;
wire multififo5_fifo218_wrEnable;
wire multififo5_fifo218_reset;
wire multififo5_fifo218_almostEmpty;
wire multififo5_fifo218_almostFull;
wire multififo5_fifo218_empty;
wire multififo5_fifo218_full;
wire multififo5_fifo218_readError;
wire multififo5_fifo218_writeError;
wire [10:0] multififo5_fifo218_rdCount;
wire [10:0] multififo5_fifo218_wrCount;
wire [13:0] multififo5_fifo218_do;
wire [13:0] multififo5_fifo219_di;
wire multififo5_fifo219_rdClk;
wire multififo5_fifo219_rdEnable;
wire multififo5_fifo219_wrClk;
wire multififo5_fifo219_wrEnable;
wire multififo5_fifo219_reset;
wire multififo5_fifo219_almostEmpty;
wire multififo5_fifo219_almostFull;
wire multififo5_fifo219_empty;
wire multififo5_fifo219_full;
wire multififo5_fifo219_readError;
wire multififo5_fifo219_writeError;
wire [10:0] multififo5_fifo219_rdCount;
wire [10:0] multififo5_fifo219_wrCount;
wire [13:0] multififo5_fifo219_do;
wire [13:0] multififo5_fifo220_di;
wire multififo5_fifo220_rdClk;
wire multififo5_fifo220_rdEnable;
wire multififo5_fifo220_wrClk;
wire multififo5_fifo220_wrEnable;
wire multififo5_fifo220_reset;
wire multififo5_fifo220_almostEmpty;
wire multififo5_fifo220_almostFull;
wire multififo5_fifo220_empty;
wire multififo5_fifo220_full;
wire multififo5_fifo220_readError;
wire multififo5_fifo220_writeError;
wire [10:0] multififo5_fifo220_rdCount;
wire [10:0] multififo5_fifo220_wrCount;
wire [13:0] multififo5_fifo220_do;
wire [13:0] multififo5_fifo221_di;
wire multififo5_fifo221_rdClk;
wire multififo5_fifo221_rdEnable;
wire multififo5_fifo221_wrClk;
wire multififo5_fifo221_wrEnable;
wire multififo5_fifo221_reset;
wire multififo5_fifo221_almostEmpty;
wire multififo5_fifo221_almostFull;
wire multififo5_fifo221_empty;
wire multififo5_fifo221_full;
wire multififo5_fifo221_readError;
wire multififo5_fifo221_writeError;
wire [10:0] multififo5_fifo221_rdCount;
wire [10:0] multififo5_fifo221_wrCount;
wire [13:0] multififo5_fifo221_do;
wire [13:0] multififo5_fifo222_di;
wire multififo5_fifo222_rdClk;
wire multififo5_fifo222_rdEnable;
wire multififo5_fifo222_wrClk;
wire multififo5_fifo222_wrEnable;
wire multififo5_fifo222_reset;
wire multififo5_fifo222_almostEmpty;
wire multififo5_fifo222_almostFull;
wire multififo5_fifo222_empty;
wire multififo5_fifo222_full;
wire multififo5_fifo222_readError;
wire multififo5_fifo222_writeError;
wire [10:0] multififo5_fifo222_rdCount;
wire [10:0] multififo5_fifo222_wrCount;
wire [13:0] multififo5_fifo222_do;
wire [13:0] multififo5_fifo223_di;
wire multififo5_fifo223_rdClk;
wire multififo5_fifo223_rdEnable;
wire multififo5_fifo223_wrClk;
wire multififo5_fifo223_wrEnable;
wire multififo5_fifo223_reset;
wire multififo5_fifo223_almostEmpty;
wire multififo5_fifo223_almostFull;
wire multififo5_fifo223_empty;
wire multififo5_fifo223_full;
wire multififo5_fifo223_readError;
wire multififo5_fifo223_writeError;
wire [10:0] multififo5_fifo223_rdCount;
wire [10:0] multififo5_fifo223_wrCount;
wire [13:0] multififo5_fifo223_do;
wire [13:0] multififo5_fifo224_di;
wire multififo5_fifo224_rdClk;
wire multififo5_fifo224_rdEnable;
wire multififo5_fifo224_wrClk;
wire multififo5_fifo224_wrEnable;
wire multififo5_fifo224_reset;
wire multififo5_fifo224_almostEmpty;
wire multififo5_fifo224_almostFull;
wire multififo5_fifo224_empty;
wire multififo5_fifo224_full;
wire multififo5_fifo224_readError;
wire multififo5_fifo224_writeError;
wire [10:0] multififo5_fifo224_rdCount;
wire [10:0] multififo5_fifo224_wrCount;
wire [13:0] multififo5_fifo224_do;
wire [13:0] multififo5_fifo225_di;
wire multififo5_fifo225_rdClk;
wire multififo5_fifo225_rdEnable;
wire multififo5_fifo225_wrClk;
wire multififo5_fifo225_wrEnable;
wire multififo5_fifo225_reset;
wire multififo5_fifo225_almostEmpty;
wire multififo5_fifo225_almostFull;
wire multififo5_fifo225_empty;
wire multififo5_fifo225_full;
wire multififo5_fifo225_readError;
wire multififo5_fifo225_writeError;
wire [10:0] multififo5_fifo225_rdCount;
wire [10:0] multififo5_fifo225_wrCount;
wire [13:0] multififo5_fifo225_do;
wire [13:0] multififo5_fifo226_di;
wire multififo5_fifo226_rdClk;
wire multififo5_fifo226_rdEnable;
wire multififo5_fifo226_wrClk;
wire multififo5_fifo226_wrEnable;
wire multififo5_fifo226_reset;
wire multififo5_fifo226_almostEmpty;
wire multififo5_fifo226_almostFull;
wire multififo5_fifo226_empty;
wire multififo5_fifo226_full;
wire multififo5_fifo226_readError;
wire multififo5_fifo226_writeError;
wire [10:0] multififo5_fifo226_rdCount;
wire [10:0] multififo5_fifo226_wrCount;
wire [13:0] multififo5_fifo226_do;
wire [13:0] multififo5_fifo227_di;
wire multififo5_fifo227_rdClk;
wire multififo5_fifo227_rdEnable;
wire multififo5_fifo227_wrClk;
wire multififo5_fifo227_wrEnable;
wire multififo5_fifo227_reset;
wire multififo5_fifo227_almostEmpty;
wire multififo5_fifo227_almostFull;
wire multififo5_fifo227_empty;
wire multififo5_fifo227_full;
wire multififo5_fifo227_readError;
wire multififo5_fifo227_writeError;
wire [10:0] multififo5_fifo227_rdCount;
wire [10:0] multififo5_fifo227_wrCount;
wire [13:0] multififo5_fifo227_do;
wire [13:0] multififo5_fifo228_di;
wire multififo5_fifo228_rdClk;
wire multififo5_fifo228_rdEnable;
wire multififo5_fifo228_wrClk;
wire multififo5_fifo228_wrEnable;
wire multififo5_fifo228_reset;
wire multififo5_fifo228_almostEmpty;
wire multififo5_fifo228_almostFull;
wire multififo5_fifo228_empty;
wire multififo5_fifo228_full;
wire multififo5_fifo228_readError;
wire multififo5_fifo228_writeError;
wire [10:0] multififo5_fifo228_rdCount;
wire [10:0] multififo5_fifo228_wrCount;
wire [13:0] multififo5_fifo228_do;
wire [13:0] multififo5_fifo229_di;
wire multififo5_fifo229_rdClk;
wire multififo5_fifo229_rdEnable;
wire multififo5_fifo229_wrClk;
wire multififo5_fifo229_wrEnable;
wire multififo5_fifo229_reset;
wire multififo5_fifo229_almostEmpty;
wire multififo5_fifo229_almostFull;
wire multififo5_fifo229_empty;
wire multififo5_fifo229_full;
wire multififo5_fifo229_readError;
wire multififo5_fifo229_writeError;
wire [10:0] multififo5_fifo229_rdCount;
wire [10:0] multififo5_fifo229_wrCount;
wire [13:0] multififo5_fifo229_do;
wire [13:0] multififo5_fifo230_di;
wire multififo5_fifo230_rdClk;
wire multififo5_fifo230_rdEnable;
wire multififo5_fifo230_wrClk;
wire multififo5_fifo230_wrEnable;
wire multififo5_fifo230_reset;
wire multififo5_fifo230_almostEmpty;
wire multififo5_fifo230_almostFull;
wire multififo5_fifo230_empty;
wire multififo5_fifo230_full;
wire multififo5_fifo230_readError;
wire multififo5_fifo230_writeError;
wire [10:0] multififo5_fifo230_rdCount;
wire [10:0] multififo5_fifo230_wrCount;
wire [13:0] multififo5_fifo230_do;
wire [13:0] multififo5_fifo231_di;
wire multififo5_fifo231_rdClk;
wire multififo5_fifo231_rdEnable;
wire multififo5_fifo231_wrClk;
wire multififo5_fifo231_wrEnable;
wire multififo5_fifo231_reset;
wire multififo5_fifo231_almostEmpty;
wire multififo5_fifo231_almostFull;
wire multififo5_fifo231_empty;
wire multififo5_fifo231_full;
wire multififo5_fifo231_readError;
wire multififo5_fifo231_writeError;
wire [10:0] multififo5_fifo231_rdCount;
wire [10:0] multififo5_fifo231_wrCount;
wire [13:0] multififo5_fifo231_do;
wire [13:0] multififo5_fifo232_di;
wire multififo5_fifo232_rdClk;
wire multififo5_fifo232_rdEnable;
wire multififo5_fifo232_wrClk;
wire multififo5_fifo232_wrEnable;
wire multififo5_fifo232_reset;
wire multififo5_fifo232_almostEmpty;
wire multififo5_fifo232_almostFull;
wire multififo5_fifo232_empty;
wire multififo5_fifo232_full;
wire multififo5_fifo232_readError;
wire multififo5_fifo232_writeError;
wire [10:0] multififo5_fifo232_rdCount;
wire [10:0] multififo5_fifo232_wrCount;
wire [13:0] multififo5_fifo232_do;
wire [13:0] multififo5_fifo233_di;
wire multififo5_fifo233_rdClk;
wire multififo5_fifo233_rdEnable;
wire multififo5_fifo233_wrClk;
wire multififo5_fifo233_wrEnable;
wire multififo5_fifo233_reset;
wire multififo5_fifo233_almostEmpty;
wire multififo5_fifo233_almostFull;
wire multififo5_fifo233_empty;
wire multififo5_fifo233_full;
wire multififo5_fifo233_readError;
wire multififo5_fifo233_writeError;
wire [10:0] multififo5_fifo233_rdCount;
wire [10:0] multififo5_fifo233_wrCount;
wire [13:0] multififo5_fifo233_do;
wire [13:0] multififo5_fifo234_di;
wire multififo5_fifo234_rdClk;
wire multififo5_fifo234_rdEnable;
wire multififo5_fifo234_wrClk;
wire multififo5_fifo234_wrEnable;
wire multififo5_fifo234_reset;
wire multififo5_fifo234_almostEmpty;
wire multififo5_fifo234_almostFull;
wire multififo5_fifo234_empty;
wire multififo5_fifo234_full;
wire multififo5_fifo234_readError;
wire multififo5_fifo234_writeError;
wire [10:0] multififo5_fifo234_rdCount;
wire [10:0] multififo5_fifo234_wrCount;
wire [13:0] multififo5_fifo234_do;
wire [13:0] multififo5_fifo235_di;
wire multififo5_fifo235_rdClk;
wire multififo5_fifo235_rdEnable;
wire multififo5_fifo235_wrClk;
wire multififo5_fifo235_wrEnable;
wire multififo5_fifo235_reset;
wire multififo5_fifo235_almostEmpty;
wire multififo5_fifo235_almostFull;
wire multififo5_fifo235_empty;
wire multififo5_fifo235_full;
wire multififo5_fifo235_readError;
wire multififo5_fifo235_writeError;
wire [10:0] multififo5_fifo235_rdCount;
wire [10:0] multififo5_fifo235_wrCount;
wire [13:0] multififo5_fifo235_do;
wire [13:0] multififo5_fifo236_di;
wire multififo5_fifo236_rdClk;
wire multififo5_fifo236_rdEnable;
wire multififo5_fifo236_wrClk;
wire multififo5_fifo236_wrEnable;
wire multififo5_fifo236_reset;
wire multififo5_fifo236_almostEmpty;
wire multififo5_fifo236_almostFull;
wire multififo5_fifo236_empty;
wire multififo5_fifo236_full;
wire multififo5_fifo236_readError;
wire multififo5_fifo236_writeError;
wire [10:0] multififo5_fifo236_rdCount;
wire [10:0] multififo5_fifo236_wrCount;
wire [13:0] multififo5_fifo236_do;
wire [13:0] multififo5_fifo237_di;
wire multififo5_fifo237_rdClk;
wire multififo5_fifo237_rdEnable;
wire multififo5_fifo237_wrClk;
wire multififo5_fifo237_wrEnable;
wire multififo5_fifo237_reset;
wire multififo5_fifo237_almostEmpty;
wire multififo5_fifo237_almostFull;
wire multififo5_fifo237_empty;
wire multififo5_fifo237_full;
wire multififo5_fifo237_readError;
wire multififo5_fifo237_writeError;
wire [10:0] multififo5_fifo237_rdCount;
wire [10:0] multififo5_fifo237_wrCount;
wire [13:0] multififo5_fifo237_do;
wire [13:0] multififo5_fifo238_di;
wire multififo5_fifo238_rdClk;
wire multififo5_fifo238_rdEnable;
wire multififo5_fifo238_wrClk;
wire multififo5_fifo238_wrEnable;
wire multififo5_fifo238_reset;
wire multififo5_fifo238_almostEmpty;
wire multififo5_fifo238_almostFull;
wire multififo5_fifo238_empty;
wire multififo5_fifo238_full;
wire multififo5_fifo238_readError;
wire multififo5_fifo238_writeError;
wire [10:0] multififo5_fifo238_rdCount;
wire [10:0] multififo5_fifo238_wrCount;
wire [13:0] multififo5_fifo238_do;
wire [13:0] multififo5_fifo239_di;
wire multififo5_fifo239_rdClk;
wire multififo5_fifo239_rdEnable;
wire multififo5_fifo239_wrClk;
wire multififo5_fifo239_wrEnable;
wire multififo5_fifo239_reset;
wire multififo5_fifo239_almostEmpty;
wire multififo5_fifo239_almostFull;
wire multififo5_fifo239_empty;
wire multififo5_fifo239_full;
wire multififo5_fifo239_readError;
wire multififo5_fifo239_writeError;
wire [10:0] multififo5_fifo239_rdCount;
wire [10:0] multififo5_fifo239_wrCount;
wire [13:0] multififo5_fifo239_do;
reg  [38:0] multififo5_norOutput = 39'd0;
wire fsmwritefifo6_fifoAlmostFullFlag;
wire fsmwritefifo6_extWriteEnable;
wire fsmwritefifo6_fifowrError;
wire fsmwritefifo6_dataReady;
reg  fsmwritefifo6_enableWritingFIFO = 1'd0;
reg  fsmwritefifo6_writeError = 1'd0;
wire fsmreadfifo6_fifoEmptyFlag;
wire fsmreadfifo6_extReadEnable;
wire fsmreadfifo6_fifordError;
reg  fsmreadfifo6_enableReadingFIFO = 1'd0;
reg  fsmreadfifo6_readError = 1'd0;
wire multififo6_clkRST;
wire multififo6_memoryRST;
wire [13:0] multififo6_inputData;
wire multififo6_readEnable;
wire multififo6_writeEnable;
wire multififo6_internalClock;
wire multififo6_sysAlmostEmpty;
wire multififo6_sysAlmostFull;
wire [13:0] multififo6_outputData;
wire multififo6_multiFIFOEmpty;
wire multififo6_multiFIFOFull;
wire multififo6_sysReadError;
wire multififo6_sysWriteError;
wire [10:0] multififo6_sysReadCount;
wire [10:0] multififo6_sysWriteCount;
reg  multififo6_initialReset = 1'd0;
reg  [2:0] multififo6_resetCounter = 3'd0;
reg  multififo6_automaticReset = 1'd0;
wire multififo6_memoryReset;
wire [13:0] multififo6_fifo240_di;
wire multififo6_fifo240_rdClk;
wire multififo6_fifo240_rdEnable;
wire multififo6_fifo240_wrClk;
wire multififo6_fifo240_wrEnable;
wire multififo6_fifo240_reset;
wire multififo6_fifo240_almostEmpty;
wire multififo6_fifo240_almostFull;
wire multififo6_fifo240_empty;
wire multififo6_fifo240_full;
wire multififo6_fifo240_readError;
wire multififo6_fifo240_writeError;
wire [10:0] multififo6_fifo240_rdCount;
wire [10:0] multififo6_fifo240_wrCount;
wire [13:0] multififo6_fifo240_do;
wire [13:0] multififo6_fifo241_di;
wire multififo6_fifo241_rdClk;
wire multififo6_fifo241_rdEnable;
wire multififo6_fifo241_wrClk;
wire multififo6_fifo241_wrEnable;
wire multififo6_fifo241_reset;
wire multififo6_fifo241_almostEmpty;
wire multififo6_fifo241_almostFull;
wire multififo6_fifo241_empty;
wire multififo6_fifo241_full;
wire multififo6_fifo241_readError;
wire multififo6_fifo241_writeError;
wire [10:0] multififo6_fifo241_rdCount;
wire [10:0] multififo6_fifo241_wrCount;
wire [13:0] multififo6_fifo241_do;
wire [13:0] multififo6_fifo242_di;
wire multififo6_fifo242_rdClk;
wire multififo6_fifo242_rdEnable;
wire multififo6_fifo242_wrClk;
wire multififo6_fifo242_wrEnable;
wire multififo6_fifo242_reset;
wire multififo6_fifo242_almostEmpty;
wire multififo6_fifo242_almostFull;
wire multififo6_fifo242_empty;
wire multififo6_fifo242_full;
wire multififo6_fifo242_readError;
wire multififo6_fifo242_writeError;
wire [10:0] multififo6_fifo242_rdCount;
wire [10:0] multififo6_fifo242_wrCount;
wire [13:0] multififo6_fifo242_do;
wire [13:0] multififo6_fifo243_di;
wire multififo6_fifo243_rdClk;
wire multififo6_fifo243_rdEnable;
wire multififo6_fifo243_wrClk;
wire multififo6_fifo243_wrEnable;
wire multififo6_fifo243_reset;
wire multififo6_fifo243_almostEmpty;
wire multififo6_fifo243_almostFull;
wire multififo6_fifo243_empty;
wire multififo6_fifo243_full;
wire multififo6_fifo243_readError;
wire multififo6_fifo243_writeError;
wire [10:0] multififo6_fifo243_rdCount;
wire [10:0] multififo6_fifo243_wrCount;
wire [13:0] multififo6_fifo243_do;
wire [13:0] multififo6_fifo244_di;
wire multififo6_fifo244_rdClk;
wire multififo6_fifo244_rdEnable;
wire multififo6_fifo244_wrClk;
wire multififo6_fifo244_wrEnable;
wire multififo6_fifo244_reset;
wire multififo6_fifo244_almostEmpty;
wire multififo6_fifo244_almostFull;
wire multififo6_fifo244_empty;
wire multififo6_fifo244_full;
wire multififo6_fifo244_readError;
wire multififo6_fifo244_writeError;
wire [10:0] multififo6_fifo244_rdCount;
wire [10:0] multififo6_fifo244_wrCount;
wire [13:0] multififo6_fifo244_do;
wire [13:0] multififo6_fifo245_di;
wire multififo6_fifo245_rdClk;
wire multififo6_fifo245_rdEnable;
wire multififo6_fifo245_wrClk;
wire multififo6_fifo245_wrEnable;
wire multififo6_fifo245_reset;
wire multififo6_fifo245_almostEmpty;
wire multififo6_fifo245_almostFull;
wire multififo6_fifo245_empty;
wire multififo6_fifo245_full;
wire multififo6_fifo245_readError;
wire multififo6_fifo245_writeError;
wire [10:0] multififo6_fifo245_rdCount;
wire [10:0] multififo6_fifo245_wrCount;
wire [13:0] multififo6_fifo245_do;
wire [13:0] multififo6_fifo246_di;
wire multififo6_fifo246_rdClk;
wire multififo6_fifo246_rdEnable;
wire multififo6_fifo246_wrClk;
wire multififo6_fifo246_wrEnable;
wire multififo6_fifo246_reset;
wire multififo6_fifo246_almostEmpty;
wire multififo6_fifo246_almostFull;
wire multififo6_fifo246_empty;
wire multififo6_fifo246_full;
wire multififo6_fifo246_readError;
wire multififo6_fifo246_writeError;
wire [10:0] multififo6_fifo246_rdCount;
wire [10:0] multififo6_fifo246_wrCount;
wire [13:0] multififo6_fifo246_do;
wire [13:0] multififo6_fifo247_di;
wire multififo6_fifo247_rdClk;
wire multififo6_fifo247_rdEnable;
wire multififo6_fifo247_wrClk;
wire multififo6_fifo247_wrEnable;
wire multififo6_fifo247_reset;
wire multififo6_fifo247_almostEmpty;
wire multififo6_fifo247_almostFull;
wire multififo6_fifo247_empty;
wire multififo6_fifo247_full;
wire multififo6_fifo247_readError;
wire multififo6_fifo247_writeError;
wire [10:0] multififo6_fifo247_rdCount;
wire [10:0] multififo6_fifo247_wrCount;
wire [13:0] multififo6_fifo247_do;
wire [13:0] multififo6_fifo248_di;
wire multififo6_fifo248_rdClk;
wire multififo6_fifo248_rdEnable;
wire multififo6_fifo248_wrClk;
wire multififo6_fifo248_wrEnable;
wire multififo6_fifo248_reset;
wire multififo6_fifo248_almostEmpty;
wire multififo6_fifo248_almostFull;
wire multififo6_fifo248_empty;
wire multififo6_fifo248_full;
wire multififo6_fifo248_readError;
wire multififo6_fifo248_writeError;
wire [10:0] multififo6_fifo248_rdCount;
wire [10:0] multififo6_fifo248_wrCount;
wire [13:0] multififo6_fifo248_do;
wire [13:0] multififo6_fifo249_di;
wire multififo6_fifo249_rdClk;
wire multififo6_fifo249_rdEnable;
wire multififo6_fifo249_wrClk;
wire multififo6_fifo249_wrEnable;
wire multififo6_fifo249_reset;
wire multififo6_fifo249_almostEmpty;
wire multififo6_fifo249_almostFull;
wire multififo6_fifo249_empty;
wire multififo6_fifo249_full;
wire multififo6_fifo249_readError;
wire multififo6_fifo249_writeError;
wire [10:0] multififo6_fifo249_rdCount;
wire [10:0] multififo6_fifo249_wrCount;
wire [13:0] multififo6_fifo249_do;
wire [13:0] multififo6_fifo250_di;
wire multififo6_fifo250_rdClk;
wire multififo6_fifo250_rdEnable;
wire multififo6_fifo250_wrClk;
wire multififo6_fifo250_wrEnable;
wire multififo6_fifo250_reset;
wire multififo6_fifo250_almostEmpty;
wire multififo6_fifo250_almostFull;
wire multififo6_fifo250_empty;
wire multififo6_fifo250_full;
wire multififo6_fifo250_readError;
wire multififo6_fifo250_writeError;
wire [10:0] multififo6_fifo250_rdCount;
wire [10:0] multififo6_fifo250_wrCount;
wire [13:0] multififo6_fifo250_do;
wire [13:0] multififo6_fifo251_di;
wire multififo6_fifo251_rdClk;
wire multififo6_fifo251_rdEnable;
wire multififo6_fifo251_wrClk;
wire multififo6_fifo251_wrEnable;
wire multififo6_fifo251_reset;
wire multififo6_fifo251_almostEmpty;
wire multififo6_fifo251_almostFull;
wire multififo6_fifo251_empty;
wire multififo6_fifo251_full;
wire multififo6_fifo251_readError;
wire multififo6_fifo251_writeError;
wire [10:0] multififo6_fifo251_rdCount;
wire [10:0] multififo6_fifo251_wrCount;
wire [13:0] multififo6_fifo251_do;
wire [13:0] multififo6_fifo252_di;
wire multififo6_fifo252_rdClk;
wire multififo6_fifo252_rdEnable;
wire multififo6_fifo252_wrClk;
wire multififo6_fifo252_wrEnable;
wire multififo6_fifo252_reset;
wire multififo6_fifo252_almostEmpty;
wire multififo6_fifo252_almostFull;
wire multififo6_fifo252_empty;
wire multififo6_fifo252_full;
wire multififo6_fifo252_readError;
wire multififo6_fifo252_writeError;
wire [10:0] multififo6_fifo252_rdCount;
wire [10:0] multififo6_fifo252_wrCount;
wire [13:0] multififo6_fifo252_do;
wire [13:0] multififo6_fifo253_di;
wire multififo6_fifo253_rdClk;
wire multififo6_fifo253_rdEnable;
wire multififo6_fifo253_wrClk;
wire multififo6_fifo253_wrEnable;
wire multififo6_fifo253_reset;
wire multififo6_fifo253_almostEmpty;
wire multififo6_fifo253_almostFull;
wire multififo6_fifo253_empty;
wire multififo6_fifo253_full;
wire multififo6_fifo253_readError;
wire multififo6_fifo253_writeError;
wire [10:0] multififo6_fifo253_rdCount;
wire [10:0] multififo6_fifo253_wrCount;
wire [13:0] multififo6_fifo253_do;
wire [13:0] multififo6_fifo254_di;
wire multififo6_fifo254_rdClk;
wire multififo6_fifo254_rdEnable;
wire multififo6_fifo254_wrClk;
wire multififo6_fifo254_wrEnable;
wire multififo6_fifo254_reset;
wire multififo6_fifo254_almostEmpty;
wire multififo6_fifo254_almostFull;
wire multififo6_fifo254_empty;
wire multififo6_fifo254_full;
wire multififo6_fifo254_readError;
wire multififo6_fifo254_writeError;
wire [10:0] multififo6_fifo254_rdCount;
wire [10:0] multififo6_fifo254_wrCount;
wire [13:0] multififo6_fifo254_do;
wire [13:0] multififo6_fifo255_di;
wire multififo6_fifo255_rdClk;
wire multififo6_fifo255_rdEnable;
wire multififo6_fifo255_wrClk;
wire multififo6_fifo255_wrEnable;
wire multififo6_fifo255_reset;
wire multififo6_fifo255_almostEmpty;
wire multififo6_fifo255_almostFull;
wire multififo6_fifo255_empty;
wire multififo6_fifo255_full;
wire multififo6_fifo255_readError;
wire multififo6_fifo255_writeError;
wire [10:0] multififo6_fifo255_rdCount;
wire [10:0] multififo6_fifo255_wrCount;
wire [13:0] multififo6_fifo255_do;
wire [13:0] multififo6_fifo256_di;
wire multififo6_fifo256_rdClk;
wire multififo6_fifo256_rdEnable;
wire multififo6_fifo256_wrClk;
wire multififo6_fifo256_wrEnable;
wire multififo6_fifo256_reset;
wire multififo6_fifo256_almostEmpty;
wire multififo6_fifo256_almostFull;
wire multififo6_fifo256_empty;
wire multififo6_fifo256_full;
wire multififo6_fifo256_readError;
wire multififo6_fifo256_writeError;
wire [10:0] multififo6_fifo256_rdCount;
wire [10:0] multififo6_fifo256_wrCount;
wire [13:0] multififo6_fifo256_do;
wire [13:0] multififo6_fifo257_di;
wire multififo6_fifo257_rdClk;
wire multififo6_fifo257_rdEnable;
wire multififo6_fifo257_wrClk;
wire multififo6_fifo257_wrEnable;
wire multififo6_fifo257_reset;
wire multififo6_fifo257_almostEmpty;
wire multififo6_fifo257_almostFull;
wire multififo6_fifo257_empty;
wire multififo6_fifo257_full;
wire multififo6_fifo257_readError;
wire multififo6_fifo257_writeError;
wire [10:0] multififo6_fifo257_rdCount;
wire [10:0] multififo6_fifo257_wrCount;
wire [13:0] multififo6_fifo257_do;
wire [13:0] multififo6_fifo258_di;
wire multififo6_fifo258_rdClk;
wire multififo6_fifo258_rdEnable;
wire multififo6_fifo258_wrClk;
wire multififo6_fifo258_wrEnable;
wire multififo6_fifo258_reset;
wire multififo6_fifo258_almostEmpty;
wire multififo6_fifo258_almostFull;
wire multififo6_fifo258_empty;
wire multififo6_fifo258_full;
wire multififo6_fifo258_readError;
wire multififo6_fifo258_writeError;
wire [10:0] multififo6_fifo258_rdCount;
wire [10:0] multififo6_fifo258_wrCount;
wire [13:0] multififo6_fifo258_do;
wire [13:0] multififo6_fifo259_di;
wire multififo6_fifo259_rdClk;
wire multififo6_fifo259_rdEnable;
wire multififo6_fifo259_wrClk;
wire multififo6_fifo259_wrEnable;
wire multififo6_fifo259_reset;
wire multififo6_fifo259_almostEmpty;
wire multififo6_fifo259_almostFull;
wire multififo6_fifo259_empty;
wire multififo6_fifo259_full;
wire multififo6_fifo259_readError;
wire multififo6_fifo259_writeError;
wire [10:0] multififo6_fifo259_rdCount;
wire [10:0] multififo6_fifo259_wrCount;
wire [13:0] multififo6_fifo259_do;
wire [13:0] multififo6_fifo260_di;
wire multififo6_fifo260_rdClk;
wire multififo6_fifo260_rdEnable;
wire multififo6_fifo260_wrClk;
wire multififo6_fifo260_wrEnable;
wire multififo6_fifo260_reset;
wire multififo6_fifo260_almostEmpty;
wire multififo6_fifo260_almostFull;
wire multififo6_fifo260_empty;
wire multififo6_fifo260_full;
wire multififo6_fifo260_readError;
wire multififo6_fifo260_writeError;
wire [10:0] multififo6_fifo260_rdCount;
wire [10:0] multififo6_fifo260_wrCount;
wire [13:0] multififo6_fifo260_do;
wire [13:0] multififo6_fifo261_di;
wire multififo6_fifo261_rdClk;
wire multififo6_fifo261_rdEnable;
wire multififo6_fifo261_wrClk;
wire multififo6_fifo261_wrEnable;
wire multififo6_fifo261_reset;
wire multififo6_fifo261_almostEmpty;
wire multififo6_fifo261_almostFull;
wire multififo6_fifo261_empty;
wire multififo6_fifo261_full;
wire multififo6_fifo261_readError;
wire multififo6_fifo261_writeError;
wire [10:0] multififo6_fifo261_rdCount;
wire [10:0] multififo6_fifo261_wrCount;
wire [13:0] multififo6_fifo261_do;
wire [13:0] multififo6_fifo262_di;
wire multififo6_fifo262_rdClk;
wire multififo6_fifo262_rdEnable;
wire multififo6_fifo262_wrClk;
wire multififo6_fifo262_wrEnable;
wire multififo6_fifo262_reset;
wire multififo6_fifo262_almostEmpty;
wire multififo6_fifo262_almostFull;
wire multififo6_fifo262_empty;
wire multififo6_fifo262_full;
wire multififo6_fifo262_readError;
wire multififo6_fifo262_writeError;
wire [10:0] multififo6_fifo262_rdCount;
wire [10:0] multififo6_fifo262_wrCount;
wire [13:0] multififo6_fifo262_do;
wire [13:0] multififo6_fifo263_di;
wire multififo6_fifo263_rdClk;
wire multififo6_fifo263_rdEnable;
wire multififo6_fifo263_wrClk;
wire multififo6_fifo263_wrEnable;
wire multififo6_fifo263_reset;
wire multififo6_fifo263_almostEmpty;
wire multififo6_fifo263_almostFull;
wire multififo6_fifo263_empty;
wire multififo6_fifo263_full;
wire multififo6_fifo263_readError;
wire multififo6_fifo263_writeError;
wire [10:0] multififo6_fifo263_rdCount;
wire [10:0] multififo6_fifo263_wrCount;
wire [13:0] multififo6_fifo263_do;
wire [13:0] multififo6_fifo264_di;
wire multififo6_fifo264_rdClk;
wire multififo6_fifo264_rdEnable;
wire multififo6_fifo264_wrClk;
wire multififo6_fifo264_wrEnable;
wire multififo6_fifo264_reset;
wire multififo6_fifo264_almostEmpty;
wire multififo6_fifo264_almostFull;
wire multififo6_fifo264_empty;
wire multififo6_fifo264_full;
wire multififo6_fifo264_readError;
wire multififo6_fifo264_writeError;
wire [10:0] multififo6_fifo264_rdCount;
wire [10:0] multififo6_fifo264_wrCount;
wire [13:0] multififo6_fifo264_do;
wire [13:0] multififo6_fifo265_di;
wire multififo6_fifo265_rdClk;
wire multififo6_fifo265_rdEnable;
wire multififo6_fifo265_wrClk;
wire multififo6_fifo265_wrEnable;
wire multififo6_fifo265_reset;
wire multififo6_fifo265_almostEmpty;
wire multififo6_fifo265_almostFull;
wire multififo6_fifo265_empty;
wire multififo6_fifo265_full;
wire multififo6_fifo265_readError;
wire multififo6_fifo265_writeError;
wire [10:0] multififo6_fifo265_rdCount;
wire [10:0] multififo6_fifo265_wrCount;
wire [13:0] multififo6_fifo265_do;
wire [13:0] multififo6_fifo266_di;
wire multififo6_fifo266_rdClk;
wire multififo6_fifo266_rdEnable;
wire multififo6_fifo266_wrClk;
wire multififo6_fifo266_wrEnable;
wire multififo6_fifo266_reset;
wire multififo6_fifo266_almostEmpty;
wire multififo6_fifo266_almostFull;
wire multififo6_fifo266_empty;
wire multififo6_fifo266_full;
wire multififo6_fifo266_readError;
wire multififo6_fifo266_writeError;
wire [10:0] multififo6_fifo266_rdCount;
wire [10:0] multififo6_fifo266_wrCount;
wire [13:0] multififo6_fifo266_do;
wire [13:0] multififo6_fifo267_di;
wire multififo6_fifo267_rdClk;
wire multififo6_fifo267_rdEnable;
wire multififo6_fifo267_wrClk;
wire multififo6_fifo267_wrEnable;
wire multififo6_fifo267_reset;
wire multififo6_fifo267_almostEmpty;
wire multififo6_fifo267_almostFull;
wire multififo6_fifo267_empty;
wire multififo6_fifo267_full;
wire multififo6_fifo267_readError;
wire multififo6_fifo267_writeError;
wire [10:0] multififo6_fifo267_rdCount;
wire [10:0] multififo6_fifo267_wrCount;
wire [13:0] multififo6_fifo267_do;
wire [13:0] multififo6_fifo268_di;
wire multififo6_fifo268_rdClk;
wire multififo6_fifo268_rdEnable;
wire multififo6_fifo268_wrClk;
wire multififo6_fifo268_wrEnable;
wire multififo6_fifo268_reset;
wire multififo6_fifo268_almostEmpty;
wire multififo6_fifo268_almostFull;
wire multififo6_fifo268_empty;
wire multififo6_fifo268_full;
wire multififo6_fifo268_readError;
wire multififo6_fifo268_writeError;
wire [10:0] multififo6_fifo268_rdCount;
wire [10:0] multififo6_fifo268_wrCount;
wire [13:0] multififo6_fifo268_do;
wire [13:0] multififo6_fifo269_di;
wire multififo6_fifo269_rdClk;
wire multififo6_fifo269_rdEnable;
wire multififo6_fifo269_wrClk;
wire multififo6_fifo269_wrEnable;
wire multififo6_fifo269_reset;
wire multififo6_fifo269_almostEmpty;
wire multififo6_fifo269_almostFull;
wire multififo6_fifo269_empty;
wire multififo6_fifo269_full;
wire multififo6_fifo269_readError;
wire multififo6_fifo269_writeError;
wire [10:0] multififo6_fifo269_rdCount;
wire [10:0] multififo6_fifo269_wrCount;
wire [13:0] multififo6_fifo269_do;
wire [13:0] multififo6_fifo270_di;
wire multififo6_fifo270_rdClk;
wire multififo6_fifo270_rdEnable;
wire multififo6_fifo270_wrClk;
wire multififo6_fifo270_wrEnable;
wire multififo6_fifo270_reset;
wire multififo6_fifo270_almostEmpty;
wire multififo6_fifo270_almostFull;
wire multififo6_fifo270_empty;
wire multififo6_fifo270_full;
wire multififo6_fifo270_readError;
wire multififo6_fifo270_writeError;
wire [10:0] multififo6_fifo270_rdCount;
wire [10:0] multififo6_fifo270_wrCount;
wire [13:0] multififo6_fifo270_do;
wire [13:0] multififo6_fifo271_di;
wire multififo6_fifo271_rdClk;
wire multififo6_fifo271_rdEnable;
wire multififo6_fifo271_wrClk;
wire multififo6_fifo271_wrEnable;
wire multififo6_fifo271_reset;
wire multififo6_fifo271_almostEmpty;
wire multififo6_fifo271_almostFull;
wire multififo6_fifo271_empty;
wire multififo6_fifo271_full;
wire multififo6_fifo271_readError;
wire multififo6_fifo271_writeError;
wire [10:0] multififo6_fifo271_rdCount;
wire [10:0] multififo6_fifo271_wrCount;
wire [13:0] multififo6_fifo271_do;
wire [13:0] multififo6_fifo272_di;
wire multififo6_fifo272_rdClk;
wire multififo6_fifo272_rdEnable;
wire multififo6_fifo272_wrClk;
wire multififo6_fifo272_wrEnable;
wire multififo6_fifo272_reset;
wire multififo6_fifo272_almostEmpty;
wire multififo6_fifo272_almostFull;
wire multififo6_fifo272_empty;
wire multififo6_fifo272_full;
wire multififo6_fifo272_readError;
wire multififo6_fifo272_writeError;
wire [10:0] multififo6_fifo272_rdCount;
wire [10:0] multififo6_fifo272_wrCount;
wire [13:0] multififo6_fifo272_do;
wire [13:0] multififo6_fifo273_di;
wire multififo6_fifo273_rdClk;
wire multififo6_fifo273_rdEnable;
wire multififo6_fifo273_wrClk;
wire multififo6_fifo273_wrEnable;
wire multififo6_fifo273_reset;
wire multififo6_fifo273_almostEmpty;
wire multififo6_fifo273_almostFull;
wire multififo6_fifo273_empty;
wire multififo6_fifo273_full;
wire multififo6_fifo273_readError;
wire multififo6_fifo273_writeError;
wire [10:0] multififo6_fifo273_rdCount;
wire [10:0] multififo6_fifo273_wrCount;
wire [13:0] multififo6_fifo273_do;
wire [13:0] multififo6_fifo274_di;
wire multififo6_fifo274_rdClk;
wire multififo6_fifo274_rdEnable;
wire multififo6_fifo274_wrClk;
wire multififo6_fifo274_wrEnable;
wire multififo6_fifo274_reset;
wire multififo6_fifo274_almostEmpty;
wire multififo6_fifo274_almostFull;
wire multififo6_fifo274_empty;
wire multififo6_fifo274_full;
wire multififo6_fifo274_readError;
wire multififo6_fifo274_writeError;
wire [10:0] multififo6_fifo274_rdCount;
wire [10:0] multififo6_fifo274_wrCount;
wire [13:0] multififo6_fifo274_do;
wire [13:0] multififo6_fifo275_di;
wire multififo6_fifo275_rdClk;
wire multififo6_fifo275_rdEnable;
wire multififo6_fifo275_wrClk;
wire multififo6_fifo275_wrEnable;
wire multififo6_fifo275_reset;
wire multififo6_fifo275_almostEmpty;
wire multififo6_fifo275_almostFull;
wire multififo6_fifo275_empty;
wire multififo6_fifo275_full;
wire multififo6_fifo275_readError;
wire multififo6_fifo275_writeError;
wire [10:0] multififo6_fifo275_rdCount;
wire [10:0] multififo6_fifo275_wrCount;
wire [13:0] multififo6_fifo275_do;
wire [13:0] multififo6_fifo276_di;
wire multififo6_fifo276_rdClk;
wire multififo6_fifo276_rdEnable;
wire multififo6_fifo276_wrClk;
wire multififo6_fifo276_wrEnable;
wire multififo6_fifo276_reset;
wire multififo6_fifo276_almostEmpty;
wire multififo6_fifo276_almostFull;
wire multififo6_fifo276_empty;
wire multififo6_fifo276_full;
wire multififo6_fifo276_readError;
wire multififo6_fifo276_writeError;
wire [10:0] multififo6_fifo276_rdCount;
wire [10:0] multififo6_fifo276_wrCount;
wire [13:0] multififo6_fifo276_do;
wire [13:0] multififo6_fifo277_di;
wire multififo6_fifo277_rdClk;
wire multififo6_fifo277_rdEnable;
wire multififo6_fifo277_wrClk;
wire multififo6_fifo277_wrEnable;
wire multififo6_fifo277_reset;
wire multififo6_fifo277_almostEmpty;
wire multififo6_fifo277_almostFull;
wire multififo6_fifo277_empty;
wire multififo6_fifo277_full;
wire multififo6_fifo277_readError;
wire multififo6_fifo277_writeError;
wire [10:0] multififo6_fifo277_rdCount;
wire [10:0] multififo6_fifo277_wrCount;
wire [13:0] multififo6_fifo277_do;
wire [13:0] multififo6_fifo278_di;
wire multififo6_fifo278_rdClk;
wire multififo6_fifo278_rdEnable;
wire multififo6_fifo278_wrClk;
wire multififo6_fifo278_wrEnable;
wire multififo6_fifo278_reset;
wire multififo6_fifo278_almostEmpty;
wire multififo6_fifo278_almostFull;
wire multififo6_fifo278_empty;
wire multififo6_fifo278_full;
wire multififo6_fifo278_readError;
wire multififo6_fifo278_writeError;
wire [10:0] multififo6_fifo278_rdCount;
wire [10:0] multififo6_fifo278_wrCount;
wire [13:0] multififo6_fifo278_do;
wire [13:0] multififo6_fifo279_di;
wire multififo6_fifo279_rdClk;
wire multififo6_fifo279_rdEnable;
wire multififo6_fifo279_wrClk;
wire multififo6_fifo279_wrEnable;
wire multififo6_fifo279_reset;
wire multififo6_fifo279_almostEmpty;
wire multififo6_fifo279_almostFull;
wire multififo6_fifo279_empty;
wire multififo6_fifo279_full;
wire multififo6_fifo279_readError;
wire multififo6_fifo279_writeError;
wire [10:0] multififo6_fifo279_rdCount;
wire [10:0] multififo6_fifo279_wrCount;
wire [13:0] multififo6_fifo279_do;
reg  [38:0] multififo6_norOutput = 39'd0;
wire fsmwritefifo7_fifoAlmostFullFlag;
wire fsmwritefifo7_extWriteEnable;
wire fsmwritefifo7_fifowrError;
wire fsmwritefifo7_dataReady;
reg  fsmwritefifo7_enableWritingFIFO = 1'd0;
reg  fsmwritefifo7_writeError = 1'd0;
wire fsmreadfifo7_fifoEmptyFlag;
wire fsmreadfifo7_extReadEnable;
wire fsmreadfifo7_fifordError;
reg  fsmreadfifo7_enableReadingFIFO = 1'd0;
reg  fsmreadfifo7_readError = 1'd0;
wire multififo7_clkRST;
wire multififo7_memoryRST;
wire [13:0] multififo7_inputData;
wire multififo7_readEnable;
wire multififo7_writeEnable;
wire multififo7_internalClock;
wire multififo7_sysAlmostEmpty;
wire multififo7_sysAlmostFull;
wire [13:0] multififo7_outputData;
wire multififo7_multiFIFOEmpty;
wire multififo7_multiFIFOFull;
wire multififo7_sysReadError;
wire multififo7_sysWriteError;
wire [10:0] multififo7_sysReadCount;
wire [10:0] multififo7_sysWriteCount;
reg  multififo7_initialReset = 1'd0;
reg  [2:0] multififo7_resetCounter = 3'd0;
reg  multififo7_automaticReset = 1'd0;
wire multififo7_memoryReset;
wire [13:0] multififo7_fifo280_di;
wire multififo7_fifo280_rdClk;
wire multififo7_fifo280_rdEnable;
wire multififo7_fifo280_wrClk;
wire multififo7_fifo280_wrEnable;
wire multififo7_fifo280_reset;
wire multififo7_fifo280_almostEmpty;
wire multififo7_fifo280_almostFull;
wire multififo7_fifo280_empty;
wire multififo7_fifo280_full;
wire multififo7_fifo280_readError;
wire multififo7_fifo280_writeError;
wire [10:0] multififo7_fifo280_rdCount;
wire [10:0] multififo7_fifo280_wrCount;
wire [13:0] multififo7_fifo280_do;
wire [13:0] multififo7_fifo281_di;
wire multififo7_fifo281_rdClk;
wire multififo7_fifo281_rdEnable;
wire multififo7_fifo281_wrClk;
wire multififo7_fifo281_wrEnable;
wire multififo7_fifo281_reset;
wire multififo7_fifo281_almostEmpty;
wire multififo7_fifo281_almostFull;
wire multififo7_fifo281_empty;
wire multififo7_fifo281_full;
wire multififo7_fifo281_readError;
wire multififo7_fifo281_writeError;
wire [10:0] multififo7_fifo281_rdCount;
wire [10:0] multififo7_fifo281_wrCount;
wire [13:0] multififo7_fifo281_do;
wire [13:0] multififo7_fifo282_di;
wire multififo7_fifo282_rdClk;
wire multififo7_fifo282_rdEnable;
wire multififo7_fifo282_wrClk;
wire multififo7_fifo282_wrEnable;
wire multififo7_fifo282_reset;
wire multififo7_fifo282_almostEmpty;
wire multififo7_fifo282_almostFull;
wire multififo7_fifo282_empty;
wire multififo7_fifo282_full;
wire multififo7_fifo282_readError;
wire multififo7_fifo282_writeError;
wire [10:0] multififo7_fifo282_rdCount;
wire [10:0] multififo7_fifo282_wrCount;
wire [13:0] multififo7_fifo282_do;
wire [13:0] multififo7_fifo283_di;
wire multififo7_fifo283_rdClk;
wire multififo7_fifo283_rdEnable;
wire multififo7_fifo283_wrClk;
wire multififo7_fifo283_wrEnable;
wire multififo7_fifo283_reset;
wire multififo7_fifo283_almostEmpty;
wire multififo7_fifo283_almostFull;
wire multififo7_fifo283_empty;
wire multififo7_fifo283_full;
wire multififo7_fifo283_readError;
wire multififo7_fifo283_writeError;
wire [10:0] multififo7_fifo283_rdCount;
wire [10:0] multififo7_fifo283_wrCount;
wire [13:0] multififo7_fifo283_do;
wire [13:0] multififo7_fifo284_di;
wire multififo7_fifo284_rdClk;
wire multififo7_fifo284_rdEnable;
wire multififo7_fifo284_wrClk;
wire multififo7_fifo284_wrEnable;
wire multififo7_fifo284_reset;
wire multififo7_fifo284_almostEmpty;
wire multififo7_fifo284_almostFull;
wire multififo7_fifo284_empty;
wire multififo7_fifo284_full;
wire multififo7_fifo284_readError;
wire multififo7_fifo284_writeError;
wire [10:0] multififo7_fifo284_rdCount;
wire [10:0] multififo7_fifo284_wrCount;
wire [13:0] multififo7_fifo284_do;
wire [13:0] multififo7_fifo285_di;
wire multififo7_fifo285_rdClk;
wire multififo7_fifo285_rdEnable;
wire multififo7_fifo285_wrClk;
wire multififo7_fifo285_wrEnable;
wire multififo7_fifo285_reset;
wire multififo7_fifo285_almostEmpty;
wire multififo7_fifo285_almostFull;
wire multififo7_fifo285_empty;
wire multififo7_fifo285_full;
wire multififo7_fifo285_readError;
wire multififo7_fifo285_writeError;
wire [10:0] multififo7_fifo285_rdCount;
wire [10:0] multififo7_fifo285_wrCount;
wire [13:0] multififo7_fifo285_do;
wire [13:0] multififo7_fifo286_di;
wire multififo7_fifo286_rdClk;
wire multififo7_fifo286_rdEnable;
wire multififo7_fifo286_wrClk;
wire multififo7_fifo286_wrEnable;
wire multififo7_fifo286_reset;
wire multififo7_fifo286_almostEmpty;
wire multififo7_fifo286_almostFull;
wire multififo7_fifo286_empty;
wire multififo7_fifo286_full;
wire multififo7_fifo286_readError;
wire multififo7_fifo286_writeError;
wire [10:0] multififo7_fifo286_rdCount;
wire [10:0] multififo7_fifo286_wrCount;
wire [13:0] multififo7_fifo286_do;
wire [13:0] multififo7_fifo287_di;
wire multififo7_fifo287_rdClk;
wire multififo7_fifo287_rdEnable;
wire multififo7_fifo287_wrClk;
wire multififo7_fifo287_wrEnable;
wire multififo7_fifo287_reset;
wire multififo7_fifo287_almostEmpty;
wire multififo7_fifo287_almostFull;
wire multififo7_fifo287_empty;
wire multififo7_fifo287_full;
wire multififo7_fifo287_readError;
wire multififo7_fifo287_writeError;
wire [10:0] multififo7_fifo287_rdCount;
wire [10:0] multififo7_fifo287_wrCount;
wire [13:0] multififo7_fifo287_do;
wire [13:0] multififo7_fifo288_di;
wire multififo7_fifo288_rdClk;
wire multififo7_fifo288_rdEnable;
wire multififo7_fifo288_wrClk;
wire multififo7_fifo288_wrEnable;
wire multififo7_fifo288_reset;
wire multififo7_fifo288_almostEmpty;
wire multififo7_fifo288_almostFull;
wire multififo7_fifo288_empty;
wire multififo7_fifo288_full;
wire multififo7_fifo288_readError;
wire multififo7_fifo288_writeError;
wire [10:0] multififo7_fifo288_rdCount;
wire [10:0] multififo7_fifo288_wrCount;
wire [13:0] multififo7_fifo288_do;
wire [13:0] multififo7_fifo289_di;
wire multififo7_fifo289_rdClk;
wire multififo7_fifo289_rdEnable;
wire multififo7_fifo289_wrClk;
wire multififo7_fifo289_wrEnable;
wire multififo7_fifo289_reset;
wire multififo7_fifo289_almostEmpty;
wire multififo7_fifo289_almostFull;
wire multififo7_fifo289_empty;
wire multififo7_fifo289_full;
wire multififo7_fifo289_readError;
wire multififo7_fifo289_writeError;
wire [10:0] multififo7_fifo289_rdCount;
wire [10:0] multififo7_fifo289_wrCount;
wire [13:0] multififo7_fifo289_do;
wire [13:0] multififo7_fifo290_di;
wire multififo7_fifo290_rdClk;
wire multififo7_fifo290_rdEnable;
wire multififo7_fifo290_wrClk;
wire multififo7_fifo290_wrEnable;
wire multififo7_fifo290_reset;
wire multififo7_fifo290_almostEmpty;
wire multififo7_fifo290_almostFull;
wire multififo7_fifo290_empty;
wire multififo7_fifo290_full;
wire multififo7_fifo290_readError;
wire multififo7_fifo290_writeError;
wire [10:0] multififo7_fifo290_rdCount;
wire [10:0] multififo7_fifo290_wrCount;
wire [13:0] multififo7_fifo290_do;
wire [13:0] multififo7_fifo291_di;
wire multififo7_fifo291_rdClk;
wire multififo7_fifo291_rdEnable;
wire multififo7_fifo291_wrClk;
wire multififo7_fifo291_wrEnable;
wire multififo7_fifo291_reset;
wire multififo7_fifo291_almostEmpty;
wire multififo7_fifo291_almostFull;
wire multififo7_fifo291_empty;
wire multififo7_fifo291_full;
wire multififo7_fifo291_readError;
wire multififo7_fifo291_writeError;
wire [10:0] multififo7_fifo291_rdCount;
wire [10:0] multififo7_fifo291_wrCount;
wire [13:0] multififo7_fifo291_do;
wire [13:0] multififo7_fifo292_di;
wire multififo7_fifo292_rdClk;
wire multififo7_fifo292_rdEnable;
wire multififo7_fifo292_wrClk;
wire multififo7_fifo292_wrEnable;
wire multififo7_fifo292_reset;
wire multififo7_fifo292_almostEmpty;
wire multififo7_fifo292_almostFull;
wire multififo7_fifo292_empty;
wire multififo7_fifo292_full;
wire multififo7_fifo292_readError;
wire multififo7_fifo292_writeError;
wire [10:0] multififo7_fifo292_rdCount;
wire [10:0] multififo7_fifo292_wrCount;
wire [13:0] multififo7_fifo292_do;
wire [13:0] multififo7_fifo293_di;
wire multififo7_fifo293_rdClk;
wire multififo7_fifo293_rdEnable;
wire multififo7_fifo293_wrClk;
wire multififo7_fifo293_wrEnable;
wire multififo7_fifo293_reset;
wire multififo7_fifo293_almostEmpty;
wire multififo7_fifo293_almostFull;
wire multififo7_fifo293_empty;
wire multififo7_fifo293_full;
wire multififo7_fifo293_readError;
wire multififo7_fifo293_writeError;
wire [10:0] multififo7_fifo293_rdCount;
wire [10:0] multififo7_fifo293_wrCount;
wire [13:0] multififo7_fifo293_do;
wire [13:0] multififo7_fifo294_di;
wire multififo7_fifo294_rdClk;
wire multififo7_fifo294_rdEnable;
wire multififo7_fifo294_wrClk;
wire multififo7_fifo294_wrEnable;
wire multififo7_fifo294_reset;
wire multififo7_fifo294_almostEmpty;
wire multififo7_fifo294_almostFull;
wire multififo7_fifo294_empty;
wire multififo7_fifo294_full;
wire multififo7_fifo294_readError;
wire multififo7_fifo294_writeError;
wire [10:0] multififo7_fifo294_rdCount;
wire [10:0] multififo7_fifo294_wrCount;
wire [13:0] multififo7_fifo294_do;
wire [13:0] multififo7_fifo295_di;
wire multififo7_fifo295_rdClk;
wire multififo7_fifo295_rdEnable;
wire multififo7_fifo295_wrClk;
wire multififo7_fifo295_wrEnable;
wire multififo7_fifo295_reset;
wire multififo7_fifo295_almostEmpty;
wire multififo7_fifo295_almostFull;
wire multififo7_fifo295_empty;
wire multififo7_fifo295_full;
wire multififo7_fifo295_readError;
wire multififo7_fifo295_writeError;
wire [10:0] multififo7_fifo295_rdCount;
wire [10:0] multififo7_fifo295_wrCount;
wire [13:0] multififo7_fifo295_do;
wire [13:0] multififo7_fifo296_di;
wire multififo7_fifo296_rdClk;
wire multififo7_fifo296_rdEnable;
wire multififo7_fifo296_wrClk;
wire multififo7_fifo296_wrEnable;
wire multififo7_fifo296_reset;
wire multififo7_fifo296_almostEmpty;
wire multififo7_fifo296_almostFull;
wire multififo7_fifo296_empty;
wire multififo7_fifo296_full;
wire multififo7_fifo296_readError;
wire multififo7_fifo296_writeError;
wire [10:0] multififo7_fifo296_rdCount;
wire [10:0] multififo7_fifo296_wrCount;
wire [13:0] multififo7_fifo296_do;
wire [13:0] multififo7_fifo297_di;
wire multififo7_fifo297_rdClk;
wire multififo7_fifo297_rdEnable;
wire multififo7_fifo297_wrClk;
wire multififo7_fifo297_wrEnable;
wire multififo7_fifo297_reset;
wire multififo7_fifo297_almostEmpty;
wire multififo7_fifo297_almostFull;
wire multififo7_fifo297_empty;
wire multififo7_fifo297_full;
wire multififo7_fifo297_readError;
wire multififo7_fifo297_writeError;
wire [10:0] multififo7_fifo297_rdCount;
wire [10:0] multififo7_fifo297_wrCount;
wire [13:0] multififo7_fifo297_do;
wire [13:0] multififo7_fifo298_di;
wire multififo7_fifo298_rdClk;
wire multififo7_fifo298_rdEnable;
wire multififo7_fifo298_wrClk;
wire multififo7_fifo298_wrEnable;
wire multififo7_fifo298_reset;
wire multififo7_fifo298_almostEmpty;
wire multififo7_fifo298_almostFull;
wire multififo7_fifo298_empty;
wire multififo7_fifo298_full;
wire multififo7_fifo298_readError;
wire multififo7_fifo298_writeError;
wire [10:0] multififo7_fifo298_rdCount;
wire [10:0] multififo7_fifo298_wrCount;
wire [13:0] multififo7_fifo298_do;
wire [13:0] multififo7_fifo299_di;
wire multififo7_fifo299_rdClk;
wire multififo7_fifo299_rdEnable;
wire multififo7_fifo299_wrClk;
wire multififo7_fifo299_wrEnable;
wire multififo7_fifo299_reset;
wire multififo7_fifo299_almostEmpty;
wire multififo7_fifo299_almostFull;
wire multififo7_fifo299_empty;
wire multififo7_fifo299_full;
wire multififo7_fifo299_readError;
wire multififo7_fifo299_writeError;
wire [10:0] multififo7_fifo299_rdCount;
wire [10:0] multififo7_fifo299_wrCount;
wire [13:0] multififo7_fifo299_do;
wire [13:0] multififo7_fifo300_di;
wire multififo7_fifo300_rdClk;
wire multififo7_fifo300_rdEnable;
wire multififo7_fifo300_wrClk;
wire multififo7_fifo300_wrEnable;
wire multififo7_fifo300_reset;
wire multififo7_fifo300_almostEmpty;
wire multififo7_fifo300_almostFull;
wire multififo7_fifo300_empty;
wire multififo7_fifo300_full;
wire multififo7_fifo300_readError;
wire multififo7_fifo300_writeError;
wire [10:0] multififo7_fifo300_rdCount;
wire [10:0] multififo7_fifo300_wrCount;
wire [13:0] multififo7_fifo300_do;
wire [13:0] multififo7_fifo301_di;
wire multififo7_fifo301_rdClk;
wire multififo7_fifo301_rdEnable;
wire multififo7_fifo301_wrClk;
wire multififo7_fifo301_wrEnable;
wire multififo7_fifo301_reset;
wire multififo7_fifo301_almostEmpty;
wire multififo7_fifo301_almostFull;
wire multififo7_fifo301_empty;
wire multififo7_fifo301_full;
wire multififo7_fifo301_readError;
wire multififo7_fifo301_writeError;
wire [10:0] multififo7_fifo301_rdCount;
wire [10:0] multififo7_fifo301_wrCount;
wire [13:0] multififo7_fifo301_do;
wire [13:0] multififo7_fifo302_di;
wire multififo7_fifo302_rdClk;
wire multififo7_fifo302_rdEnable;
wire multififo7_fifo302_wrClk;
wire multififo7_fifo302_wrEnable;
wire multififo7_fifo302_reset;
wire multififo7_fifo302_almostEmpty;
wire multififo7_fifo302_almostFull;
wire multififo7_fifo302_empty;
wire multififo7_fifo302_full;
wire multififo7_fifo302_readError;
wire multififo7_fifo302_writeError;
wire [10:0] multififo7_fifo302_rdCount;
wire [10:0] multififo7_fifo302_wrCount;
wire [13:0] multififo7_fifo302_do;
wire [13:0] multififo7_fifo303_di;
wire multififo7_fifo303_rdClk;
wire multififo7_fifo303_rdEnable;
wire multififo7_fifo303_wrClk;
wire multififo7_fifo303_wrEnable;
wire multififo7_fifo303_reset;
wire multififo7_fifo303_almostEmpty;
wire multififo7_fifo303_almostFull;
wire multififo7_fifo303_empty;
wire multififo7_fifo303_full;
wire multififo7_fifo303_readError;
wire multififo7_fifo303_writeError;
wire [10:0] multififo7_fifo303_rdCount;
wire [10:0] multififo7_fifo303_wrCount;
wire [13:0] multififo7_fifo303_do;
wire [13:0] multififo7_fifo304_di;
wire multififo7_fifo304_rdClk;
wire multififo7_fifo304_rdEnable;
wire multififo7_fifo304_wrClk;
wire multififo7_fifo304_wrEnable;
wire multififo7_fifo304_reset;
wire multififo7_fifo304_almostEmpty;
wire multififo7_fifo304_almostFull;
wire multififo7_fifo304_empty;
wire multififo7_fifo304_full;
wire multififo7_fifo304_readError;
wire multififo7_fifo304_writeError;
wire [10:0] multififo7_fifo304_rdCount;
wire [10:0] multififo7_fifo304_wrCount;
wire [13:0] multififo7_fifo304_do;
wire [13:0] multififo7_fifo305_di;
wire multififo7_fifo305_rdClk;
wire multififo7_fifo305_rdEnable;
wire multififo7_fifo305_wrClk;
wire multififo7_fifo305_wrEnable;
wire multififo7_fifo305_reset;
wire multififo7_fifo305_almostEmpty;
wire multififo7_fifo305_almostFull;
wire multififo7_fifo305_empty;
wire multififo7_fifo305_full;
wire multififo7_fifo305_readError;
wire multififo7_fifo305_writeError;
wire [10:0] multififo7_fifo305_rdCount;
wire [10:0] multififo7_fifo305_wrCount;
wire [13:0] multififo7_fifo305_do;
wire [13:0] multififo7_fifo306_di;
wire multififo7_fifo306_rdClk;
wire multififo7_fifo306_rdEnable;
wire multififo7_fifo306_wrClk;
wire multififo7_fifo306_wrEnable;
wire multififo7_fifo306_reset;
wire multififo7_fifo306_almostEmpty;
wire multififo7_fifo306_almostFull;
wire multififo7_fifo306_empty;
wire multififo7_fifo306_full;
wire multififo7_fifo306_readError;
wire multififo7_fifo306_writeError;
wire [10:0] multififo7_fifo306_rdCount;
wire [10:0] multififo7_fifo306_wrCount;
wire [13:0] multififo7_fifo306_do;
wire [13:0] multififo7_fifo307_di;
wire multififo7_fifo307_rdClk;
wire multififo7_fifo307_rdEnable;
wire multififo7_fifo307_wrClk;
wire multififo7_fifo307_wrEnable;
wire multififo7_fifo307_reset;
wire multififo7_fifo307_almostEmpty;
wire multififo7_fifo307_almostFull;
wire multififo7_fifo307_empty;
wire multififo7_fifo307_full;
wire multififo7_fifo307_readError;
wire multififo7_fifo307_writeError;
wire [10:0] multififo7_fifo307_rdCount;
wire [10:0] multififo7_fifo307_wrCount;
wire [13:0] multififo7_fifo307_do;
wire [13:0] multififo7_fifo308_di;
wire multififo7_fifo308_rdClk;
wire multififo7_fifo308_rdEnable;
wire multififo7_fifo308_wrClk;
wire multififo7_fifo308_wrEnable;
wire multififo7_fifo308_reset;
wire multififo7_fifo308_almostEmpty;
wire multififo7_fifo308_almostFull;
wire multififo7_fifo308_empty;
wire multififo7_fifo308_full;
wire multififo7_fifo308_readError;
wire multififo7_fifo308_writeError;
wire [10:0] multififo7_fifo308_rdCount;
wire [10:0] multififo7_fifo308_wrCount;
wire [13:0] multififo7_fifo308_do;
wire [13:0] multififo7_fifo309_di;
wire multififo7_fifo309_rdClk;
wire multififo7_fifo309_rdEnable;
wire multififo7_fifo309_wrClk;
wire multififo7_fifo309_wrEnable;
wire multififo7_fifo309_reset;
wire multififo7_fifo309_almostEmpty;
wire multififo7_fifo309_almostFull;
wire multififo7_fifo309_empty;
wire multififo7_fifo309_full;
wire multififo7_fifo309_readError;
wire multififo7_fifo309_writeError;
wire [10:0] multififo7_fifo309_rdCount;
wire [10:0] multififo7_fifo309_wrCount;
wire [13:0] multififo7_fifo309_do;
wire [13:0] multififo7_fifo310_di;
wire multififo7_fifo310_rdClk;
wire multififo7_fifo310_rdEnable;
wire multififo7_fifo310_wrClk;
wire multififo7_fifo310_wrEnable;
wire multififo7_fifo310_reset;
wire multififo7_fifo310_almostEmpty;
wire multififo7_fifo310_almostFull;
wire multififo7_fifo310_empty;
wire multififo7_fifo310_full;
wire multififo7_fifo310_readError;
wire multififo7_fifo310_writeError;
wire [10:0] multififo7_fifo310_rdCount;
wire [10:0] multififo7_fifo310_wrCount;
wire [13:0] multififo7_fifo310_do;
wire [13:0] multififo7_fifo311_di;
wire multififo7_fifo311_rdClk;
wire multififo7_fifo311_rdEnable;
wire multififo7_fifo311_wrClk;
wire multififo7_fifo311_wrEnable;
wire multififo7_fifo311_reset;
wire multififo7_fifo311_almostEmpty;
wire multififo7_fifo311_almostFull;
wire multififo7_fifo311_empty;
wire multififo7_fifo311_full;
wire multififo7_fifo311_readError;
wire multififo7_fifo311_writeError;
wire [10:0] multififo7_fifo311_rdCount;
wire [10:0] multififo7_fifo311_wrCount;
wire [13:0] multififo7_fifo311_do;
wire [13:0] multififo7_fifo312_di;
wire multififo7_fifo312_rdClk;
wire multififo7_fifo312_rdEnable;
wire multififo7_fifo312_wrClk;
wire multififo7_fifo312_wrEnable;
wire multififo7_fifo312_reset;
wire multififo7_fifo312_almostEmpty;
wire multififo7_fifo312_almostFull;
wire multififo7_fifo312_empty;
wire multififo7_fifo312_full;
wire multififo7_fifo312_readError;
wire multififo7_fifo312_writeError;
wire [10:0] multififo7_fifo312_rdCount;
wire [10:0] multififo7_fifo312_wrCount;
wire [13:0] multififo7_fifo312_do;
wire [13:0] multififo7_fifo313_di;
wire multififo7_fifo313_rdClk;
wire multififo7_fifo313_rdEnable;
wire multififo7_fifo313_wrClk;
wire multififo7_fifo313_wrEnable;
wire multififo7_fifo313_reset;
wire multififo7_fifo313_almostEmpty;
wire multififo7_fifo313_almostFull;
wire multififo7_fifo313_empty;
wire multififo7_fifo313_full;
wire multififo7_fifo313_readError;
wire multififo7_fifo313_writeError;
wire [10:0] multififo7_fifo313_rdCount;
wire [10:0] multififo7_fifo313_wrCount;
wire [13:0] multififo7_fifo313_do;
wire [13:0] multififo7_fifo314_di;
wire multififo7_fifo314_rdClk;
wire multififo7_fifo314_rdEnable;
wire multififo7_fifo314_wrClk;
wire multififo7_fifo314_wrEnable;
wire multififo7_fifo314_reset;
wire multififo7_fifo314_almostEmpty;
wire multififo7_fifo314_almostFull;
wire multififo7_fifo314_empty;
wire multififo7_fifo314_full;
wire multififo7_fifo314_readError;
wire multififo7_fifo314_writeError;
wire [10:0] multififo7_fifo314_rdCount;
wire [10:0] multififo7_fifo314_wrCount;
wire [13:0] multififo7_fifo314_do;
wire [13:0] multififo7_fifo315_di;
wire multififo7_fifo315_rdClk;
wire multififo7_fifo315_rdEnable;
wire multififo7_fifo315_wrClk;
wire multififo7_fifo315_wrEnable;
wire multififo7_fifo315_reset;
wire multififo7_fifo315_almostEmpty;
wire multififo7_fifo315_almostFull;
wire multififo7_fifo315_empty;
wire multififo7_fifo315_full;
wire multififo7_fifo315_readError;
wire multififo7_fifo315_writeError;
wire [10:0] multififo7_fifo315_rdCount;
wire [10:0] multififo7_fifo315_wrCount;
wire [13:0] multififo7_fifo315_do;
wire [13:0] multififo7_fifo316_di;
wire multififo7_fifo316_rdClk;
wire multififo7_fifo316_rdEnable;
wire multififo7_fifo316_wrClk;
wire multififo7_fifo316_wrEnable;
wire multififo7_fifo316_reset;
wire multififo7_fifo316_almostEmpty;
wire multififo7_fifo316_almostFull;
wire multififo7_fifo316_empty;
wire multififo7_fifo316_full;
wire multififo7_fifo316_readError;
wire multififo7_fifo316_writeError;
wire [10:0] multififo7_fifo316_rdCount;
wire [10:0] multififo7_fifo316_wrCount;
wire [13:0] multififo7_fifo316_do;
wire [13:0] multififo7_fifo317_di;
wire multififo7_fifo317_rdClk;
wire multififo7_fifo317_rdEnable;
wire multififo7_fifo317_wrClk;
wire multififo7_fifo317_wrEnable;
wire multififo7_fifo317_reset;
wire multififo7_fifo317_almostEmpty;
wire multififo7_fifo317_almostFull;
wire multififo7_fifo317_empty;
wire multififo7_fifo317_full;
wire multififo7_fifo317_readError;
wire multififo7_fifo317_writeError;
wire [10:0] multififo7_fifo317_rdCount;
wire [10:0] multififo7_fifo317_wrCount;
wire [13:0] multififo7_fifo317_do;
wire [13:0] multififo7_fifo318_di;
wire multififo7_fifo318_rdClk;
wire multififo7_fifo318_rdEnable;
wire multififo7_fifo318_wrClk;
wire multififo7_fifo318_wrEnable;
wire multififo7_fifo318_reset;
wire multififo7_fifo318_almostEmpty;
wire multififo7_fifo318_almostFull;
wire multififo7_fifo318_empty;
wire multififo7_fifo318_full;
wire multififo7_fifo318_readError;
wire multififo7_fifo318_writeError;
wire [10:0] multififo7_fifo318_rdCount;
wire [10:0] multififo7_fifo318_wrCount;
wire [13:0] multififo7_fifo318_do;
wire [13:0] multififo7_fifo319_di;
wire multififo7_fifo319_rdClk;
wire multififo7_fifo319_rdEnable;
wire multififo7_fifo319_wrClk;
wire multififo7_fifo319_wrEnable;
wire multififo7_fifo319_reset;
wire multififo7_fifo319_almostEmpty;
wire multififo7_fifo319_almostFull;
wire multififo7_fifo319_empty;
wire multififo7_fifo319_full;
wire multififo7_fifo319_readError;
wire multififo7_fifo319_writeError;
wire [10:0] multififo7_fifo319_rdCount;
wire [10:0] multififo7_fifo319_wrCount;
wire [13:0] multififo7_fifo319_do;
reg  [38:0] multififo7_norOutput = 39'd0;
reg  [7:0] rxData = 8'd0;
reg  rxDone = 1'd0;
reg  rxError = 1'd0;
reg  [2:0] bitRxQuantity = 3'd0;
reg  [7:0] txData = 8'd0;
reg  startTx = 1'd0;
reg  txActive = 1'd0;
reg  txDone = 1'd0;
reg  [7:0] auxSysTxData = 8'd0;
reg  [2:0] bitTxQuantity = 3'd0;
reg  [6:0] rxCounter = 7'd0;
wire rxSample;
reg  [6:0] txCounter = 7'd0;
wire txSample;
reg  [1:0] fsmwritefifo0_state = 2'd0;
reg  [1:0] fsmwritefifo0_next_state = 2'd0;
reg  [1:0] fsmreadfifo0_state = 2'd0;
reg  [1:0] fsmreadfifo0_next_state = 2'd0;
reg  [1:0] fsmwritefifo1_state = 2'd0;
reg  [1:0] fsmwritefifo1_next_state = 2'd0;
reg  [1:0] fsmreadfifo1_state = 2'd0;
reg  [1:0] fsmreadfifo1_next_state = 2'd0;
reg  [1:0] fsmwritefifo2_state = 2'd0;
reg  [1:0] fsmwritefifo2_next_state = 2'd0;
reg  [1:0] fsmreadfifo2_state = 2'd0;
reg  [1:0] fsmreadfifo2_next_state = 2'd0;
reg  [1:0] fsmwritefifo3_state = 2'd0;
reg  [1:0] fsmwritefifo3_next_state = 2'd0;
reg  [1:0] fsmreadfifo3_state = 2'd0;
reg  [1:0] fsmreadfifo3_next_state = 2'd0;
reg  [1:0] fsmwritefifo4_state = 2'd0;
reg  [1:0] fsmwritefifo4_next_state = 2'd0;
reg  [1:0] fsmreadfifo4_state = 2'd0;
reg  [1:0] fsmreadfifo4_next_state = 2'd0;
reg  [1:0] fsmwritefifo5_state = 2'd0;
reg  [1:0] fsmwritefifo5_next_state = 2'd0;
reg  [1:0] fsmreadfifo5_state = 2'd0;
reg  [1:0] fsmreadfifo5_next_state = 2'd0;
reg  [1:0] fsmwritefifo6_state = 2'd0;
reg  [1:0] fsmwritefifo6_next_state = 2'd0;
reg  [1:0] fsmreadfifo6_state = 2'd0;
reg  [1:0] fsmreadfifo6_next_state = 2'd0;
reg  [1:0] fsmwritefifo7_state = 2'd0;
reg  [1:0] fsmwritefifo7_next_state = 2'd0;
reg  [1:0] fsmreadfifo7_state = 2'd0;
reg  [1:0] fsmreadfifo7_next_state = 2'd0;
reg  [1:0] fsmbit_state = 2'd0;
reg  [1:0] fsmbit_next_state = 2'd0;
reg  [1:0] fsmForBit_phaseCounter_next_value = 2'd0;
reg  fsmForBit_phaseCounter_next_value_ce = 1'd0;
reg  [1:0] fsmframe_state = 2'd0;
reg  [1:0] fsmframe_next_state = 2'd0;
reg  [1:0] fsmframedefault_state = 2'd0;
reg  [1:0] fsmframedefault_next_state = 2'd0;
reg  [2:0] fsm0_state = 3'd0;
reg  [2:0] fsm0_next_state = 3'd0;
reg  [6:0] rxCounter_fsm0_next_value0 = 7'd0;
reg  rxCounter_fsm0_next_value_ce0 = 1'd0;
reg  [7:0] rxData_fsm0_next_value1 = 8'd0;
reg  rxData_fsm0_next_value_ce1 = 1'd0;
reg  [2:0] bitRxQuantity_fsm0_next_value2 = 3'd0;
reg  bitRxQuantity_fsm0_next_value_ce2 = 1'd0;
reg  [2:0] fsm1_state = 3'd0;
reg  [2:0] fsm1_next_state = 3'd0;
reg  serial_tx_fsm1_next_value0 = 1'd0;
reg  serial_tx_fsm1_next_value_ce0 = 1'd0;
reg  [7:0] auxSysTxData_fsm1_next_value1 = 8'd0;
reg  auxSysTxData_fsm1_next_value_ce1 = 1'd0;
reg  [6:0] txCounter_fsm1_next_value2 = 7'd0;
reg  txCounter_fsm1_next_value_ce2 = 1'd0;
reg  [2:0] bitTxQuantity_fsm1_next_value3 = 3'd0;
reg  bitTxQuantity_fsm1_next_value_ce3 = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

always @(*) begin
	sampleFreqSel <= 2'd0;
	sampleFreqSel[0] <= user_sw2;
	sampleFreqSel[1] <= user_sw1;
end
assign digitalBuffer_inP = afe_dclkp;
assign digitalBuffer_inN = afe_dclkn;
assign frameBuffer_inP = afe_fclkp;
assign frameBuffer_inN = afe_fclkn;
assign buffR_input = frameBuffer_O;
assign invSysClk_input = clk100;
assign sys_clk = clk100;
assign sys_rst = user_btn0;
assign sys180_clk = (~invSysClk_O);
assign sys180_rst = user_btn0;
assign digClk_clk = digitalBuffer_O;
assign digClk_rst = user_btn0;
assign bufrFrameClk_clk = buffR_O;
assign bufrFrameClk_rst = user_btn0;
assign invBufrFrameClk_clk = (~buffR_O);
assign invBufrFrameClk_rst = user_btn0;
assign pll_Clk = digClk_clk;
assign pll_Reset = user_btn0;
assign mux_phase = pll_phase;
assign muxClk_clk = mux_OC;
assign muxClk_rst = user_btn0;
assign invMuxClk_clk = (~mux_OC);
assign invMuxClk_rst = user_btn0;
assign differentialbuffer0_inP = afe_datap[0];
assign differentialbuffer0_inN = afe_datan[0];
assign differentialbuffer1_inP = afe_datap[1];
assign differentialbuffer1_inN = afe_datan[1];
assign differentialbuffer2_inP = afe_datap[2];
assign differentialbuffer2_inN = afe_datan[2];
assign differentialbuffer3_inP = afe_datap[3];
assign differentialbuffer3_inN = afe_datan[3];
assign differentialbuffer4_inP = afe_datap[4];
assign differentialbuffer4_inN = afe_datan[4];
assign differentialbuffer5_inP = afe_datap[5];
assign differentialbuffer5_inN = afe_datan[5];
assign differentialbuffer6_inP = afe_datap[6];
assign differentialbuffer6_inN = afe_datan[6];
assign differentialbuffer7_inP = afe_datap[7];
assign differentialbuffer7_inN = afe_datan[7];
assign iserdese0_mainDataInput = differentialbuffer0_O;
assign iserdese0_mainReset = user_btn0;
assign iserdese1_mainDataInput = differentialbuffer1_O;
assign iserdese1_mainReset = user_btn0;
assign iserdese2_mainDataInput = differentialbuffer2_O;
assign iserdese2_mainReset = user_btn0;
assign iserdese3_mainDataInput = differentialbuffer3_O;
assign iserdese3_mainReset = user_btn0;
assign iserdese4_mainDataInput = differentialbuffer4_O;
assign iserdese4_mainReset = user_btn0;
assign iserdese5_mainDataInput = differentialbuffer5_O;
assign iserdese5_mainReset = user_btn0;
assign iserdese6_mainDataInput = differentialbuffer6_O;
assign iserdese6_mainReset = user_btn0;
assign iserdese7_mainDataInput = differentialbuffer7_O;
assign iserdese7_mainReset = user_btn0;
assign iserdeseFrame_mainDataInput = frameBuffer_O;
assign iserdeseFrame_mainReset = user_btn0;
assign fsmForBit_reset = user_btn0;
assign fsmForBit_locked = pll_Locked;
assign fsmForBit_qVector = iserdese0_mainQVector;
assign fsmForBit_modeSelected = user_sw7;
assign fsmForBit_startProcess = user_sw6;
assign fsmForFrame_reset = user_btn0;
assign fsmForFrame_qVector = iserdese0_mainQVector;
assign fsmForFrame_fsmBitFinished = fsmForBit_finished;
assign fsmForFrame_fsmEnable = user_sw5;
assign fsmForFrameDefault_reset = user_btn0;
assign fsmForFrameDefault_qVector = iserdeseFrame_mainQVector;
assign fsmForFrameDefault_pllLocked = pll_Locked;
assign fsmForFrameDefault_modeSelected = user_sw7;
assign fsmForFrameDefault_startProcess = user_sw6;
assign allignmentFinished = (fsmForFrame_allignmentDone | fsmForFrameDefault_allignmentDone);
assign globalMuxCtrl = fsmForBit_phaseCounter;
assign globalBitslip = (fsmForFrame_bitslip | fsmForFrameDefault_bitslip);
assign mux_muxCtrl = globalMuxCtrl;
assign iserdeseFrame_mainBitslipInput = globalBitslip;
assign iserdese0_mainBitslipInput = globalBitslip;
assign iserdese1_mainBitslipInput = globalBitslip;
assign iserdese2_mainBitslipInput = globalBitslip;
assign iserdese3_mainBitslipInput = globalBitslip;
assign iserdese4_mainBitslipInput = globalBitslip;
assign iserdese5_mainBitslipInput = globalBitslip;
assign iserdese6_mainBitslipInput = globalBitslip;
assign iserdese7_mainBitslipInput = globalBitslip;
assign multififo0_clkRST = user_btn0;
assign multififo0_memoryRST = user_btn1;
assign multififo0_inputData = iserdese0_mainQVector;
assign multififo0_readEnable = fsmreadfifo0_enableReadingFIFO;
assign multififo0_writeEnable = fsmwritefifo0_enableWritingFIFO;
assign fsmwritefifo0_fifoAlmostFullFlag = multififo0_sysAlmostFull;
assign fsmwritefifo0_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo0_fifowrError = multififo0_sysWriteError;
assign fsmwritefifo0_dataReady = allignmentFinished;
assign fsmreadfifo0_extReadEnable = readEnableWithFreq[0];
assign fsmreadfifo0_fifordError = multififo0_sysReadError;
assign fsmreadfifo0_fifoEmptyFlag = multififo0_multiFIFOEmpty;
assign multififo1_clkRST = user_btn0;
assign multififo1_memoryRST = user_btn1;
assign multififo1_inputData = iserdese1_mainQVector;
assign multififo1_readEnable = fsmreadfifo1_enableReadingFIFO;
assign multififo1_writeEnable = fsmwritefifo1_enableWritingFIFO;
assign fsmwritefifo1_fifoAlmostFullFlag = multififo1_sysAlmostFull;
assign fsmwritefifo1_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo1_fifowrError = multififo1_sysWriteError;
assign fsmwritefifo1_dataReady = allignmentFinished;
assign fsmreadfifo1_extReadEnable = readEnableWithFreq[1];
assign fsmreadfifo1_fifordError = multififo1_sysReadError;
assign fsmreadfifo1_fifoEmptyFlag = multififo1_multiFIFOEmpty;
assign multififo2_clkRST = user_btn0;
assign multififo2_memoryRST = user_btn1;
assign multififo2_inputData = iserdese2_mainQVector;
assign multififo2_readEnable = fsmreadfifo2_enableReadingFIFO;
assign multififo2_writeEnable = fsmwritefifo2_enableWritingFIFO;
assign fsmwritefifo2_fifoAlmostFullFlag = multififo2_sysAlmostFull;
assign fsmwritefifo2_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo2_fifowrError = multififo2_sysWriteError;
assign fsmwritefifo2_dataReady = allignmentFinished;
assign fsmreadfifo2_extReadEnable = readEnableWithFreq[2];
assign fsmreadfifo2_fifordError = multififo2_sysReadError;
assign fsmreadfifo2_fifoEmptyFlag = multififo2_multiFIFOEmpty;
assign multififo3_clkRST = user_btn0;
assign multififo3_memoryRST = user_btn1;
assign multififo3_inputData = iserdese3_mainQVector;
assign multififo3_readEnable = fsmreadfifo3_enableReadingFIFO;
assign multififo3_writeEnable = fsmwritefifo3_enableWritingFIFO;
assign fsmwritefifo3_fifoAlmostFullFlag = multififo3_sysAlmostFull;
assign fsmwritefifo3_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo3_fifowrError = multififo3_sysWriteError;
assign fsmwritefifo3_dataReady = allignmentFinished;
assign fsmreadfifo3_extReadEnable = readEnableWithFreq[3];
assign fsmreadfifo3_fifordError = multififo3_sysReadError;
assign fsmreadfifo3_fifoEmptyFlag = multififo3_multiFIFOEmpty;
assign multififo4_clkRST = user_btn0;
assign multififo4_memoryRST = user_btn1;
assign multififo4_inputData = iserdese4_mainQVector;
assign multififo4_readEnable = fsmreadfifo4_enableReadingFIFO;
assign multififo4_writeEnable = fsmwritefifo4_enableWritingFIFO;
assign fsmwritefifo4_fifoAlmostFullFlag = multififo4_sysAlmostFull;
assign fsmwritefifo4_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo4_fifowrError = multififo4_sysWriteError;
assign fsmwritefifo4_dataReady = allignmentFinished;
assign fsmreadfifo4_extReadEnable = readEnableWithFreq[4];
assign fsmreadfifo4_fifordError = multififo4_sysReadError;
assign fsmreadfifo4_fifoEmptyFlag = multififo4_multiFIFOEmpty;
assign multififo5_clkRST = user_btn0;
assign multififo5_memoryRST = user_btn1;
assign multififo5_inputData = iserdese5_mainQVector;
assign multififo5_readEnable = fsmreadfifo5_enableReadingFIFO;
assign multififo5_writeEnable = fsmwritefifo5_enableWritingFIFO;
assign fsmwritefifo5_fifoAlmostFullFlag = multififo5_sysAlmostFull;
assign fsmwritefifo5_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo5_fifowrError = multififo5_sysWriteError;
assign fsmwritefifo5_dataReady = allignmentFinished;
assign fsmreadfifo5_extReadEnable = readEnableWithFreq[5];
assign fsmreadfifo5_fifordError = multififo5_sysReadError;
assign fsmreadfifo5_fifoEmptyFlag = multififo5_multiFIFOEmpty;
assign multififo6_clkRST = user_btn0;
assign multififo6_memoryRST = user_btn1;
assign multififo6_inputData = iserdese6_mainQVector;
assign multififo6_readEnable = fsmreadfifo6_enableReadingFIFO;
assign multififo6_writeEnable = fsmwritefifo6_enableWritingFIFO;
assign fsmwritefifo6_fifoAlmostFullFlag = multififo6_sysAlmostFull;
assign fsmwritefifo6_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo6_fifowrError = multififo6_sysWriteError;
assign fsmwritefifo6_dataReady = allignmentFinished;
assign fsmreadfifo6_extReadEnable = readEnableWithFreq[6];
assign fsmreadfifo6_fifordError = multififo6_sysReadError;
assign fsmreadfifo6_fifoEmptyFlag = multififo6_multiFIFOEmpty;
assign multififo7_clkRST = user_btn0;
assign multififo7_memoryRST = user_btn1;
assign multififo7_inputData = iserdese7_mainQVector;
assign multififo7_readEnable = fsmreadfifo7_enableReadingFIFO;
assign multififo7_writeEnable = fsmwritefifo7_enableWritingFIFO;
assign fsmwritefifo7_fifoAlmostFullFlag = multififo7_sysAlmostFull;
assign fsmwritefifo7_extWriteEnable = writeEnableWithFreq;
assign fsmwritefifo7_fifowrError = multififo7_sysWriteError;
assign fsmwritefifo7_dataReady = allignmentFinished;
assign fsmreadfifo7_extReadEnable = readEnableWithFreq[7];
assign fsmreadfifo7_fifordError = multififo7_sysReadError;
assign fsmreadfifo7_fifoEmptyFlag = multififo7_multiFIFOEmpty;
assign memoriesEmpty = (((((((multififo0_multiFIFOEmpty & multififo1_multiFIFOEmpty) & multififo2_multiFIFOEmpty) & multififo3_multiFIFOEmpty) & multififo4_multiFIFOEmpty) & multififo5_multiFIFOEmpty) & multififo6_multiFIFOEmpty) & multififo7_multiFIFOEmpty);
assign memoriesFull = (((((((multififo0_sysAlmostFull & multififo1_sysAlmostFull) & multififo2_sysAlmostFull) & multififo3_sysAlmostFull) & multififo4_sysAlmostFull) & multififo5_sysAlmostFull) & multififo6_sysAlmostFull) & multififo7_sysAlmostFull);
assign memoriesReadError = (((((((multififo0_sysReadError | multififo1_sysReadError) | multififo2_sysReadError) | multififo3_sysReadError) | multififo4_sysReadError) | multififo5_sysReadError) | multififo6_sysReadError) | multififo7_sysReadError);
assign memoriesWriteError = (((((((multififo0_sysWriteError | multififo1_sysWriteError) | multififo2_sysWriteError) | multififo3_sysWriteError) | multififo4_sysWriteError) | multififo5_sysWriteError) | multififo6_sysWriteError) | multififo7_sysWriteError);
always @(*) begin
	readEnableWithFreq <= 8'd0;
	readEnableWithFreq[0] <= (frequencyRdEnable & memoryByte[0]);
	readEnableWithFreq[1] <= (frequencyRdEnable & memoryByte[1]);
	readEnableWithFreq[2] <= (frequencyRdEnable & memoryByte[2]);
	readEnableWithFreq[3] <= (frequencyRdEnable & memoryByte[3]);
	readEnableWithFreq[4] <= (frequencyRdEnable & memoryByte[4]);
	readEnableWithFreq[5] <= (frequencyRdEnable & memoryByte[5]);
	readEnableWithFreq[6] <= (frequencyRdEnable & memoryByte[6]);
	readEnableWithFreq[7] <= (frequencyRdEnable & memoryByte[7]);
end
always @(*) begin
	frequencyWrEnableUnder <= 1'd0;
	case (sampleFreqSel)
		1'd0: begin
			frequencyWrEnableUnder <= 1'd1;
		end
		1'd1: begin
			frequencyWrEnableUnder <= frequencyWrEnableSample1;
		end
		2'd2: begin
			frequencyWrEnableUnder <= frequencyWrEnableSample2;
		end
		2'd3: begin
			frequencyWrEnableUnder <= frequencyWrEnableSample3;
		end
		default: begin
			frequencyWrEnableUnder <= 1'd1;
		end
	endcase
end
always @(*) begin
	frequencyWrEnable <= 1'd0;
	case (user_sw4)
		1'd0: begin
			frequencyWrEnable <= frequencyWrEnableMilisecs;
		end
		1'd1: begin
			frequencyWrEnable <= frequencyWrEnableUnder;
		end
		default: begin
			frequencyWrEnable <= frequencyWrEnableMilisecs;
		end
	endcase
end
assign writeEnableWithFreq = ((user_sw3 & frequencyWrEnable) & (~memoriesWereFull));
always @(*) begin
	dataToSend <= 14'd0;
	case (memoryAdressed)
		1'd0: begin
			dataToSend <= multififo0_outputData;
		end
		1'd1: begin
			dataToSend <= multififo1_outputData;
		end
		2'd2: begin
			dataToSend <= multififo2_outputData;
		end
		2'd3: begin
			dataToSend <= multififo3_outputData;
		end
		3'd4: begin
			dataToSend <= multififo4_outputData;
		end
		3'd5: begin
			dataToSend <= multififo5_outputData;
		end
		3'd6: begin
			dataToSend <= multififo6_outputData;
		end
		3'd7: begin
			dataToSend <= multififo7_outputData;
		end
		default: begin
			dataToSend <= multififo0_outputData;
		end
	endcase
end
always @(*) begin
	writeData <= 11'd0;
	case (memoryAdressed)
		1'd0: begin
			writeData <= multififo0_sysWriteCount;
		end
		1'd1: begin
			writeData <= multififo1_sysWriteCount;
		end
		2'd2: begin
			writeData <= multififo2_sysWriteCount;
		end
		2'd3: begin
			writeData <= multififo3_sysWriteCount;
		end
		3'd4: begin
			writeData <= multififo4_sysWriteCount;
		end
		3'd5: begin
			writeData <= multififo5_sysWriteCount;
		end
		3'd6: begin
			writeData <= multififo6_sysWriteCount;
		end
		3'd7: begin
			writeData <= multififo7_sysWriteCount;
		end
		default: begin
			writeData <= multififo0_sysWriteCount;
		end
	endcase
end
always @(*) begin
	memoryByte <= 8'd0;
	case (memoryAdressed)
		1'd0: begin
			memoryByte <= 1'd1;
		end
		1'd1: begin
			memoryByte <= 2'd2;
		end
		2'd2: begin
			memoryByte <= 3'd4;
		end
		2'd3: begin
			memoryByte <= 4'd8;
		end
		3'd4: begin
			memoryByte <= 5'd16;
		end
		3'd5: begin
			memoryByte <= 6'd32;
		end
		3'd6: begin
			memoryByte <= 7'd64;
		end
		3'd7: begin
			memoryByte <= 8'd128;
		end
		default: begin
			memoryByte <= 1'd1;
		end
	endcase
end
always @(*) begin
	rdEnableFromLogic <= 1'd0;
	case (memoryAdressed)
		1'd0: begin
			rdEnableFromLogic <= readEnableWithFreq[0];
		end
		1'd1: begin
			rdEnableFromLogic <= readEnableWithFreq[1];
		end
		2'd2: begin
			rdEnableFromLogic <= readEnableWithFreq[2];
		end
		2'd3: begin
			rdEnableFromLogic <= readEnableWithFreq[3];
		end
		3'd4: begin
			rdEnableFromLogic <= readEnableWithFreq[4];
		end
		3'd5: begin
			rdEnableFromLogic <= readEnableWithFreq[5];
		end
		3'd6: begin
			rdEnableFromLogic <= readEnableWithFreq[6];
		end
		3'd7: begin
			rdEnableFromLogic <= readEnableWithFreq[7];
		end
		default: begin
			rdEnableFromLogic <= readEnableWithFreq[0];
		end
	endcase
end
always @(*) begin
	auxUartDataTxData <= 8'd0;
	case (byteCounter)
		1'd0: begin
			auxUartDataTxData <= firstByte;
		end
		1'd1: begin
			auxUartDataTxData <= secondByte;
		end
		default: begin
			auxUartDataTxData <= firstByte;
		end
	endcase
end
always @(*) begin
	auxUartWriteTxData <= 8'd0;
	case (byteCounter)
		1'd0: begin
			auxUartWriteTxData <= firstByteCounter;
		end
		1'd1: begin
			auxUartWriteTxData <= secondByteCounter;
		end
		default: begin
			auxUartWriteTxData <= firstByteCounter;
		end
	endcase
end
always @(*) begin
	firstByte <= 8'd0;
	firstByte[0] <= dataToSend[0];
	firstByte[1] <= dataToSend[1];
	firstByte[2] <= dataToSend[2];
	firstByte[3] <= dataToSend[3];
	firstByte[4] <= dataToSend[4];
	firstByte[5] <= dataToSend[5];
	firstByte[6] <= dataToSend[6];
	firstByte[7] <= dataToSend[7];
end
always @(*) begin
	secondByte <= 8'd0;
	secondByte[0] <= dataToSend[8];
	secondByte[1] <= dataToSend[9];
	secondByte[2] <= dataToSend[10];
	secondByte[3] <= dataToSend[11];
	secondByte[4] <= dataToSend[12];
	secondByte[5] <= dataToSend[13];
end
always @(*) begin
	firstByteCounter <= 8'd0;
	firstByteCounter[0] <= writeData[0];
	firstByteCounter[1] <= writeData[1];
	firstByteCounter[2] <= writeData[2];
	firstByteCounter[3] <= writeData[3];
	firstByteCounter[4] <= writeData[4];
	firstByteCounter[5] <= writeData[5];
	firstByteCounter[6] <= writeData[6];
	firstByteCounter[7] <= writeData[7];
end
always @(*) begin
	secondByteCounter <= 8'd0;
	secondByteCounter[0] <= writeData[8];
	secondByteCounter[1] <= writeData[9];
	secondByteCounter[2] <= writeData[10];
end
always @(*) begin
	txData <= 8'd0;
	case (sendWriteCounters)
		1'd0: begin
			txData <= auxUartDataTxData;
		end
		1'd1: begin
			txData <= auxUartWriteTxData;
		end
		default: begin
			txData <= auxUartDataTxData;
		end
	endcase
end
assign user_led0 = memoryAdressed[2];
assign user_led1 = memoryAdressed[1];
assign user_led2 = memoryAdressed[0];
assign user_led3 = memoriesEmpty;
assign user_led4 = memoriesReadError;
assign user_led5 = memoriesFull;
assign user_led6 = memoriesWriteError;
assign user_led7 = allignmentFinished;
assign iserdese0_MasterISerDese_BitslipInput = iserdese0_mainBitslipInput;
assign iserdese0_SlaveISerDese_BitslipInput = iserdese0_mainBitslipInput;
assign iserdese0_MasterISerDese_InputClk = muxClk_clk;
assign iserdese0_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese0_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese0_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese0_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese0_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese0_MasterISerDese_DataInput = iserdese0_mainDataInput;
assign iserdese0_SlaveISerDese_DataInput = 1'd0;
assign iserdese0_MasterISerDese_Reset = iserdese0_mainReset;
assign iserdese0_SlaveISerDese_Reset = iserdese0_mainReset;
assign iserdese0_SlaveISerDese_shift = iserdese0_MasterISerDese_shift;
always @(*) begin
	iserdese0_mainQVector <= 14'd0;
	iserdese0_mainQVector[0] <= iserdese0_MasterISerDese_QVector[0];
	iserdese0_mainQVector[1] <= iserdese0_MasterISerDese_QVector[1];
	iserdese0_mainQVector[2] <= iserdese0_MasterISerDese_QVector[2];
	iserdese0_mainQVector[3] <= iserdese0_MasterISerDese_QVector[3];
	iserdese0_mainQVector[4] <= iserdese0_MasterISerDese_QVector[4];
	iserdese0_mainQVector[5] <= iserdese0_MasterISerDese_QVector[5];
	iserdese0_mainQVector[6] <= iserdese0_MasterISerDese_QVector[6];
	iserdese0_mainQVector[7] <= iserdese0_MasterISerDese_QVector[7];
	iserdese0_mainQVector[8] <= iserdese0_SlaveISerDese_QVector[0];
	iserdese0_mainQVector[9] <= iserdese0_SlaveISerDese_QVector[1];
	iserdese0_mainQVector[10] <= iserdese0_SlaveISerDese_QVector[2];
	iserdese0_mainQVector[11] <= iserdese0_SlaveISerDese_QVector[3];
	iserdese0_mainQVector[12] <= iserdese0_SlaveISerDese_QVector[4];
	iserdese0_mainQVector[13] <= iserdese0_SlaveISerDese_QVector[5];
end
assign iserdese1_MasterISerDese_BitslipInput = iserdese1_mainBitslipInput;
assign iserdese1_SlaveISerDese_BitslipInput = iserdese1_mainBitslipInput;
assign iserdese1_MasterISerDese_InputClk = muxClk_clk;
assign iserdese1_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese1_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese1_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese1_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese1_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese1_MasterISerDese_DataInput = iserdese1_mainDataInput;
assign iserdese1_SlaveISerDese_DataInput = 1'd0;
assign iserdese1_MasterISerDese_Reset = iserdese1_mainReset;
assign iserdese1_SlaveISerDese_Reset = iserdese1_mainReset;
assign iserdese1_SlaveISerDese_shift = iserdese1_MasterISerDese_shift;
always @(*) begin
	iserdese1_mainQVector <= 14'd0;
	iserdese1_mainQVector[0] <= iserdese1_MasterISerDese_QVector[0];
	iserdese1_mainQVector[1] <= iserdese1_MasterISerDese_QVector[1];
	iserdese1_mainQVector[2] <= iserdese1_MasterISerDese_QVector[2];
	iserdese1_mainQVector[3] <= iserdese1_MasterISerDese_QVector[3];
	iserdese1_mainQVector[4] <= iserdese1_MasterISerDese_QVector[4];
	iserdese1_mainQVector[5] <= iserdese1_MasterISerDese_QVector[5];
	iserdese1_mainQVector[6] <= iserdese1_MasterISerDese_QVector[6];
	iserdese1_mainQVector[7] <= iserdese1_MasterISerDese_QVector[7];
	iserdese1_mainQVector[8] <= iserdese1_SlaveISerDese_QVector[0];
	iserdese1_mainQVector[9] <= iserdese1_SlaveISerDese_QVector[1];
	iserdese1_mainQVector[10] <= iserdese1_SlaveISerDese_QVector[2];
	iserdese1_mainQVector[11] <= iserdese1_SlaveISerDese_QVector[3];
	iserdese1_mainQVector[12] <= iserdese1_SlaveISerDese_QVector[4];
	iserdese1_mainQVector[13] <= iserdese1_SlaveISerDese_QVector[5];
end
assign iserdese2_MasterISerDese_BitslipInput = iserdese2_mainBitslipInput;
assign iserdese2_SlaveISerDese_BitslipInput = iserdese2_mainBitslipInput;
assign iserdese2_MasterISerDese_InputClk = muxClk_clk;
assign iserdese2_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese2_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese2_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese2_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese2_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese2_MasterISerDese_DataInput = iserdese2_mainDataInput;
assign iserdese2_SlaveISerDese_DataInput = 1'd0;
assign iserdese2_MasterISerDese_Reset = iserdese2_mainReset;
assign iserdese2_SlaveISerDese_Reset = iserdese2_mainReset;
assign iserdese2_SlaveISerDese_shift = iserdese2_MasterISerDese_shift;
always @(*) begin
	iserdese2_mainQVector <= 14'd0;
	iserdese2_mainQVector[0] <= iserdese2_MasterISerDese_QVector[0];
	iserdese2_mainQVector[1] <= iserdese2_MasterISerDese_QVector[1];
	iserdese2_mainQVector[2] <= iserdese2_MasterISerDese_QVector[2];
	iserdese2_mainQVector[3] <= iserdese2_MasterISerDese_QVector[3];
	iserdese2_mainQVector[4] <= iserdese2_MasterISerDese_QVector[4];
	iserdese2_mainQVector[5] <= iserdese2_MasterISerDese_QVector[5];
	iserdese2_mainQVector[6] <= iserdese2_MasterISerDese_QVector[6];
	iserdese2_mainQVector[7] <= iserdese2_MasterISerDese_QVector[7];
	iserdese2_mainQVector[8] <= iserdese2_SlaveISerDese_QVector[0];
	iserdese2_mainQVector[9] <= iserdese2_SlaveISerDese_QVector[1];
	iserdese2_mainQVector[10] <= iserdese2_SlaveISerDese_QVector[2];
	iserdese2_mainQVector[11] <= iserdese2_SlaveISerDese_QVector[3];
	iserdese2_mainQVector[12] <= iserdese2_SlaveISerDese_QVector[4];
	iserdese2_mainQVector[13] <= iserdese2_SlaveISerDese_QVector[5];
end
assign iserdese3_MasterISerDese_BitslipInput = iserdese3_mainBitslipInput;
assign iserdese3_SlaveISerDese_BitslipInput = iserdese3_mainBitslipInput;
assign iserdese3_MasterISerDese_InputClk = muxClk_clk;
assign iserdese3_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese3_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese3_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese3_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese3_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese3_MasterISerDese_DataInput = iserdese3_mainDataInput;
assign iserdese3_SlaveISerDese_DataInput = 1'd0;
assign iserdese3_MasterISerDese_Reset = iserdese3_mainReset;
assign iserdese3_SlaveISerDese_Reset = iserdese3_mainReset;
assign iserdese3_SlaveISerDese_shift = iserdese3_MasterISerDese_shift;
always @(*) begin
	iserdese3_mainQVector <= 14'd0;
	iserdese3_mainQVector[0] <= iserdese3_MasterISerDese_QVector[0];
	iserdese3_mainQVector[1] <= iserdese3_MasterISerDese_QVector[1];
	iserdese3_mainQVector[2] <= iserdese3_MasterISerDese_QVector[2];
	iserdese3_mainQVector[3] <= iserdese3_MasterISerDese_QVector[3];
	iserdese3_mainQVector[4] <= iserdese3_MasterISerDese_QVector[4];
	iserdese3_mainQVector[5] <= iserdese3_MasterISerDese_QVector[5];
	iserdese3_mainQVector[6] <= iserdese3_MasterISerDese_QVector[6];
	iserdese3_mainQVector[7] <= iserdese3_MasterISerDese_QVector[7];
	iserdese3_mainQVector[8] <= iserdese3_SlaveISerDese_QVector[0];
	iserdese3_mainQVector[9] <= iserdese3_SlaveISerDese_QVector[1];
	iserdese3_mainQVector[10] <= iserdese3_SlaveISerDese_QVector[2];
	iserdese3_mainQVector[11] <= iserdese3_SlaveISerDese_QVector[3];
	iserdese3_mainQVector[12] <= iserdese3_SlaveISerDese_QVector[4];
	iserdese3_mainQVector[13] <= iserdese3_SlaveISerDese_QVector[5];
end
assign iserdese4_MasterISerDese_BitslipInput = iserdese4_mainBitslipInput;
assign iserdese4_SlaveISerDese_BitslipInput = iserdese4_mainBitslipInput;
assign iserdese4_MasterISerDese_InputClk = muxClk_clk;
assign iserdese4_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese4_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese4_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese4_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese4_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese4_MasterISerDese_DataInput = iserdese4_mainDataInput;
assign iserdese4_SlaveISerDese_DataInput = 1'd0;
assign iserdese4_MasterISerDese_Reset = iserdese4_mainReset;
assign iserdese4_SlaveISerDese_Reset = iserdese4_mainReset;
assign iserdese4_SlaveISerDese_shift = iserdese4_MasterISerDese_shift;
always @(*) begin
	iserdese4_mainQVector <= 14'd0;
	iserdese4_mainQVector[0] <= iserdese4_MasterISerDese_QVector[0];
	iserdese4_mainQVector[1] <= iserdese4_MasterISerDese_QVector[1];
	iserdese4_mainQVector[2] <= iserdese4_MasterISerDese_QVector[2];
	iserdese4_mainQVector[3] <= iserdese4_MasterISerDese_QVector[3];
	iserdese4_mainQVector[4] <= iserdese4_MasterISerDese_QVector[4];
	iserdese4_mainQVector[5] <= iserdese4_MasterISerDese_QVector[5];
	iserdese4_mainQVector[6] <= iserdese4_MasterISerDese_QVector[6];
	iserdese4_mainQVector[7] <= iserdese4_MasterISerDese_QVector[7];
	iserdese4_mainQVector[8] <= iserdese4_SlaveISerDese_QVector[0];
	iserdese4_mainQVector[9] <= iserdese4_SlaveISerDese_QVector[1];
	iserdese4_mainQVector[10] <= iserdese4_SlaveISerDese_QVector[2];
	iserdese4_mainQVector[11] <= iserdese4_SlaveISerDese_QVector[3];
	iserdese4_mainQVector[12] <= iserdese4_SlaveISerDese_QVector[4];
	iserdese4_mainQVector[13] <= iserdese4_SlaveISerDese_QVector[5];
end
assign iserdese5_MasterISerDese_BitslipInput = iserdese5_mainBitslipInput;
assign iserdese5_SlaveISerDese_BitslipInput = iserdese5_mainBitslipInput;
assign iserdese5_MasterISerDese_InputClk = muxClk_clk;
assign iserdese5_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese5_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese5_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese5_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese5_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese5_MasterISerDese_DataInput = iserdese5_mainDataInput;
assign iserdese5_SlaveISerDese_DataInput = 1'd0;
assign iserdese5_MasterISerDese_Reset = iserdese5_mainReset;
assign iserdese5_SlaveISerDese_Reset = iserdese5_mainReset;
assign iserdese5_SlaveISerDese_shift = iserdese5_MasterISerDese_shift;
always @(*) begin
	iserdese5_mainQVector <= 14'd0;
	iserdese5_mainQVector[0] <= iserdese5_MasterISerDese_QVector[0];
	iserdese5_mainQVector[1] <= iserdese5_MasterISerDese_QVector[1];
	iserdese5_mainQVector[2] <= iserdese5_MasterISerDese_QVector[2];
	iserdese5_mainQVector[3] <= iserdese5_MasterISerDese_QVector[3];
	iserdese5_mainQVector[4] <= iserdese5_MasterISerDese_QVector[4];
	iserdese5_mainQVector[5] <= iserdese5_MasterISerDese_QVector[5];
	iserdese5_mainQVector[6] <= iserdese5_MasterISerDese_QVector[6];
	iserdese5_mainQVector[7] <= iserdese5_MasterISerDese_QVector[7];
	iserdese5_mainQVector[8] <= iserdese5_SlaveISerDese_QVector[0];
	iserdese5_mainQVector[9] <= iserdese5_SlaveISerDese_QVector[1];
	iserdese5_mainQVector[10] <= iserdese5_SlaveISerDese_QVector[2];
	iserdese5_mainQVector[11] <= iserdese5_SlaveISerDese_QVector[3];
	iserdese5_mainQVector[12] <= iserdese5_SlaveISerDese_QVector[4];
	iserdese5_mainQVector[13] <= iserdese5_SlaveISerDese_QVector[5];
end
assign iserdese6_MasterISerDese_BitslipInput = iserdese6_mainBitslipInput;
assign iserdese6_SlaveISerDese_BitslipInput = iserdese6_mainBitslipInput;
assign iserdese6_MasterISerDese_InputClk = muxClk_clk;
assign iserdese6_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese6_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese6_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese6_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese6_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese6_MasterISerDese_DataInput = iserdese6_mainDataInput;
assign iserdese6_SlaveISerDese_DataInput = 1'd0;
assign iserdese6_MasterISerDese_Reset = iserdese6_mainReset;
assign iserdese6_SlaveISerDese_Reset = iserdese6_mainReset;
assign iserdese6_SlaveISerDese_shift = iserdese6_MasterISerDese_shift;
always @(*) begin
	iserdese6_mainQVector <= 14'd0;
	iserdese6_mainQVector[0] <= iserdese6_MasterISerDese_QVector[0];
	iserdese6_mainQVector[1] <= iserdese6_MasterISerDese_QVector[1];
	iserdese6_mainQVector[2] <= iserdese6_MasterISerDese_QVector[2];
	iserdese6_mainQVector[3] <= iserdese6_MasterISerDese_QVector[3];
	iserdese6_mainQVector[4] <= iserdese6_MasterISerDese_QVector[4];
	iserdese6_mainQVector[5] <= iserdese6_MasterISerDese_QVector[5];
	iserdese6_mainQVector[6] <= iserdese6_MasterISerDese_QVector[6];
	iserdese6_mainQVector[7] <= iserdese6_MasterISerDese_QVector[7];
	iserdese6_mainQVector[8] <= iserdese6_SlaveISerDese_QVector[0];
	iserdese6_mainQVector[9] <= iserdese6_SlaveISerDese_QVector[1];
	iserdese6_mainQVector[10] <= iserdese6_SlaveISerDese_QVector[2];
	iserdese6_mainQVector[11] <= iserdese6_SlaveISerDese_QVector[3];
	iserdese6_mainQVector[12] <= iserdese6_SlaveISerDese_QVector[4];
	iserdese6_mainQVector[13] <= iserdese6_SlaveISerDese_QVector[5];
end
assign iserdese7_MasterISerDese_BitslipInput = iserdese7_mainBitslipInput;
assign iserdese7_SlaveISerDese_BitslipInput = iserdese7_mainBitslipInput;
assign iserdese7_MasterISerDese_InputClk = muxClk_clk;
assign iserdese7_SlaveISerDese_InputClk = muxClk_clk;
assign iserdese7_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese7_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdese7_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese7_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdese7_MasterISerDese_DataInput = iserdese7_mainDataInput;
assign iserdese7_SlaveISerDese_DataInput = 1'd0;
assign iserdese7_MasterISerDese_Reset = iserdese7_mainReset;
assign iserdese7_SlaveISerDese_Reset = iserdese7_mainReset;
assign iserdese7_SlaveISerDese_shift = iserdese7_MasterISerDese_shift;
always @(*) begin
	iserdese7_mainQVector <= 14'd0;
	iserdese7_mainQVector[0] <= iserdese7_MasterISerDese_QVector[0];
	iserdese7_mainQVector[1] <= iserdese7_MasterISerDese_QVector[1];
	iserdese7_mainQVector[2] <= iserdese7_MasterISerDese_QVector[2];
	iserdese7_mainQVector[3] <= iserdese7_MasterISerDese_QVector[3];
	iserdese7_mainQVector[4] <= iserdese7_MasterISerDese_QVector[4];
	iserdese7_mainQVector[5] <= iserdese7_MasterISerDese_QVector[5];
	iserdese7_mainQVector[6] <= iserdese7_MasterISerDese_QVector[6];
	iserdese7_mainQVector[7] <= iserdese7_MasterISerDese_QVector[7];
	iserdese7_mainQVector[8] <= iserdese7_SlaveISerDese_QVector[0];
	iserdese7_mainQVector[9] <= iserdese7_SlaveISerDese_QVector[1];
	iserdese7_mainQVector[10] <= iserdese7_SlaveISerDese_QVector[2];
	iserdese7_mainQVector[11] <= iserdese7_SlaveISerDese_QVector[3];
	iserdese7_mainQVector[12] <= iserdese7_SlaveISerDese_QVector[4];
	iserdese7_mainQVector[13] <= iserdese7_SlaveISerDese_QVector[5];
end
always @(*) begin
	fsmwritefifo0_enableWritingFIFO <= 1'd0;
	fsmwritefifo0_next_state <= 2'd0;
	fsmwritefifo0_writeError <= 1'd0;
	fsmwritefifo0_next_state <= fsmwritefifo0_state;
	case (fsmwritefifo0_state)
		1'd1: begin
			fsmwritefifo0_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo0_fifoAlmostFullFlag | (~fsmwritefifo0_extWriteEnable))) begin
				fsmwritefifo0_enableWritingFIFO <= 1'd0;
				fsmwritefifo0_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo0_enableWritingFIFO <= 1'd0;
			fsmwritefifo0_writeError <= 1'd1;
			if ((~fsmwritefifo0_extWriteEnable)) begin
				fsmwritefifo0_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo0_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo0_fifoAlmostFullFlag) & fsmwritefifo0_extWriteEnable) & fsmwritefifo0_dataReady)) begin
				fsmwritefifo0_enableWritingFIFO <= 1'd1;
				fsmwritefifo0_next_state <= 1'd1;
			end
			if ((fsmwritefifo0_fifowrError | (fsmwritefifo0_fifoAlmostFullFlag & fsmwritefifo0_extWriteEnable))) begin
				fsmwritefifo0_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo0_next_state <= 2'd0;
	fsmreadfifo0_enableReadingFIFO <= 1'd0;
	fsmreadfifo0_readError <= 1'd0;
	fsmreadfifo0_next_state <= fsmreadfifo0_state;
	case (fsmreadfifo0_state)
		1'd1: begin
			fsmreadfifo0_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo0_fifoEmptyFlag | (~fsmreadfifo0_extReadEnable))) begin
				fsmreadfifo0_enableReadingFIFO <= 1'd0;
				fsmreadfifo0_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo0_enableReadingFIFO <= 1'd0;
			fsmreadfifo0_readError <= 1'd1;
			if ((~fsmreadfifo0_extReadEnable)) begin
				fsmreadfifo0_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo0_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo0_fifoEmptyFlag) & fsmreadfifo0_extReadEnable)) begin
				fsmreadfifo0_enableReadingFIFO <= 1'd1;
				fsmreadfifo0_next_state <= 1'd1;
			end
			if ((fsmreadfifo0_fifordError | (fsmreadfifo0_fifoEmptyFlag & fsmreadfifo0_extReadEnable))) begin
				fsmreadfifo0_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo0_internalClock = sys_clk;
assign multififo0_memoryReset = (multififo0_memoryRST | multififo0_automaticReset);
always @(*) begin
	multififo0_norOutput <= 39'd0;
	multififo0_norOutput[0] <= (~(multififo0_fifo2_full | multififo0_fifo0_empty));
	multififo0_norOutput[38] <= (~(multififo0_fifo1_full | multififo0_fifo39_empty));
	multififo0_norOutput[1] <= (~(multififo0_fifo3_full | multififo0_fifo2_empty));
	multififo0_norOutput[2] <= (~(multififo0_fifo4_full | multififo0_fifo3_empty));
	multififo0_norOutput[3] <= (~(multififo0_fifo5_full | multififo0_fifo4_empty));
	multififo0_norOutput[4] <= (~(multififo0_fifo6_full | multififo0_fifo5_empty));
	multififo0_norOutput[5] <= (~(multififo0_fifo7_full | multififo0_fifo6_empty));
	multififo0_norOutput[6] <= (~(multififo0_fifo8_full | multififo0_fifo7_empty));
	multififo0_norOutput[7] <= (~(multififo0_fifo9_full | multififo0_fifo8_empty));
	multififo0_norOutput[8] <= (~(multififo0_fifo10_full | multififo0_fifo9_empty));
	multififo0_norOutput[9] <= (~(multififo0_fifo11_full | multififo0_fifo10_empty));
	multififo0_norOutput[10] <= (~(multififo0_fifo12_full | multififo0_fifo11_empty));
	multififo0_norOutput[11] <= (~(multififo0_fifo13_full | multififo0_fifo12_empty));
	multififo0_norOutput[12] <= (~(multififo0_fifo14_full | multififo0_fifo13_empty));
	multififo0_norOutput[13] <= (~(multififo0_fifo15_full | multififo0_fifo14_empty));
	multififo0_norOutput[14] <= (~(multififo0_fifo16_full | multififo0_fifo15_empty));
	multififo0_norOutput[15] <= (~(multififo0_fifo17_full | multififo0_fifo16_empty));
	multififo0_norOutput[16] <= (~(multififo0_fifo18_full | multififo0_fifo17_empty));
	multififo0_norOutput[17] <= (~(multififo0_fifo19_full | multififo0_fifo18_empty));
	multififo0_norOutput[18] <= (~(multififo0_fifo20_full | multififo0_fifo19_empty));
	multififo0_norOutput[19] <= (~(multififo0_fifo21_full | multififo0_fifo20_empty));
	multififo0_norOutput[20] <= (~(multififo0_fifo22_full | multififo0_fifo21_empty));
	multififo0_norOutput[21] <= (~(multififo0_fifo23_full | multififo0_fifo22_empty));
	multififo0_norOutput[22] <= (~(multififo0_fifo24_full | multififo0_fifo23_empty));
	multififo0_norOutput[23] <= (~(multififo0_fifo25_full | multififo0_fifo24_empty));
	multififo0_norOutput[24] <= (~(multififo0_fifo26_full | multififo0_fifo25_empty));
	multififo0_norOutput[25] <= (~(multififo0_fifo27_full | multififo0_fifo26_empty));
	multififo0_norOutput[26] <= (~(multififo0_fifo28_full | multififo0_fifo27_empty));
	multififo0_norOutput[27] <= (~(multififo0_fifo29_full | multififo0_fifo28_empty));
	multififo0_norOutput[28] <= (~(multififo0_fifo30_full | multififo0_fifo29_empty));
	multififo0_norOutput[29] <= (~(multififo0_fifo31_full | multififo0_fifo30_empty));
	multififo0_norOutput[30] <= (~(multififo0_fifo32_full | multififo0_fifo31_empty));
	multififo0_norOutput[31] <= (~(multififo0_fifo33_full | multififo0_fifo32_empty));
	multififo0_norOutput[32] <= (~(multififo0_fifo34_full | multififo0_fifo33_empty));
	multififo0_norOutput[33] <= (~(multififo0_fifo35_full | multififo0_fifo34_empty));
	multififo0_norOutput[34] <= (~(multififo0_fifo36_full | multififo0_fifo35_empty));
	multififo0_norOutput[35] <= (~(multififo0_fifo37_full | multififo0_fifo36_empty));
	multififo0_norOutput[36] <= (~(multififo0_fifo38_full | multififo0_fifo37_empty));
	multififo0_norOutput[37] <= (~(multififo0_fifo39_full | multififo0_fifo38_empty));
end
assign multififo0_fifo0_reset = multififo0_memoryReset;
assign multififo0_fifo0_di = multififo0_inputData;
assign multififo0_fifo0_rdClk = multififo0_internalClock;
assign multififo0_fifo0_rdEnable = multififo0_norOutput[0];
assign multififo0_fifo0_wrClk = bufrFrameClk_clk;
assign multififo0_fifo0_wrEnable = multififo0_writeEnable;
assign multififo0_fifo1_reset = multififo0_memoryReset;
assign multififo0_fifo1_di = multififo0_fifo39_do;
assign multififo0_fifo1_rdClk = sys_clk;
assign multififo0_fifo1_rdEnable = multififo0_readEnable;
assign multififo0_fifo1_wrClk = multififo0_internalClock;
assign multififo0_fifo1_wrEnable = multififo0_norOutput[38];
assign multififo0_fifo2_reset = multififo0_memoryReset;
assign multififo0_fifo2_di = multififo0_fifo0_do;
assign multififo0_fifo2_rdClk = multififo0_internalClock;
assign multififo0_fifo2_rdEnable = multififo0_norOutput[1];
assign multififo0_fifo2_wrClk = multififo0_internalClock;
assign multififo0_fifo2_wrEnable = multififo0_norOutput[0];
assign multififo0_fifo3_reset = multififo0_memoryReset;
assign multififo0_fifo3_di = multififo0_fifo2_do;
assign multififo0_fifo3_rdClk = multififo0_internalClock;
assign multififo0_fifo3_rdEnable = multififo0_norOutput[2];
assign multififo0_fifo3_wrClk = multififo0_internalClock;
assign multififo0_fifo3_wrEnable = multififo0_norOutput[1];
assign multififo0_fifo4_reset = multififo0_memoryReset;
assign multififo0_fifo4_di = multififo0_fifo3_do;
assign multififo0_fifo4_rdClk = multififo0_internalClock;
assign multififo0_fifo4_rdEnable = multififo0_norOutput[3];
assign multififo0_fifo4_wrClk = multififo0_internalClock;
assign multififo0_fifo4_wrEnable = multififo0_norOutput[2];
assign multififo0_fifo5_reset = multififo0_memoryReset;
assign multififo0_fifo5_di = multififo0_fifo4_do;
assign multififo0_fifo5_rdClk = multififo0_internalClock;
assign multififo0_fifo5_rdEnable = multififo0_norOutput[4];
assign multififo0_fifo5_wrClk = multififo0_internalClock;
assign multififo0_fifo5_wrEnable = multififo0_norOutput[3];
assign multififo0_fifo6_reset = multififo0_memoryReset;
assign multififo0_fifo6_di = multififo0_fifo5_do;
assign multififo0_fifo6_rdClk = multififo0_internalClock;
assign multififo0_fifo6_rdEnable = multififo0_norOutput[5];
assign multififo0_fifo6_wrClk = multififo0_internalClock;
assign multififo0_fifo6_wrEnable = multififo0_norOutput[4];
assign multififo0_fifo7_reset = multififo0_memoryReset;
assign multififo0_fifo7_di = multififo0_fifo6_do;
assign multififo0_fifo7_rdClk = multififo0_internalClock;
assign multififo0_fifo7_rdEnable = multififo0_norOutput[6];
assign multififo0_fifo7_wrClk = multififo0_internalClock;
assign multififo0_fifo7_wrEnable = multififo0_norOutput[5];
assign multififo0_fifo8_reset = multififo0_memoryReset;
assign multififo0_fifo8_di = multififo0_fifo7_do;
assign multififo0_fifo8_rdClk = multififo0_internalClock;
assign multififo0_fifo8_rdEnable = multififo0_norOutput[7];
assign multififo0_fifo8_wrClk = multififo0_internalClock;
assign multififo0_fifo8_wrEnable = multififo0_norOutput[6];
assign multififo0_fifo9_reset = multififo0_memoryReset;
assign multififo0_fifo9_di = multififo0_fifo8_do;
assign multififo0_fifo9_rdClk = multififo0_internalClock;
assign multififo0_fifo9_rdEnable = multififo0_norOutput[8];
assign multififo0_fifo9_wrClk = multififo0_internalClock;
assign multififo0_fifo9_wrEnable = multififo0_norOutput[7];
assign multififo0_fifo10_reset = multififo0_memoryReset;
assign multififo0_fifo10_di = multififo0_fifo9_do;
assign multififo0_fifo10_rdClk = multififo0_internalClock;
assign multififo0_fifo10_rdEnable = multififo0_norOutput[9];
assign multififo0_fifo10_wrClk = multififo0_internalClock;
assign multififo0_fifo10_wrEnable = multififo0_norOutput[8];
assign multififo0_fifo11_reset = multififo0_memoryReset;
assign multififo0_fifo11_di = multififo0_fifo10_do;
assign multififo0_fifo11_rdClk = multififo0_internalClock;
assign multififo0_fifo11_rdEnable = multififo0_norOutput[10];
assign multififo0_fifo11_wrClk = multififo0_internalClock;
assign multififo0_fifo11_wrEnable = multififo0_norOutput[9];
assign multififo0_fifo12_reset = multififo0_memoryReset;
assign multififo0_fifo12_di = multififo0_fifo11_do;
assign multififo0_fifo12_rdClk = multififo0_internalClock;
assign multififo0_fifo12_rdEnable = multififo0_norOutput[11];
assign multififo0_fifo12_wrClk = multififo0_internalClock;
assign multififo0_fifo12_wrEnable = multififo0_norOutput[10];
assign multififo0_fifo13_reset = multififo0_memoryReset;
assign multififo0_fifo13_di = multififo0_fifo12_do;
assign multififo0_fifo13_rdClk = multififo0_internalClock;
assign multififo0_fifo13_rdEnable = multififo0_norOutput[12];
assign multififo0_fifo13_wrClk = multififo0_internalClock;
assign multififo0_fifo13_wrEnable = multififo0_norOutput[11];
assign multififo0_fifo14_reset = multififo0_memoryReset;
assign multififo0_fifo14_di = multififo0_fifo13_do;
assign multififo0_fifo14_rdClk = multififo0_internalClock;
assign multififo0_fifo14_rdEnable = multififo0_norOutput[13];
assign multififo0_fifo14_wrClk = multififo0_internalClock;
assign multififo0_fifo14_wrEnable = multififo0_norOutput[12];
assign multififo0_fifo15_reset = multififo0_memoryReset;
assign multififo0_fifo15_di = multififo0_fifo14_do;
assign multififo0_fifo15_rdClk = multififo0_internalClock;
assign multififo0_fifo15_rdEnable = multififo0_norOutput[14];
assign multififo0_fifo15_wrClk = multififo0_internalClock;
assign multififo0_fifo15_wrEnable = multififo0_norOutput[13];
assign multififo0_fifo16_reset = multififo0_memoryReset;
assign multififo0_fifo16_di = multififo0_fifo15_do;
assign multififo0_fifo16_rdClk = multififo0_internalClock;
assign multififo0_fifo16_rdEnable = multififo0_norOutput[15];
assign multififo0_fifo16_wrClk = multififo0_internalClock;
assign multififo0_fifo16_wrEnable = multififo0_norOutput[14];
assign multififo0_fifo17_reset = multififo0_memoryReset;
assign multififo0_fifo17_di = multififo0_fifo16_do;
assign multififo0_fifo17_rdClk = multififo0_internalClock;
assign multififo0_fifo17_rdEnable = multififo0_norOutput[16];
assign multififo0_fifo17_wrClk = multififo0_internalClock;
assign multififo0_fifo17_wrEnable = multififo0_norOutput[15];
assign multififo0_fifo18_reset = multififo0_memoryReset;
assign multififo0_fifo18_di = multififo0_fifo17_do;
assign multififo0_fifo18_rdClk = multififo0_internalClock;
assign multififo0_fifo18_rdEnable = multififo0_norOutput[17];
assign multififo0_fifo18_wrClk = multififo0_internalClock;
assign multififo0_fifo18_wrEnable = multififo0_norOutput[16];
assign multififo0_fifo19_reset = multififo0_memoryReset;
assign multififo0_fifo19_di = multififo0_fifo18_do;
assign multififo0_fifo19_rdClk = multififo0_internalClock;
assign multififo0_fifo19_rdEnable = multififo0_norOutput[18];
assign multififo0_fifo19_wrClk = multififo0_internalClock;
assign multififo0_fifo19_wrEnable = multififo0_norOutput[17];
assign multififo0_fifo20_reset = multififo0_memoryReset;
assign multififo0_fifo20_di = multififo0_fifo19_do;
assign multififo0_fifo20_rdClk = multififo0_internalClock;
assign multififo0_fifo20_rdEnable = multififo0_norOutput[19];
assign multififo0_fifo20_wrClk = multififo0_internalClock;
assign multififo0_fifo20_wrEnable = multififo0_norOutput[18];
assign multififo0_fifo21_reset = multififo0_memoryReset;
assign multififo0_fifo21_di = multififo0_fifo20_do;
assign multififo0_fifo21_rdClk = multififo0_internalClock;
assign multififo0_fifo21_rdEnable = multififo0_norOutput[20];
assign multififo0_fifo21_wrClk = multififo0_internalClock;
assign multififo0_fifo21_wrEnable = multififo0_norOutput[19];
assign multififo0_fifo22_reset = multififo0_memoryReset;
assign multififo0_fifo22_di = multififo0_fifo21_do;
assign multififo0_fifo22_rdClk = multififo0_internalClock;
assign multififo0_fifo22_rdEnable = multififo0_norOutput[21];
assign multififo0_fifo22_wrClk = multififo0_internalClock;
assign multififo0_fifo22_wrEnable = multififo0_norOutput[20];
assign multififo0_fifo23_reset = multififo0_memoryReset;
assign multififo0_fifo23_di = multififo0_fifo22_do;
assign multififo0_fifo23_rdClk = multififo0_internalClock;
assign multififo0_fifo23_rdEnable = multififo0_norOutput[22];
assign multififo0_fifo23_wrClk = multififo0_internalClock;
assign multififo0_fifo23_wrEnable = multififo0_norOutput[21];
assign multififo0_fifo24_reset = multififo0_memoryReset;
assign multififo0_fifo24_di = multififo0_fifo23_do;
assign multififo0_fifo24_rdClk = multififo0_internalClock;
assign multififo0_fifo24_rdEnable = multififo0_norOutput[23];
assign multififo0_fifo24_wrClk = multififo0_internalClock;
assign multififo0_fifo24_wrEnable = multififo0_norOutput[22];
assign multififo0_fifo25_reset = multififo0_memoryReset;
assign multififo0_fifo25_di = multififo0_fifo24_do;
assign multififo0_fifo25_rdClk = multififo0_internalClock;
assign multififo0_fifo25_rdEnable = multififo0_norOutput[24];
assign multififo0_fifo25_wrClk = multififo0_internalClock;
assign multififo0_fifo25_wrEnable = multififo0_norOutput[23];
assign multififo0_fifo26_reset = multififo0_memoryReset;
assign multififo0_fifo26_di = multififo0_fifo25_do;
assign multififo0_fifo26_rdClk = multififo0_internalClock;
assign multififo0_fifo26_rdEnable = multififo0_norOutput[25];
assign multififo0_fifo26_wrClk = multififo0_internalClock;
assign multififo0_fifo26_wrEnable = multififo0_norOutput[24];
assign multififo0_fifo27_reset = multififo0_memoryReset;
assign multififo0_fifo27_di = multififo0_fifo26_do;
assign multififo0_fifo27_rdClk = multififo0_internalClock;
assign multififo0_fifo27_rdEnable = multififo0_norOutput[26];
assign multififo0_fifo27_wrClk = multififo0_internalClock;
assign multififo0_fifo27_wrEnable = multififo0_norOutput[25];
assign multififo0_fifo28_reset = multififo0_memoryReset;
assign multififo0_fifo28_di = multififo0_fifo27_do;
assign multififo0_fifo28_rdClk = multififo0_internalClock;
assign multififo0_fifo28_rdEnable = multififo0_norOutput[27];
assign multififo0_fifo28_wrClk = multififo0_internalClock;
assign multififo0_fifo28_wrEnable = multififo0_norOutput[26];
assign multififo0_fifo29_reset = multififo0_memoryReset;
assign multififo0_fifo29_di = multififo0_fifo28_do;
assign multififo0_fifo29_rdClk = multififo0_internalClock;
assign multififo0_fifo29_rdEnable = multififo0_norOutput[28];
assign multififo0_fifo29_wrClk = multififo0_internalClock;
assign multififo0_fifo29_wrEnable = multififo0_norOutput[27];
assign multififo0_fifo30_reset = multififo0_memoryReset;
assign multififo0_fifo30_di = multififo0_fifo29_do;
assign multififo0_fifo30_rdClk = multififo0_internalClock;
assign multififo0_fifo30_rdEnable = multififo0_norOutput[29];
assign multififo0_fifo30_wrClk = multififo0_internalClock;
assign multififo0_fifo30_wrEnable = multififo0_norOutput[28];
assign multififo0_fifo31_reset = multififo0_memoryReset;
assign multififo0_fifo31_di = multififo0_fifo30_do;
assign multififo0_fifo31_rdClk = multififo0_internalClock;
assign multififo0_fifo31_rdEnable = multififo0_norOutput[30];
assign multififo0_fifo31_wrClk = multififo0_internalClock;
assign multififo0_fifo31_wrEnable = multififo0_norOutput[29];
assign multififo0_fifo32_reset = multififo0_memoryReset;
assign multififo0_fifo32_di = multififo0_fifo31_do;
assign multififo0_fifo32_rdClk = multififo0_internalClock;
assign multififo0_fifo32_rdEnable = multififo0_norOutput[31];
assign multififo0_fifo32_wrClk = multififo0_internalClock;
assign multififo0_fifo32_wrEnable = multififo0_norOutput[30];
assign multififo0_fifo33_reset = multififo0_memoryReset;
assign multififo0_fifo33_di = multififo0_fifo32_do;
assign multififo0_fifo33_rdClk = multififo0_internalClock;
assign multififo0_fifo33_rdEnable = multififo0_norOutput[32];
assign multififo0_fifo33_wrClk = multififo0_internalClock;
assign multififo0_fifo33_wrEnable = multififo0_norOutput[31];
assign multififo0_fifo34_reset = multififo0_memoryReset;
assign multififo0_fifo34_di = multififo0_fifo33_do;
assign multififo0_fifo34_rdClk = multififo0_internalClock;
assign multififo0_fifo34_rdEnable = multififo0_norOutput[33];
assign multififo0_fifo34_wrClk = multififo0_internalClock;
assign multififo0_fifo34_wrEnable = multififo0_norOutput[32];
assign multififo0_fifo35_reset = multififo0_memoryReset;
assign multififo0_fifo35_di = multififo0_fifo34_do;
assign multififo0_fifo35_rdClk = multififo0_internalClock;
assign multififo0_fifo35_rdEnable = multififo0_norOutput[34];
assign multififo0_fifo35_wrClk = multififo0_internalClock;
assign multififo0_fifo35_wrEnable = multififo0_norOutput[33];
assign multififo0_fifo36_reset = multififo0_memoryReset;
assign multififo0_fifo36_di = multififo0_fifo35_do;
assign multififo0_fifo36_rdClk = multififo0_internalClock;
assign multififo0_fifo36_rdEnable = multififo0_norOutput[35];
assign multififo0_fifo36_wrClk = multififo0_internalClock;
assign multififo0_fifo36_wrEnable = multififo0_norOutput[34];
assign multififo0_fifo37_reset = multififo0_memoryReset;
assign multififo0_fifo37_di = multififo0_fifo36_do;
assign multififo0_fifo37_rdClk = multififo0_internalClock;
assign multififo0_fifo37_rdEnable = multififo0_norOutput[36];
assign multififo0_fifo37_wrClk = multififo0_internalClock;
assign multififo0_fifo37_wrEnable = multififo0_norOutput[35];
assign multififo0_fifo38_reset = multififo0_memoryReset;
assign multififo0_fifo38_di = multififo0_fifo37_do;
assign multififo0_fifo38_rdClk = multififo0_internalClock;
assign multififo0_fifo38_rdEnable = multififo0_norOutput[37];
assign multififo0_fifo38_wrClk = multififo0_internalClock;
assign multififo0_fifo38_wrEnable = multififo0_norOutput[36];
assign multififo0_fifo39_reset = multififo0_memoryReset;
assign multififo0_fifo39_di = multififo0_fifo38_do;
assign multififo0_fifo39_rdClk = multififo0_internalClock;
assign multififo0_fifo39_rdEnable = multififo0_norOutput[38];
assign multififo0_fifo39_wrClk = multififo0_internalClock;
assign multififo0_fifo39_wrEnable = multififo0_norOutput[37];
assign multififo0_sysAlmostEmpty = multififo0_fifo1_almostEmpty;
assign multififo0_sysAlmostFull = multififo0_fifo0_almostFull;
assign multififo0_outputData = multififo0_fifo1_do;
assign multififo0_multiFIFOEmpty = multififo0_fifo1_empty;
assign multififo0_multiFIFOFull = multififo0_fifo0_full;
assign multififo0_sysReadError = multififo0_fifo1_readError;
assign multififo0_sysWriteError = multififo0_fifo0_writeError;
assign multififo0_sysReadCount = multififo0_fifo1_rdCount;
assign multififo0_sysWriteCount = multififo0_fifo0_wrCount;
always @(*) begin
	fsmwritefifo1_writeError <= 1'd0;
	fsmwritefifo1_enableWritingFIFO <= 1'd0;
	fsmwritefifo1_next_state <= 2'd0;
	fsmwritefifo1_next_state <= fsmwritefifo1_state;
	case (fsmwritefifo1_state)
		1'd1: begin
			fsmwritefifo1_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo1_fifoAlmostFullFlag | (~fsmwritefifo1_extWriteEnable))) begin
				fsmwritefifo1_enableWritingFIFO <= 1'd0;
				fsmwritefifo1_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo1_enableWritingFIFO <= 1'd0;
			fsmwritefifo1_writeError <= 1'd1;
			if ((~fsmwritefifo1_extWriteEnable)) begin
				fsmwritefifo1_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo1_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo1_fifoAlmostFullFlag) & fsmwritefifo1_extWriteEnable) & fsmwritefifo1_dataReady)) begin
				fsmwritefifo1_enableWritingFIFO <= 1'd1;
				fsmwritefifo1_next_state <= 1'd1;
			end
			if ((fsmwritefifo1_fifowrError | (fsmwritefifo1_fifoAlmostFullFlag & fsmwritefifo1_extWriteEnable))) begin
				fsmwritefifo1_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo1_enableReadingFIFO <= 1'd0;
	fsmreadfifo1_readError <= 1'd0;
	fsmreadfifo1_next_state <= 2'd0;
	fsmreadfifo1_next_state <= fsmreadfifo1_state;
	case (fsmreadfifo1_state)
		1'd1: begin
			fsmreadfifo1_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo1_fifoEmptyFlag | (~fsmreadfifo1_extReadEnable))) begin
				fsmreadfifo1_enableReadingFIFO <= 1'd0;
				fsmreadfifo1_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo1_enableReadingFIFO <= 1'd0;
			fsmreadfifo1_readError <= 1'd1;
			if ((~fsmreadfifo1_extReadEnable)) begin
				fsmreadfifo1_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo1_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo1_fifoEmptyFlag) & fsmreadfifo1_extReadEnable)) begin
				fsmreadfifo1_enableReadingFIFO <= 1'd1;
				fsmreadfifo1_next_state <= 1'd1;
			end
			if ((fsmreadfifo1_fifordError | (fsmreadfifo1_fifoEmptyFlag & fsmreadfifo1_extReadEnable))) begin
				fsmreadfifo1_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo1_internalClock = sys_clk;
assign multififo1_memoryReset = (multififo1_memoryRST | multififo1_automaticReset);
always @(*) begin
	multififo1_norOutput <= 39'd0;
	multififo1_norOutput[0] <= (~(multififo1_fifo42_full | multififo1_fifo40_empty));
	multififo1_norOutput[38] <= (~(multififo1_fifo41_full | multififo1_fifo79_empty));
	multififo1_norOutput[1] <= (~(multififo1_fifo43_full | multififo1_fifo42_empty));
	multififo1_norOutput[2] <= (~(multififo1_fifo44_full | multififo1_fifo43_empty));
	multififo1_norOutput[3] <= (~(multififo1_fifo45_full | multififo1_fifo44_empty));
	multififo1_norOutput[4] <= (~(multififo1_fifo46_full | multififo1_fifo45_empty));
	multififo1_norOutput[5] <= (~(multififo1_fifo47_full | multififo1_fifo46_empty));
	multififo1_norOutput[6] <= (~(multififo1_fifo48_full | multififo1_fifo47_empty));
	multififo1_norOutput[7] <= (~(multififo1_fifo49_full | multififo1_fifo48_empty));
	multififo1_norOutput[8] <= (~(multififo1_fifo50_full | multififo1_fifo49_empty));
	multififo1_norOutput[9] <= (~(multififo1_fifo51_full | multififo1_fifo50_empty));
	multififo1_norOutput[10] <= (~(multififo1_fifo52_full | multififo1_fifo51_empty));
	multififo1_norOutput[11] <= (~(multififo1_fifo53_full | multififo1_fifo52_empty));
	multififo1_norOutput[12] <= (~(multififo1_fifo54_full | multififo1_fifo53_empty));
	multififo1_norOutput[13] <= (~(multififo1_fifo55_full | multififo1_fifo54_empty));
	multififo1_norOutput[14] <= (~(multififo1_fifo56_full | multififo1_fifo55_empty));
	multififo1_norOutput[15] <= (~(multififo1_fifo57_full | multififo1_fifo56_empty));
	multififo1_norOutput[16] <= (~(multififo1_fifo58_full | multififo1_fifo57_empty));
	multififo1_norOutput[17] <= (~(multififo1_fifo59_full | multififo1_fifo58_empty));
	multififo1_norOutput[18] <= (~(multififo1_fifo60_full | multififo1_fifo59_empty));
	multififo1_norOutput[19] <= (~(multififo1_fifo61_full | multififo1_fifo60_empty));
	multififo1_norOutput[20] <= (~(multififo1_fifo62_full | multififo1_fifo61_empty));
	multififo1_norOutput[21] <= (~(multififo1_fifo63_full | multififo1_fifo62_empty));
	multififo1_norOutput[22] <= (~(multififo1_fifo64_full | multififo1_fifo63_empty));
	multififo1_norOutput[23] <= (~(multififo1_fifo65_full | multififo1_fifo64_empty));
	multififo1_norOutput[24] <= (~(multififo1_fifo66_full | multififo1_fifo65_empty));
	multififo1_norOutput[25] <= (~(multififo1_fifo67_full | multififo1_fifo66_empty));
	multififo1_norOutput[26] <= (~(multififo1_fifo68_full | multififo1_fifo67_empty));
	multififo1_norOutput[27] <= (~(multififo1_fifo69_full | multififo1_fifo68_empty));
	multififo1_norOutput[28] <= (~(multififo1_fifo70_full | multififo1_fifo69_empty));
	multififo1_norOutput[29] <= (~(multififo1_fifo71_full | multififo1_fifo70_empty));
	multififo1_norOutput[30] <= (~(multififo1_fifo72_full | multififo1_fifo71_empty));
	multififo1_norOutput[31] <= (~(multififo1_fifo73_full | multififo1_fifo72_empty));
	multififo1_norOutput[32] <= (~(multififo1_fifo74_full | multififo1_fifo73_empty));
	multififo1_norOutput[33] <= (~(multififo1_fifo75_full | multififo1_fifo74_empty));
	multififo1_norOutput[34] <= (~(multififo1_fifo76_full | multififo1_fifo75_empty));
	multififo1_norOutput[35] <= (~(multififo1_fifo77_full | multififo1_fifo76_empty));
	multififo1_norOutput[36] <= (~(multififo1_fifo78_full | multififo1_fifo77_empty));
	multififo1_norOutput[37] <= (~(multififo1_fifo79_full | multififo1_fifo78_empty));
end
assign multififo1_fifo40_reset = multififo1_memoryReset;
assign multififo1_fifo40_di = multififo1_inputData;
assign multififo1_fifo40_rdClk = multififo1_internalClock;
assign multififo1_fifo40_rdEnable = multififo1_norOutput[0];
assign multififo1_fifo40_wrClk = bufrFrameClk_clk;
assign multififo1_fifo40_wrEnable = multififo1_writeEnable;
assign multififo1_fifo41_reset = multififo1_memoryReset;
assign multififo1_fifo41_di = multififo1_fifo79_do;
assign multififo1_fifo41_rdClk = sys_clk;
assign multififo1_fifo41_rdEnable = multififo1_readEnable;
assign multififo1_fifo41_wrClk = multififo1_internalClock;
assign multififo1_fifo41_wrEnable = multififo1_norOutput[38];
assign multififo1_fifo42_reset = multififo1_memoryReset;
assign multififo1_fifo42_di = multififo1_fifo40_do;
assign multififo1_fifo42_rdClk = multififo1_internalClock;
assign multififo1_fifo42_rdEnable = multififo1_norOutput[1];
assign multififo1_fifo42_wrClk = multififo1_internalClock;
assign multififo1_fifo42_wrEnable = multififo1_norOutput[0];
assign multififo1_fifo43_reset = multififo1_memoryReset;
assign multififo1_fifo43_di = multififo1_fifo42_do;
assign multififo1_fifo43_rdClk = multififo1_internalClock;
assign multififo1_fifo43_rdEnable = multififo1_norOutput[2];
assign multififo1_fifo43_wrClk = multififo1_internalClock;
assign multififo1_fifo43_wrEnable = multififo1_norOutput[1];
assign multififo1_fifo44_reset = multififo1_memoryReset;
assign multififo1_fifo44_di = multififo1_fifo43_do;
assign multififo1_fifo44_rdClk = multififo1_internalClock;
assign multififo1_fifo44_rdEnable = multififo1_norOutput[3];
assign multififo1_fifo44_wrClk = multififo1_internalClock;
assign multififo1_fifo44_wrEnable = multififo1_norOutput[2];
assign multififo1_fifo45_reset = multififo1_memoryReset;
assign multififo1_fifo45_di = multififo1_fifo44_do;
assign multififo1_fifo45_rdClk = multififo1_internalClock;
assign multififo1_fifo45_rdEnable = multififo1_norOutput[4];
assign multififo1_fifo45_wrClk = multififo1_internalClock;
assign multififo1_fifo45_wrEnable = multififo1_norOutput[3];
assign multififo1_fifo46_reset = multififo1_memoryReset;
assign multififo1_fifo46_di = multififo1_fifo45_do;
assign multififo1_fifo46_rdClk = multififo1_internalClock;
assign multififo1_fifo46_rdEnable = multififo1_norOutput[5];
assign multififo1_fifo46_wrClk = multififo1_internalClock;
assign multififo1_fifo46_wrEnable = multififo1_norOutput[4];
assign multififo1_fifo47_reset = multififo1_memoryReset;
assign multififo1_fifo47_di = multififo1_fifo46_do;
assign multififo1_fifo47_rdClk = multififo1_internalClock;
assign multififo1_fifo47_rdEnable = multififo1_norOutput[6];
assign multififo1_fifo47_wrClk = multififo1_internalClock;
assign multififo1_fifo47_wrEnable = multififo1_norOutput[5];
assign multififo1_fifo48_reset = multififo1_memoryReset;
assign multififo1_fifo48_di = multififo1_fifo47_do;
assign multififo1_fifo48_rdClk = multififo1_internalClock;
assign multififo1_fifo48_rdEnable = multififo1_norOutput[7];
assign multififo1_fifo48_wrClk = multififo1_internalClock;
assign multififo1_fifo48_wrEnable = multififo1_norOutput[6];
assign multififo1_fifo49_reset = multififo1_memoryReset;
assign multififo1_fifo49_di = multififo1_fifo48_do;
assign multififo1_fifo49_rdClk = multififo1_internalClock;
assign multififo1_fifo49_rdEnable = multififo1_norOutput[8];
assign multififo1_fifo49_wrClk = multififo1_internalClock;
assign multififo1_fifo49_wrEnable = multififo1_norOutput[7];
assign multififo1_fifo50_reset = multififo1_memoryReset;
assign multififo1_fifo50_di = multififo1_fifo49_do;
assign multififo1_fifo50_rdClk = multififo1_internalClock;
assign multififo1_fifo50_rdEnable = multififo1_norOutput[9];
assign multififo1_fifo50_wrClk = multififo1_internalClock;
assign multififo1_fifo50_wrEnable = multififo1_norOutput[8];
assign multififo1_fifo51_reset = multififo1_memoryReset;
assign multififo1_fifo51_di = multififo1_fifo50_do;
assign multififo1_fifo51_rdClk = multififo1_internalClock;
assign multififo1_fifo51_rdEnable = multififo1_norOutput[10];
assign multififo1_fifo51_wrClk = multififo1_internalClock;
assign multififo1_fifo51_wrEnable = multififo1_norOutput[9];
assign multififo1_fifo52_reset = multififo1_memoryReset;
assign multififo1_fifo52_di = multififo1_fifo51_do;
assign multififo1_fifo52_rdClk = multififo1_internalClock;
assign multififo1_fifo52_rdEnable = multififo1_norOutput[11];
assign multififo1_fifo52_wrClk = multififo1_internalClock;
assign multififo1_fifo52_wrEnable = multififo1_norOutput[10];
assign multififo1_fifo53_reset = multififo1_memoryReset;
assign multififo1_fifo53_di = multififo1_fifo52_do;
assign multififo1_fifo53_rdClk = multififo1_internalClock;
assign multififo1_fifo53_rdEnable = multififo1_norOutput[12];
assign multififo1_fifo53_wrClk = multififo1_internalClock;
assign multififo1_fifo53_wrEnable = multififo1_norOutput[11];
assign multififo1_fifo54_reset = multififo1_memoryReset;
assign multififo1_fifo54_di = multififo1_fifo53_do;
assign multififo1_fifo54_rdClk = multififo1_internalClock;
assign multififo1_fifo54_rdEnable = multififo1_norOutput[13];
assign multififo1_fifo54_wrClk = multififo1_internalClock;
assign multififo1_fifo54_wrEnable = multififo1_norOutput[12];
assign multififo1_fifo55_reset = multififo1_memoryReset;
assign multififo1_fifo55_di = multififo1_fifo54_do;
assign multififo1_fifo55_rdClk = multififo1_internalClock;
assign multififo1_fifo55_rdEnable = multififo1_norOutput[14];
assign multififo1_fifo55_wrClk = multififo1_internalClock;
assign multififo1_fifo55_wrEnable = multififo1_norOutput[13];
assign multififo1_fifo56_reset = multififo1_memoryReset;
assign multififo1_fifo56_di = multififo1_fifo55_do;
assign multififo1_fifo56_rdClk = multififo1_internalClock;
assign multififo1_fifo56_rdEnable = multififo1_norOutput[15];
assign multififo1_fifo56_wrClk = multififo1_internalClock;
assign multififo1_fifo56_wrEnable = multififo1_norOutput[14];
assign multififo1_fifo57_reset = multififo1_memoryReset;
assign multififo1_fifo57_di = multififo1_fifo56_do;
assign multififo1_fifo57_rdClk = multififo1_internalClock;
assign multififo1_fifo57_rdEnable = multififo1_norOutput[16];
assign multififo1_fifo57_wrClk = multififo1_internalClock;
assign multififo1_fifo57_wrEnable = multififo1_norOutput[15];
assign multififo1_fifo58_reset = multififo1_memoryReset;
assign multififo1_fifo58_di = multififo1_fifo57_do;
assign multififo1_fifo58_rdClk = multififo1_internalClock;
assign multififo1_fifo58_rdEnable = multififo1_norOutput[17];
assign multififo1_fifo58_wrClk = multififo1_internalClock;
assign multififo1_fifo58_wrEnable = multififo1_norOutput[16];
assign multififo1_fifo59_reset = multififo1_memoryReset;
assign multififo1_fifo59_di = multififo1_fifo58_do;
assign multififo1_fifo59_rdClk = multififo1_internalClock;
assign multififo1_fifo59_rdEnable = multififo1_norOutput[18];
assign multififo1_fifo59_wrClk = multififo1_internalClock;
assign multififo1_fifo59_wrEnable = multififo1_norOutput[17];
assign multififo1_fifo60_reset = multififo1_memoryReset;
assign multififo1_fifo60_di = multififo1_fifo59_do;
assign multififo1_fifo60_rdClk = multififo1_internalClock;
assign multififo1_fifo60_rdEnable = multififo1_norOutput[19];
assign multififo1_fifo60_wrClk = multififo1_internalClock;
assign multififo1_fifo60_wrEnable = multififo1_norOutput[18];
assign multififo1_fifo61_reset = multififo1_memoryReset;
assign multififo1_fifo61_di = multififo1_fifo60_do;
assign multififo1_fifo61_rdClk = multififo1_internalClock;
assign multififo1_fifo61_rdEnable = multififo1_norOutput[20];
assign multififo1_fifo61_wrClk = multififo1_internalClock;
assign multififo1_fifo61_wrEnable = multififo1_norOutput[19];
assign multififo1_fifo62_reset = multififo1_memoryReset;
assign multififo1_fifo62_di = multififo1_fifo61_do;
assign multififo1_fifo62_rdClk = multififo1_internalClock;
assign multififo1_fifo62_rdEnable = multififo1_norOutput[21];
assign multififo1_fifo62_wrClk = multififo1_internalClock;
assign multififo1_fifo62_wrEnable = multififo1_norOutput[20];
assign multififo1_fifo63_reset = multififo1_memoryReset;
assign multififo1_fifo63_di = multififo1_fifo62_do;
assign multififo1_fifo63_rdClk = multififo1_internalClock;
assign multififo1_fifo63_rdEnable = multififo1_norOutput[22];
assign multififo1_fifo63_wrClk = multififo1_internalClock;
assign multififo1_fifo63_wrEnable = multififo1_norOutput[21];
assign multififo1_fifo64_reset = multififo1_memoryReset;
assign multififo1_fifo64_di = multififo1_fifo63_do;
assign multififo1_fifo64_rdClk = multififo1_internalClock;
assign multififo1_fifo64_rdEnable = multififo1_norOutput[23];
assign multififo1_fifo64_wrClk = multififo1_internalClock;
assign multififo1_fifo64_wrEnable = multififo1_norOutput[22];
assign multififo1_fifo65_reset = multififo1_memoryReset;
assign multififo1_fifo65_di = multififo1_fifo64_do;
assign multififo1_fifo65_rdClk = multififo1_internalClock;
assign multififo1_fifo65_rdEnable = multififo1_norOutput[24];
assign multififo1_fifo65_wrClk = multififo1_internalClock;
assign multififo1_fifo65_wrEnable = multififo1_norOutput[23];
assign multififo1_fifo66_reset = multififo1_memoryReset;
assign multififo1_fifo66_di = multififo1_fifo65_do;
assign multififo1_fifo66_rdClk = multififo1_internalClock;
assign multififo1_fifo66_rdEnable = multififo1_norOutput[25];
assign multififo1_fifo66_wrClk = multififo1_internalClock;
assign multififo1_fifo66_wrEnable = multififo1_norOutput[24];
assign multififo1_fifo67_reset = multififo1_memoryReset;
assign multififo1_fifo67_di = multififo1_fifo66_do;
assign multififo1_fifo67_rdClk = multififo1_internalClock;
assign multififo1_fifo67_rdEnable = multififo1_norOutput[26];
assign multififo1_fifo67_wrClk = multififo1_internalClock;
assign multififo1_fifo67_wrEnable = multififo1_norOutput[25];
assign multififo1_fifo68_reset = multififo1_memoryReset;
assign multififo1_fifo68_di = multififo1_fifo67_do;
assign multififo1_fifo68_rdClk = multififo1_internalClock;
assign multififo1_fifo68_rdEnable = multififo1_norOutput[27];
assign multififo1_fifo68_wrClk = multififo1_internalClock;
assign multififo1_fifo68_wrEnable = multififo1_norOutput[26];
assign multififo1_fifo69_reset = multififo1_memoryReset;
assign multififo1_fifo69_di = multififo1_fifo68_do;
assign multififo1_fifo69_rdClk = multififo1_internalClock;
assign multififo1_fifo69_rdEnable = multififo1_norOutput[28];
assign multififo1_fifo69_wrClk = multififo1_internalClock;
assign multififo1_fifo69_wrEnable = multififo1_norOutput[27];
assign multififo1_fifo70_reset = multififo1_memoryReset;
assign multififo1_fifo70_di = multififo1_fifo69_do;
assign multififo1_fifo70_rdClk = multififo1_internalClock;
assign multififo1_fifo70_rdEnable = multififo1_norOutput[29];
assign multififo1_fifo70_wrClk = multififo1_internalClock;
assign multififo1_fifo70_wrEnable = multififo1_norOutput[28];
assign multififo1_fifo71_reset = multififo1_memoryReset;
assign multififo1_fifo71_di = multififo1_fifo70_do;
assign multififo1_fifo71_rdClk = multififo1_internalClock;
assign multififo1_fifo71_rdEnable = multififo1_norOutput[30];
assign multififo1_fifo71_wrClk = multififo1_internalClock;
assign multififo1_fifo71_wrEnable = multififo1_norOutput[29];
assign multififo1_fifo72_reset = multififo1_memoryReset;
assign multififo1_fifo72_di = multififo1_fifo71_do;
assign multififo1_fifo72_rdClk = multififo1_internalClock;
assign multififo1_fifo72_rdEnable = multififo1_norOutput[31];
assign multififo1_fifo72_wrClk = multififo1_internalClock;
assign multififo1_fifo72_wrEnable = multififo1_norOutput[30];
assign multififo1_fifo73_reset = multififo1_memoryReset;
assign multififo1_fifo73_di = multififo1_fifo72_do;
assign multififo1_fifo73_rdClk = multififo1_internalClock;
assign multififo1_fifo73_rdEnable = multififo1_norOutput[32];
assign multififo1_fifo73_wrClk = multififo1_internalClock;
assign multififo1_fifo73_wrEnable = multififo1_norOutput[31];
assign multififo1_fifo74_reset = multififo1_memoryReset;
assign multififo1_fifo74_di = multififo1_fifo73_do;
assign multififo1_fifo74_rdClk = multififo1_internalClock;
assign multififo1_fifo74_rdEnable = multififo1_norOutput[33];
assign multififo1_fifo74_wrClk = multififo1_internalClock;
assign multififo1_fifo74_wrEnable = multififo1_norOutput[32];
assign multififo1_fifo75_reset = multififo1_memoryReset;
assign multififo1_fifo75_di = multififo1_fifo74_do;
assign multififo1_fifo75_rdClk = multififo1_internalClock;
assign multififo1_fifo75_rdEnable = multififo1_norOutput[34];
assign multififo1_fifo75_wrClk = multififo1_internalClock;
assign multififo1_fifo75_wrEnable = multififo1_norOutput[33];
assign multififo1_fifo76_reset = multififo1_memoryReset;
assign multififo1_fifo76_di = multififo1_fifo75_do;
assign multififo1_fifo76_rdClk = multififo1_internalClock;
assign multififo1_fifo76_rdEnable = multififo1_norOutput[35];
assign multififo1_fifo76_wrClk = multififo1_internalClock;
assign multififo1_fifo76_wrEnable = multififo1_norOutput[34];
assign multififo1_fifo77_reset = multififo1_memoryReset;
assign multififo1_fifo77_di = multififo1_fifo76_do;
assign multififo1_fifo77_rdClk = multififo1_internalClock;
assign multififo1_fifo77_rdEnable = multififo1_norOutput[36];
assign multififo1_fifo77_wrClk = multififo1_internalClock;
assign multififo1_fifo77_wrEnable = multififo1_norOutput[35];
assign multififo1_fifo78_reset = multififo1_memoryReset;
assign multififo1_fifo78_di = multififo1_fifo77_do;
assign multififo1_fifo78_rdClk = multififo1_internalClock;
assign multififo1_fifo78_rdEnable = multififo1_norOutput[37];
assign multififo1_fifo78_wrClk = multififo1_internalClock;
assign multififo1_fifo78_wrEnable = multififo1_norOutput[36];
assign multififo1_fifo79_reset = multififo1_memoryReset;
assign multififo1_fifo79_di = multififo1_fifo78_do;
assign multififo1_fifo79_rdClk = multififo1_internalClock;
assign multififo1_fifo79_rdEnable = multififo1_norOutput[38];
assign multififo1_fifo79_wrClk = multififo1_internalClock;
assign multififo1_fifo79_wrEnable = multififo1_norOutput[37];
assign multififo1_sysAlmostEmpty = multififo1_fifo41_almostEmpty;
assign multififo1_sysAlmostFull = multififo1_fifo40_almostFull;
assign multififo1_outputData = multififo1_fifo41_do;
assign multififo1_multiFIFOEmpty = multififo1_fifo41_empty;
assign multififo1_multiFIFOFull = multififo1_fifo40_full;
assign multififo1_sysReadError = multififo1_fifo41_readError;
assign multififo1_sysWriteError = multififo1_fifo40_writeError;
assign multififo1_sysReadCount = multififo1_fifo41_rdCount;
assign multififo1_sysWriteCount = multififo1_fifo40_wrCount;
always @(*) begin
	fsmwritefifo2_enableWritingFIFO <= 1'd0;
	fsmwritefifo2_next_state <= 2'd0;
	fsmwritefifo2_writeError <= 1'd0;
	fsmwritefifo2_next_state <= fsmwritefifo2_state;
	case (fsmwritefifo2_state)
		1'd1: begin
			fsmwritefifo2_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo2_fifoAlmostFullFlag | (~fsmwritefifo2_extWriteEnable))) begin
				fsmwritefifo2_enableWritingFIFO <= 1'd0;
				fsmwritefifo2_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo2_enableWritingFIFO <= 1'd0;
			fsmwritefifo2_writeError <= 1'd1;
			if ((~fsmwritefifo2_extWriteEnable)) begin
				fsmwritefifo2_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo2_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo2_fifoAlmostFullFlag) & fsmwritefifo2_extWriteEnable) & fsmwritefifo2_dataReady)) begin
				fsmwritefifo2_enableWritingFIFO <= 1'd1;
				fsmwritefifo2_next_state <= 1'd1;
			end
			if ((fsmwritefifo2_fifowrError | (fsmwritefifo2_fifoAlmostFullFlag & fsmwritefifo2_extWriteEnable))) begin
				fsmwritefifo2_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo2_next_state <= 2'd0;
	fsmreadfifo2_enableReadingFIFO <= 1'd0;
	fsmreadfifo2_readError <= 1'd0;
	fsmreadfifo2_next_state <= fsmreadfifo2_state;
	case (fsmreadfifo2_state)
		1'd1: begin
			fsmreadfifo2_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo2_fifoEmptyFlag | (~fsmreadfifo2_extReadEnable))) begin
				fsmreadfifo2_enableReadingFIFO <= 1'd0;
				fsmreadfifo2_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo2_enableReadingFIFO <= 1'd0;
			fsmreadfifo2_readError <= 1'd1;
			if ((~fsmreadfifo2_extReadEnable)) begin
				fsmreadfifo2_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo2_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo2_fifoEmptyFlag) & fsmreadfifo2_extReadEnable)) begin
				fsmreadfifo2_enableReadingFIFO <= 1'd1;
				fsmreadfifo2_next_state <= 1'd1;
			end
			if ((fsmreadfifo2_fifordError | (fsmreadfifo2_fifoEmptyFlag & fsmreadfifo2_extReadEnable))) begin
				fsmreadfifo2_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo2_internalClock = sys_clk;
assign multififo2_memoryReset = (multififo2_memoryRST | multififo2_automaticReset);
always @(*) begin
	multififo2_norOutput <= 39'd0;
	multififo2_norOutput[0] <= (~(multififo2_fifo82_full | multififo2_fifo80_empty));
	multififo2_norOutput[38] <= (~(multififo2_fifo81_full | multififo2_fifo119_empty));
	multififo2_norOutput[1] <= (~(multififo2_fifo83_full | multififo2_fifo82_empty));
	multififo2_norOutput[2] <= (~(multififo2_fifo84_full | multififo2_fifo83_empty));
	multififo2_norOutput[3] <= (~(multififo2_fifo85_full | multififo2_fifo84_empty));
	multififo2_norOutput[4] <= (~(multififo2_fifo86_full | multififo2_fifo85_empty));
	multififo2_norOutput[5] <= (~(multififo2_fifo87_full | multififo2_fifo86_empty));
	multififo2_norOutput[6] <= (~(multififo2_fifo88_full | multififo2_fifo87_empty));
	multififo2_norOutput[7] <= (~(multififo2_fifo89_full | multififo2_fifo88_empty));
	multififo2_norOutput[8] <= (~(multififo2_fifo90_full | multififo2_fifo89_empty));
	multififo2_norOutput[9] <= (~(multififo2_fifo91_full | multififo2_fifo90_empty));
	multififo2_norOutput[10] <= (~(multififo2_fifo92_full | multififo2_fifo91_empty));
	multififo2_norOutput[11] <= (~(multififo2_fifo93_full | multififo2_fifo92_empty));
	multififo2_norOutput[12] <= (~(multififo2_fifo94_full | multififo2_fifo93_empty));
	multififo2_norOutput[13] <= (~(multififo2_fifo95_full | multififo2_fifo94_empty));
	multififo2_norOutput[14] <= (~(multififo2_fifo96_full | multififo2_fifo95_empty));
	multififo2_norOutput[15] <= (~(multififo2_fifo97_full | multififo2_fifo96_empty));
	multififo2_norOutput[16] <= (~(multififo2_fifo98_full | multififo2_fifo97_empty));
	multififo2_norOutput[17] <= (~(multififo2_fifo99_full | multififo2_fifo98_empty));
	multififo2_norOutput[18] <= (~(multififo2_fifo100_full | multififo2_fifo99_empty));
	multififo2_norOutput[19] <= (~(multififo2_fifo101_full | multififo2_fifo100_empty));
	multififo2_norOutput[20] <= (~(multififo2_fifo102_full | multififo2_fifo101_empty));
	multififo2_norOutput[21] <= (~(multififo2_fifo103_full | multififo2_fifo102_empty));
	multififo2_norOutput[22] <= (~(multififo2_fifo104_full | multififo2_fifo103_empty));
	multififo2_norOutput[23] <= (~(multififo2_fifo105_full | multififo2_fifo104_empty));
	multififo2_norOutput[24] <= (~(multififo2_fifo106_full | multififo2_fifo105_empty));
	multififo2_norOutput[25] <= (~(multififo2_fifo107_full | multififo2_fifo106_empty));
	multififo2_norOutput[26] <= (~(multififo2_fifo108_full | multififo2_fifo107_empty));
	multififo2_norOutput[27] <= (~(multififo2_fifo109_full | multififo2_fifo108_empty));
	multififo2_norOutput[28] <= (~(multififo2_fifo110_full | multififo2_fifo109_empty));
	multififo2_norOutput[29] <= (~(multififo2_fifo111_full | multififo2_fifo110_empty));
	multififo2_norOutput[30] <= (~(multififo2_fifo112_full | multififo2_fifo111_empty));
	multififo2_norOutput[31] <= (~(multififo2_fifo113_full | multififo2_fifo112_empty));
	multififo2_norOutput[32] <= (~(multififo2_fifo114_full | multififo2_fifo113_empty));
	multififo2_norOutput[33] <= (~(multififo2_fifo115_full | multififo2_fifo114_empty));
	multififo2_norOutput[34] <= (~(multififo2_fifo116_full | multififo2_fifo115_empty));
	multififo2_norOutput[35] <= (~(multififo2_fifo117_full | multififo2_fifo116_empty));
	multififo2_norOutput[36] <= (~(multififo2_fifo118_full | multififo2_fifo117_empty));
	multififo2_norOutput[37] <= (~(multififo2_fifo119_full | multififo2_fifo118_empty));
end
assign multififo2_fifo80_reset = multififo2_memoryReset;
assign multififo2_fifo80_di = multififo2_inputData;
assign multififo2_fifo80_rdClk = multififo2_internalClock;
assign multififo2_fifo80_rdEnable = multififo2_norOutput[0];
assign multififo2_fifo80_wrClk = bufrFrameClk_clk;
assign multififo2_fifo80_wrEnable = multififo2_writeEnable;
assign multififo2_fifo81_reset = multififo2_memoryReset;
assign multififo2_fifo81_di = multififo2_fifo119_do;
assign multififo2_fifo81_rdClk = sys_clk;
assign multififo2_fifo81_rdEnable = multififo2_readEnable;
assign multififo2_fifo81_wrClk = multififo2_internalClock;
assign multififo2_fifo81_wrEnable = multififo2_norOutput[38];
assign multififo2_fifo82_reset = multififo2_memoryReset;
assign multififo2_fifo82_di = multififo2_fifo80_do;
assign multififo2_fifo82_rdClk = multififo2_internalClock;
assign multififo2_fifo82_rdEnable = multififo2_norOutput[1];
assign multififo2_fifo82_wrClk = multififo2_internalClock;
assign multififo2_fifo82_wrEnable = multififo2_norOutput[0];
assign multififo2_fifo83_reset = multififo2_memoryReset;
assign multififo2_fifo83_di = multififo2_fifo82_do;
assign multififo2_fifo83_rdClk = multififo2_internalClock;
assign multififo2_fifo83_rdEnable = multififo2_norOutput[2];
assign multififo2_fifo83_wrClk = multififo2_internalClock;
assign multififo2_fifo83_wrEnable = multififo2_norOutput[1];
assign multififo2_fifo84_reset = multififo2_memoryReset;
assign multififo2_fifo84_di = multififo2_fifo83_do;
assign multififo2_fifo84_rdClk = multififo2_internalClock;
assign multififo2_fifo84_rdEnable = multififo2_norOutput[3];
assign multififo2_fifo84_wrClk = multififo2_internalClock;
assign multififo2_fifo84_wrEnable = multififo2_norOutput[2];
assign multififo2_fifo85_reset = multififo2_memoryReset;
assign multififo2_fifo85_di = multififo2_fifo84_do;
assign multififo2_fifo85_rdClk = multififo2_internalClock;
assign multififo2_fifo85_rdEnable = multififo2_norOutput[4];
assign multififo2_fifo85_wrClk = multififo2_internalClock;
assign multififo2_fifo85_wrEnable = multififo2_norOutput[3];
assign multififo2_fifo86_reset = multififo2_memoryReset;
assign multififo2_fifo86_di = multififo2_fifo85_do;
assign multififo2_fifo86_rdClk = multififo2_internalClock;
assign multififo2_fifo86_rdEnable = multififo2_norOutput[5];
assign multififo2_fifo86_wrClk = multififo2_internalClock;
assign multififo2_fifo86_wrEnable = multififo2_norOutput[4];
assign multififo2_fifo87_reset = multififo2_memoryReset;
assign multififo2_fifo87_di = multififo2_fifo86_do;
assign multififo2_fifo87_rdClk = multififo2_internalClock;
assign multififo2_fifo87_rdEnable = multififo2_norOutput[6];
assign multififo2_fifo87_wrClk = multififo2_internalClock;
assign multififo2_fifo87_wrEnable = multififo2_norOutput[5];
assign multififo2_fifo88_reset = multififo2_memoryReset;
assign multififo2_fifo88_di = multififo2_fifo87_do;
assign multififo2_fifo88_rdClk = multififo2_internalClock;
assign multififo2_fifo88_rdEnable = multififo2_norOutput[7];
assign multififo2_fifo88_wrClk = multififo2_internalClock;
assign multififo2_fifo88_wrEnable = multififo2_norOutput[6];
assign multififo2_fifo89_reset = multififo2_memoryReset;
assign multififo2_fifo89_di = multififo2_fifo88_do;
assign multififo2_fifo89_rdClk = multififo2_internalClock;
assign multififo2_fifo89_rdEnable = multififo2_norOutput[8];
assign multififo2_fifo89_wrClk = multififo2_internalClock;
assign multififo2_fifo89_wrEnable = multififo2_norOutput[7];
assign multififo2_fifo90_reset = multififo2_memoryReset;
assign multififo2_fifo90_di = multififo2_fifo89_do;
assign multififo2_fifo90_rdClk = multififo2_internalClock;
assign multififo2_fifo90_rdEnable = multififo2_norOutput[9];
assign multififo2_fifo90_wrClk = multififo2_internalClock;
assign multififo2_fifo90_wrEnable = multififo2_norOutput[8];
assign multififo2_fifo91_reset = multififo2_memoryReset;
assign multififo2_fifo91_di = multififo2_fifo90_do;
assign multififo2_fifo91_rdClk = multififo2_internalClock;
assign multififo2_fifo91_rdEnable = multififo2_norOutput[10];
assign multififo2_fifo91_wrClk = multififo2_internalClock;
assign multififo2_fifo91_wrEnable = multififo2_norOutput[9];
assign multififo2_fifo92_reset = multififo2_memoryReset;
assign multififo2_fifo92_di = multififo2_fifo91_do;
assign multififo2_fifo92_rdClk = multififo2_internalClock;
assign multififo2_fifo92_rdEnable = multififo2_norOutput[11];
assign multififo2_fifo92_wrClk = multififo2_internalClock;
assign multififo2_fifo92_wrEnable = multififo2_norOutput[10];
assign multififo2_fifo93_reset = multififo2_memoryReset;
assign multififo2_fifo93_di = multififo2_fifo92_do;
assign multififo2_fifo93_rdClk = multififo2_internalClock;
assign multififo2_fifo93_rdEnable = multififo2_norOutput[12];
assign multififo2_fifo93_wrClk = multififo2_internalClock;
assign multififo2_fifo93_wrEnable = multififo2_norOutput[11];
assign multififo2_fifo94_reset = multififo2_memoryReset;
assign multififo2_fifo94_di = multififo2_fifo93_do;
assign multififo2_fifo94_rdClk = multififo2_internalClock;
assign multififo2_fifo94_rdEnable = multififo2_norOutput[13];
assign multififo2_fifo94_wrClk = multififo2_internalClock;
assign multififo2_fifo94_wrEnable = multififo2_norOutput[12];
assign multififo2_fifo95_reset = multififo2_memoryReset;
assign multififo2_fifo95_di = multififo2_fifo94_do;
assign multififo2_fifo95_rdClk = multififo2_internalClock;
assign multififo2_fifo95_rdEnable = multififo2_norOutput[14];
assign multififo2_fifo95_wrClk = multififo2_internalClock;
assign multififo2_fifo95_wrEnable = multififo2_norOutput[13];
assign multififo2_fifo96_reset = multififo2_memoryReset;
assign multififo2_fifo96_di = multififo2_fifo95_do;
assign multififo2_fifo96_rdClk = multififo2_internalClock;
assign multififo2_fifo96_rdEnable = multififo2_norOutput[15];
assign multififo2_fifo96_wrClk = multififo2_internalClock;
assign multififo2_fifo96_wrEnable = multififo2_norOutput[14];
assign multififo2_fifo97_reset = multififo2_memoryReset;
assign multififo2_fifo97_di = multififo2_fifo96_do;
assign multififo2_fifo97_rdClk = multififo2_internalClock;
assign multififo2_fifo97_rdEnable = multififo2_norOutput[16];
assign multififo2_fifo97_wrClk = multififo2_internalClock;
assign multififo2_fifo97_wrEnable = multififo2_norOutput[15];
assign multififo2_fifo98_reset = multififo2_memoryReset;
assign multififo2_fifo98_di = multififo2_fifo97_do;
assign multififo2_fifo98_rdClk = multififo2_internalClock;
assign multififo2_fifo98_rdEnable = multififo2_norOutput[17];
assign multififo2_fifo98_wrClk = multififo2_internalClock;
assign multififo2_fifo98_wrEnable = multififo2_norOutput[16];
assign multififo2_fifo99_reset = multififo2_memoryReset;
assign multififo2_fifo99_di = multififo2_fifo98_do;
assign multififo2_fifo99_rdClk = multififo2_internalClock;
assign multififo2_fifo99_rdEnable = multififo2_norOutput[18];
assign multififo2_fifo99_wrClk = multififo2_internalClock;
assign multififo2_fifo99_wrEnable = multififo2_norOutput[17];
assign multififo2_fifo100_reset = multififo2_memoryReset;
assign multififo2_fifo100_di = multififo2_fifo99_do;
assign multififo2_fifo100_rdClk = multififo2_internalClock;
assign multififo2_fifo100_rdEnable = multififo2_norOutput[19];
assign multififo2_fifo100_wrClk = multififo2_internalClock;
assign multififo2_fifo100_wrEnable = multififo2_norOutput[18];
assign multififo2_fifo101_reset = multififo2_memoryReset;
assign multififo2_fifo101_di = multififo2_fifo100_do;
assign multififo2_fifo101_rdClk = multififo2_internalClock;
assign multififo2_fifo101_rdEnable = multififo2_norOutput[20];
assign multififo2_fifo101_wrClk = multififo2_internalClock;
assign multififo2_fifo101_wrEnable = multififo2_norOutput[19];
assign multififo2_fifo102_reset = multififo2_memoryReset;
assign multififo2_fifo102_di = multififo2_fifo101_do;
assign multififo2_fifo102_rdClk = multififo2_internalClock;
assign multififo2_fifo102_rdEnable = multififo2_norOutput[21];
assign multififo2_fifo102_wrClk = multififo2_internalClock;
assign multififo2_fifo102_wrEnable = multififo2_norOutput[20];
assign multififo2_fifo103_reset = multififo2_memoryReset;
assign multififo2_fifo103_di = multififo2_fifo102_do;
assign multififo2_fifo103_rdClk = multififo2_internalClock;
assign multififo2_fifo103_rdEnable = multififo2_norOutput[22];
assign multififo2_fifo103_wrClk = multififo2_internalClock;
assign multififo2_fifo103_wrEnable = multififo2_norOutput[21];
assign multififo2_fifo104_reset = multififo2_memoryReset;
assign multififo2_fifo104_di = multififo2_fifo103_do;
assign multififo2_fifo104_rdClk = multififo2_internalClock;
assign multififo2_fifo104_rdEnable = multififo2_norOutput[23];
assign multififo2_fifo104_wrClk = multififo2_internalClock;
assign multififo2_fifo104_wrEnable = multififo2_norOutput[22];
assign multififo2_fifo105_reset = multififo2_memoryReset;
assign multififo2_fifo105_di = multififo2_fifo104_do;
assign multififo2_fifo105_rdClk = multififo2_internalClock;
assign multififo2_fifo105_rdEnable = multififo2_norOutput[24];
assign multififo2_fifo105_wrClk = multififo2_internalClock;
assign multififo2_fifo105_wrEnable = multififo2_norOutput[23];
assign multififo2_fifo106_reset = multififo2_memoryReset;
assign multififo2_fifo106_di = multififo2_fifo105_do;
assign multififo2_fifo106_rdClk = multififo2_internalClock;
assign multififo2_fifo106_rdEnable = multififo2_norOutput[25];
assign multififo2_fifo106_wrClk = multififo2_internalClock;
assign multififo2_fifo106_wrEnable = multififo2_norOutput[24];
assign multififo2_fifo107_reset = multififo2_memoryReset;
assign multififo2_fifo107_di = multififo2_fifo106_do;
assign multififo2_fifo107_rdClk = multififo2_internalClock;
assign multififo2_fifo107_rdEnable = multififo2_norOutput[26];
assign multififo2_fifo107_wrClk = multififo2_internalClock;
assign multififo2_fifo107_wrEnable = multififo2_norOutput[25];
assign multififo2_fifo108_reset = multififo2_memoryReset;
assign multififo2_fifo108_di = multififo2_fifo107_do;
assign multififo2_fifo108_rdClk = multififo2_internalClock;
assign multififo2_fifo108_rdEnable = multififo2_norOutput[27];
assign multififo2_fifo108_wrClk = multififo2_internalClock;
assign multififo2_fifo108_wrEnable = multififo2_norOutput[26];
assign multififo2_fifo109_reset = multififo2_memoryReset;
assign multififo2_fifo109_di = multififo2_fifo108_do;
assign multififo2_fifo109_rdClk = multififo2_internalClock;
assign multififo2_fifo109_rdEnable = multififo2_norOutput[28];
assign multififo2_fifo109_wrClk = multififo2_internalClock;
assign multififo2_fifo109_wrEnable = multififo2_norOutput[27];
assign multififo2_fifo110_reset = multififo2_memoryReset;
assign multififo2_fifo110_di = multififo2_fifo109_do;
assign multififo2_fifo110_rdClk = multififo2_internalClock;
assign multififo2_fifo110_rdEnable = multififo2_norOutput[29];
assign multififo2_fifo110_wrClk = multififo2_internalClock;
assign multififo2_fifo110_wrEnable = multififo2_norOutput[28];
assign multififo2_fifo111_reset = multififo2_memoryReset;
assign multififo2_fifo111_di = multififo2_fifo110_do;
assign multififo2_fifo111_rdClk = multififo2_internalClock;
assign multififo2_fifo111_rdEnable = multififo2_norOutput[30];
assign multififo2_fifo111_wrClk = multififo2_internalClock;
assign multififo2_fifo111_wrEnable = multififo2_norOutput[29];
assign multififo2_fifo112_reset = multififo2_memoryReset;
assign multififo2_fifo112_di = multififo2_fifo111_do;
assign multififo2_fifo112_rdClk = multififo2_internalClock;
assign multififo2_fifo112_rdEnable = multififo2_norOutput[31];
assign multififo2_fifo112_wrClk = multififo2_internalClock;
assign multififo2_fifo112_wrEnable = multififo2_norOutput[30];
assign multififo2_fifo113_reset = multififo2_memoryReset;
assign multififo2_fifo113_di = multififo2_fifo112_do;
assign multififo2_fifo113_rdClk = multififo2_internalClock;
assign multififo2_fifo113_rdEnable = multififo2_norOutput[32];
assign multififo2_fifo113_wrClk = multififo2_internalClock;
assign multififo2_fifo113_wrEnable = multififo2_norOutput[31];
assign multififo2_fifo114_reset = multififo2_memoryReset;
assign multififo2_fifo114_di = multififo2_fifo113_do;
assign multififo2_fifo114_rdClk = multififo2_internalClock;
assign multififo2_fifo114_rdEnable = multififo2_norOutput[33];
assign multififo2_fifo114_wrClk = multififo2_internalClock;
assign multififo2_fifo114_wrEnable = multififo2_norOutput[32];
assign multififo2_fifo115_reset = multififo2_memoryReset;
assign multififo2_fifo115_di = multififo2_fifo114_do;
assign multififo2_fifo115_rdClk = multififo2_internalClock;
assign multififo2_fifo115_rdEnable = multififo2_norOutput[34];
assign multififo2_fifo115_wrClk = multififo2_internalClock;
assign multififo2_fifo115_wrEnable = multififo2_norOutput[33];
assign multififo2_fifo116_reset = multififo2_memoryReset;
assign multififo2_fifo116_di = multififo2_fifo115_do;
assign multififo2_fifo116_rdClk = multififo2_internalClock;
assign multififo2_fifo116_rdEnable = multififo2_norOutput[35];
assign multififo2_fifo116_wrClk = multififo2_internalClock;
assign multififo2_fifo116_wrEnable = multififo2_norOutput[34];
assign multififo2_fifo117_reset = multififo2_memoryReset;
assign multififo2_fifo117_di = multififo2_fifo116_do;
assign multififo2_fifo117_rdClk = multififo2_internalClock;
assign multififo2_fifo117_rdEnable = multififo2_norOutput[36];
assign multififo2_fifo117_wrClk = multififo2_internalClock;
assign multififo2_fifo117_wrEnable = multififo2_norOutput[35];
assign multififo2_fifo118_reset = multififo2_memoryReset;
assign multififo2_fifo118_di = multififo2_fifo117_do;
assign multififo2_fifo118_rdClk = multififo2_internalClock;
assign multififo2_fifo118_rdEnable = multififo2_norOutput[37];
assign multififo2_fifo118_wrClk = multififo2_internalClock;
assign multififo2_fifo118_wrEnable = multififo2_norOutput[36];
assign multififo2_fifo119_reset = multififo2_memoryReset;
assign multififo2_fifo119_di = multififo2_fifo118_do;
assign multififo2_fifo119_rdClk = multififo2_internalClock;
assign multififo2_fifo119_rdEnable = multififo2_norOutput[38];
assign multififo2_fifo119_wrClk = multififo2_internalClock;
assign multififo2_fifo119_wrEnable = multififo2_norOutput[37];
assign multififo2_sysAlmostEmpty = multififo2_fifo81_almostEmpty;
assign multififo2_sysAlmostFull = multififo2_fifo80_almostFull;
assign multififo2_outputData = multififo2_fifo81_do;
assign multififo2_multiFIFOEmpty = multififo2_fifo81_empty;
assign multififo2_multiFIFOFull = multififo2_fifo80_full;
assign multififo2_sysReadError = multififo2_fifo81_readError;
assign multififo2_sysWriteError = multififo2_fifo80_writeError;
assign multififo2_sysReadCount = multififo2_fifo81_rdCount;
assign multififo2_sysWriteCount = multififo2_fifo80_wrCount;
always @(*) begin
	fsmwritefifo3_enableWritingFIFO <= 1'd0;
	fsmwritefifo3_next_state <= 2'd0;
	fsmwritefifo3_writeError <= 1'd0;
	fsmwritefifo3_next_state <= fsmwritefifo3_state;
	case (fsmwritefifo3_state)
		1'd1: begin
			fsmwritefifo3_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo3_fifoAlmostFullFlag | (~fsmwritefifo3_extWriteEnable))) begin
				fsmwritefifo3_enableWritingFIFO <= 1'd0;
				fsmwritefifo3_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo3_enableWritingFIFO <= 1'd0;
			fsmwritefifo3_writeError <= 1'd1;
			if ((~fsmwritefifo3_extWriteEnable)) begin
				fsmwritefifo3_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo3_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo3_fifoAlmostFullFlag) & fsmwritefifo3_extWriteEnable) & fsmwritefifo3_dataReady)) begin
				fsmwritefifo3_enableWritingFIFO <= 1'd1;
				fsmwritefifo3_next_state <= 1'd1;
			end
			if ((fsmwritefifo3_fifowrError | (fsmwritefifo3_fifoAlmostFullFlag & fsmwritefifo3_extWriteEnable))) begin
				fsmwritefifo3_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo3_readError <= 1'd0;
	fsmreadfifo3_next_state <= 2'd0;
	fsmreadfifo3_enableReadingFIFO <= 1'd0;
	fsmreadfifo3_next_state <= fsmreadfifo3_state;
	case (fsmreadfifo3_state)
		1'd1: begin
			fsmreadfifo3_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo3_fifoEmptyFlag | (~fsmreadfifo3_extReadEnable))) begin
				fsmreadfifo3_enableReadingFIFO <= 1'd0;
				fsmreadfifo3_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo3_enableReadingFIFO <= 1'd0;
			fsmreadfifo3_readError <= 1'd1;
			if ((~fsmreadfifo3_extReadEnable)) begin
				fsmreadfifo3_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo3_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo3_fifoEmptyFlag) & fsmreadfifo3_extReadEnable)) begin
				fsmreadfifo3_enableReadingFIFO <= 1'd1;
				fsmreadfifo3_next_state <= 1'd1;
			end
			if ((fsmreadfifo3_fifordError | (fsmreadfifo3_fifoEmptyFlag & fsmreadfifo3_extReadEnable))) begin
				fsmreadfifo3_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo3_internalClock = sys_clk;
assign multififo3_memoryReset = (multififo3_memoryRST | multififo3_automaticReset);
always @(*) begin
	multififo3_norOutput <= 39'd0;
	multififo3_norOutput[0] <= (~(multififo3_fifo122_full | multififo3_fifo120_empty));
	multififo3_norOutput[38] <= (~(multififo3_fifo121_full | multififo3_fifo159_empty));
	multififo3_norOutput[1] <= (~(multififo3_fifo123_full | multififo3_fifo122_empty));
	multififo3_norOutput[2] <= (~(multififo3_fifo124_full | multififo3_fifo123_empty));
	multififo3_norOutput[3] <= (~(multififo3_fifo125_full | multififo3_fifo124_empty));
	multififo3_norOutput[4] <= (~(multififo3_fifo126_full | multififo3_fifo125_empty));
	multififo3_norOutput[5] <= (~(multififo3_fifo127_full | multififo3_fifo126_empty));
	multififo3_norOutput[6] <= (~(multififo3_fifo128_full | multififo3_fifo127_empty));
	multififo3_norOutput[7] <= (~(multififo3_fifo129_full | multififo3_fifo128_empty));
	multififo3_norOutput[8] <= (~(multififo3_fifo130_full | multififo3_fifo129_empty));
	multififo3_norOutput[9] <= (~(multififo3_fifo131_full | multififo3_fifo130_empty));
	multififo3_norOutput[10] <= (~(multififo3_fifo132_full | multififo3_fifo131_empty));
	multififo3_norOutput[11] <= (~(multififo3_fifo133_full | multififo3_fifo132_empty));
	multififo3_norOutput[12] <= (~(multififo3_fifo134_full | multififo3_fifo133_empty));
	multififo3_norOutput[13] <= (~(multififo3_fifo135_full | multififo3_fifo134_empty));
	multififo3_norOutput[14] <= (~(multififo3_fifo136_full | multififo3_fifo135_empty));
	multififo3_norOutput[15] <= (~(multififo3_fifo137_full | multififo3_fifo136_empty));
	multififo3_norOutput[16] <= (~(multififo3_fifo138_full | multififo3_fifo137_empty));
	multififo3_norOutput[17] <= (~(multififo3_fifo139_full | multififo3_fifo138_empty));
	multififo3_norOutput[18] <= (~(multififo3_fifo140_full | multififo3_fifo139_empty));
	multififo3_norOutput[19] <= (~(multififo3_fifo141_full | multififo3_fifo140_empty));
	multififo3_norOutput[20] <= (~(multififo3_fifo142_full | multififo3_fifo141_empty));
	multififo3_norOutput[21] <= (~(multififo3_fifo143_full | multififo3_fifo142_empty));
	multififo3_norOutput[22] <= (~(multififo3_fifo144_full | multififo3_fifo143_empty));
	multififo3_norOutput[23] <= (~(multififo3_fifo145_full | multififo3_fifo144_empty));
	multififo3_norOutput[24] <= (~(multififo3_fifo146_full | multififo3_fifo145_empty));
	multififo3_norOutput[25] <= (~(multififo3_fifo147_full | multififo3_fifo146_empty));
	multififo3_norOutput[26] <= (~(multififo3_fifo148_full | multififo3_fifo147_empty));
	multififo3_norOutput[27] <= (~(multififo3_fifo149_full | multififo3_fifo148_empty));
	multififo3_norOutput[28] <= (~(multififo3_fifo150_full | multififo3_fifo149_empty));
	multififo3_norOutput[29] <= (~(multififo3_fifo151_full | multififo3_fifo150_empty));
	multififo3_norOutput[30] <= (~(multififo3_fifo152_full | multififo3_fifo151_empty));
	multififo3_norOutput[31] <= (~(multififo3_fifo153_full | multififo3_fifo152_empty));
	multififo3_norOutput[32] <= (~(multififo3_fifo154_full | multififo3_fifo153_empty));
	multififo3_norOutput[33] <= (~(multififo3_fifo155_full | multififo3_fifo154_empty));
	multififo3_norOutput[34] <= (~(multififo3_fifo156_full | multififo3_fifo155_empty));
	multififo3_norOutput[35] <= (~(multififo3_fifo157_full | multififo3_fifo156_empty));
	multififo3_norOutput[36] <= (~(multififo3_fifo158_full | multififo3_fifo157_empty));
	multififo3_norOutput[37] <= (~(multififo3_fifo159_full | multififo3_fifo158_empty));
end
assign multififo3_fifo120_reset = multififo3_memoryReset;
assign multififo3_fifo120_di = multififo3_inputData;
assign multififo3_fifo120_rdClk = multififo3_internalClock;
assign multififo3_fifo120_rdEnable = multififo3_norOutput[0];
assign multififo3_fifo120_wrClk = bufrFrameClk_clk;
assign multififo3_fifo120_wrEnable = multififo3_writeEnable;
assign multififo3_fifo121_reset = multififo3_memoryReset;
assign multififo3_fifo121_di = multififo3_fifo159_do;
assign multififo3_fifo121_rdClk = sys_clk;
assign multififo3_fifo121_rdEnable = multififo3_readEnable;
assign multififo3_fifo121_wrClk = multififo3_internalClock;
assign multififo3_fifo121_wrEnable = multififo3_norOutput[38];
assign multififo3_fifo122_reset = multififo3_memoryReset;
assign multififo3_fifo122_di = multififo3_fifo120_do;
assign multififo3_fifo122_rdClk = multififo3_internalClock;
assign multififo3_fifo122_rdEnable = multififo3_norOutput[1];
assign multififo3_fifo122_wrClk = multififo3_internalClock;
assign multififo3_fifo122_wrEnable = multififo3_norOutput[0];
assign multififo3_fifo123_reset = multififo3_memoryReset;
assign multififo3_fifo123_di = multififo3_fifo122_do;
assign multififo3_fifo123_rdClk = multififo3_internalClock;
assign multififo3_fifo123_rdEnable = multififo3_norOutput[2];
assign multififo3_fifo123_wrClk = multififo3_internalClock;
assign multififo3_fifo123_wrEnable = multififo3_norOutput[1];
assign multififo3_fifo124_reset = multififo3_memoryReset;
assign multififo3_fifo124_di = multififo3_fifo123_do;
assign multififo3_fifo124_rdClk = multififo3_internalClock;
assign multififo3_fifo124_rdEnable = multififo3_norOutput[3];
assign multififo3_fifo124_wrClk = multififo3_internalClock;
assign multififo3_fifo124_wrEnable = multififo3_norOutput[2];
assign multififo3_fifo125_reset = multififo3_memoryReset;
assign multififo3_fifo125_di = multififo3_fifo124_do;
assign multififo3_fifo125_rdClk = multififo3_internalClock;
assign multififo3_fifo125_rdEnable = multififo3_norOutput[4];
assign multififo3_fifo125_wrClk = multififo3_internalClock;
assign multififo3_fifo125_wrEnable = multififo3_norOutput[3];
assign multififo3_fifo126_reset = multififo3_memoryReset;
assign multififo3_fifo126_di = multififo3_fifo125_do;
assign multififo3_fifo126_rdClk = multififo3_internalClock;
assign multififo3_fifo126_rdEnable = multififo3_norOutput[5];
assign multififo3_fifo126_wrClk = multififo3_internalClock;
assign multififo3_fifo126_wrEnable = multififo3_norOutput[4];
assign multififo3_fifo127_reset = multififo3_memoryReset;
assign multififo3_fifo127_di = multififo3_fifo126_do;
assign multififo3_fifo127_rdClk = multififo3_internalClock;
assign multififo3_fifo127_rdEnable = multififo3_norOutput[6];
assign multififo3_fifo127_wrClk = multififo3_internalClock;
assign multififo3_fifo127_wrEnable = multififo3_norOutput[5];
assign multififo3_fifo128_reset = multififo3_memoryReset;
assign multififo3_fifo128_di = multififo3_fifo127_do;
assign multififo3_fifo128_rdClk = multififo3_internalClock;
assign multififo3_fifo128_rdEnable = multififo3_norOutput[7];
assign multififo3_fifo128_wrClk = multififo3_internalClock;
assign multififo3_fifo128_wrEnable = multififo3_norOutput[6];
assign multififo3_fifo129_reset = multififo3_memoryReset;
assign multififo3_fifo129_di = multififo3_fifo128_do;
assign multififo3_fifo129_rdClk = multififo3_internalClock;
assign multififo3_fifo129_rdEnable = multififo3_norOutput[8];
assign multififo3_fifo129_wrClk = multififo3_internalClock;
assign multififo3_fifo129_wrEnable = multififo3_norOutput[7];
assign multififo3_fifo130_reset = multififo3_memoryReset;
assign multififo3_fifo130_di = multififo3_fifo129_do;
assign multififo3_fifo130_rdClk = multififo3_internalClock;
assign multififo3_fifo130_rdEnable = multififo3_norOutput[9];
assign multififo3_fifo130_wrClk = multififo3_internalClock;
assign multififo3_fifo130_wrEnable = multififo3_norOutput[8];
assign multififo3_fifo131_reset = multififo3_memoryReset;
assign multififo3_fifo131_di = multififo3_fifo130_do;
assign multififo3_fifo131_rdClk = multififo3_internalClock;
assign multififo3_fifo131_rdEnable = multififo3_norOutput[10];
assign multififo3_fifo131_wrClk = multififo3_internalClock;
assign multififo3_fifo131_wrEnable = multififo3_norOutput[9];
assign multififo3_fifo132_reset = multififo3_memoryReset;
assign multififo3_fifo132_di = multififo3_fifo131_do;
assign multififo3_fifo132_rdClk = multififo3_internalClock;
assign multififo3_fifo132_rdEnable = multififo3_norOutput[11];
assign multififo3_fifo132_wrClk = multififo3_internalClock;
assign multififo3_fifo132_wrEnable = multififo3_norOutput[10];
assign multififo3_fifo133_reset = multififo3_memoryReset;
assign multififo3_fifo133_di = multififo3_fifo132_do;
assign multififo3_fifo133_rdClk = multififo3_internalClock;
assign multififo3_fifo133_rdEnable = multififo3_norOutput[12];
assign multififo3_fifo133_wrClk = multififo3_internalClock;
assign multififo3_fifo133_wrEnable = multififo3_norOutput[11];
assign multififo3_fifo134_reset = multififo3_memoryReset;
assign multififo3_fifo134_di = multififo3_fifo133_do;
assign multififo3_fifo134_rdClk = multififo3_internalClock;
assign multififo3_fifo134_rdEnable = multififo3_norOutput[13];
assign multififo3_fifo134_wrClk = multififo3_internalClock;
assign multififo3_fifo134_wrEnable = multififo3_norOutput[12];
assign multififo3_fifo135_reset = multififo3_memoryReset;
assign multififo3_fifo135_di = multififo3_fifo134_do;
assign multififo3_fifo135_rdClk = multififo3_internalClock;
assign multififo3_fifo135_rdEnable = multififo3_norOutput[14];
assign multififo3_fifo135_wrClk = multififo3_internalClock;
assign multififo3_fifo135_wrEnable = multififo3_norOutput[13];
assign multififo3_fifo136_reset = multififo3_memoryReset;
assign multififo3_fifo136_di = multififo3_fifo135_do;
assign multififo3_fifo136_rdClk = multififo3_internalClock;
assign multififo3_fifo136_rdEnable = multififo3_norOutput[15];
assign multififo3_fifo136_wrClk = multififo3_internalClock;
assign multififo3_fifo136_wrEnable = multififo3_norOutput[14];
assign multififo3_fifo137_reset = multififo3_memoryReset;
assign multififo3_fifo137_di = multififo3_fifo136_do;
assign multififo3_fifo137_rdClk = multififo3_internalClock;
assign multififo3_fifo137_rdEnable = multififo3_norOutput[16];
assign multififo3_fifo137_wrClk = multififo3_internalClock;
assign multififo3_fifo137_wrEnable = multififo3_norOutput[15];
assign multififo3_fifo138_reset = multififo3_memoryReset;
assign multififo3_fifo138_di = multififo3_fifo137_do;
assign multififo3_fifo138_rdClk = multififo3_internalClock;
assign multififo3_fifo138_rdEnable = multififo3_norOutput[17];
assign multififo3_fifo138_wrClk = multififo3_internalClock;
assign multififo3_fifo138_wrEnable = multififo3_norOutput[16];
assign multififo3_fifo139_reset = multififo3_memoryReset;
assign multififo3_fifo139_di = multififo3_fifo138_do;
assign multififo3_fifo139_rdClk = multififo3_internalClock;
assign multififo3_fifo139_rdEnable = multififo3_norOutput[18];
assign multififo3_fifo139_wrClk = multififo3_internalClock;
assign multififo3_fifo139_wrEnable = multififo3_norOutput[17];
assign multififo3_fifo140_reset = multififo3_memoryReset;
assign multififo3_fifo140_di = multififo3_fifo139_do;
assign multififo3_fifo140_rdClk = multififo3_internalClock;
assign multififo3_fifo140_rdEnable = multififo3_norOutput[19];
assign multififo3_fifo140_wrClk = multififo3_internalClock;
assign multififo3_fifo140_wrEnable = multififo3_norOutput[18];
assign multififo3_fifo141_reset = multififo3_memoryReset;
assign multififo3_fifo141_di = multififo3_fifo140_do;
assign multififo3_fifo141_rdClk = multififo3_internalClock;
assign multififo3_fifo141_rdEnable = multififo3_norOutput[20];
assign multififo3_fifo141_wrClk = multififo3_internalClock;
assign multififo3_fifo141_wrEnable = multififo3_norOutput[19];
assign multififo3_fifo142_reset = multififo3_memoryReset;
assign multififo3_fifo142_di = multififo3_fifo141_do;
assign multififo3_fifo142_rdClk = multififo3_internalClock;
assign multififo3_fifo142_rdEnable = multififo3_norOutput[21];
assign multififo3_fifo142_wrClk = multififo3_internalClock;
assign multififo3_fifo142_wrEnable = multififo3_norOutput[20];
assign multififo3_fifo143_reset = multififo3_memoryReset;
assign multififo3_fifo143_di = multififo3_fifo142_do;
assign multififo3_fifo143_rdClk = multififo3_internalClock;
assign multififo3_fifo143_rdEnable = multififo3_norOutput[22];
assign multififo3_fifo143_wrClk = multififo3_internalClock;
assign multififo3_fifo143_wrEnable = multififo3_norOutput[21];
assign multififo3_fifo144_reset = multififo3_memoryReset;
assign multififo3_fifo144_di = multififo3_fifo143_do;
assign multififo3_fifo144_rdClk = multififo3_internalClock;
assign multififo3_fifo144_rdEnable = multififo3_norOutput[23];
assign multififo3_fifo144_wrClk = multififo3_internalClock;
assign multififo3_fifo144_wrEnable = multififo3_norOutput[22];
assign multififo3_fifo145_reset = multififo3_memoryReset;
assign multififo3_fifo145_di = multififo3_fifo144_do;
assign multififo3_fifo145_rdClk = multififo3_internalClock;
assign multififo3_fifo145_rdEnable = multififo3_norOutput[24];
assign multififo3_fifo145_wrClk = multififo3_internalClock;
assign multififo3_fifo145_wrEnable = multififo3_norOutput[23];
assign multififo3_fifo146_reset = multififo3_memoryReset;
assign multififo3_fifo146_di = multififo3_fifo145_do;
assign multififo3_fifo146_rdClk = multififo3_internalClock;
assign multififo3_fifo146_rdEnable = multififo3_norOutput[25];
assign multififo3_fifo146_wrClk = multififo3_internalClock;
assign multififo3_fifo146_wrEnable = multififo3_norOutput[24];
assign multififo3_fifo147_reset = multififo3_memoryReset;
assign multififo3_fifo147_di = multififo3_fifo146_do;
assign multififo3_fifo147_rdClk = multififo3_internalClock;
assign multififo3_fifo147_rdEnable = multififo3_norOutput[26];
assign multififo3_fifo147_wrClk = multififo3_internalClock;
assign multififo3_fifo147_wrEnable = multififo3_norOutput[25];
assign multififo3_fifo148_reset = multififo3_memoryReset;
assign multififo3_fifo148_di = multififo3_fifo147_do;
assign multififo3_fifo148_rdClk = multififo3_internalClock;
assign multififo3_fifo148_rdEnable = multififo3_norOutput[27];
assign multififo3_fifo148_wrClk = multififo3_internalClock;
assign multififo3_fifo148_wrEnable = multififo3_norOutput[26];
assign multififo3_fifo149_reset = multififo3_memoryReset;
assign multififo3_fifo149_di = multififo3_fifo148_do;
assign multififo3_fifo149_rdClk = multififo3_internalClock;
assign multififo3_fifo149_rdEnable = multififo3_norOutput[28];
assign multififo3_fifo149_wrClk = multififo3_internalClock;
assign multififo3_fifo149_wrEnable = multififo3_norOutput[27];
assign multififo3_fifo150_reset = multififo3_memoryReset;
assign multififo3_fifo150_di = multififo3_fifo149_do;
assign multififo3_fifo150_rdClk = multififo3_internalClock;
assign multififo3_fifo150_rdEnable = multififo3_norOutput[29];
assign multififo3_fifo150_wrClk = multififo3_internalClock;
assign multififo3_fifo150_wrEnable = multififo3_norOutput[28];
assign multififo3_fifo151_reset = multififo3_memoryReset;
assign multififo3_fifo151_di = multififo3_fifo150_do;
assign multififo3_fifo151_rdClk = multififo3_internalClock;
assign multififo3_fifo151_rdEnable = multififo3_norOutput[30];
assign multififo3_fifo151_wrClk = multififo3_internalClock;
assign multififo3_fifo151_wrEnable = multififo3_norOutput[29];
assign multififo3_fifo152_reset = multififo3_memoryReset;
assign multififo3_fifo152_di = multififo3_fifo151_do;
assign multififo3_fifo152_rdClk = multififo3_internalClock;
assign multififo3_fifo152_rdEnable = multififo3_norOutput[31];
assign multififo3_fifo152_wrClk = multififo3_internalClock;
assign multififo3_fifo152_wrEnable = multififo3_norOutput[30];
assign multififo3_fifo153_reset = multififo3_memoryReset;
assign multififo3_fifo153_di = multififo3_fifo152_do;
assign multififo3_fifo153_rdClk = multififo3_internalClock;
assign multififo3_fifo153_rdEnable = multififo3_norOutput[32];
assign multififo3_fifo153_wrClk = multififo3_internalClock;
assign multififo3_fifo153_wrEnable = multififo3_norOutput[31];
assign multififo3_fifo154_reset = multififo3_memoryReset;
assign multififo3_fifo154_di = multififo3_fifo153_do;
assign multififo3_fifo154_rdClk = multififo3_internalClock;
assign multififo3_fifo154_rdEnable = multififo3_norOutput[33];
assign multififo3_fifo154_wrClk = multififo3_internalClock;
assign multififo3_fifo154_wrEnable = multififo3_norOutput[32];
assign multififo3_fifo155_reset = multififo3_memoryReset;
assign multififo3_fifo155_di = multififo3_fifo154_do;
assign multififo3_fifo155_rdClk = multififo3_internalClock;
assign multififo3_fifo155_rdEnable = multififo3_norOutput[34];
assign multififo3_fifo155_wrClk = multififo3_internalClock;
assign multififo3_fifo155_wrEnable = multififo3_norOutput[33];
assign multififo3_fifo156_reset = multififo3_memoryReset;
assign multififo3_fifo156_di = multififo3_fifo155_do;
assign multififo3_fifo156_rdClk = multififo3_internalClock;
assign multififo3_fifo156_rdEnable = multififo3_norOutput[35];
assign multififo3_fifo156_wrClk = multififo3_internalClock;
assign multififo3_fifo156_wrEnable = multififo3_norOutput[34];
assign multififo3_fifo157_reset = multififo3_memoryReset;
assign multififo3_fifo157_di = multififo3_fifo156_do;
assign multififo3_fifo157_rdClk = multififo3_internalClock;
assign multififo3_fifo157_rdEnable = multififo3_norOutput[36];
assign multififo3_fifo157_wrClk = multififo3_internalClock;
assign multififo3_fifo157_wrEnable = multififo3_norOutput[35];
assign multififo3_fifo158_reset = multififo3_memoryReset;
assign multififo3_fifo158_di = multififo3_fifo157_do;
assign multififo3_fifo158_rdClk = multififo3_internalClock;
assign multififo3_fifo158_rdEnable = multififo3_norOutput[37];
assign multififo3_fifo158_wrClk = multififo3_internalClock;
assign multififo3_fifo158_wrEnable = multififo3_norOutput[36];
assign multififo3_fifo159_reset = multififo3_memoryReset;
assign multififo3_fifo159_di = multififo3_fifo158_do;
assign multififo3_fifo159_rdClk = multififo3_internalClock;
assign multififo3_fifo159_rdEnable = multififo3_norOutput[38];
assign multififo3_fifo159_wrClk = multififo3_internalClock;
assign multififo3_fifo159_wrEnable = multififo3_norOutput[37];
assign multififo3_sysAlmostEmpty = multififo3_fifo121_almostEmpty;
assign multififo3_sysAlmostFull = multififo3_fifo120_almostFull;
assign multififo3_outputData = multififo3_fifo121_do;
assign multififo3_multiFIFOEmpty = multififo3_fifo121_empty;
assign multififo3_multiFIFOFull = multififo3_fifo120_full;
assign multififo3_sysReadError = multififo3_fifo121_readError;
assign multififo3_sysWriteError = multififo3_fifo120_writeError;
assign multififo3_sysReadCount = multififo3_fifo121_rdCount;
assign multififo3_sysWriteCount = multififo3_fifo120_wrCount;
always @(*) begin
	fsmwritefifo4_next_state <= 2'd0;
	fsmwritefifo4_writeError <= 1'd0;
	fsmwritefifo4_enableWritingFIFO <= 1'd0;
	fsmwritefifo4_next_state <= fsmwritefifo4_state;
	case (fsmwritefifo4_state)
		1'd1: begin
			fsmwritefifo4_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo4_fifoAlmostFullFlag | (~fsmwritefifo4_extWriteEnable))) begin
				fsmwritefifo4_enableWritingFIFO <= 1'd0;
				fsmwritefifo4_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo4_enableWritingFIFO <= 1'd0;
			fsmwritefifo4_writeError <= 1'd1;
			if ((~fsmwritefifo4_extWriteEnable)) begin
				fsmwritefifo4_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo4_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo4_fifoAlmostFullFlag) & fsmwritefifo4_extWriteEnable) & fsmwritefifo4_dataReady)) begin
				fsmwritefifo4_enableWritingFIFO <= 1'd1;
				fsmwritefifo4_next_state <= 1'd1;
			end
			if ((fsmwritefifo4_fifowrError | (fsmwritefifo4_fifoAlmostFullFlag & fsmwritefifo4_extWriteEnable))) begin
				fsmwritefifo4_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo4_enableReadingFIFO <= 1'd0;
	fsmreadfifo4_readError <= 1'd0;
	fsmreadfifo4_next_state <= 2'd0;
	fsmreadfifo4_next_state <= fsmreadfifo4_state;
	case (fsmreadfifo4_state)
		1'd1: begin
			fsmreadfifo4_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo4_fifoEmptyFlag | (~fsmreadfifo4_extReadEnable))) begin
				fsmreadfifo4_enableReadingFIFO <= 1'd0;
				fsmreadfifo4_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo4_enableReadingFIFO <= 1'd0;
			fsmreadfifo4_readError <= 1'd1;
			if ((~fsmreadfifo4_extReadEnable)) begin
				fsmreadfifo4_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo4_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo4_fifoEmptyFlag) & fsmreadfifo4_extReadEnable)) begin
				fsmreadfifo4_enableReadingFIFO <= 1'd1;
				fsmreadfifo4_next_state <= 1'd1;
			end
			if ((fsmreadfifo4_fifordError | (fsmreadfifo4_fifoEmptyFlag & fsmreadfifo4_extReadEnable))) begin
				fsmreadfifo4_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo4_internalClock = sys_clk;
assign multififo4_memoryReset = (multififo4_memoryRST | multififo4_automaticReset);
always @(*) begin
	multififo4_norOutput <= 39'd0;
	multififo4_norOutput[0] <= (~(multififo4_fifo162_full | multififo4_fifo160_empty));
	multififo4_norOutput[38] <= (~(multififo4_fifo161_full | multififo4_fifo199_empty));
	multififo4_norOutput[1] <= (~(multififo4_fifo163_full | multififo4_fifo162_empty));
	multififo4_norOutput[2] <= (~(multififo4_fifo164_full | multififo4_fifo163_empty));
	multififo4_norOutput[3] <= (~(multififo4_fifo165_full | multififo4_fifo164_empty));
	multififo4_norOutput[4] <= (~(multififo4_fifo166_full | multififo4_fifo165_empty));
	multififo4_norOutput[5] <= (~(multififo4_fifo167_full | multififo4_fifo166_empty));
	multififo4_norOutput[6] <= (~(multififo4_fifo168_full | multififo4_fifo167_empty));
	multififo4_norOutput[7] <= (~(multififo4_fifo169_full | multififo4_fifo168_empty));
	multififo4_norOutput[8] <= (~(multififo4_fifo170_full | multififo4_fifo169_empty));
	multififo4_norOutput[9] <= (~(multififo4_fifo171_full | multififo4_fifo170_empty));
	multififo4_norOutput[10] <= (~(multififo4_fifo172_full | multififo4_fifo171_empty));
	multififo4_norOutput[11] <= (~(multififo4_fifo173_full | multififo4_fifo172_empty));
	multififo4_norOutput[12] <= (~(multififo4_fifo174_full | multififo4_fifo173_empty));
	multififo4_norOutput[13] <= (~(multififo4_fifo175_full | multififo4_fifo174_empty));
	multififo4_norOutput[14] <= (~(multififo4_fifo176_full | multififo4_fifo175_empty));
	multififo4_norOutput[15] <= (~(multififo4_fifo177_full | multififo4_fifo176_empty));
	multififo4_norOutput[16] <= (~(multififo4_fifo178_full | multififo4_fifo177_empty));
	multififo4_norOutput[17] <= (~(multififo4_fifo179_full | multififo4_fifo178_empty));
	multififo4_norOutput[18] <= (~(multififo4_fifo180_full | multififo4_fifo179_empty));
	multififo4_norOutput[19] <= (~(multififo4_fifo181_full | multififo4_fifo180_empty));
	multififo4_norOutput[20] <= (~(multififo4_fifo182_full | multififo4_fifo181_empty));
	multififo4_norOutput[21] <= (~(multififo4_fifo183_full | multififo4_fifo182_empty));
	multififo4_norOutput[22] <= (~(multififo4_fifo184_full | multififo4_fifo183_empty));
	multififo4_norOutput[23] <= (~(multififo4_fifo185_full | multififo4_fifo184_empty));
	multififo4_norOutput[24] <= (~(multififo4_fifo186_full | multififo4_fifo185_empty));
	multififo4_norOutput[25] <= (~(multififo4_fifo187_full | multififo4_fifo186_empty));
	multififo4_norOutput[26] <= (~(multififo4_fifo188_full | multififo4_fifo187_empty));
	multififo4_norOutput[27] <= (~(multififo4_fifo189_full | multififo4_fifo188_empty));
	multififo4_norOutput[28] <= (~(multififo4_fifo190_full | multififo4_fifo189_empty));
	multififo4_norOutput[29] <= (~(multififo4_fifo191_full | multififo4_fifo190_empty));
	multififo4_norOutput[30] <= (~(multififo4_fifo192_full | multififo4_fifo191_empty));
	multififo4_norOutput[31] <= (~(multififo4_fifo193_full | multififo4_fifo192_empty));
	multififo4_norOutput[32] <= (~(multififo4_fifo194_full | multififo4_fifo193_empty));
	multififo4_norOutput[33] <= (~(multififo4_fifo195_full | multififo4_fifo194_empty));
	multififo4_norOutput[34] <= (~(multififo4_fifo196_full | multififo4_fifo195_empty));
	multififo4_norOutput[35] <= (~(multififo4_fifo197_full | multififo4_fifo196_empty));
	multififo4_norOutput[36] <= (~(multififo4_fifo198_full | multififo4_fifo197_empty));
	multififo4_norOutput[37] <= (~(multififo4_fifo199_full | multififo4_fifo198_empty));
end
assign multififo4_fifo160_reset = multififo4_memoryReset;
assign multififo4_fifo160_di = multififo4_inputData;
assign multififo4_fifo160_rdClk = multififo4_internalClock;
assign multififo4_fifo160_rdEnable = multififo4_norOutput[0];
assign multififo4_fifo160_wrClk = bufrFrameClk_clk;
assign multififo4_fifo160_wrEnable = multififo4_writeEnable;
assign multififo4_fifo161_reset = multififo4_memoryReset;
assign multififo4_fifo161_di = multififo4_fifo199_do;
assign multififo4_fifo161_rdClk = sys_clk;
assign multififo4_fifo161_rdEnable = multififo4_readEnable;
assign multififo4_fifo161_wrClk = multififo4_internalClock;
assign multififo4_fifo161_wrEnable = multififo4_norOutput[38];
assign multififo4_fifo162_reset = multififo4_memoryReset;
assign multififo4_fifo162_di = multififo4_fifo160_do;
assign multififo4_fifo162_rdClk = multififo4_internalClock;
assign multififo4_fifo162_rdEnable = multififo4_norOutput[1];
assign multififo4_fifo162_wrClk = multififo4_internalClock;
assign multififo4_fifo162_wrEnable = multififo4_norOutput[0];
assign multififo4_fifo163_reset = multififo4_memoryReset;
assign multififo4_fifo163_di = multififo4_fifo162_do;
assign multififo4_fifo163_rdClk = multififo4_internalClock;
assign multififo4_fifo163_rdEnable = multififo4_norOutput[2];
assign multififo4_fifo163_wrClk = multififo4_internalClock;
assign multififo4_fifo163_wrEnable = multififo4_norOutput[1];
assign multififo4_fifo164_reset = multififo4_memoryReset;
assign multififo4_fifo164_di = multififo4_fifo163_do;
assign multififo4_fifo164_rdClk = multififo4_internalClock;
assign multififo4_fifo164_rdEnable = multififo4_norOutput[3];
assign multififo4_fifo164_wrClk = multififo4_internalClock;
assign multififo4_fifo164_wrEnable = multififo4_norOutput[2];
assign multififo4_fifo165_reset = multififo4_memoryReset;
assign multififo4_fifo165_di = multififo4_fifo164_do;
assign multififo4_fifo165_rdClk = multififo4_internalClock;
assign multififo4_fifo165_rdEnable = multififo4_norOutput[4];
assign multififo4_fifo165_wrClk = multififo4_internalClock;
assign multififo4_fifo165_wrEnable = multififo4_norOutput[3];
assign multififo4_fifo166_reset = multififo4_memoryReset;
assign multififo4_fifo166_di = multififo4_fifo165_do;
assign multififo4_fifo166_rdClk = multififo4_internalClock;
assign multififo4_fifo166_rdEnable = multififo4_norOutput[5];
assign multififo4_fifo166_wrClk = multififo4_internalClock;
assign multififo4_fifo166_wrEnable = multififo4_norOutput[4];
assign multififo4_fifo167_reset = multififo4_memoryReset;
assign multififo4_fifo167_di = multififo4_fifo166_do;
assign multififo4_fifo167_rdClk = multififo4_internalClock;
assign multififo4_fifo167_rdEnable = multififo4_norOutput[6];
assign multififo4_fifo167_wrClk = multififo4_internalClock;
assign multififo4_fifo167_wrEnable = multififo4_norOutput[5];
assign multififo4_fifo168_reset = multififo4_memoryReset;
assign multififo4_fifo168_di = multififo4_fifo167_do;
assign multififo4_fifo168_rdClk = multififo4_internalClock;
assign multififo4_fifo168_rdEnable = multififo4_norOutput[7];
assign multififo4_fifo168_wrClk = multififo4_internalClock;
assign multififo4_fifo168_wrEnable = multififo4_norOutput[6];
assign multififo4_fifo169_reset = multififo4_memoryReset;
assign multififo4_fifo169_di = multififo4_fifo168_do;
assign multififo4_fifo169_rdClk = multififo4_internalClock;
assign multififo4_fifo169_rdEnable = multififo4_norOutput[8];
assign multififo4_fifo169_wrClk = multififo4_internalClock;
assign multififo4_fifo169_wrEnable = multififo4_norOutput[7];
assign multififo4_fifo170_reset = multififo4_memoryReset;
assign multififo4_fifo170_di = multififo4_fifo169_do;
assign multififo4_fifo170_rdClk = multififo4_internalClock;
assign multififo4_fifo170_rdEnable = multififo4_norOutput[9];
assign multififo4_fifo170_wrClk = multififo4_internalClock;
assign multififo4_fifo170_wrEnable = multififo4_norOutput[8];
assign multififo4_fifo171_reset = multififo4_memoryReset;
assign multififo4_fifo171_di = multififo4_fifo170_do;
assign multififo4_fifo171_rdClk = multififo4_internalClock;
assign multififo4_fifo171_rdEnable = multififo4_norOutput[10];
assign multififo4_fifo171_wrClk = multififo4_internalClock;
assign multififo4_fifo171_wrEnable = multififo4_norOutput[9];
assign multififo4_fifo172_reset = multififo4_memoryReset;
assign multififo4_fifo172_di = multififo4_fifo171_do;
assign multififo4_fifo172_rdClk = multififo4_internalClock;
assign multififo4_fifo172_rdEnable = multififo4_norOutput[11];
assign multififo4_fifo172_wrClk = multififo4_internalClock;
assign multififo4_fifo172_wrEnable = multififo4_norOutput[10];
assign multififo4_fifo173_reset = multififo4_memoryReset;
assign multififo4_fifo173_di = multififo4_fifo172_do;
assign multififo4_fifo173_rdClk = multififo4_internalClock;
assign multififo4_fifo173_rdEnable = multififo4_norOutput[12];
assign multififo4_fifo173_wrClk = multififo4_internalClock;
assign multififo4_fifo173_wrEnable = multififo4_norOutput[11];
assign multififo4_fifo174_reset = multififo4_memoryReset;
assign multififo4_fifo174_di = multififo4_fifo173_do;
assign multififo4_fifo174_rdClk = multififo4_internalClock;
assign multififo4_fifo174_rdEnable = multififo4_norOutput[13];
assign multififo4_fifo174_wrClk = multififo4_internalClock;
assign multififo4_fifo174_wrEnable = multififo4_norOutput[12];
assign multififo4_fifo175_reset = multififo4_memoryReset;
assign multififo4_fifo175_di = multififo4_fifo174_do;
assign multififo4_fifo175_rdClk = multififo4_internalClock;
assign multififo4_fifo175_rdEnable = multififo4_norOutput[14];
assign multififo4_fifo175_wrClk = multififo4_internalClock;
assign multififo4_fifo175_wrEnable = multififo4_norOutput[13];
assign multififo4_fifo176_reset = multififo4_memoryReset;
assign multififo4_fifo176_di = multififo4_fifo175_do;
assign multififo4_fifo176_rdClk = multififo4_internalClock;
assign multififo4_fifo176_rdEnable = multififo4_norOutput[15];
assign multififo4_fifo176_wrClk = multififo4_internalClock;
assign multififo4_fifo176_wrEnable = multififo4_norOutput[14];
assign multififo4_fifo177_reset = multififo4_memoryReset;
assign multififo4_fifo177_di = multififo4_fifo176_do;
assign multififo4_fifo177_rdClk = multififo4_internalClock;
assign multififo4_fifo177_rdEnable = multififo4_norOutput[16];
assign multififo4_fifo177_wrClk = multififo4_internalClock;
assign multififo4_fifo177_wrEnable = multififo4_norOutput[15];
assign multififo4_fifo178_reset = multififo4_memoryReset;
assign multififo4_fifo178_di = multififo4_fifo177_do;
assign multififo4_fifo178_rdClk = multififo4_internalClock;
assign multififo4_fifo178_rdEnable = multififo4_norOutput[17];
assign multififo4_fifo178_wrClk = multififo4_internalClock;
assign multififo4_fifo178_wrEnable = multififo4_norOutput[16];
assign multififo4_fifo179_reset = multififo4_memoryReset;
assign multififo4_fifo179_di = multififo4_fifo178_do;
assign multififo4_fifo179_rdClk = multififo4_internalClock;
assign multififo4_fifo179_rdEnable = multififo4_norOutput[18];
assign multififo4_fifo179_wrClk = multififo4_internalClock;
assign multififo4_fifo179_wrEnable = multififo4_norOutput[17];
assign multififo4_fifo180_reset = multififo4_memoryReset;
assign multififo4_fifo180_di = multififo4_fifo179_do;
assign multififo4_fifo180_rdClk = multififo4_internalClock;
assign multififo4_fifo180_rdEnable = multififo4_norOutput[19];
assign multififo4_fifo180_wrClk = multififo4_internalClock;
assign multififo4_fifo180_wrEnable = multififo4_norOutput[18];
assign multififo4_fifo181_reset = multififo4_memoryReset;
assign multififo4_fifo181_di = multififo4_fifo180_do;
assign multififo4_fifo181_rdClk = multififo4_internalClock;
assign multififo4_fifo181_rdEnable = multififo4_norOutput[20];
assign multififo4_fifo181_wrClk = multififo4_internalClock;
assign multififo4_fifo181_wrEnable = multififo4_norOutput[19];
assign multififo4_fifo182_reset = multififo4_memoryReset;
assign multififo4_fifo182_di = multififo4_fifo181_do;
assign multififo4_fifo182_rdClk = multififo4_internalClock;
assign multififo4_fifo182_rdEnable = multififo4_norOutput[21];
assign multififo4_fifo182_wrClk = multififo4_internalClock;
assign multififo4_fifo182_wrEnable = multififo4_norOutput[20];
assign multififo4_fifo183_reset = multififo4_memoryReset;
assign multififo4_fifo183_di = multififo4_fifo182_do;
assign multififo4_fifo183_rdClk = multififo4_internalClock;
assign multififo4_fifo183_rdEnable = multififo4_norOutput[22];
assign multififo4_fifo183_wrClk = multififo4_internalClock;
assign multififo4_fifo183_wrEnable = multififo4_norOutput[21];
assign multififo4_fifo184_reset = multififo4_memoryReset;
assign multififo4_fifo184_di = multififo4_fifo183_do;
assign multififo4_fifo184_rdClk = multififo4_internalClock;
assign multififo4_fifo184_rdEnable = multififo4_norOutput[23];
assign multififo4_fifo184_wrClk = multififo4_internalClock;
assign multififo4_fifo184_wrEnable = multififo4_norOutput[22];
assign multififo4_fifo185_reset = multififo4_memoryReset;
assign multififo4_fifo185_di = multififo4_fifo184_do;
assign multififo4_fifo185_rdClk = multififo4_internalClock;
assign multififo4_fifo185_rdEnable = multififo4_norOutput[24];
assign multififo4_fifo185_wrClk = multififo4_internalClock;
assign multififo4_fifo185_wrEnable = multififo4_norOutput[23];
assign multififo4_fifo186_reset = multififo4_memoryReset;
assign multififo4_fifo186_di = multififo4_fifo185_do;
assign multififo4_fifo186_rdClk = multififo4_internalClock;
assign multififo4_fifo186_rdEnable = multififo4_norOutput[25];
assign multififo4_fifo186_wrClk = multififo4_internalClock;
assign multififo4_fifo186_wrEnable = multififo4_norOutput[24];
assign multififo4_fifo187_reset = multififo4_memoryReset;
assign multififo4_fifo187_di = multififo4_fifo186_do;
assign multififo4_fifo187_rdClk = multififo4_internalClock;
assign multififo4_fifo187_rdEnable = multififo4_norOutput[26];
assign multififo4_fifo187_wrClk = multififo4_internalClock;
assign multififo4_fifo187_wrEnable = multififo4_norOutput[25];
assign multififo4_fifo188_reset = multififo4_memoryReset;
assign multififo4_fifo188_di = multififo4_fifo187_do;
assign multififo4_fifo188_rdClk = multififo4_internalClock;
assign multififo4_fifo188_rdEnable = multififo4_norOutput[27];
assign multififo4_fifo188_wrClk = multififo4_internalClock;
assign multififo4_fifo188_wrEnable = multififo4_norOutput[26];
assign multififo4_fifo189_reset = multififo4_memoryReset;
assign multififo4_fifo189_di = multififo4_fifo188_do;
assign multififo4_fifo189_rdClk = multififo4_internalClock;
assign multififo4_fifo189_rdEnable = multififo4_norOutput[28];
assign multififo4_fifo189_wrClk = multififo4_internalClock;
assign multififo4_fifo189_wrEnable = multififo4_norOutput[27];
assign multififo4_fifo190_reset = multififo4_memoryReset;
assign multififo4_fifo190_di = multififo4_fifo189_do;
assign multififo4_fifo190_rdClk = multififo4_internalClock;
assign multififo4_fifo190_rdEnable = multififo4_norOutput[29];
assign multififo4_fifo190_wrClk = multififo4_internalClock;
assign multififo4_fifo190_wrEnable = multififo4_norOutput[28];
assign multififo4_fifo191_reset = multififo4_memoryReset;
assign multififo4_fifo191_di = multififo4_fifo190_do;
assign multififo4_fifo191_rdClk = multififo4_internalClock;
assign multififo4_fifo191_rdEnable = multififo4_norOutput[30];
assign multififo4_fifo191_wrClk = multififo4_internalClock;
assign multififo4_fifo191_wrEnable = multififo4_norOutput[29];
assign multififo4_fifo192_reset = multififo4_memoryReset;
assign multififo4_fifo192_di = multififo4_fifo191_do;
assign multififo4_fifo192_rdClk = multififo4_internalClock;
assign multififo4_fifo192_rdEnable = multififo4_norOutput[31];
assign multififo4_fifo192_wrClk = multififo4_internalClock;
assign multififo4_fifo192_wrEnable = multififo4_norOutput[30];
assign multififo4_fifo193_reset = multififo4_memoryReset;
assign multififo4_fifo193_di = multififo4_fifo192_do;
assign multififo4_fifo193_rdClk = multififo4_internalClock;
assign multififo4_fifo193_rdEnable = multififo4_norOutput[32];
assign multififo4_fifo193_wrClk = multififo4_internalClock;
assign multififo4_fifo193_wrEnable = multififo4_norOutput[31];
assign multififo4_fifo194_reset = multififo4_memoryReset;
assign multififo4_fifo194_di = multififo4_fifo193_do;
assign multififo4_fifo194_rdClk = multififo4_internalClock;
assign multififo4_fifo194_rdEnable = multififo4_norOutput[33];
assign multififo4_fifo194_wrClk = multififo4_internalClock;
assign multififo4_fifo194_wrEnable = multififo4_norOutput[32];
assign multififo4_fifo195_reset = multififo4_memoryReset;
assign multififo4_fifo195_di = multififo4_fifo194_do;
assign multififo4_fifo195_rdClk = multififo4_internalClock;
assign multififo4_fifo195_rdEnable = multififo4_norOutput[34];
assign multififo4_fifo195_wrClk = multififo4_internalClock;
assign multififo4_fifo195_wrEnable = multififo4_norOutput[33];
assign multififo4_fifo196_reset = multififo4_memoryReset;
assign multififo4_fifo196_di = multififo4_fifo195_do;
assign multififo4_fifo196_rdClk = multififo4_internalClock;
assign multififo4_fifo196_rdEnable = multififo4_norOutput[35];
assign multififo4_fifo196_wrClk = multififo4_internalClock;
assign multififo4_fifo196_wrEnable = multififo4_norOutput[34];
assign multififo4_fifo197_reset = multififo4_memoryReset;
assign multififo4_fifo197_di = multififo4_fifo196_do;
assign multififo4_fifo197_rdClk = multififo4_internalClock;
assign multififo4_fifo197_rdEnable = multififo4_norOutput[36];
assign multififo4_fifo197_wrClk = multififo4_internalClock;
assign multififo4_fifo197_wrEnable = multififo4_norOutput[35];
assign multififo4_fifo198_reset = multififo4_memoryReset;
assign multififo4_fifo198_di = multififo4_fifo197_do;
assign multififo4_fifo198_rdClk = multififo4_internalClock;
assign multififo4_fifo198_rdEnable = multififo4_norOutput[37];
assign multififo4_fifo198_wrClk = multififo4_internalClock;
assign multififo4_fifo198_wrEnable = multififo4_norOutput[36];
assign multififo4_fifo199_reset = multififo4_memoryReset;
assign multififo4_fifo199_di = multififo4_fifo198_do;
assign multififo4_fifo199_rdClk = multififo4_internalClock;
assign multififo4_fifo199_rdEnable = multififo4_norOutput[38];
assign multififo4_fifo199_wrClk = multififo4_internalClock;
assign multififo4_fifo199_wrEnable = multififo4_norOutput[37];
assign multififo4_sysAlmostEmpty = multififo4_fifo161_almostEmpty;
assign multififo4_sysAlmostFull = multififo4_fifo160_almostFull;
assign multififo4_outputData = multififo4_fifo161_do;
assign multififo4_multiFIFOEmpty = multififo4_fifo161_empty;
assign multififo4_multiFIFOFull = multififo4_fifo160_full;
assign multififo4_sysReadError = multififo4_fifo161_readError;
assign multififo4_sysWriteError = multififo4_fifo160_writeError;
assign multififo4_sysReadCount = multififo4_fifo161_rdCount;
assign multififo4_sysWriteCount = multififo4_fifo160_wrCount;
always @(*) begin
	fsmwritefifo5_enableWritingFIFO <= 1'd0;
	fsmwritefifo5_next_state <= 2'd0;
	fsmwritefifo5_writeError <= 1'd0;
	fsmwritefifo5_next_state <= fsmwritefifo5_state;
	case (fsmwritefifo5_state)
		1'd1: begin
			fsmwritefifo5_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo5_fifoAlmostFullFlag | (~fsmwritefifo5_extWriteEnable))) begin
				fsmwritefifo5_enableWritingFIFO <= 1'd0;
				fsmwritefifo5_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo5_enableWritingFIFO <= 1'd0;
			fsmwritefifo5_writeError <= 1'd1;
			if ((~fsmwritefifo5_extWriteEnable)) begin
				fsmwritefifo5_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo5_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo5_fifoAlmostFullFlag) & fsmwritefifo5_extWriteEnable) & fsmwritefifo5_dataReady)) begin
				fsmwritefifo5_enableWritingFIFO <= 1'd1;
				fsmwritefifo5_next_state <= 1'd1;
			end
			if ((fsmwritefifo5_fifowrError | (fsmwritefifo5_fifoAlmostFullFlag & fsmwritefifo5_extWriteEnable))) begin
				fsmwritefifo5_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo5_next_state <= 2'd0;
	fsmreadfifo5_enableReadingFIFO <= 1'd0;
	fsmreadfifo5_readError <= 1'd0;
	fsmreadfifo5_next_state <= fsmreadfifo5_state;
	case (fsmreadfifo5_state)
		1'd1: begin
			fsmreadfifo5_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo5_fifoEmptyFlag | (~fsmreadfifo5_extReadEnable))) begin
				fsmreadfifo5_enableReadingFIFO <= 1'd0;
				fsmreadfifo5_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo5_enableReadingFIFO <= 1'd0;
			fsmreadfifo5_readError <= 1'd1;
			if ((~fsmreadfifo5_extReadEnable)) begin
				fsmreadfifo5_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo5_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo5_fifoEmptyFlag) & fsmreadfifo5_extReadEnable)) begin
				fsmreadfifo5_enableReadingFIFO <= 1'd1;
				fsmreadfifo5_next_state <= 1'd1;
			end
			if ((fsmreadfifo5_fifordError | (fsmreadfifo5_fifoEmptyFlag & fsmreadfifo5_extReadEnable))) begin
				fsmreadfifo5_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo5_internalClock = sys_clk;
assign multififo5_memoryReset = (multififo5_memoryRST | multififo5_automaticReset);
always @(*) begin
	multififo5_norOutput <= 39'd0;
	multififo5_norOutput[0] <= (~(multififo5_fifo202_full | multififo5_fifo200_empty));
	multififo5_norOutput[38] <= (~(multififo5_fifo201_full | multififo5_fifo239_empty));
	multififo5_norOutput[1] <= (~(multififo5_fifo203_full | multififo5_fifo202_empty));
	multififo5_norOutput[2] <= (~(multififo5_fifo204_full | multififo5_fifo203_empty));
	multififo5_norOutput[3] <= (~(multififo5_fifo205_full | multififo5_fifo204_empty));
	multififo5_norOutput[4] <= (~(multififo5_fifo206_full | multififo5_fifo205_empty));
	multififo5_norOutput[5] <= (~(multififo5_fifo207_full | multififo5_fifo206_empty));
	multififo5_norOutput[6] <= (~(multififo5_fifo208_full | multififo5_fifo207_empty));
	multififo5_norOutput[7] <= (~(multififo5_fifo209_full | multififo5_fifo208_empty));
	multififo5_norOutput[8] <= (~(multififo5_fifo210_full | multififo5_fifo209_empty));
	multififo5_norOutput[9] <= (~(multififo5_fifo211_full | multififo5_fifo210_empty));
	multififo5_norOutput[10] <= (~(multififo5_fifo212_full | multififo5_fifo211_empty));
	multififo5_norOutput[11] <= (~(multififo5_fifo213_full | multififo5_fifo212_empty));
	multififo5_norOutput[12] <= (~(multififo5_fifo214_full | multififo5_fifo213_empty));
	multififo5_norOutput[13] <= (~(multififo5_fifo215_full | multififo5_fifo214_empty));
	multififo5_norOutput[14] <= (~(multififo5_fifo216_full | multififo5_fifo215_empty));
	multififo5_norOutput[15] <= (~(multififo5_fifo217_full | multififo5_fifo216_empty));
	multififo5_norOutput[16] <= (~(multififo5_fifo218_full | multififo5_fifo217_empty));
	multififo5_norOutput[17] <= (~(multififo5_fifo219_full | multififo5_fifo218_empty));
	multififo5_norOutput[18] <= (~(multififo5_fifo220_full | multififo5_fifo219_empty));
	multififo5_norOutput[19] <= (~(multififo5_fifo221_full | multififo5_fifo220_empty));
	multififo5_norOutput[20] <= (~(multififo5_fifo222_full | multififo5_fifo221_empty));
	multififo5_norOutput[21] <= (~(multififo5_fifo223_full | multififo5_fifo222_empty));
	multififo5_norOutput[22] <= (~(multififo5_fifo224_full | multififo5_fifo223_empty));
	multififo5_norOutput[23] <= (~(multififo5_fifo225_full | multififo5_fifo224_empty));
	multififo5_norOutput[24] <= (~(multififo5_fifo226_full | multififo5_fifo225_empty));
	multififo5_norOutput[25] <= (~(multififo5_fifo227_full | multififo5_fifo226_empty));
	multififo5_norOutput[26] <= (~(multififo5_fifo228_full | multififo5_fifo227_empty));
	multififo5_norOutput[27] <= (~(multififo5_fifo229_full | multififo5_fifo228_empty));
	multififo5_norOutput[28] <= (~(multififo5_fifo230_full | multififo5_fifo229_empty));
	multififo5_norOutput[29] <= (~(multififo5_fifo231_full | multififo5_fifo230_empty));
	multififo5_norOutput[30] <= (~(multififo5_fifo232_full | multififo5_fifo231_empty));
	multififo5_norOutput[31] <= (~(multififo5_fifo233_full | multififo5_fifo232_empty));
	multififo5_norOutput[32] <= (~(multififo5_fifo234_full | multififo5_fifo233_empty));
	multififo5_norOutput[33] <= (~(multififo5_fifo235_full | multififo5_fifo234_empty));
	multififo5_norOutput[34] <= (~(multififo5_fifo236_full | multififo5_fifo235_empty));
	multififo5_norOutput[35] <= (~(multififo5_fifo237_full | multififo5_fifo236_empty));
	multififo5_norOutput[36] <= (~(multififo5_fifo238_full | multififo5_fifo237_empty));
	multififo5_norOutput[37] <= (~(multififo5_fifo239_full | multififo5_fifo238_empty));
end
assign multififo5_fifo200_reset = multififo5_memoryReset;
assign multififo5_fifo200_di = multififo5_inputData;
assign multififo5_fifo200_rdClk = multififo5_internalClock;
assign multififo5_fifo200_rdEnable = multififo5_norOutput[0];
assign multififo5_fifo200_wrClk = bufrFrameClk_clk;
assign multififo5_fifo200_wrEnable = multififo5_writeEnable;
assign multififo5_fifo201_reset = multififo5_memoryReset;
assign multififo5_fifo201_di = multififo5_fifo239_do;
assign multififo5_fifo201_rdClk = sys_clk;
assign multififo5_fifo201_rdEnable = multififo5_readEnable;
assign multififo5_fifo201_wrClk = multififo5_internalClock;
assign multififo5_fifo201_wrEnable = multififo5_norOutput[38];
assign multififo5_fifo202_reset = multififo5_memoryReset;
assign multififo5_fifo202_di = multififo5_fifo200_do;
assign multififo5_fifo202_rdClk = multififo5_internalClock;
assign multififo5_fifo202_rdEnable = multififo5_norOutput[1];
assign multififo5_fifo202_wrClk = multififo5_internalClock;
assign multififo5_fifo202_wrEnable = multififo5_norOutput[0];
assign multififo5_fifo203_reset = multififo5_memoryReset;
assign multififo5_fifo203_di = multififo5_fifo202_do;
assign multififo5_fifo203_rdClk = multififo5_internalClock;
assign multififo5_fifo203_rdEnable = multififo5_norOutput[2];
assign multififo5_fifo203_wrClk = multififo5_internalClock;
assign multififo5_fifo203_wrEnable = multififo5_norOutput[1];
assign multififo5_fifo204_reset = multififo5_memoryReset;
assign multififo5_fifo204_di = multififo5_fifo203_do;
assign multififo5_fifo204_rdClk = multififo5_internalClock;
assign multififo5_fifo204_rdEnable = multififo5_norOutput[3];
assign multififo5_fifo204_wrClk = multififo5_internalClock;
assign multififo5_fifo204_wrEnable = multififo5_norOutput[2];
assign multififo5_fifo205_reset = multififo5_memoryReset;
assign multififo5_fifo205_di = multififo5_fifo204_do;
assign multififo5_fifo205_rdClk = multififo5_internalClock;
assign multififo5_fifo205_rdEnable = multififo5_norOutput[4];
assign multififo5_fifo205_wrClk = multififo5_internalClock;
assign multififo5_fifo205_wrEnable = multififo5_norOutput[3];
assign multififo5_fifo206_reset = multififo5_memoryReset;
assign multififo5_fifo206_di = multififo5_fifo205_do;
assign multififo5_fifo206_rdClk = multififo5_internalClock;
assign multififo5_fifo206_rdEnable = multififo5_norOutput[5];
assign multififo5_fifo206_wrClk = multififo5_internalClock;
assign multififo5_fifo206_wrEnable = multififo5_norOutput[4];
assign multififo5_fifo207_reset = multififo5_memoryReset;
assign multififo5_fifo207_di = multififo5_fifo206_do;
assign multififo5_fifo207_rdClk = multififo5_internalClock;
assign multififo5_fifo207_rdEnable = multififo5_norOutput[6];
assign multififo5_fifo207_wrClk = multififo5_internalClock;
assign multififo5_fifo207_wrEnable = multififo5_norOutput[5];
assign multififo5_fifo208_reset = multififo5_memoryReset;
assign multififo5_fifo208_di = multififo5_fifo207_do;
assign multififo5_fifo208_rdClk = multififo5_internalClock;
assign multififo5_fifo208_rdEnable = multififo5_norOutput[7];
assign multififo5_fifo208_wrClk = multififo5_internalClock;
assign multififo5_fifo208_wrEnable = multififo5_norOutput[6];
assign multififo5_fifo209_reset = multififo5_memoryReset;
assign multififo5_fifo209_di = multififo5_fifo208_do;
assign multififo5_fifo209_rdClk = multififo5_internalClock;
assign multififo5_fifo209_rdEnable = multififo5_norOutput[8];
assign multififo5_fifo209_wrClk = multififo5_internalClock;
assign multififo5_fifo209_wrEnable = multififo5_norOutput[7];
assign multififo5_fifo210_reset = multififo5_memoryReset;
assign multififo5_fifo210_di = multififo5_fifo209_do;
assign multififo5_fifo210_rdClk = multififo5_internalClock;
assign multififo5_fifo210_rdEnable = multififo5_norOutput[9];
assign multififo5_fifo210_wrClk = multififo5_internalClock;
assign multififo5_fifo210_wrEnable = multififo5_norOutput[8];
assign multififo5_fifo211_reset = multififo5_memoryReset;
assign multififo5_fifo211_di = multififo5_fifo210_do;
assign multififo5_fifo211_rdClk = multififo5_internalClock;
assign multififo5_fifo211_rdEnable = multififo5_norOutput[10];
assign multififo5_fifo211_wrClk = multififo5_internalClock;
assign multififo5_fifo211_wrEnable = multififo5_norOutput[9];
assign multififo5_fifo212_reset = multififo5_memoryReset;
assign multififo5_fifo212_di = multififo5_fifo211_do;
assign multififo5_fifo212_rdClk = multififo5_internalClock;
assign multififo5_fifo212_rdEnable = multififo5_norOutput[11];
assign multififo5_fifo212_wrClk = multififo5_internalClock;
assign multififo5_fifo212_wrEnable = multififo5_norOutput[10];
assign multififo5_fifo213_reset = multififo5_memoryReset;
assign multififo5_fifo213_di = multififo5_fifo212_do;
assign multififo5_fifo213_rdClk = multififo5_internalClock;
assign multififo5_fifo213_rdEnable = multififo5_norOutput[12];
assign multififo5_fifo213_wrClk = multififo5_internalClock;
assign multififo5_fifo213_wrEnable = multififo5_norOutput[11];
assign multififo5_fifo214_reset = multififo5_memoryReset;
assign multififo5_fifo214_di = multififo5_fifo213_do;
assign multififo5_fifo214_rdClk = multififo5_internalClock;
assign multififo5_fifo214_rdEnable = multififo5_norOutput[13];
assign multififo5_fifo214_wrClk = multififo5_internalClock;
assign multififo5_fifo214_wrEnable = multififo5_norOutput[12];
assign multififo5_fifo215_reset = multififo5_memoryReset;
assign multififo5_fifo215_di = multififo5_fifo214_do;
assign multififo5_fifo215_rdClk = multififo5_internalClock;
assign multififo5_fifo215_rdEnable = multififo5_norOutput[14];
assign multififo5_fifo215_wrClk = multififo5_internalClock;
assign multififo5_fifo215_wrEnable = multififo5_norOutput[13];
assign multififo5_fifo216_reset = multififo5_memoryReset;
assign multififo5_fifo216_di = multififo5_fifo215_do;
assign multififo5_fifo216_rdClk = multififo5_internalClock;
assign multififo5_fifo216_rdEnable = multififo5_norOutput[15];
assign multififo5_fifo216_wrClk = multififo5_internalClock;
assign multififo5_fifo216_wrEnable = multififo5_norOutput[14];
assign multififo5_fifo217_reset = multififo5_memoryReset;
assign multififo5_fifo217_di = multififo5_fifo216_do;
assign multififo5_fifo217_rdClk = multififo5_internalClock;
assign multififo5_fifo217_rdEnable = multififo5_norOutput[16];
assign multififo5_fifo217_wrClk = multififo5_internalClock;
assign multififo5_fifo217_wrEnable = multififo5_norOutput[15];
assign multififo5_fifo218_reset = multififo5_memoryReset;
assign multififo5_fifo218_di = multififo5_fifo217_do;
assign multififo5_fifo218_rdClk = multififo5_internalClock;
assign multififo5_fifo218_rdEnable = multififo5_norOutput[17];
assign multififo5_fifo218_wrClk = multififo5_internalClock;
assign multififo5_fifo218_wrEnable = multififo5_norOutput[16];
assign multififo5_fifo219_reset = multififo5_memoryReset;
assign multififo5_fifo219_di = multififo5_fifo218_do;
assign multififo5_fifo219_rdClk = multififo5_internalClock;
assign multififo5_fifo219_rdEnable = multififo5_norOutput[18];
assign multififo5_fifo219_wrClk = multififo5_internalClock;
assign multififo5_fifo219_wrEnable = multififo5_norOutput[17];
assign multififo5_fifo220_reset = multififo5_memoryReset;
assign multififo5_fifo220_di = multififo5_fifo219_do;
assign multififo5_fifo220_rdClk = multififo5_internalClock;
assign multififo5_fifo220_rdEnable = multififo5_norOutput[19];
assign multififo5_fifo220_wrClk = multififo5_internalClock;
assign multififo5_fifo220_wrEnable = multififo5_norOutput[18];
assign multififo5_fifo221_reset = multififo5_memoryReset;
assign multififo5_fifo221_di = multififo5_fifo220_do;
assign multififo5_fifo221_rdClk = multififo5_internalClock;
assign multififo5_fifo221_rdEnable = multififo5_norOutput[20];
assign multififo5_fifo221_wrClk = multififo5_internalClock;
assign multififo5_fifo221_wrEnable = multififo5_norOutput[19];
assign multififo5_fifo222_reset = multififo5_memoryReset;
assign multififo5_fifo222_di = multififo5_fifo221_do;
assign multififo5_fifo222_rdClk = multififo5_internalClock;
assign multififo5_fifo222_rdEnable = multififo5_norOutput[21];
assign multififo5_fifo222_wrClk = multififo5_internalClock;
assign multififo5_fifo222_wrEnable = multififo5_norOutput[20];
assign multififo5_fifo223_reset = multififo5_memoryReset;
assign multififo5_fifo223_di = multififo5_fifo222_do;
assign multififo5_fifo223_rdClk = multififo5_internalClock;
assign multififo5_fifo223_rdEnable = multififo5_norOutput[22];
assign multififo5_fifo223_wrClk = multififo5_internalClock;
assign multififo5_fifo223_wrEnable = multififo5_norOutput[21];
assign multififo5_fifo224_reset = multififo5_memoryReset;
assign multififo5_fifo224_di = multififo5_fifo223_do;
assign multififo5_fifo224_rdClk = multififo5_internalClock;
assign multififo5_fifo224_rdEnable = multififo5_norOutput[23];
assign multififo5_fifo224_wrClk = multififo5_internalClock;
assign multififo5_fifo224_wrEnable = multififo5_norOutput[22];
assign multififo5_fifo225_reset = multififo5_memoryReset;
assign multififo5_fifo225_di = multififo5_fifo224_do;
assign multififo5_fifo225_rdClk = multififo5_internalClock;
assign multififo5_fifo225_rdEnable = multififo5_norOutput[24];
assign multififo5_fifo225_wrClk = multififo5_internalClock;
assign multififo5_fifo225_wrEnable = multififo5_norOutput[23];
assign multififo5_fifo226_reset = multififo5_memoryReset;
assign multififo5_fifo226_di = multififo5_fifo225_do;
assign multififo5_fifo226_rdClk = multififo5_internalClock;
assign multififo5_fifo226_rdEnable = multififo5_norOutput[25];
assign multififo5_fifo226_wrClk = multififo5_internalClock;
assign multififo5_fifo226_wrEnable = multififo5_norOutput[24];
assign multififo5_fifo227_reset = multififo5_memoryReset;
assign multififo5_fifo227_di = multififo5_fifo226_do;
assign multififo5_fifo227_rdClk = multififo5_internalClock;
assign multififo5_fifo227_rdEnable = multififo5_norOutput[26];
assign multififo5_fifo227_wrClk = multififo5_internalClock;
assign multififo5_fifo227_wrEnable = multififo5_norOutput[25];
assign multififo5_fifo228_reset = multififo5_memoryReset;
assign multififo5_fifo228_di = multififo5_fifo227_do;
assign multififo5_fifo228_rdClk = multififo5_internalClock;
assign multififo5_fifo228_rdEnable = multififo5_norOutput[27];
assign multififo5_fifo228_wrClk = multififo5_internalClock;
assign multififo5_fifo228_wrEnable = multififo5_norOutput[26];
assign multififo5_fifo229_reset = multififo5_memoryReset;
assign multififo5_fifo229_di = multififo5_fifo228_do;
assign multififo5_fifo229_rdClk = multififo5_internalClock;
assign multififo5_fifo229_rdEnable = multififo5_norOutput[28];
assign multififo5_fifo229_wrClk = multififo5_internalClock;
assign multififo5_fifo229_wrEnable = multififo5_norOutput[27];
assign multififo5_fifo230_reset = multififo5_memoryReset;
assign multififo5_fifo230_di = multififo5_fifo229_do;
assign multififo5_fifo230_rdClk = multififo5_internalClock;
assign multififo5_fifo230_rdEnable = multififo5_norOutput[29];
assign multififo5_fifo230_wrClk = multififo5_internalClock;
assign multififo5_fifo230_wrEnable = multififo5_norOutput[28];
assign multififo5_fifo231_reset = multififo5_memoryReset;
assign multififo5_fifo231_di = multififo5_fifo230_do;
assign multififo5_fifo231_rdClk = multififo5_internalClock;
assign multififo5_fifo231_rdEnable = multififo5_norOutput[30];
assign multififo5_fifo231_wrClk = multififo5_internalClock;
assign multififo5_fifo231_wrEnable = multififo5_norOutput[29];
assign multififo5_fifo232_reset = multififo5_memoryReset;
assign multififo5_fifo232_di = multififo5_fifo231_do;
assign multififo5_fifo232_rdClk = multififo5_internalClock;
assign multififo5_fifo232_rdEnable = multififo5_norOutput[31];
assign multififo5_fifo232_wrClk = multififo5_internalClock;
assign multififo5_fifo232_wrEnable = multififo5_norOutput[30];
assign multififo5_fifo233_reset = multififo5_memoryReset;
assign multififo5_fifo233_di = multififo5_fifo232_do;
assign multififo5_fifo233_rdClk = multififo5_internalClock;
assign multififo5_fifo233_rdEnable = multififo5_norOutput[32];
assign multififo5_fifo233_wrClk = multififo5_internalClock;
assign multififo5_fifo233_wrEnable = multififo5_norOutput[31];
assign multififo5_fifo234_reset = multififo5_memoryReset;
assign multififo5_fifo234_di = multififo5_fifo233_do;
assign multififo5_fifo234_rdClk = multififo5_internalClock;
assign multififo5_fifo234_rdEnable = multififo5_norOutput[33];
assign multififo5_fifo234_wrClk = multififo5_internalClock;
assign multififo5_fifo234_wrEnable = multififo5_norOutput[32];
assign multififo5_fifo235_reset = multififo5_memoryReset;
assign multififo5_fifo235_di = multififo5_fifo234_do;
assign multififo5_fifo235_rdClk = multififo5_internalClock;
assign multififo5_fifo235_rdEnable = multififo5_norOutput[34];
assign multififo5_fifo235_wrClk = multififo5_internalClock;
assign multififo5_fifo235_wrEnable = multififo5_norOutput[33];
assign multififo5_fifo236_reset = multififo5_memoryReset;
assign multififo5_fifo236_di = multififo5_fifo235_do;
assign multififo5_fifo236_rdClk = multififo5_internalClock;
assign multififo5_fifo236_rdEnable = multififo5_norOutput[35];
assign multififo5_fifo236_wrClk = multififo5_internalClock;
assign multififo5_fifo236_wrEnable = multififo5_norOutput[34];
assign multififo5_fifo237_reset = multififo5_memoryReset;
assign multififo5_fifo237_di = multififo5_fifo236_do;
assign multififo5_fifo237_rdClk = multififo5_internalClock;
assign multififo5_fifo237_rdEnable = multififo5_norOutput[36];
assign multififo5_fifo237_wrClk = multififo5_internalClock;
assign multififo5_fifo237_wrEnable = multififo5_norOutput[35];
assign multififo5_fifo238_reset = multififo5_memoryReset;
assign multififo5_fifo238_di = multififo5_fifo237_do;
assign multififo5_fifo238_rdClk = multififo5_internalClock;
assign multififo5_fifo238_rdEnable = multififo5_norOutput[37];
assign multififo5_fifo238_wrClk = multififo5_internalClock;
assign multififo5_fifo238_wrEnable = multififo5_norOutput[36];
assign multififo5_fifo239_reset = multififo5_memoryReset;
assign multififo5_fifo239_di = multififo5_fifo238_do;
assign multififo5_fifo239_rdClk = multififo5_internalClock;
assign multififo5_fifo239_rdEnable = multififo5_norOutput[38];
assign multififo5_fifo239_wrClk = multififo5_internalClock;
assign multififo5_fifo239_wrEnable = multififo5_norOutput[37];
assign multififo5_sysAlmostEmpty = multififo5_fifo201_almostEmpty;
assign multififo5_sysAlmostFull = multififo5_fifo200_almostFull;
assign multififo5_outputData = multififo5_fifo201_do;
assign multififo5_multiFIFOEmpty = multififo5_fifo201_empty;
assign multififo5_multiFIFOFull = multififo5_fifo200_full;
assign multififo5_sysReadError = multififo5_fifo201_readError;
assign multififo5_sysWriteError = multififo5_fifo200_writeError;
assign multififo5_sysReadCount = multififo5_fifo201_rdCount;
assign multififo5_sysWriteCount = multififo5_fifo200_wrCount;
always @(*) begin
	fsmwritefifo6_enableWritingFIFO <= 1'd0;
	fsmwritefifo6_next_state <= 2'd0;
	fsmwritefifo6_writeError <= 1'd0;
	fsmwritefifo6_next_state <= fsmwritefifo6_state;
	case (fsmwritefifo6_state)
		1'd1: begin
			fsmwritefifo6_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo6_fifoAlmostFullFlag | (~fsmwritefifo6_extWriteEnable))) begin
				fsmwritefifo6_enableWritingFIFO <= 1'd0;
				fsmwritefifo6_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo6_enableWritingFIFO <= 1'd0;
			fsmwritefifo6_writeError <= 1'd1;
			if ((~fsmwritefifo6_extWriteEnable)) begin
				fsmwritefifo6_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo6_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo6_fifoAlmostFullFlag) & fsmwritefifo6_extWriteEnable) & fsmwritefifo6_dataReady)) begin
				fsmwritefifo6_enableWritingFIFO <= 1'd1;
				fsmwritefifo6_next_state <= 1'd1;
			end
			if ((fsmwritefifo6_fifowrError | (fsmwritefifo6_fifoAlmostFullFlag & fsmwritefifo6_extWriteEnable))) begin
				fsmwritefifo6_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo6_readError <= 1'd0;
	fsmreadfifo6_next_state <= 2'd0;
	fsmreadfifo6_enableReadingFIFO <= 1'd0;
	fsmreadfifo6_next_state <= fsmreadfifo6_state;
	case (fsmreadfifo6_state)
		1'd1: begin
			fsmreadfifo6_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo6_fifoEmptyFlag | (~fsmreadfifo6_extReadEnable))) begin
				fsmreadfifo6_enableReadingFIFO <= 1'd0;
				fsmreadfifo6_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo6_enableReadingFIFO <= 1'd0;
			fsmreadfifo6_readError <= 1'd1;
			if ((~fsmreadfifo6_extReadEnable)) begin
				fsmreadfifo6_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo6_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo6_fifoEmptyFlag) & fsmreadfifo6_extReadEnable)) begin
				fsmreadfifo6_enableReadingFIFO <= 1'd1;
				fsmreadfifo6_next_state <= 1'd1;
			end
			if ((fsmreadfifo6_fifordError | (fsmreadfifo6_fifoEmptyFlag & fsmreadfifo6_extReadEnable))) begin
				fsmreadfifo6_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo6_internalClock = sys_clk;
assign multififo6_memoryReset = (multififo6_memoryRST | multififo6_automaticReset);
always @(*) begin
	multififo6_norOutput <= 39'd0;
	multififo6_norOutput[0] <= (~(multififo6_fifo242_full | multififo6_fifo240_empty));
	multififo6_norOutput[38] <= (~(multififo6_fifo241_full | multififo6_fifo279_empty));
	multififo6_norOutput[1] <= (~(multififo6_fifo243_full | multififo6_fifo242_empty));
	multififo6_norOutput[2] <= (~(multififo6_fifo244_full | multififo6_fifo243_empty));
	multififo6_norOutput[3] <= (~(multififo6_fifo245_full | multififo6_fifo244_empty));
	multififo6_norOutput[4] <= (~(multififo6_fifo246_full | multififo6_fifo245_empty));
	multififo6_norOutput[5] <= (~(multififo6_fifo247_full | multififo6_fifo246_empty));
	multififo6_norOutput[6] <= (~(multififo6_fifo248_full | multififo6_fifo247_empty));
	multififo6_norOutput[7] <= (~(multififo6_fifo249_full | multififo6_fifo248_empty));
	multififo6_norOutput[8] <= (~(multififo6_fifo250_full | multififo6_fifo249_empty));
	multififo6_norOutput[9] <= (~(multififo6_fifo251_full | multififo6_fifo250_empty));
	multififo6_norOutput[10] <= (~(multififo6_fifo252_full | multififo6_fifo251_empty));
	multififo6_norOutput[11] <= (~(multififo6_fifo253_full | multififo6_fifo252_empty));
	multififo6_norOutput[12] <= (~(multififo6_fifo254_full | multififo6_fifo253_empty));
	multififo6_norOutput[13] <= (~(multififo6_fifo255_full | multififo6_fifo254_empty));
	multififo6_norOutput[14] <= (~(multififo6_fifo256_full | multififo6_fifo255_empty));
	multififo6_norOutput[15] <= (~(multififo6_fifo257_full | multififo6_fifo256_empty));
	multififo6_norOutput[16] <= (~(multififo6_fifo258_full | multififo6_fifo257_empty));
	multififo6_norOutput[17] <= (~(multififo6_fifo259_full | multififo6_fifo258_empty));
	multififo6_norOutput[18] <= (~(multififo6_fifo260_full | multififo6_fifo259_empty));
	multififo6_norOutput[19] <= (~(multififo6_fifo261_full | multififo6_fifo260_empty));
	multififo6_norOutput[20] <= (~(multififo6_fifo262_full | multififo6_fifo261_empty));
	multififo6_norOutput[21] <= (~(multififo6_fifo263_full | multififo6_fifo262_empty));
	multififo6_norOutput[22] <= (~(multififo6_fifo264_full | multififo6_fifo263_empty));
	multififo6_norOutput[23] <= (~(multififo6_fifo265_full | multififo6_fifo264_empty));
	multififo6_norOutput[24] <= (~(multififo6_fifo266_full | multififo6_fifo265_empty));
	multififo6_norOutput[25] <= (~(multififo6_fifo267_full | multififo6_fifo266_empty));
	multififo6_norOutput[26] <= (~(multififo6_fifo268_full | multififo6_fifo267_empty));
	multififo6_norOutput[27] <= (~(multififo6_fifo269_full | multififo6_fifo268_empty));
	multififo6_norOutput[28] <= (~(multififo6_fifo270_full | multififo6_fifo269_empty));
	multififo6_norOutput[29] <= (~(multififo6_fifo271_full | multififo6_fifo270_empty));
	multififo6_norOutput[30] <= (~(multififo6_fifo272_full | multififo6_fifo271_empty));
	multififo6_norOutput[31] <= (~(multififo6_fifo273_full | multififo6_fifo272_empty));
	multififo6_norOutput[32] <= (~(multififo6_fifo274_full | multififo6_fifo273_empty));
	multififo6_norOutput[33] <= (~(multififo6_fifo275_full | multififo6_fifo274_empty));
	multififo6_norOutput[34] <= (~(multififo6_fifo276_full | multififo6_fifo275_empty));
	multififo6_norOutput[35] <= (~(multififo6_fifo277_full | multififo6_fifo276_empty));
	multififo6_norOutput[36] <= (~(multififo6_fifo278_full | multififo6_fifo277_empty));
	multififo6_norOutput[37] <= (~(multififo6_fifo279_full | multififo6_fifo278_empty));
end
assign multififo6_fifo240_reset = multififo6_memoryReset;
assign multififo6_fifo240_di = multififo6_inputData;
assign multififo6_fifo240_rdClk = multififo6_internalClock;
assign multififo6_fifo240_rdEnable = multififo6_norOutput[0];
assign multififo6_fifo240_wrClk = bufrFrameClk_clk;
assign multififo6_fifo240_wrEnable = multififo6_writeEnable;
assign multififo6_fifo241_reset = multififo6_memoryReset;
assign multififo6_fifo241_di = multififo6_fifo279_do;
assign multififo6_fifo241_rdClk = sys_clk;
assign multififo6_fifo241_rdEnable = multififo6_readEnable;
assign multififo6_fifo241_wrClk = multififo6_internalClock;
assign multififo6_fifo241_wrEnable = multififo6_norOutput[38];
assign multififo6_fifo242_reset = multififo6_memoryReset;
assign multififo6_fifo242_di = multififo6_fifo240_do;
assign multififo6_fifo242_rdClk = multififo6_internalClock;
assign multififo6_fifo242_rdEnable = multififo6_norOutput[1];
assign multififo6_fifo242_wrClk = multififo6_internalClock;
assign multififo6_fifo242_wrEnable = multififo6_norOutput[0];
assign multififo6_fifo243_reset = multififo6_memoryReset;
assign multififo6_fifo243_di = multififo6_fifo242_do;
assign multififo6_fifo243_rdClk = multififo6_internalClock;
assign multififo6_fifo243_rdEnable = multififo6_norOutput[2];
assign multififo6_fifo243_wrClk = multififo6_internalClock;
assign multififo6_fifo243_wrEnable = multififo6_norOutput[1];
assign multififo6_fifo244_reset = multififo6_memoryReset;
assign multififo6_fifo244_di = multififo6_fifo243_do;
assign multififo6_fifo244_rdClk = multififo6_internalClock;
assign multififo6_fifo244_rdEnable = multififo6_norOutput[3];
assign multififo6_fifo244_wrClk = multififo6_internalClock;
assign multififo6_fifo244_wrEnable = multififo6_norOutput[2];
assign multififo6_fifo245_reset = multififo6_memoryReset;
assign multififo6_fifo245_di = multififo6_fifo244_do;
assign multififo6_fifo245_rdClk = multififo6_internalClock;
assign multififo6_fifo245_rdEnable = multififo6_norOutput[4];
assign multififo6_fifo245_wrClk = multififo6_internalClock;
assign multififo6_fifo245_wrEnable = multififo6_norOutput[3];
assign multififo6_fifo246_reset = multififo6_memoryReset;
assign multififo6_fifo246_di = multififo6_fifo245_do;
assign multififo6_fifo246_rdClk = multififo6_internalClock;
assign multififo6_fifo246_rdEnable = multififo6_norOutput[5];
assign multififo6_fifo246_wrClk = multififo6_internalClock;
assign multififo6_fifo246_wrEnable = multififo6_norOutput[4];
assign multififo6_fifo247_reset = multififo6_memoryReset;
assign multififo6_fifo247_di = multififo6_fifo246_do;
assign multififo6_fifo247_rdClk = multififo6_internalClock;
assign multififo6_fifo247_rdEnable = multififo6_norOutput[6];
assign multififo6_fifo247_wrClk = multififo6_internalClock;
assign multififo6_fifo247_wrEnable = multififo6_norOutput[5];
assign multififo6_fifo248_reset = multififo6_memoryReset;
assign multififo6_fifo248_di = multififo6_fifo247_do;
assign multififo6_fifo248_rdClk = multififo6_internalClock;
assign multififo6_fifo248_rdEnable = multififo6_norOutput[7];
assign multififo6_fifo248_wrClk = multififo6_internalClock;
assign multififo6_fifo248_wrEnable = multififo6_norOutput[6];
assign multififo6_fifo249_reset = multififo6_memoryReset;
assign multififo6_fifo249_di = multififo6_fifo248_do;
assign multififo6_fifo249_rdClk = multififo6_internalClock;
assign multififo6_fifo249_rdEnable = multififo6_norOutput[8];
assign multififo6_fifo249_wrClk = multififo6_internalClock;
assign multififo6_fifo249_wrEnable = multififo6_norOutput[7];
assign multififo6_fifo250_reset = multififo6_memoryReset;
assign multififo6_fifo250_di = multififo6_fifo249_do;
assign multififo6_fifo250_rdClk = multififo6_internalClock;
assign multififo6_fifo250_rdEnable = multififo6_norOutput[9];
assign multififo6_fifo250_wrClk = multififo6_internalClock;
assign multififo6_fifo250_wrEnable = multififo6_norOutput[8];
assign multififo6_fifo251_reset = multififo6_memoryReset;
assign multififo6_fifo251_di = multififo6_fifo250_do;
assign multififo6_fifo251_rdClk = multififo6_internalClock;
assign multififo6_fifo251_rdEnable = multififo6_norOutput[10];
assign multififo6_fifo251_wrClk = multififo6_internalClock;
assign multififo6_fifo251_wrEnable = multififo6_norOutput[9];
assign multififo6_fifo252_reset = multififo6_memoryReset;
assign multififo6_fifo252_di = multififo6_fifo251_do;
assign multififo6_fifo252_rdClk = multififo6_internalClock;
assign multififo6_fifo252_rdEnable = multififo6_norOutput[11];
assign multififo6_fifo252_wrClk = multififo6_internalClock;
assign multififo6_fifo252_wrEnable = multififo6_norOutput[10];
assign multififo6_fifo253_reset = multififo6_memoryReset;
assign multififo6_fifo253_di = multififo6_fifo252_do;
assign multififo6_fifo253_rdClk = multififo6_internalClock;
assign multififo6_fifo253_rdEnable = multififo6_norOutput[12];
assign multififo6_fifo253_wrClk = multififo6_internalClock;
assign multififo6_fifo253_wrEnable = multififo6_norOutput[11];
assign multififo6_fifo254_reset = multififo6_memoryReset;
assign multififo6_fifo254_di = multififo6_fifo253_do;
assign multififo6_fifo254_rdClk = multififo6_internalClock;
assign multififo6_fifo254_rdEnable = multififo6_norOutput[13];
assign multififo6_fifo254_wrClk = multififo6_internalClock;
assign multififo6_fifo254_wrEnable = multififo6_norOutput[12];
assign multififo6_fifo255_reset = multififo6_memoryReset;
assign multififo6_fifo255_di = multififo6_fifo254_do;
assign multififo6_fifo255_rdClk = multififo6_internalClock;
assign multififo6_fifo255_rdEnable = multififo6_norOutput[14];
assign multififo6_fifo255_wrClk = multififo6_internalClock;
assign multififo6_fifo255_wrEnable = multififo6_norOutput[13];
assign multififo6_fifo256_reset = multififo6_memoryReset;
assign multififo6_fifo256_di = multififo6_fifo255_do;
assign multififo6_fifo256_rdClk = multififo6_internalClock;
assign multififo6_fifo256_rdEnable = multififo6_norOutput[15];
assign multififo6_fifo256_wrClk = multififo6_internalClock;
assign multififo6_fifo256_wrEnable = multififo6_norOutput[14];
assign multififo6_fifo257_reset = multififo6_memoryReset;
assign multififo6_fifo257_di = multififo6_fifo256_do;
assign multififo6_fifo257_rdClk = multififo6_internalClock;
assign multififo6_fifo257_rdEnable = multififo6_norOutput[16];
assign multififo6_fifo257_wrClk = multififo6_internalClock;
assign multififo6_fifo257_wrEnable = multififo6_norOutput[15];
assign multififo6_fifo258_reset = multififo6_memoryReset;
assign multififo6_fifo258_di = multififo6_fifo257_do;
assign multififo6_fifo258_rdClk = multififo6_internalClock;
assign multififo6_fifo258_rdEnable = multififo6_norOutput[17];
assign multififo6_fifo258_wrClk = multififo6_internalClock;
assign multififo6_fifo258_wrEnable = multififo6_norOutput[16];
assign multififo6_fifo259_reset = multififo6_memoryReset;
assign multififo6_fifo259_di = multififo6_fifo258_do;
assign multififo6_fifo259_rdClk = multififo6_internalClock;
assign multififo6_fifo259_rdEnable = multififo6_norOutput[18];
assign multififo6_fifo259_wrClk = multififo6_internalClock;
assign multififo6_fifo259_wrEnable = multififo6_norOutput[17];
assign multififo6_fifo260_reset = multififo6_memoryReset;
assign multififo6_fifo260_di = multififo6_fifo259_do;
assign multififo6_fifo260_rdClk = multififo6_internalClock;
assign multififo6_fifo260_rdEnable = multififo6_norOutput[19];
assign multififo6_fifo260_wrClk = multififo6_internalClock;
assign multififo6_fifo260_wrEnable = multififo6_norOutput[18];
assign multififo6_fifo261_reset = multififo6_memoryReset;
assign multififo6_fifo261_di = multififo6_fifo260_do;
assign multififo6_fifo261_rdClk = multififo6_internalClock;
assign multififo6_fifo261_rdEnable = multififo6_norOutput[20];
assign multififo6_fifo261_wrClk = multififo6_internalClock;
assign multififo6_fifo261_wrEnable = multififo6_norOutput[19];
assign multififo6_fifo262_reset = multififo6_memoryReset;
assign multififo6_fifo262_di = multififo6_fifo261_do;
assign multififo6_fifo262_rdClk = multififo6_internalClock;
assign multififo6_fifo262_rdEnable = multififo6_norOutput[21];
assign multififo6_fifo262_wrClk = multififo6_internalClock;
assign multififo6_fifo262_wrEnable = multififo6_norOutput[20];
assign multififo6_fifo263_reset = multififo6_memoryReset;
assign multififo6_fifo263_di = multififo6_fifo262_do;
assign multififo6_fifo263_rdClk = multififo6_internalClock;
assign multififo6_fifo263_rdEnable = multififo6_norOutput[22];
assign multififo6_fifo263_wrClk = multififo6_internalClock;
assign multififo6_fifo263_wrEnable = multififo6_norOutput[21];
assign multififo6_fifo264_reset = multififo6_memoryReset;
assign multififo6_fifo264_di = multififo6_fifo263_do;
assign multififo6_fifo264_rdClk = multififo6_internalClock;
assign multififo6_fifo264_rdEnable = multififo6_norOutput[23];
assign multififo6_fifo264_wrClk = multififo6_internalClock;
assign multififo6_fifo264_wrEnable = multififo6_norOutput[22];
assign multififo6_fifo265_reset = multififo6_memoryReset;
assign multififo6_fifo265_di = multififo6_fifo264_do;
assign multififo6_fifo265_rdClk = multififo6_internalClock;
assign multififo6_fifo265_rdEnable = multififo6_norOutput[24];
assign multififo6_fifo265_wrClk = multififo6_internalClock;
assign multififo6_fifo265_wrEnable = multififo6_norOutput[23];
assign multififo6_fifo266_reset = multififo6_memoryReset;
assign multififo6_fifo266_di = multififo6_fifo265_do;
assign multififo6_fifo266_rdClk = multififo6_internalClock;
assign multififo6_fifo266_rdEnable = multififo6_norOutput[25];
assign multififo6_fifo266_wrClk = multififo6_internalClock;
assign multififo6_fifo266_wrEnable = multififo6_norOutput[24];
assign multififo6_fifo267_reset = multififo6_memoryReset;
assign multififo6_fifo267_di = multififo6_fifo266_do;
assign multififo6_fifo267_rdClk = multififo6_internalClock;
assign multififo6_fifo267_rdEnable = multififo6_norOutput[26];
assign multififo6_fifo267_wrClk = multififo6_internalClock;
assign multififo6_fifo267_wrEnable = multififo6_norOutput[25];
assign multififo6_fifo268_reset = multififo6_memoryReset;
assign multififo6_fifo268_di = multififo6_fifo267_do;
assign multififo6_fifo268_rdClk = multififo6_internalClock;
assign multififo6_fifo268_rdEnable = multififo6_norOutput[27];
assign multififo6_fifo268_wrClk = multififo6_internalClock;
assign multififo6_fifo268_wrEnable = multififo6_norOutput[26];
assign multififo6_fifo269_reset = multififo6_memoryReset;
assign multififo6_fifo269_di = multififo6_fifo268_do;
assign multififo6_fifo269_rdClk = multififo6_internalClock;
assign multififo6_fifo269_rdEnable = multififo6_norOutput[28];
assign multififo6_fifo269_wrClk = multififo6_internalClock;
assign multififo6_fifo269_wrEnable = multififo6_norOutput[27];
assign multififo6_fifo270_reset = multififo6_memoryReset;
assign multififo6_fifo270_di = multififo6_fifo269_do;
assign multififo6_fifo270_rdClk = multififo6_internalClock;
assign multififo6_fifo270_rdEnable = multififo6_norOutput[29];
assign multififo6_fifo270_wrClk = multififo6_internalClock;
assign multififo6_fifo270_wrEnable = multififo6_norOutput[28];
assign multififo6_fifo271_reset = multififo6_memoryReset;
assign multififo6_fifo271_di = multififo6_fifo270_do;
assign multififo6_fifo271_rdClk = multififo6_internalClock;
assign multififo6_fifo271_rdEnable = multififo6_norOutput[30];
assign multififo6_fifo271_wrClk = multififo6_internalClock;
assign multififo6_fifo271_wrEnable = multififo6_norOutput[29];
assign multififo6_fifo272_reset = multififo6_memoryReset;
assign multififo6_fifo272_di = multififo6_fifo271_do;
assign multififo6_fifo272_rdClk = multififo6_internalClock;
assign multififo6_fifo272_rdEnable = multififo6_norOutput[31];
assign multififo6_fifo272_wrClk = multififo6_internalClock;
assign multififo6_fifo272_wrEnable = multififo6_norOutput[30];
assign multififo6_fifo273_reset = multififo6_memoryReset;
assign multififo6_fifo273_di = multififo6_fifo272_do;
assign multififo6_fifo273_rdClk = multififo6_internalClock;
assign multififo6_fifo273_rdEnable = multififo6_norOutput[32];
assign multififo6_fifo273_wrClk = multififo6_internalClock;
assign multififo6_fifo273_wrEnable = multififo6_norOutput[31];
assign multififo6_fifo274_reset = multififo6_memoryReset;
assign multififo6_fifo274_di = multififo6_fifo273_do;
assign multififo6_fifo274_rdClk = multififo6_internalClock;
assign multififo6_fifo274_rdEnable = multififo6_norOutput[33];
assign multififo6_fifo274_wrClk = multififo6_internalClock;
assign multififo6_fifo274_wrEnable = multififo6_norOutput[32];
assign multififo6_fifo275_reset = multififo6_memoryReset;
assign multififo6_fifo275_di = multififo6_fifo274_do;
assign multififo6_fifo275_rdClk = multififo6_internalClock;
assign multififo6_fifo275_rdEnable = multififo6_norOutput[34];
assign multififo6_fifo275_wrClk = multififo6_internalClock;
assign multififo6_fifo275_wrEnable = multififo6_norOutput[33];
assign multififo6_fifo276_reset = multififo6_memoryReset;
assign multififo6_fifo276_di = multififo6_fifo275_do;
assign multififo6_fifo276_rdClk = multififo6_internalClock;
assign multififo6_fifo276_rdEnable = multififo6_norOutput[35];
assign multififo6_fifo276_wrClk = multififo6_internalClock;
assign multififo6_fifo276_wrEnable = multififo6_norOutput[34];
assign multififo6_fifo277_reset = multififo6_memoryReset;
assign multififo6_fifo277_di = multififo6_fifo276_do;
assign multififo6_fifo277_rdClk = multififo6_internalClock;
assign multififo6_fifo277_rdEnable = multififo6_norOutput[36];
assign multififo6_fifo277_wrClk = multififo6_internalClock;
assign multififo6_fifo277_wrEnable = multififo6_norOutput[35];
assign multififo6_fifo278_reset = multififo6_memoryReset;
assign multififo6_fifo278_di = multififo6_fifo277_do;
assign multififo6_fifo278_rdClk = multififo6_internalClock;
assign multififo6_fifo278_rdEnable = multififo6_norOutput[37];
assign multififo6_fifo278_wrClk = multififo6_internalClock;
assign multififo6_fifo278_wrEnable = multififo6_norOutput[36];
assign multififo6_fifo279_reset = multififo6_memoryReset;
assign multififo6_fifo279_di = multififo6_fifo278_do;
assign multififo6_fifo279_rdClk = multififo6_internalClock;
assign multififo6_fifo279_rdEnable = multififo6_norOutput[38];
assign multififo6_fifo279_wrClk = multififo6_internalClock;
assign multififo6_fifo279_wrEnable = multififo6_norOutput[37];
assign multififo6_sysAlmostEmpty = multififo6_fifo241_almostEmpty;
assign multififo6_sysAlmostFull = multififo6_fifo240_almostFull;
assign multififo6_outputData = multififo6_fifo241_do;
assign multififo6_multiFIFOEmpty = multififo6_fifo241_empty;
assign multififo6_multiFIFOFull = multififo6_fifo240_full;
assign multififo6_sysReadError = multififo6_fifo241_readError;
assign multififo6_sysWriteError = multififo6_fifo240_writeError;
assign multififo6_sysReadCount = multififo6_fifo241_rdCount;
assign multififo6_sysWriteCount = multififo6_fifo240_wrCount;
always @(*) begin
	fsmwritefifo7_enableWritingFIFO <= 1'd0;
	fsmwritefifo7_next_state <= 2'd0;
	fsmwritefifo7_writeError <= 1'd0;
	fsmwritefifo7_next_state <= fsmwritefifo7_state;
	case (fsmwritefifo7_state)
		1'd1: begin
			fsmwritefifo7_enableWritingFIFO <= 1'd1;
			if ((fsmwritefifo7_fifoAlmostFullFlag | (~fsmwritefifo7_extWriteEnable))) begin
				fsmwritefifo7_enableWritingFIFO <= 1'd0;
				fsmwritefifo7_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmwritefifo7_enableWritingFIFO <= 1'd0;
			fsmwritefifo7_writeError <= 1'd1;
			if ((~fsmwritefifo7_extWriteEnable)) begin
				fsmwritefifo7_next_state <= 1'd0;
			end
		end
		default: begin
			fsmwritefifo7_enableWritingFIFO <= 1'd0;
			if ((((~fsmwritefifo7_fifoAlmostFullFlag) & fsmwritefifo7_extWriteEnable) & fsmwritefifo7_dataReady)) begin
				fsmwritefifo7_enableWritingFIFO <= 1'd1;
				fsmwritefifo7_next_state <= 1'd1;
			end
			if ((fsmwritefifo7_fifowrError | (fsmwritefifo7_fifoAlmostFullFlag & fsmwritefifo7_extWriteEnable))) begin
				fsmwritefifo7_next_state <= 2'd2;
			end
		end
	endcase
end
always @(*) begin
	fsmreadfifo7_enableReadingFIFO <= 1'd0;
	fsmreadfifo7_readError <= 1'd0;
	fsmreadfifo7_next_state <= 2'd0;
	fsmreadfifo7_next_state <= fsmreadfifo7_state;
	case (fsmreadfifo7_state)
		1'd1: begin
			fsmreadfifo7_enableReadingFIFO <= 1'd1;
			if ((fsmreadfifo7_fifoEmptyFlag | (~fsmreadfifo7_extReadEnable))) begin
				fsmreadfifo7_enableReadingFIFO <= 1'd0;
				fsmreadfifo7_next_state <= 1'd0;
			end
		end
		2'd2: begin
			fsmreadfifo7_enableReadingFIFO <= 1'd0;
			fsmreadfifo7_readError <= 1'd1;
			if ((~fsmreadfifo7_extReadEnable)) begin
				fsmreadfifo7_next_state <= 1'd0;
			end
		end
		default: begin
			fsmreadfifo7_enableReadingFIFO <= 1'd0;
			if (((~fsmreadfifo7_fifoEmptyFlag) & fsmreadfifo7_extReadEnable)) begin
				fsmreadfifo7_enableReadingFIFO <= 1'd1;
				fsmreadfifo7_next_state <= 1'd1;
			end
			if ((fsmreadfifo7_fifordError | (fsmreadfifo7_fifoEmptyFlag & fsmreadfifo7_extReadEnable))) begin
				fsmreadfifo7_next_state <= 2'd2;
			end
		end
	endcase
end
assign multififo7_internalClock = sys_clk;
assign multififo7_memoryReset = (multififo7_memoryRST | multififo7_automaticReset);
always @(*) begin
	multififo7_norOutput <= 39'd0;
	multififo7_norOutput[0] <= (~(multififo7_fifo282_full | multififo7_fifo280_empty));
	multififo7_norOutput[38] <= (~(multififo7_fifo281_full | multififo7_fifo319_empty));
	multififo7_norOutput[1] <= (~(multififo7_fifo283_full | multififo7_fifo282_empty));
	multififo7_norOutput[2] <= (~(multififo7_fifo284_full | multififo7_fifo283_empty));
	multififo7_norOutput[3] <= (~(multififo7_fifo285_full | multififo7_fifo284_empty));
	multififo7_norOutput[4] <= (~(multififo7_fifo286_full | multififo7_fifo285_empty));
	multififo7_norOutput[5] <= (~(multififo7_fifo287_full | multififo7_fifo286_empty));
	multififo7_norOutput[6] <= (~(multififo7_fifo288_full | multififo7_fifo287_empty));
	multififo7_norOutput[7] <= (~(multififo7_fifo289_full | multififo7_fifo288_empty));
	multififo7_norOutput[8] <= (~(multififo7_fifo290_full | multififo7_fifo289_empty));
	multififo7_norOutput[9] <= (~(multififo7_fifo291_full | multififo7_fifo290_empty));
	multififo7_norOutput[10] <= (~(multififo7_fifo292_full | multififo7_fifo291_empty));
	multififo7_norOutput[11] <= (~(multififo7_fifo293_full | multififo7_fifo292_empty));
	multififo7_norOutput[12] <= (~(multififo7_fifo294_full | multififo7_fifo293_empty));
	multififo7_norOutput[13] <= (~(multififo7_fifo295_full | multififo7_fifo294_empty));
	multififo7_norOutput[14] <= (~(multififo7_fifo296_full | multififo7_fifo295_empty));
	multififo7_norOutput[15] <= (~(multififo7_fifo297_full | multififo7_fifo296_empty));
	multififo7_norOutput[16] <= (~(multififo7_fifo298_full | multififo7_fifo297_empty));
	multififo7_norOutput[17] <= (~(multififo7_fifo299_full | multififo7_fifo298_empty));
	multififo7_norOutput[18] <= (~(multififo7_fifo300_full | multififo7_fifo299_empty));
	multififo7_norOutput[19] <= (~(multififo7_fifo301_full | multififo7_fifo300_empty));
	multififo7_norOutput[20] <= (~(multififo7_fifo302_full | multififo7_fifo301_empty));
	multififo7_norOutput[21] <= (~(multififo7_fifo303_full | multififo7_fifo302_empty));
	multififo7_norOutput[22] <= (~(multififo7_fifo304_full | multififo7_fifo303_empty));
	multififo7_norOutput[23] <= (~(multififo7_fifo305_full | multififo7_fifo304_empty));
	multififo7_norOutput[24] <= (~(multififo7_fifo306_full | multififo7_fifo305_empty));
	multififo7_norOutput[25] <= (~(multififo7_fifo307_full | multififo7_fifo306_empty));
	multififo7_norOutput[26] <= (~(multififo7_fifo308_full | multififo7_fifo307_empty));
	multififo7_norOutput[27] <= (~(multififo7_fifo309_full | multififo7_fifo308_empty));
	multififo7_norOutput[28] <= (~(multififo7_fifo310_full | multififo7_fifo309_empty));
	multififo7_norOutput[29] <= (~(multififo7_fifo311_full | multififo7_fifo310_empty));
	multififo7_norOutput[30] <= (~(multififo7_fifo312_full | multififo7_fifo311_empty));
	multififo7_norOutput[31] <= (~(multififo7_fifo313_full | multififo7_fifo312_empty));
	multififo7_norOutput[32] <= (~(multififo7_fifo314_full | multififo7_fifo313_empty));
	multififo7_norOutput[33] <= (~(multififo7_fifo315_full | multififo7_fifo314_empty));
	multififo7_norOutput[34] <= (~(multififo7_fifo316_full | multififo7_fifo315_empty));
	multififo7_norOutput[35] <= (~(multififo7_fifo317_full | multififo7_fifo316_empty));
	multififo7_norOutput[36] <= (~(multififo7_fifo318_full | multififo7_fifo317_empty));
	multififo7_norOutput[37] <= (~(multififo7_fifo319_full | multififo7_fifo318_empty));
end
assign multififo7_fifo280_reset = multififo7_memoryReset;
assign multififo7_fifo280_di = multififo7_inputData;
assign multififo7_fifo280_rdClk = multififo7_internalClock;
assign multififo7_fifo280_rdEnable = multififo7_norOutput[0];
assign multififo7_fifo280_wrClk = bufrFrameClk_clk;
assign multififo7_fifo280_wrEnable = multififo7_writeEnable;
assign multififo7_fifo281_reset = multififo7_memoryReset;
assign multififo7_fifo281_di = multififo7_fifo319_do;
assign multififo7_fifo281_rdClk = sys_clk;
assign multififo7_fifo281_rdEnable = multififo7_readEnable;
assign multififo7_fifo281_wrClk = multififo7_internalClock;
assign multififo7_fifo281_wrEnable = multififo7_norOutput[38];
assign multififo7_fifo282_reset = multififo7_memoryReset;
assign multififo7_fifo282_di = multififo7_fifo280_do;
assign multififo7_fifo282_rdClk = multififo7_internalClock;
assign multififo7_fifo282_rdEnable = multififo7_norOutput[1];
assign multififo7_fifo282_wrClk = multififo7_internalClock;
assign multififo7_fifo282_wrEnable = multififo7_norOutput[0];
assign multififo7_fifo283_reset = multififo7_memoryReset;
assign multififo7_fifo283_di = multififo7_fifo282_do;
assign multififo7_fifo283_rdClk = multififo7_internalClock;
assign multififo7_fifo283_rdEnable = multififo7_norOutput[2];
assign multififo7_fifo283_wrClk = multififo7_internalClock;
assign multififo7_fifo283_wrEnable = multififo7_norOutput[1];
assign multififo7_fifo284_reset = multififo7_memoryReset;
assign multififo7_fifo284_di = multififo7_fifo283_do;
assign multififo7_fifo284_rdClk = multififo7_internalClock;
assign multififo7_fifo284_rdEnable = multififo7_norOutput[3];
assign multififo7_fifo284_wrClk = multififo7_internalClock;
assign multififo7_fifo284_wrEnable = multififo7_norOutput[2];
assign multififo7_fifo285_reset = multififo7_memoryReset;
assign multififo7_fifo285_di = multififo7_fifo284_do;
assign multififo7_fifo285_rdClk = multififo7_internalClock;
assign multififo7_fifo285_rdEnable = multififo7_norOutput[4];
assign multififo7_fifo285_wrClk = multififo7_internalClock;
assign multififo7_fifo285_wrEnable = multififo7_norOutput[3];
assign multififo7_fifo286_reset = multififo7_memoryReset;
assign multififo7_fifo286_di = multififo7_fifo285_do;
assign multififo7_fifo286_rdClk = multififo7_internalClock;
assign multififo7_fifo286_rdEnable = multififo7_norOutput[5];
assign multififo7_fifo286_wrClk = multififo7_internalClock;
assign multififo7_fifo286_wrEnable = multififo7_norOutput[4];
assign multififo7_fifo287_reset = multififo7_memoryReset;
assign multififo7_fifo287_di = multififo7_fifo286_do;
assign multififo7_fifo287_rdClk = multififo7_internalClock;
assign multififo7_fifo287_rdEnable = multififo7_norOutput[6];
assign multififo7_fifo287_wrClk = multififo7_internalClock;
assign multififo7_fifo287_wrEnable = multififo7_norOutput[5];
assign multififo7_fifo288_reset = multififo7_memoryReset;
assign multififo7_fifo288_di = multififo7_fifo287_do;
assign multififo7_fifo288_rdClk = multififo7_internalClock;
assign multififo7_fifo288_rdEnable = multififo7_norOutput[7];
assign multififo7_fifo288_wrClk = multififo7_internalClock;
assign multififo7_fifo288_wrEnable = multififo7_norOutput[6];
assign multififo7_fifo289_reset = multififo7_memoryReset;
assign multififo7_fifo289_di = multififo7_fifo288_do;
assign multififo7_fifo289_rdClk = multififo7_internalClock;
assign multififo7_fifo289_rdEnable = multififo7_norOutput[8];
assign multififo7_fifo289_wrClk = multififo7_internalClock;
assign multififo7_fifo289_wrEnable = multififo7_norOutput[7];
assign multififo7_fifo290_reset = multififo7_memoryReset;
assign multififo7_fifo290_di = multififo7_fifo289_do;
assign multififo7_fifo290_rdClk = multififo7_internalClock;
assign multififo7_fifo290_rdEnable = multififo7_norOutput[9];
assign multififo7_fifo290_wrClk = multififo7_internalClock;
assign multififo7_fifo290_wrEnable = multififo7_norOutput[8];
assign multififo7_fifo291_reset = multififo7_memoryReset;
assign multififo7_fifo291_di = multififo7_fifo290_do;
assign multififo7_fifo291_rdClk = multififo7_internalClock;
assign multififo7_fifo291_rdEnable = multififo7_norOutput[10];
assign multififo7_fifo291_wrClk = multififo7_internalClock;
assign multififo7_fifo291_wrEnable = multififo7_norOutput[9];
assign multififo7_fifo292_reset = multififo7_memoryReset;
assign multififo7_fifo292_di = multififo7_fifo291_do;
assign multififo7_fifo292_rdClk = multififo7_internalClock;
assign multififo7_fifo292_rdEnable = multififo7_norOutput[11];
assign multififo7_fifo292_wrClk = multififo7_internalClock;
assign multififo7_fifo292_wrEnable = multififo7_norOutput[10];
assign multififo7_fifo293_reset = multififo7_memoryReset;
assign multififo7_fifo293_di = multififo7_fifo292_do;
assign multififo7_fifo293_rdClk = multififo7_internalClock;
assign multififo7_fifo293_rdEnable = multififo7_norOutput[12];
assign multififo7_fifo293_wrClk = multififo7_internalClock;
assign multififo7_fifo293_wrEnable = multififo7_norOutput[11];
assign multififo7_fifo294_reset = multififo7_memoryReset;
assign multififo7_fifo294_di = multififo7_fifo293_do;
assign multififo7_fifo294_rdClk = multififo7_internalClock;
assign multififo7_fifo294_rdEnable = multififo7_norOutput[13];
assign multififo7_fifo294_wrClk = multififo7_internalClock;
assign multififo7_fifo294_wrEnable = multififo7_norOutput[12];
assign multififo7_fifo295_reset = multififo7_memoryReset;
assign multififo7_fifo295_di = multififo7_fifo294_do;
assign multififo7_fifo295_rdClk = multififo7_internalClock;
assign multififo7_fifo295_rdEnable = multififo7_norOutput[14];
assign multififo7_fifo295_wrClk = multififo7_internalClock;
assign multififo7_fifo295_wrEnable = multififo7_norOutput[13];
assign multififo7_fifo296_reset = multififo7_memoryReset;
assign multififo7_fifo296_di = multififo7_fifo295_do;
assign multififo7_fifo296_rdClk = multififo7_internalClock;
assign multififo7_fifo296_rdEnable = multififo7_norOutput[15];
assign multififo7_fifo296_wrClk = multififo7_internalClock;
assign multififo7_fifo296_wrEnable = multififo7_norOutput[14];
assign multififo7_fifo297_reset = multififo7_memoryReset;
assign multififo7_fifo297_di = multififo7_fifo296_do;
assign multififo7_fifo297_rdClk = multififo7_internalClock;
assign multififo7_fifo297_rdEnable = multififo7_norOutput[16];
assign multififo7_fifo297_wrClk = multififo7_internalClock;
assign multififo7_fifo297_wrEnable = multififo7_norOutput[15];
assign multififo7_fifo298_reset = multififo7_memoryReset;
assign multififo7_fifo298_di = multififo7_fifo297_do;
assign multififo7_fifo298_rdClk = multififo7_internalClock;
assign multififo7_fifo298_rdEnable = multififo7_norOutput[17];
assign multififo7_fifo298_wrClk = multififo7_internalClock;
assign multififo7_fifo298_wrEnable = multififo7_norOutput[16];
assign multififo7_fifo299_reset = multififo7_memoryReset;
assign multififo7_fifo299_di = multififo7_fifo298_do;
assign multififo7_fifo299_rdClk = multififo7_internalClock;
assign multififo7_fifo299_rdEnable = multififo7_norOutput[18];
assign multififo7_fifo299_wrClk = multififo7_internalClock;
assign multififo7_fifo299_wrEnable = multififo7_norOutput[17];
assign multififo7_fifo300_reset = multififo7_memoryReset;
assign multififo7_fifo300_di = multififo7_fifo299_do;
assign multififo7_fifo300_rdClk = multififo7_internalClock;
assign multififo7_fifo300_rdEnable = multififo7_norOutput[19];
assign multififo7_fifo300_wrClk = multififo7_internalClock;
assign multififo7_fifo300_wrEnable = multififo7_norOutput[18];
assign multififo7_fifo301_reset = multififo7_memoryReset;
assign multififo7_fifo301_di = multififo7_fifo300_do;
assign multififo7_fifo301_rdClk = multififo7_internalClock;
assign multififo7_fifo301_rdEnable = multififo7_norOutput[20];
assign multififo7_fifo301_wrClk = multififo7_internalClock;
assign multififo7_fifo301_wrEnable = multififo7_norOutput[19];
assign multififo7_fifo302_reset = multififo7_memoryReset;
assign multififo7_fifo302_di = multififo7_fifo301_do;
assign multififo7_fifo302_rdClk = multififo7_internalClock;
assign multififo7_fifo302_rdEnable = multififo7_norOutput[21];
assign multififo7_fifo302_wrClk = multififo7_internalClock;
assign multififo7_fifo302_wrEnable = multififo7_norOutput[20];
assign multififo7_fifo303_reset = multififo7_memoryReset;
assign multififo7_fifo303_di = multififo7_fifo302_do;
assign multififo7_fifo303_rdClk = multififo7_internalClock;
assign multififo7_fifo303_rdEnable = multififo7_norOutput[22];
assign multififo7_fifo303_wrClk = multififo7_internalClock;
assign multififo7_fifo303_wrEnable = multififo7_norOutput[21];
assign multififo7_fifo304_reset = multififo7_memoryReset;
assign multififo7_fifo304_di = multififo7_fifo303_do;
assign multififo7_fifo304_rdClk = multififo7_internalClock;
assign multififo7_fifo304_rdEnable = multififo7_norOutput[23];
assign multififo7_fifo304_wrClk = multififo7_internalClock;
assign multififo7_fifo304_wrEnable = multififo7_norOutput[22];
assign multififo7_fifo305_reset = multififo7_memoryReset;
assign multififo7_fifo305_di = multififo7_fifo304_do;
assign multififo7_fifo305_rdClk = multififo7_internalClock;
assign multififo7_fifo305_rdEnable = multififo7_norOutput[24];
assign multififo7_fifo305_wrClk = multififo7_internalClock;
assign multififo7_fifo305_wrEnable = multififo7_norOutput[23];
assign multififo7_fifo306_reset = multififo7_memoryReset;
assign multififo7_fifo306_di = multififo7_fifo305_do;
assign multififo7_fifo306_rdClk = multififo7_internalClock;
assign multififo7_fifo306_rdEnable = multififo7_norOutput[25];
assign multififo7_fifo306_wrClk = multififo7_internalClock;
assign multififo7_fifo306_wrEnable = multififo7_norOutput[24];
assign multififo7_fifo307_reset = multififo7_memoryReset;
assign multififo7_fifo307_di = multififo7_fifo306_do;
assign multififo7_fifo307_rdClk = multififo7_internalClock;
assign multififo7_fifo307_rdEnable = multififo7_norOutput[26];
assign multififo7_fifo307_wrClk = multififo7_internalClock;
assign multififo7_fifo307_wrEnable = multififo7_norOutput[25];
assign multififo7_fifo308_reset = multififo7_memoryReset;
assign multififo7_fifo308_di = multififo7_fifo307_do;
assign multififo7_fifo308_rdClk = multififo7_internalClock;
assign multififo7_fifo308_rdEnable = multififo7_norOutput[27];
assign multififo7_fifo308_wrClk = multififo7_internalClock;
assign multififo7_fifo308_wrEnable = multififo7_norOutput[26];
assign multififo7_fifo309_reset = multififo7_memoryReset;
assign multififo7_fifo309_di = multififo7_fifo308_do;
assign multififo7_fifo309_rdClk = multififo7_internalClock;
assign multififo7_fifo309_rdEnable = multififo7_norOutput[28];
assign multififo7_fifo309_wrClk = multififo7_internalClock;
assign multififo7_fifo309_wrEnable = multififo7_norOutput[27];
assign multififo7_fifo310_reset = multififo7_memoryReset;
assign multififo7_fifo310_di = multififo7_fifo309_do;
assign multififo7_fifo310_rdClk = multififo7_internalClock;
assign multififo7_fifo310_rdEnable = multififo7_norOutput[29];
assign multififo7_fifo310_wrClk = multififo7_internalClock;
assign multififo7_fifo310_wrEnable = multififo7_norOutput[28];
assign multififo7_fifo311_reset = multififo7_memoryReset;
assign multififo7_fifo311_di = multififo7_fifo310_do;
assign multififo7_fifo311_rdClk = multififo7_internalClock;
assign multififo7_fifo311_rdEnable = multififo7_norOutput[30];
assign multififo7_fifo311_wrClk = multififo7_internalClock;
assign multififo7_fifo311_wrEnable = multififo7_norOutput[29];
assign multififo7_fifo312_reset = multififo7_memoryReset;
assign multififo7_fifo312_di = multififo7_fifo311_do;
assign multififo7_fifo312_rdClk = multififo7_internalClock;
assign multififo7_fifo312_rdEnable = multififo7_norOutput[31];
assign multififo7_fifo312_wrClk = multififo7_internalClock;
assign multififo7_fifo312_wrEnable = multififo7_norOutput[30];
assign multififo7_fifo313_reset = multififo7_memoryReset;
assign multififo7_fifo313_di = multififo7_fifo312_do;
assign multififo7_fifo313_rdClk = multififo7_internalClock;
assign multififo7_fifo313_rdEnable = multififo7_norOutput[32];
assign multififo7_fifo313_wrClk = multififo7_internalClock;
assign multififo7_fifo313_wrEnable = multififo7_norOutput[31];
assign multififo7_fifo314_reset = multififo7_memoryReset;
assign multififo7_fifo314_di = multififo7_fifo313_do;
assign multififo7_fifo314_rdClk = multififo7_internalClock;
assign multififo7_fifo314_rdEnable = multififo7_norOutput[33];
assign multififo7_fifo314_wrClk = multififo7_internalClock;
assign multififo7_fifo314_wrEnable = multififo7_norOutput[32];
assign multififo7_fifo315_reset = multififo7_memoryReset;
assign multififo7_fifo315_di = multififo7_fifo314_do;
assign multififo7_fifo315_rdClk = multififo7_internalClock;
assign multififo7_fifo315_rdEnable = multififo7_norOutput[34];
assign multififo7_fifo315_wrClk = multififo7_internalClock;
assign multififo7_fifo315_wrEnable = multififo7_norOutput[33];
assign multififo7_fifo316_reset = multififo7_memoryReset;
assign multififo7_fifo316_di = multififo7_fifo315_do;
assign multififo7_fifo316_rdClk = multififo7_internalClock;
assign multififo7_fifo316_rdEnable = multififo7_norOutput[35];
assign multififo7_fifo316_wrClk = multififo7_internalClock;
assign multififo7_fifo316_wrEnable = multififo7_norOutput[34];
assign multififo7_fifo317_reset = multififo7_memoryReset;
assign multififo7_fifo317_di = multififo7_fifo316_do;
assign multififo7_fifo317_rdClk = multififo7_internalClock;
assign multififo7_fifo317_rdEnable = multififo7_norOutput[36];
assign multififo7_fifo317_wrClk = multififo7_internalClock;
assign multififo7_fifo317_wrEnable = multififo7_norOutput[35];
assign multififo7_fifo318_reset = multififo7_memoryReset;
assign multififo7_fifo318_di = multififo7_fifo317_do;
assign multififo7_fifo318_rdClk = multififo7_internalClock;
assign multififo7_fifo318_rdEnable = multififo7_norOutput[37];
assign multififo7_fifo318_wrClk = multififo7_internalClock;
assign multififo7_fifo318_wrEnable = multififo7_norOutput[36];
assign multififo7_fifo319_reset = multififo7_memoryReset;
assign multififo7_fifo319_di = multififo7_fifo318_do;
assign multififo7_fifo319_rdClk = multififo7_internalClock;
assign multififo7_fifo319_rdEnable = multififo7_norOutput[38];
assign multififo7_fifo319_wrClk = multififo7_internalClock;
assign multififo7_fifo319_wrEnable = multififo7_norOutput[37];
assign multififo7_sysAlmostEmpty = multififo7_fifo281_almostEmpty;
assign multififo7_sysAlmostFull = multififo7_fifo280_almostFull;
assign multififo7_outputData = multififo7_fifo281_do;
assign multififo7_multiFIFOEmpty = multififo7_fifo281_empty;
assign multififo7_multiFIFOFull = multififo7_fifo280_full;
assign multififo7_sysReadError = multififo7_fifo281_readError;
assign multififo7_sysWriteError = multififo7_fifo280_writeError;
assign multififo7_sysReadCount = multififo7_fifo281_rdCount;
assign multififo7_sysWriteCount = multififo7_fifo280_wrCount;
assign iserdeseFrame_MasterISerDese_BitslipInput = iserdeseFrame_mainBitslipInput;
assign iserdeseFrame_SlaveISerDese_BitslipInput = iserdeseFrame_mainBitslipInput;
assign iserdeseFrame_MasterISerDese_InputClk = muxClk_clk;
assign iserdeseFrame_SlaveISerDese_InputClk = muxClk_clk;
assign iserdeseFrame_MasterISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdeseFrame_SlaveISerDese_InvertedInputClk = invMuxClk_clk;
assign iserdeseFrame_MasterISerDese_DividedClk = bufrFrameClk_clk;
assign iserdeseFrame_SlaveISerDese_DividedClk = bufrFrameClk_clk;
assign iserdeseFrame_MasterISerDese_DataInput = iserdeseFrame_mainDataInput;
assign iserdeseFrame_SlaveISerDese_DataInput = 1'd0;
assign iserdeseFrame_MasterISerDese_Reset = iserdeseFrame_mainReset;
assign iserdeseFrame_SlaveISerDese_Reset = iserdeseFrame_mainReset;
assign iserdeseFrame_SlaveISerDese_shift = iserdeseFrame_MasterISerDese_shift;
always @(*) begin
	iserdeseFrame_mainQVector <= 14'd0;
	iserdeseFrame_mainQVector[0] <= iserdeseFrame_MasterISerDese_QVector[0];
	iserdeseFrame_mainQVector[1] <= iserdeseFrame_MasterISerDese_QVector[1];
	iserdeseFrame_mainQVector[2] <= iserdeseFrame_MasterISerDese_QVector[2];
	iserdeseFrame_mainQVector[3] <= iserdeseFrame_MasterISerDese_QVector[3];
	iserdeseFrame_mainQVector[4] <= iserdeseFrame_MasterISerDese_QVector[4];
	iserdeseFrame_mainQVector[5] <= iserdeseFrame_MasterISerDese_QVector[5];
	iserdeseFrame_mainQVector[6] <= iserdeseFrame_MasterISerDese_QVector[6];
	iserdeseFrame_mainQVector[7] <= iserdeseFrame_MasterISerDese_QVector[7];
	iserdeseFrame_mainQVector[8] <= iserdeseFrame_SlaveISerDese_QVector[0];
	iserdeseFrame_mainQVector[9] <= iserdeseFrame_SlaveISerDese_QVector[1];
	iserdeseFrame_mainQVector[10] <= iserdeseFrame_SlaveISerDese_QVector[2];
	iserdeseFrame_mainQVector[11] <= iserdeseFrame_SlaveISerDese_QVector[3];
	iserdeseFrame_mainQVector[12] <= iserdeseFrame_SlaveISerDese_QVector[4];
	iserdeseFrame_mainQVector[13] <= iserdeseFrame_SlaveISerDese_QVector[5];
end
always @(*) begin
	fsmbit_next_state <= 2'd0;
	fsmForBit_finished <= 1'd0;
	fsmForBit_phaseCounter_next_value <= 2'd0;
	fsmForBit_phaseCounter_next_value_ce <= 1'd0;
	fsmbit_next_state <= fsmbit_state;
	case (fsmbit_state)
		1'd1: begin
			if (fsmForBit_counterFlag) begin
				if ((fsmForBit_qVector == 13'd5461)) begin
					fsmbit_next_state <= 2'd2;
				end else begin
					fsmForBit_phaseCounter_next_value <= (fsmForBit_phaseCounter + 1'd1);
					fsmForBit_phaseCounter_next_value_ce <= 1'd1;
					if ((fsmForBit_phaseCounter == 2'd3)) begin
						fsmbit_next_state <= 2'd2;
					end
				end
			end
		end
		2'd2: begin
			if (fsmForBit_reset) begin
				fsmbit_next_state <= 1'd0;
			end else begin
				fsmForBit_finished <= 1'd1;
			end
		end
		default: begin
			fsmForBit_finished <= 1'd0;
			if (((fsmForBit_locked & fsmForBit_modeSelected) & fsmForBit_startProcess)) begin
				fsmbit_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	fsmForFrame_bitslip <= 1'd0;
	case (fsmForFrame_totalFrameCounter)
		1'd0: begin
			fsmForFrame_bitslip <= 1'd0;
		end
		1'd1: begin
			fsmForFrame_bitslip <= 1'd1;
		end
		2'd2: begin
			fsmForFrame_bitslip <= 1'd0;
		end
		2'd3: begin
			fsmForFrame_bitslip <= 1'd0;
		end
		3'd4: begin
			fsmForFrame_bitslip <= 1'd0;
		end
		3'd5: begin
			fsmForFrame_bitslip <= 1'd0;
		end
		default: begin
			fsmForFrame_bitslip <= 1'd0;
		end
	endcase
end
always @(*) begin
	fsmForFrame_bitslipEnable <= 1'd0;
	fsmframe_next_state <= 2'd0;
	fsmForFrame_allignmentDone <= 1'd0;
	fsmframe_next_state <= fsmframe_state;
	case (fsmframe_state)
		1'd1: begin
			fsmForFrame_bitslipEnable <= 1'd0;
			if ((fsmForFrame_qVector == 6'd41)) begin
				fsmframe_next_state <= 2'd3;
			end else begin
				fsmframe_next_state <= 2'd2;
			end
		end
		2'd2: begin
			fsmForFrame_bitslipEnable <= 1'd1;
			if (fsmForFrame_countingFinished) begin
				fsmframe_next_state <= 1'd1;
			end
		end
		2'd3: begin
			if (fsmForFrame_reset) begin
				fsmframe_next_state <= 1'd0;
			end else begin
				fsmForFrame_allignmentDone <= 1'd1;
			end
		end
		default: begin
			fsmForFrame_allignmentDone <= 1'd0;
			if ((fsmForFrame_fsmBitFinished & fsmForFrame_fsmEnable)) begin
				fsmframe_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	fsmForFrameDefault_bitslip <= 1'd0;
	case (fsmForFrameDefault_totalFrameCounter)
		1'd0: begin
			fsmForFrameDefault_bitslip <= 1'd0;
		end
		1'd1: begin
			fsmForFrameDefault_bitslip <= 1'd1;
		end
		2'd2: begin
			fsmForFrameDefault_bitslip <= 1'd0;
		end
		2'd3: begin
			fsmForFrameDefault_bitslip <= 1'd0;
		end
		3'd4: begin
			fsmForFrameDefault_bitslip <= 1'd0;
		end
		3'd5: begin
			fsmForFrameDefault_bitslip <= 1'd0;
		end
		default: begin
			fsmForFrameDefault_bitslip <= 1'd0;
		end
	endcase
end
always @(*) begin
	fsmForFrameDefault_bitslipEnable <= 1'd0;
	fsmForFrameDefault_allignmentDone <= 1'd0;
	fsmframedefault_next_state <= 2'd0;
	fsmframedefault_next_state <= fsmframedefault_state;
	case (fsmframedefault_state)
		1'd1: begin
			fsmForFrameDefault_bitslipEnable <= 1'd0;
			if ((fsmForFrameDefault_qVector == 14'd16256)) begin
				fsmframedefault_next_state <= 2'd3;
			end else begin
				fsmframedefault_next_state <= 2'd2;
			end
		end
		2'd2: begin
			fsmForFrameDefault_bitslipEnable <= 1'd1;
			if (fsmForFrameDefault_countingFinished) begin
				fsmframedefault_next_state <= 1'd1;
			end
		end
		2'd3: begin
			if (fsmForFrameDefault_reset) begin
				fsmframedefault_next_state <= 1'd0;
			end else begin
				fsmForFrameDefault_allignmentDone <= 1'd1;
			end
		end
		default: begin
			fsmForFrameDefault_allignmentDone <= 1'd0;
			if (((fsmForFrameDefault_pllLocked & fsmForFrameDefault_startProcess) & (~fsmForFrameDefault_modeSelected))) begin
				fsmframedefault_next_state <= 1'd1;
			end
		end
	endcase
end
assign rxSample = (rxCounter == 7'd107);
assign txSample = (txCounter == 7'd107);
always @(*) begin
	fsm0_next_state <= 3'd0;
	rxCounter_fsm0_next_value0 <= 7'd0;
	rxCounter_fsm0_next_value_ce0 <= 1'd0;
	rxData_fsm0_next_value1 <= 8'd0;
	rxData_fsm0_next_value_ce1 <= 1'd0;
	bitRxQuantity_fsm0_next_value2 <= 3'd0;
	bitRxQuantity_fsm0_next_value_ce2 <= 1'd0;
	rxDone <= 1'd0;
	rxError <= 1'd0;
	fsm0_next_state <= fsm0_state;
	case (fsm0_state)
		1'd1: begin
			if ((rxCounter == 6'd53)) begin
				if ((~serial_rx)) begin
					rxCounter_fsm0_next_value0 <= 1'd0;
					rxCounter_fsm0_next_value_ce0 <= 1'd1;
					fsm0_next_state <= 2'd2;
				end else begin
					fsm0_next_state <= 1'd0;
				end
			end
		end
		2'd2: begin
			if (rxSample) begin
				rxData_fsm0_next_value1 <= {serial_rx, rxData[7:1]};
				rxData_fsm0_next_value_ce1 <= 1'd1;
				bitRxQuantity_fsm0_next_value2 <= (bitRxQuantity + 1'd1);
				bitRxQuantity_fsm0_next_value_ce2 <= 1'd1;
				if ((bitRxQuantity == 3'd7)) begin
					bitRxQuantity_fsm0_next_value2 <= 1'd0;
					bitRxQuantity_fsm0_next_value_ce2 <= 1'd1;
					fsm0_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			if (rxSample) begin
				if ((~serial_rx)) begin
					fsm0_next_state <= 3'd5;
				end else begin
					rxDone <= 1'd1;
					fsm0_next_state <= 3'd4;
				end
			end
		end
		3'd4: begin
			if ((~serial_rx)) begin
				fsm0_next_state <= 3'd5;
			end else begin
				if ((rxCounter == 6'd53)) begin
					rxDone <= 1'd1;
					fsm0_next_state <= 1'd0;
				end
			end
		end
		3'd5: begin
			rxDone <= 1'd0;
			rxError <= 1'd1;
		end
		default: begin
			rxDone <= 1'd0;
			rxError <= 1'd0;
			if ((~serial_rx)) begin
				rxCounter_fsm0_next_value0 <= 1'd0;
				rxCounter_fsm0_next_value_ce0 <= 1'd1;
				fsm0_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	txCounter_fsm1_next_value_ce2 <= 1'd0;
	txActive <= 1'd0;
	txDone <= 1'd0;
	bitTxQuantity_fsm1_next_value3 <= 3'd0;
	bitTxQuantity_fsm1_next_value_ce3 <= 1'd0;
	fsm1_next_state <= 3'd0;
	serial_tx_fsm1_next_value0 <= 1'd0;
	serial_tx_fsm1_next_value_ce0 <= 1'd0;
	auxSysTxData_fsm1_next_value1 <= 8'd0;
	auxSysTxData_fsm1_next_value_ce1 <= 1'd0;
	txCounter_fsm1_next_value2 <= 7'd0;
	fsm1_next_state <= fsm1_state;
	case (fsm1_state)
		1'd1: begin
			txActive <= 1'd1;
			serial_tx_fsm1_next_value0 <= 1'd0;
			serial_tx_fsm1_next_value_ce0 <= 1'd1;
			if (txSample) begin
				fsm1_next_state <= 2'd2;
			end
		end
		2'd2: begin
			txActive <= 1'd1;
			serial_tx_fsm1_next_value0 <= auxSysTxData[0];
			serial_tx_fsm1_next_value_ce0 <= 1'd1;
			if (txSample) begin
				auxSysTxData_fsm1_next_value1 <= {1'd0, auxSysTxData[7:1]};
				auxSysTxData_fsm1_next_value_ce1 <= 1'd1;
				bitTxQuantity_fsm1_next_value3 <= (bitTxQuantity + 1'd1);
				bitTxQuantity_fsm1_next_value_ce3 <= 1'd1;
				if ((bitTxQuantity == 3'd7)) begin
					bitTxQuantity_fsm1_next_value3 <= 1'd0;
					bitTxQuantity_fsm1_next_value_ce3 <= 1'd1;
					fsm1_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			txActive <= 1'd1;
			serial_tx_fsm1_next_value0 <= 1'd1;
			serial_tx_fsm1_next_value_ce0 <= 1'd1;
			if (txSample) begin
				txDone <= 1'd1;
				fsm1_next_state <= 3'd4;
			end
		end
		3'd4: begin
			txActive <= 1'd0;
			txDone <= 1'd1;
			fsm1_next_state <= 1'd0;
		end
		default: begin
			txActive <= 1'd0;
			txDone <= 1'd0;
			serial_tx_fsm1_next_value0 <= 1'd1;
			serial_tx_fsm1_next_value_ce0 <= 1'd1;
			if (startTx) begin
				auxSysTxData_fsm1_next_value1 <= txData;
				auxSysTxData_fsm1_next_value_ce1 <= 1'd1;
				txCounter_fsm1_next_value2 <= 1'd0;
				txCounter_fsm1_next_value_ce2 <= 1'd1;
				fsm1_next_state <= 1'd1;
			end
		end
	endcase
end


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge invBufrFrameClk_clk) begin
	if (allignmentFinished) begin
		wrBigCounter <= (wrBigCounter + 1'd1);
		if ((wrBigCounter == 17'd79999)) begin
			wrBigCounter <= 1'd0;
			frequencyWrEnableMilisecs <= 1'd1;
		end else begin
			frequencyWrEnableMilisecs <= 1'd0;
		end
		wrBigCounter1 <= (wrBigCounter1 + 1'd1);
		if ((wrBigCounter1 == 2'd3)) begin
			wrBigCounter1 <= 1'd0;
			frequencyWrEnableSample1 <= 1'd1;
		end else begin
			frequencyWrEnableSample1 <= 1'd0;
		end
		wrBigCounter2 <= (wrBigCounter2 + 1'd1);
		if ((wrBigCounter2 == 3'd7)) begin
			wrBigCounter2 <= 1'd0;
			frequencyWrEnableSample2 <= 1'd1;
		end else begin
			frequencyWrEnableSample2 <= 1'd0;
		end
		wrBigCounter3 <= (wrBigCounter3 + 1'd1);
		if ((wrBigCounter3 == 6'd39)) begin
			wrBigCounter3 <= 1'd0;
			frequencyWrEnableSample3 <= 1'd1;
		end else begin
			frequencyWrEnableSample3 <= 1'd0;
		end
	end
	if (fsmForFrame_bitslipEnable) begin
		fsmForFrame_totalFrameCounter <= (fsmForFrame_totalFrameCounter + 1'd1);
		fsmForFrame_countingFinished <= 1'd0;
		if ((fsmForFrame_totalFrameCounter == 3'd5)) begin
			fsmForFrame_totalFrameCounter <= 1'd0;
			fsmForFrame_countingFinished <= 1'd1;
		end
	end
	if (fsmForFrameDefault_bitslipEnable) begin
		fsmForFrameDefault_totalFrameCounter <= (fsmForFrameDefault_totalFrameCounter + 1'd1);
		fsmForFrameDefault_countingFinished <= 1'd0;
		if ((fsmForFrameDefault_totalFrameCounter == 3'd5)) begin
			fsmForFrameDefault_totalFrameCounter <= 1'd0;
			fsmForFrameDefault_countingFinished <= 1'd1;
		end
	end
	if (invBufrFrameClk_rst) begin
		wrBigCounter <= 17'd0;
		wrBigCounter1 <= 2'd0;
		wrBigCounter2 <= 3'd0;
		wrBigCounter3 <= 6'd0;
		frequencyWrEnableMilisecs <= 1'd0;
		frequencyWrEnableSample1 <= 1'd0;
		frequencyWrEnableSample2 <= 1'd0;
		frequencyWrEnableSample3 <= 1'd0;
		fsmForFrame_totalFrameCounter <= 3'd0;
		fsmForFrame_countingFinished <= 1'd0;
		fsmForFrameDefault_totalFrameCounter <= 3'd0;
		fsmForFrameDefault_countingFinished <= 1'd0;
	end
end

always @(posedge invMuxClk_clk) begin
	fsmForBit_fallEdgeCounter <= (fsmForBit_fallEdgeCounter + 1'd1);
	if ((fsmForBit_fallEdgeCounter == 3'd7)) begin
		fsmForBit_fallEdgeCounter <= 1'd0;
		fsmForBit_counterFlag <= 1'd1;
	end else begin
		fsmForBit_counterFlag <= 1'd0;
	end
	if (invMuxClk_rst) begin
		fsmForBit_fallEdgeCounter <= 3'd0;
		fsmForBit_counterFlag <= 1'd0;
	end
end

always @(posedge sys_clk) begin
	if ((rdEnableFromLogic | frequencyWriteCounterEnable)) begin
		allowCounterTx <= 1'd1;
	end
	if (allowCounterTx) begin
		txEnableCounter <= (txEnableCounter + 1'd1);
		if ((txEnableCounter == 2'd2)) begin
			txEnableCounter <= 1'd0;
			firstOperationStarted <= 1'd1;
			allowCounterTx <= 1'd0;
			byteCounter <= 1'd0;
			startTx <= 1'd1;
		end
	end
	if ((txDone & firstOperationStarted)) begin
		firstOperationStarted <= 1'd0;
		byteCounter <= 1'd1;
		startTx <= 1'd1;
		secondOperationStartedAux <= 1'd1;
	end
	if (secondOperationStartedAux) begin
		txEnableCounter <= (txEnableCounter + 1'd1);
		if ((txEnableCounter == 2'd3)) begin
			txEnableCounter <= 1'd0;
			secondOperationStartedAux <= 1'd0;
			secondOperationStarted <= 1'd1;
			startTx <= 1'd0;
		end
	end
	if ((txDone & secondOperationStarted)) begin
		secondOperationStarted <= 1'd0;
		changeMemory <= 1'd1;
	end else begin
		changeMemory <= 1'd0;
	end
	fsmwritefifo0_state <= fsmwritefifo0_next_state;
	fsmreadfifo0_state <= fsmreadfifo0_next_state;
	if ((~multififo0_initialReset)) begin
		multififo0_resetCounter <= (multififo0_resetCounter + 1'd1);
		multififo0_automaticReset <= 1'd1;
		if ((multififo0_resetCounter == 3'd5)) begin
			multififo0_initialReset <= 1'd1;
			multififo0_resetCounter <= 1'd0;
			multififo0_automaticReset <= 1'd0;
		end
	end
	fsmwritefifo1_state <= fsmwritefifo1_next_state;
	fsmreadfifo1_state <= fsmreadfifo1_next_state;
	if ((~multififo1_initialReset)) begin
		multififo1_resetCounter <= (multififo1_resetCounter + 1'd1);
		multififo1_automaticReset <= 1'd1;
		if ((multififo1_resetCounter == 3'd5)) begin
			multififo1_initialReset <= 1'd1;
			multififo1_resetCounter <= 1'd0;
			multififo1_automaticReset <= 1'd0;
		end
	end
	fsmwritefifo2_state <= fsmwritefifo2_next_state;
	fsmreadfifo2_state <= fsmreadfifo2_next_state;
	if ((~multififo2_initialReset)) begin
		multififo2_resetCounter <= (multififo2_resetCounter + 1'd1);
		multififo2_automaticReset <= 1'd1;
		if ((multififo2_resetCounter == 3'd5)) begin
			multififo2_initialReset <= 1'd1;
			multififo2_resetCounter <= 1'd0;
			multififo2_automaticReset <= 1'd0;
		end
	end
	fsmwritefifo3_state <= fsmwritefifo3_next_state;
	fsmreadfifo3_state <= fsmreadfifo3_next_state;
	if ((~multififo3_initialReset)) begin
		multififo3_resetCounter <= (multififo3_resetCounter + 1'd1);
		multififo3_automaticReset <= 1'd1;
		if ((multififo3_resetCounter == 3'd5)) begin
			multififo3_initialReset <= 1'd1;
			multififo3_resetCounter <= 1'd0;
			multififo3_automaticReset <= 1'd0;
		end
	end
	fsmwritefifo4_state <= fsmwritefifo4_next_state;
	fsmreadfifo4_state <= fsmreadfifo4_next_state;
	if ((~multififo4_initialReset)) begin
		multififo4_resetCounter <= (multififo4_resetCounter + 1'd1);
		multififo4_automaticReset <= 1'd1;
		if ((multififo4_resetCounter == 3'd5)) begin
			multififo4_initialReset <= 1'd1;
			multififo4_resetCounter <= 1'd0;
			multififo4_automaticReset <= 1'd0;
		end
	end
	fsmwritefifo5_state <= fsmwritefifo5_next_state;
	fsmreadfifo5_state <= fsmreadfifo5_next_state;
	if ((~multififo5_initialReset)) begin
		multififo5_resetCounter <= (multififo5_resetCounter + 1'd1);
		multififo5_automaticReset <= 1'd1;
		if ((multififo5_resetCounter == 3'd5)) begin
			multififo5_initialReset <= 1'd1;
			multififo5_resetCounter <= 1'd0;
			multififo5_automaticReset <= 1'd0;
		end
	end
	fsmwritefifo6_state <= fsmwritefifo6_next_state;
	fsmreadfifo6_state <= fsmreadfifo6_next_state;
	if ((~multififo6_initialReset)) begin
		multififo6_resetCounter <= (multififo6_resetCounter + 1'd1);
		multififo6_automaticReset <= 1'd1;
		if ((multififo6_resetCounter == 3'd5)) begin
			multififo6_initialReset <= 1'd1;
			multififo6_resetCounter <= 1'd0;
			multififo6_automaticReset <= 1'd0;
		end
	end
	fsmwritefifo7_state <= fsmwritefifo7_next_state;
	fsmreadfifo7_state <= fsmreadfifo7_next_state;
	if ((~multififo7_initialReset)) begin
		multififo7_resetCounter <= (multififo7_resetCounter + 1'd1);
		multififo7_automaticReset <= 1'd1;
		if ((multififo7_resetCounter == 3'd5)) begin
			multififo7_initialReset <= 1'd1;
			multififo7_resetCounter <= 1'd0;
			multififo7_automaticReset <= 1'd0;
		end
	end
	fsmbit_state <= fsmbit_next_state;
	if (fsmForBit_phaseCounter_next_value_ce) begin
		fsmForBit_phaseCounter <= fsmForBit_phaseCounter_next_value;
	end
	fsmframe_state <= fsmframe_next_state;
	fsmframedefault_state <= fsmframedefault_next_state;
	if ((rxCounter == 7'd107)) begin
		rxCounter <= 1'd0;
	end else begin
		rxCounter <= (rxCounter + 1'd1);
	end
	if ((txCounter == 7'd107)) begin
		txCounter <= 1'd0;
	end else begin
		txCounter <= (txCounter + 1'd1);
	end
	fsm0_state <= fsm0_next_state;
	if (rxCounter_fsm0_next_value_ce0) begin
		rxCounter <= rxCounter_fsm0_next_value0;
	end
	if (rxData_fsm0_next_value_ce1) begin
		rxData <= rxData_fsm0_next_value1;
	end
	if (bitRxQuantity_fsm0_next_value_ce2) begin
		bitRxQuantity <= bitRxQuantity_fsm0_next_value2;
	end
	fsm1_state <= fsm1_next_state;
	if (serial_tx_fsm1_next_value_ce0) begin
		serial_tx <= serial_tx_fsm1_next_value0;
	end
	if (auxSysTxData_fsm1_next_value_ce1) begin
		auxSysTxData <= auxSysTxData_fsm1_next_value1;
	end
	if (txCounter_fsm1_next_value_ce2) begin
		txCounter <= txCounter_fsm1_next_value2;
	end
	if (bitTxQuantity_fsm1_next_value_ce3) begin
		bitTxQuantity <= bitTxQuantity_fsm1_next_value3;
	end
	if (sys_rst) begin
		serial_tx <= 1'd0;
		allowCounterTx <= 1'd0;
		txEnableCounter <= 2'd0;
		byteCounter <= 1'd0;
		changeMemory <= 1'd0;
		firstOperationStarted <= 1'd0;
		secondOperationStarted <= 1'd0;
		secondOperationStartedAux <= 1'd0;
		fsmForBit_phaseCounter <= 2'd0;
		multififo0_initialReset <= 1'd0;
		multififo0_resetCounter <= 3'd0;
		multififo0_automaticReset <= 1'd0;
		multififo1_initialReset <= 1'd0;
		multififo1_resetCounter <= 3'd0;
		multififo1_automaticReset <= 1'd0;
		multififo2_initialReset <= 1'd0;
		multififo2_resetCounter <= 3'd0;
		multififo2_automaticReset <= 1'd0;
		multififo3_initialReset <= 1'd0;
		multififo3_resetCounter <= 3'd0;
		multififo3_automaticReset <= 1'd0;
		multififo4_initialReset <= 1'd0;
		multififo4_resetCounter <= 3'd0;
		multififo4_automaticReset <= 1'd0;
		multififo5_initialReset <= 1'd0;
		multififo5_resetCounter <= 3'd0;
		multififo5_automaticReset <= 1'd0;
		multififo6_initialReset <= 1'd0;
		multififo6_resetCounter <= 3'd0;
		multififo6_automaticReset <= 1'd0;
		multififo7_initialReset <= 1'd0;
		multififo7_resetCounter <= 3'd0;
		multififo7_automaticReset <= 1'd0;
		rxData <= 8'd0;
		bitRxQuantity <= 3'd0;
		startTx <= 1'd0;
		auxSysTxData <= 8'd0;
		bitTxQuantity <= 3'd0;
		rxCounter <= 7'd0;
		txCounter <= 7'd0;
		fsmwritefifo0_state <= 2'd0;
		fsmreadfifo0_state <= 2'd0;
		fsmwritefifo1_state <= 2'd0;
		fsmreadfifo1_state <= 2'd0;
		fsmwritefifo2_state <= 2'd0;
		fsmreadfifo2_state <= 2'd0;
		fsmwritefifo3_state <= 2'd0;
		fsmreadfifo3_state <= 2'd0;
		fsmwritefifo4_state <= 2'd0;
		fsmreadfifo4_state <= 2'd0;
		fsmwritefifo5_state <= 2'd0;
		fsmreadfifo5_state <= 2'd0;
		fsmwritefifo6_state <= 2'd0;
		fsmreadfifo6_state <= 2'd0;
		fsmwritefifo7_state <= 2'd0;
		fsmreadfifo7_state <= 2'd0;
		fsmbit_state <= 2'd0;
		fsmframe_state <= 2'd0;
		fsmframedefault_state <= 2'd0;
		fsm0_state <= 3'd0;
		fsm1_state <= 3'd0;
	end
end

always @(posedge sys180_clk) begin
	if ((~user_sw4)) begin
		if ((allignmentFinished & (writeCounter != multififo0_sysWriteCount))) begin
			writeCounter <= multififo0_sysWriteCount;
			readyToSendData <= 1'd1;
		end
		if (changeMemory) begin
			if ((memoryAdressed == 3'd7)) begin
				memoryAdressed <= 1'd0;
			end else begin
				memoryAdressed <= (memoryAdressed + 1'd1);
			end
		end
		if ((((lastMemoryAdressed != memoryAdressed) & (memoryAdressed != 1'd0)) | (readyToSendData & (~multififo0_multiFIFOEmpty)))) begin
			lastMemoryAdressed <= memoryAdressed;
			frequencyRdEnable <= 1'd1;
			readyToSendData <= 1'd0;
		end else begin
			frequencyRdEnable <= 1'd0;
		end
	end else begin
		if (memoriesFull) begin
			memoriesWereFull <= 1'd1;
		end
		if (memoriesWereFull) begin
			if (((~memoriesFull) & memoryWasFull)) begin
				resetReadingFlags <= (resetReadingFlags + 1'd1);
				if ((resetReadingFlags == 4'd9)) begin
					resetReadingFlags <= 1'd0;
					memoryWasFull <= 1'd0;
				end
			end
			if ((multififo0_sysAlmostFull & (~memoryWasFull))) begin
				startReadingMemories <= 1'd1;
				memoryWasFull <= 1'd1;
			end
			if (changeMemory) begin
				if ((memoryAdressed == 3'd7)) begin
					memoryAdressed <= 1'd0;
					if (multififo0_multiFIFOEmpty) begin
						memoriesWereFull <= 1'd0;
						sendWriteCounters <= 1'd1;
					end
				end else begin
					memoryAdressed <= (memoryAdressed + 1'd1);
				end
			end
			if (((lastMemoryAdressed != memoryAdressed) | startReadingMemories)) begin
				lastMemoryAdressed <= memoryAdressed;
				startReadingMemories <= 1'd0;
				frequencyRdEnable <= 1'd1;
			end else begin
				frequencyRdEnable <= 1'd0;
			end
		end
		if (sendWriteCounters) begin
			if ((~startSendingWriteCounter)) begin
				startSendingWriteCounter <= 1'd1;
				writeCounterEnable <= 1'd1;
			end
			if (changeMemory) begin
				if ((memoryAdressed == 3'd7)) begin
					memoryAdressed <= 1'd0;
					if (multififo0_multiFIFOEmpty) begin
						sendWriteCounters <= 1'd0;
						startSendingWriteCounter <= 1'd0;
					end
				end else begin
					memoryAdressed <= (memoryAdressed + 1'd1);
				end
			end
			if (((lastMemoryAdressed != memoryAdressed) | writeCounterEnable)) begin
				lastMemoryAdressed <= memoryAdressed;
				writeCounterEnable <= 1'd0;
				frequencyWriteCounterEnable <= 1'd1;
			end else begin
				frequencyWriteCounterEnable <= 1'd0;
			end
		end
	end
	if (sys180_rst) begin
		sendWriteCounters <= 1'd0;
		frequencyWriteCounterEnable <= 1'd0;
		startSendingWriteCounter <= 1'd0;
		writeCounterEnable <= 1'd0;
		frequencyRdEnable <= 1'd0;
		writeCounter <= 11'd0;
		readyToSendData <= 1'd0;
		startReadingMemories <= 1'd0;
		resetReadingFlags <= 4'd0;
		memoriesWereFull <= 1'd0;
		memoryWasFull <= 1'd0;
		lastMemoryAdressed <= 3'd0;
		memoryAdressed <= 3'd0;
	end
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

IBUFDS IBUFDS(
	.I(digitalBuffer_inP),
	.IB(digitalBuffer_inN),
	.O(digitalBuffer_O)
);

IBUFDS IBUFDS_1(
	.I(frameBuffer_inP),
	.IB(frameBuffer_inN),
	.O(frameBuffer_O)
);

BUFR #(
	.BUFR_DIVIDE("BYPASS"),
	.SIM_DEVICE("7SERIES")
) BUFR (
	.CE(1'd1),
	.CLR(1'd0),
	.I(buffR_input),
	.O(buffR_O)
);

BUFG BUFG(
	.I(invSysClk_input),
	.O(invSysClk_O)
);

PLLE2_BASE #(
	.BANDWIDTH("OPTIMIZED"),
	.CLKFBOUT_MULT(3'd5),
	.CLKFBOUT_PHASE(1'd0),
	.CLKIN1_PERIOD(3.571),
	.CLKOUT0_DIVIDE(3'd5),
	.CLKOUT0_DUTY_CYCLE(0.5),
	.CLKOUT0_PHASE(0.0),
	.CLKOUT1_DIVIDE(3'd5),
	.CLKOUT1_DUTY_CYCLE(0.5),
	.CLKOUT1_PHASE(6'd45),
	.CLKOUT2_DIVIDE(3'd5),
	.CLKOUT2_DUTY_CYCLE(0.5),
	.CLKOUT2_PHASE(7'd90),
	.CLKOUT3_DIVIDE(3'd5),
	.CLKOUT3_DUTY_CYCLE(0.5),
	.CLKOUT3_PHASE(8'd135),
	.CLKOUT4_DIVIDE(3'd5),
	.CLKOUT4_DUTY_CYCLE(0.5),
	.CLKOUT4_PHASE(8'd180),
	.CLKOUT5_DIVIDE(3'd5),
	.CLKOUT5_DUTY_CYCLE(0.5),
	.CLKOUT5_PHASE(8'd225),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.0),
	.STARTUP_WAIT("FALSE")
) PLLE2_BASE (
	.CLKFBIN(pll_FeedbackClk),
	.CLKIN1(pll_Clk),
	.PWRDWN(1'd0),
	.RST(pll_Reset),
	.CLKFBOUT(pll_FeedbackClk),
	.CLKOUT0(pll_phase[0]),
	.CLKOUT1(pll_phase[1]),
	.CLKOUT2(pll_phase[2]),
	.CLKOUT3(pll_phase[3]),
	.CLKOUT4(pll_phase[4]),
	.CLKOUT5(pll_phase[5]),
	.LOCKED(pll_Locked)
);

BUFGMUX_CTRL BUFGMUX_CTRL(
	.I0(mux_phase[0]),
	.I1(mux_phase[1]),
	.S(mux_muxCtrl[0]),
	.O(mux_OA)
);

BUFGMUX_CTRL BUFGMUX_CTRL_1(
	.I0(mux_phase[2]),
	.I1(mux_phase[3]),
	.S(mux_muxCtrl[0]),
	.O(mux_OB)
);

BUFGMUX_CTRL BUFGMUX_CTRL_2(
	.I0(mux_OA),
	.I1(mux_OB),
	.S(mux_muxCtrl[1]),
	.O(mux_OC)
);

IBUFDS IBUFDS_2(
	.I(differentialbuffer0_inP),
	.IB(differentialbuffer0_inN),
	.O(differentialbuffer0_O)
);

IBUFDS IBUFDS_3(
	.I(differentialbuffer1_inP),
	.IB(differentialbuffer1_inN),
	.O(differentialbuffer1_O)
);

IBUFDS IBUFDS_4(
	.I(differentialbuffer2_inP),
	.IB(differentialbuffer2_inN),
	.O(differentialbuffer2_O)
);

IBUFDS IBUFDS_5(
	.I(differentialbuffer3_inP),
	.IB(differentialbuffer3_inN),
	.O(differentialbuffer3_O)
);

IBUFDS IBUFDS_6(
	.I(differentialbuffer4_inP),
	.IB(differentialbuffer4_inN),
	.O(differentialbuffer4_O)
);

IBUFDS IBUFDS_7(
	.I(differentialbuffer5_inP),
	.IB(differentialbuffer5_inN),
	.O(differentialbuffer5_O)
);

IBUFDS IBUFDS_8(
	.I(differentialbuffer6_inP),
	.IB(differentialbuffer6_inN),
	.O(differentialbuffer6_O)
);

IBUFDS IBUFDS_9(
	.I(differentialbuffer7_inP),
	.IB(differentialbuffer7_inN),
	.O(differentialbuffer7_O)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2 (
	.BITSLIP(iserdese0_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese0_MasterISerDese_InputClk),
	.CLKB(iserdese0_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese0_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese0_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese0_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese0_MasterISerDese_output),
	.Q1(iserdese0_MasterISerDese_QVector[0]),
	.Q2(iserdese0_MasterISerDese_QVector[1]),
	.Q3(iserdese0_MasterISerDese_QVector[2]),
	.Q4(iserdese0_MasterISerDese_QVector[3]),
	.Q5(iserdese0_MasterISerDese_QVector[4]),
	.Q6(iserdese0_MasterISerDese_QVector[5]),
	.Q7(iserdese0_MasterISerDese_QVector[6]),
	.Q8(iserdese0_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese0_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese0_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_1 (
	.BITSLIP(iserdese0_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese0_SlaveISerDese_InputClk),
	.CLKB(iserdese0_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese0_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese0_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese0_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese0_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese0_SlaveISerDese_shift[1]),
	.O(iserdese0_SlaveISerDese_output),
	.Q1(iserdese0_SlaveISerDese_unusedQ1),
	.Q2(iserdese0_SlaveISerDese_unusedQ2),
	.Q3(iserdese0_SlaveISerDese_QVector[0]),
	.Q4(iserdese0_SlaveISerDese_QVector[1]),
	.Q5(iserdese0_SlaveISerDese_QVector[2]),
	.Q6(iserdese0_SlaveISerDese_QVector[3]),
	.Q7(iserdese0_SlaveISerDese_QVector[4]),
	.Q8(iserdese0_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese0_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese0_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_2 (
	.BITSLIP(iserdese1_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese1_MasterISerDese_InputClk),
	.CLKB(iserdese1_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese1_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese1_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese1_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese1_MasterISerDese_output),
	.Q1(iserdese1_MasterISerDese_QVector[0]),
	.Q2(iserdese1_MasterISerDese_QVector[1]),
	.Q3(iserdese1_MasterISerDese_QVector[2]),
	.Q4(iserdese1_MasterISerDese_QVector[3]),
	.Q5(iserdese1_MasterISerDese_QVector[4]),
	.Q6(iserdese1_MasterISerDese_QVector[5]),
	.Q7(iserdese1_MasterISerDese_QVector[6]),
	.Q8(iserdese1_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese1_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese1_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_3 (
	.BITSLIP(iserdese1_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese1_SlaveISerDese_InputClk),
	.CLKB(iserdese1_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese1_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese1_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese1_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese1_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese1_SlaveISerDese_shift[1]),
	.O(iserdese1_SlaveISerDese_output),
	.Q1(iserdese1_SlaveISerDese_unusedQ1),
	.Q2(iserdese1_SlaveISerDese_unusedQ2),
	.Q3(iserdese1_SlaveISerDese_QVector[0]),
	.Q4(iserdese1_SlaveISerDese_QVector[1]),
	.Q5(iserdese1_SlaveISerDese_QVector[2]),
	.Q6(iserdese1_SlaveISerDese_QVector[3]),
	.Q7(iserdese1_SlaveISerDese_QVector[4]),
	.Q8(iserdese1_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese1_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese1_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_4 (
	.BITSLIP(iserdese2_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese2_MasterISerDese_InputClk),
	.CLKB(iserdese2_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese2_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese2_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese2_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese2_MasterISerDese_output),
	.Q1(iserdese2_MasterISerDese_QVector[0]),
	.Q2(iserdese2_MasterISerDese_QVector[1]),
	.Q3(iserdese2_MasterISerDese_QVector[2]),
	.Q4(iserdese2_MasterISerDese_QVector[3]),
	.Q5(iserdese2_MasterISerDese_QVector[4]),
	.Q6(iserdese2_MasterISerDese_QVector[5]),
	.Q7(iserdese2_MasterISerDese_QVector[6]),
	.Q8(iserdese2_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese2_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese2_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_5 (
	.BITSLIP(iserdese2_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese2_SlaveISerDese_InputClk),
	.CLKB(iserdese2_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese2_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese2_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese2_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese2_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese2_SlaveISerDese_shift[1]),
	.O(iserdese2_SlaveISerDese_output),
	.Q1(iserdese2_SlaveISerDese_unusedQ1),
	.Q2(iserdese2_SlaveISerDese_unusedQ2),
	.Q3(iserdese2_SlaveISerDese_QVector[0]),
	.Q4(iserdese2_SlaveISerDese_QVector[1]),
	.Q5(iserdese2_SlaveISerDese_QVector[2]),
	.Q6(iserdese2_SlaveISerDese_QVector[3]),
	.Q7(iserdese2_SlaveISerDese_QVector[4]),
	.Q8(iserdese2_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese2_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese2_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_6 (
	.BITSLIP(iserdese3_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese3_MasterISerDese_InputClk),
	.CLKB(iserdese3_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese3_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese3_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese3_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese3_MasterISerDese_output),
	.Q1(iserdese3_MasterISerDese_QVector[0]),
	.Q2(iserdese3_MasterISerDese_QVector[1]),
	.Q3(iserdese3_MasterISerDese_QVector[2]),
	.Q4(iserdese3_MasterISerDese_QVector[3]),
	.Q5(iserdese3_MasterISerDese_QVector[4]),
	.Q6(iserdese3_MasterISerDese_QVector[5]),
	.Q7(iserdese3_MasterISerDese_QVector[6]),
	.Q8(iserdese3_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese3_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese3_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_7 (
	.BITSLIP(iserdese3_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese3_SlaveISerDese_InputClk),
	.CLKB(iserdese3_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese3_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese3_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese3_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese3_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese3_SlaveISerDese_shift[1]),
	.O(iserdese3_SlaveISerDese_output),
	.Q1(iserdese3_SlaveISerDese_unusedQ1),
	.Q2(iserdese3_SlaveISerDese_unusedQ2),
	.Q3(iserdese3_SlaveISerDese_QVector[0]),
	.Q4(iserdese3_SlaveISerDese_QVector[1]),
	.Q5(iserdese3_SlaveISerDese_QVector[2]),
	.Q6(iserdese3_SlaveISerDese_QVector[3]),
	.Q7(iserdese3_SlaveISerDese_QVector[4]),
	.Q8(iserdese3_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese3_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese3_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_8 (
	.BITSLIP(iserdese4_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese4_MasterISerDese_InputClk),
	.CLKB(iserdese4_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese4_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese4_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese4_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese4_MasterISerDese_output),
	.Q1(iserdese4_MasterISerDese_QVector[0]),
	.Q2(iserdese4_MasterISerDese_QVector[1]),
	.Q3(iserdese4_MasterISerDese_QVector[2]),
	.Q4(iserdese4_MasterISerDese_QVector[3]),
	.Q5(iserdese4_MasterISerDese_QVector[4]),
	.Q6(iserdese4_MasterISerDese_QVector[5]),
	.Q7(iserdese4_MasterISerDese_QVector[6]),
	.Q8(iserdese4_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese4_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese4_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_9 (
	.BITSLIP(iserdese4_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese4_SlaveISerDese_InputClk),
	.CLKB(iserdese4_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese4_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese4_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese4_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese4_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese4_SlaveISerDese_shift[1]),
	.O(iserdese4_SlaveISerDese_output),
	.Q1(iserdese4_SlaveISerDese_unusedQ1),
	.Q2(iserdese4_SlaveISerDese_unusedQ2),
	.Q3(iserdese4_SlaveISerDese_QVector[0]),
	.Q4(iserdese4_SlaveISerDese_QVector[1]),
	.Q5(iserdese4_SlaveISerDese_QVector[2]),
	.Q6(iserdese4_SlaveISerDese_QVector[3]),
	.Q7(iserdese4_SlaveISerDese_QVector[4]),
	.Q8(iserdese4_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese4_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese4_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_10 (
	.BITSLIP(iserdese5_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese5_MasterISerDese_InputClk),
	.CLKB(iserdese5_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese5_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese5_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese5_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese5_MasterISerDese_output),
	.Q1(iserdese5_MasterISerDese_QVector[0]),
	.Q2(iserdese5_MasterISerDese_QVector[1]),
	.Q3(iserdese5_MasterISerDese_QVector[2]),
	.Q4(iserdese5_MasterISerDese_QVector[3]),
	.Q5(iserdese5_MasterISerDese_QVector[4]),
	.Q6(iserdese5_MasterISerDese_QVector[5]),
	.Q7(iserdese5_MasterISerDese_QVector[6]),
	.Q8(iserdese5_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese5_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese5_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_11 (
	.BITSLIP(iserdese5_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese5_SlaveISerDese_InputClk),
	.CLKB(iserdese5_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese5_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese5_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese5_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese5_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese5_SlaveISerDese_shift[1]),
	.O(iserdese5_SlaveISerDese_output),
	.Q1(iserdese5_SlaveISerDese_unusedQ1),
	.Q2(iserdese5_SlaveISerDese_unusedQ2),
	.Q3(iserdese5_SlaveISerDese_QVector[0]),
	.Q4(iserdese5_SlaveISerDese_QVector[1]),
	.Q5(iserdese5_SlaveISerDese_QVector[2]),
	.Q6(iserdese5_SlaveISerDese_QVector[3]),
	.Q7(iserdese5_SlaveISerDese_QVector[4]),
	.Q8(iserdese5_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese5_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese5_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_12 (
	.BITSLIP(iserdese6_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese6_MasterISerDese_InputClk),
	.CLKB(iserdese6_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese6_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese6_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese6_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese6_MasterISerDese_output),
	.Q1(iserdese6_MasterISerDese_QVector[0]),
	.Q2(iserdese6_MasterISerDese_QVector[1]),
	.Q3(iserdese6_MasterISerDese_QVector[2]),
	.Q4(iserdese6_MasterISerDese_QVector[3]),
	.Q5(iserdese6_MasterISerDese_QVector[4]),
	.Q6(iserdese6_MasterISerDese_QVector[5]),
	.Q7(iserdese6_MasterISerDese_QVector[6]),
	.Q8(iserdese6_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese6_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese6_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_13 (
	.BITSLIP(iserdese6_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese6_SlaveISerDese_InputClk),
	.CLKB(iserdese6_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese6_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese6_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese6_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese6_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese6_SlaveISerDese_shift[1]),
	.O(iserdese6_SlaveISerDese_output),
	.Q1(iserdese6_SlaveISerDese_unusedQ1),
	.Q2(iserdese6_SlaveISerDese_unusedQ2),
	.Q3(iserdese6_SlaveISerDese_QVector[0]),
	.Q4(iserdese6_SlaveISerDese_QVector[1]),
	.Q5(iserdese6_SlaveISerDese_QVector[2]),
	.Q6(iserdese6_SlaveISerDese_QVector[3]),
	.Q7(iserdese6_SlaveISerDese_QVector[4]),
	.Q8(iserdese6_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese6_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese6_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_14 (
	.BITSLIP(iserdese7_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese7_MasterISerDese_InputClk),
	.CLKB(iserdese7_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdese7_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese7_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese7_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdese7_MasterISerDese_output),
	.Q1(iserdese7_MasterISerDese_QVector[0]),
	.Q2(iserdese7_MasterISerDese_QVector[1]),
	.Q3(iserdese7_MasterISerDese_QVector[2]),
	.Q4(iserdese7_MasterISerDese_QVector[3]),
	.Q5(iserdese7_MasterISerDese_QVector[4]),
	.Q6(iserdese7_MasterISerDese_QVector[5]),
	.Q7(iserdese7_MasterISerDese_QVector[6]),
	.Q8(iserdese7_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdese7_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdese7_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_15 (
	.BITSLIP(iserdese7_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdese7_SlaveISerDese_InputClk),
	.CLKB(iserdese7_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdese7_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdese7_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdese7_SlaveISerDese_Reset),
	.SHIFTIN1(iserdese7_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdese7_SlaveISerDese_shift[1]),
	.O(iserdese7_SlaveISerDese_output),
	.Q1(iserdese7_SlaveISerDese_unusedQ1),
	.Q2(iserdese7_SlaveISerDese_unusedQ2),
	.Q3(iserdese7_SlaveISerDese_QVector[0]),
	.Q4(iserdese7_SlaveISerDese_QVector[1]),
	.Q5(iserdese7_SlaveISerDese_QVector[2]),
	.Q6(iserdese7_SlaveISerDese_QVector[3]),
	.Q7(iserdese7_SlaveISerDese_QVector[4]),
	.Q8(iserdese7_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdese7_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdese7_SlaveISerDese_unusedShift2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_16 (
	.BITSLIP(iserdeseFrame_MasterISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdeseFrame_MasterISerDese_InputClk),
	.CLKB(iserdeseFrame_MasterISerDese_InvertedInputClk),
	.CLKDIV(iserdeseFrame_MasterISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdeseFrame_MasterISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdeseFrame_MasterISerDese_Reset),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.O(iserdeseFrame_MasterISerDese_output),
	.Q1(iserdeseFrame_MasterISerDese_QVector[0]),
	.Q2(iserdeseFrame_MasterISerDese_QVector[1]),
	.Q3(iserdeseFrame_MasterISerDese_QVector[2]),
	.Q4(iserdeseFrame_MasterISerDese_QVector[3]),
	.Q5(iserdeseFrame_MasterISerDese_QVector[4]),
	.Q6(iserdeseFrame_MasterISerDese_QVector[5]),
	.Q7(iserdeseFrame_MasterISerDese_QVector[6]),
	.Q8(iserdeseFrame_MasterISerDese_QVector[7]),
	.SHIFTOUT1(iserdeseFrame_MasterISerDese_shift[0]),
	.SHIFTOUT2(iserdeseFrame_MasterISerDese_shift[1])
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INIT_Q1(1'd0),
	.INIT_Q2(1'd0),
	.INIT_Q3(1'd0),
	.INIT_Q4(1'd0),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE"),
	.SRVAL_Q1(1'd0),
	.SRVAL_Q2(1'd0),
	.SRVAL_Q3(1'd0),
	.SRVAL_Q4(1'd0)
) ISERDESE2_17 (
	.BITSLIP(iserdeseFrame_SlaveISerDese_BitslipInput),
	.CE1(1'd1),
	.CLK(iserdeseFrame_SlaveISerDese_InputClk),
	.CLKB(iserdeseFrame_SlaveISerDese_InvertedInputClk),
	.CLKDIV(iserdeseFrame_SlaveISerDese_DividedClk),
	.CLKDIVP(1'd0),
	.D(iserdeseFrame_SlaveISerDese_DataInput),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(iserdeseFrame_SlaveISerDese_Reset),
	.SHIFTIN1(iserdeseFrame_SlaveISerDese_shift[0]),
	.SHIFTIN2(iserdeseFrame_SlaveISerDese_shift[1]),
	.O(iserdeseFrame_SlaveISerDese_output),
	.Q1(iserdeseFrame_SlaveISerDese_unusedQ1),
	.Q2(iserdeseFrame_SlaveISerDese_unusedQ2),
	.Q3(iserdeseFrame_SlaveISerDese_QVector[0]),
	.Q4(iserdeseFrame_SlaveISerDese_QVector[1]),
	.Q5(iserdeseFrame_SlaveISerDese_QVector[2]),
	.Q6(iserdeseFrame_SlaveISerDese_QVector[3]),
	.Q7(iserdeseFrame_SlaveISerDese_QVector[4]),
	.Q8(iserdeseFrame_SlaveISerDese_QVector[5]),
	.SHIFTOUT1(iserdeseFrame_SlaveISerDese_unusedShift1),
	.SHIFTOUT2(iserdeseFrame_SlaveISerDese_unusedShift2)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO (
	.DI(multififo0_fifo0_di),
	.RDCLK(multififo0_fifo0_rdClk),
	.RDEN(multififo0_fifo0_rdEnable),
	.RST(multififo0_fifo0_reset),
	.WRCLK(multififo0_fifo0_wrClk),
	.WREN(multififo0_fifo0_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo0_almostEmpty),
	.ALMOSTFULL(multififo0_fifo0_almostFull),
	.DO(multififo0_fifo0_do),
	.EMPTY(multififo0_fifo0_empty),
	.FULL(multififo0_fifo0_full),
	.RDCOUNT(multififo0_fifo0_rdCount),
	.RDERR(multififo0_fifo0_readError),
	.WRCOUNT(multififo0_fifo0_wrCount),
	.WRERR(multififo0_fifo0_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_1 (
	.DI(multififo0_fifo1_di),
	.RDCLK(multififo0_fifo1_rdClk),
	.RDEN(multififo0_fifo1_rdEnable),
	.RST(multififo0_fifo1_reset),
	.WRCLK(multififo0_fifo1_wrClk),
	.WREN(multififo0_fifo1_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo1_almostEmpty),
	.ALMOSTFULL(multififo0_fifo1_almostFull),
	.DO(multififo0_fifo1_do),
	.EMPTY(multififo0_fifo1_empty),
	.FULL(multififo0_fifo1_full),
	.RDCOUNT(multififo0_fifo1_rdCount),
	.RDERR(multififo0_fifo1_readError),
	.WRCOUNT(multififo0_fifo1_wrCount),
	.WRERR(multififo0_fifo1_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_2 (
	.DI(multififo0_fifo2_di),
	.RDCLK(multififo0_fifo2_rdClk),
	.RDEN(multififo0_fifo2_rdEnable),
	.RST(multififo0_fifo2_reset),
	.WRCLK(multififo0_fifo2_wrClk),
	.WREN(multififo0_fifo2_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo2_almostEmpty),
	.ALMOSTFULL(multififo0_fifo2_almostFull),
	.DO(multififo0_fifo2_do),
	.EMPTY(multififo0_fifo2_empty),
	.FULL(multififo0_fifo2_full),
	.RDCOUNT(multififo0_fifo2_rdCount),
	.RDERR(multififo0_fifo2_readError),
	.WRCOUNT(multififo0_fifo2_wrCount),
	.WRERR(multififo0_fifo2_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_3 (
	.DI(multififo0_fifo3_di),
	.RDCLK(multififo0_fifo3_rdClk),
	.RDEN(multififo0_fifo3_rdEnable),
	.RST(multififo0_fifo3_reset),
	.WRCLK(multififo0_fifo3_wrClk),
	.WREN(multififo0_fifo3_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo3_almostEmpty),
	.ALMOSTFULL(multififo0_fifo3_almostFull),
	.DO(multififo0_fifo3_do),
	.EMPTY(multififo0_fifo3_empty),
	.FULL(multififo0_fifo3_full),
	.RDCOUNT(multififo0_fifo3_rdCount),
	.RDERR(multififo0_fifo3_readError),
	.WRCOUNT(multififo0_fifo3_wrCount),
	.WRERR(multififo0_fifo3_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_4 (
	.DI(multififo0_fifo4_di),
	.RDCLK(multififo0_fifo4_rdClk),
	.RDEN(multififo0_fifo4_rdEnable),
	.RST(multififo0_fifo4_reset),
	.WRCLK(multififo0_fifo4_wrClk),
	.WREN(multififo0_fifo4_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo4_almostEmpty),
	.ALMOSTFULL(multififo0_fifo4_almostFull),
	.DO(multififo0_fifo4_do),
	.EMPTY(multififo0_fifo4_empty),
	.FULL(multififo0_fifo4_full),
	.RDCOUNT(multififo0_fifo4_rdCount),
	.RDERR(multififo0_fifo4_readError),
	.WRCOUNT(multififo0_fifo4_wrCount),
	.WRERR(multififo0_fifo4_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_5 (
	.DI(multififo0_fifo5_di),
	.RDCLK(multififo0_fifo5_rdClk),
	.RDEN(multififo0_fifo5_rdEnable),
	.RST(multififo0_fifo5_reset),
	.WRCLK(multififo0_fifo5_wrClk),
	.WREN(multififo0_fifo5_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo5_almostEmpty),
	.ALMOSTFULL(multififo0_fifo5_almostFull),
	.DO(multififo0_fifo5_do),
	.EMPTY(multififo0_fifo5_empty),
	.FULL(multififo0_fifo5_full),
	.RDCOUNT(multififo0_fifo5_rdCount),
	.RDERR(multififo0_fifo5_readError),
	.WRCOUNT(multififo0_fifo5_wrCount),
	.WRERR(multififo0_fifo5_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_6 (
	.DI(multififo0_fifo6_di),
	.RDCLK(multififo0_fifo6_rdClk),
	.RDEN(multififo0_fifo6_rdEnable),
	.RST(multififo0_fifo6_reset),
	.WRCLK(multififo0_fifo6_wrClk),
	.WREN(multififo0_fifo6_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo6_almostEmpty),
	.ALMOSTFULL(multififo0_fifo6_almostFull),
	.DO(multififo0_fifo6_do),
	.EMPTY(multififo0_fifo6_empty),
	.FULL(multififo0_fifo6_full),
	.RDCOUNT(multififo0_fifo6_rdCount),
	.RDERR(multififo0_fifo6_readError),
	.WRCOUNT(multififo0_fifo6_wrCount),
	.WRERR(multififo0_fifo6_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_7 (
	.DI(multififo0_fifo7_di),
	.RDCLK(multififo0_fifo7_rdClk),
	.RDEN(multififo0_fifo7_rdEnable),
	.RST(multififo0_fifo7_reset),
	.WRCLK(multififo0_fifo7_wrClk),
	.WREN(multififo0_fifo7_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo7_almostEmpty),
	.ALMOSTFULL(multififo0_fifo7_almostFull),
	.DO(multififo0_fifo7_do),
	.EMPTY(multififo0_fifo7_empty),
	.FULL(multififo0_fifo7_full),
	.RDCOUNT(multififo0_fifo7_rdCount),
	.RDERR(multififo0_fifo7_readError),
	.WRCOUNT(multififo0_fifo7_wrCount),
	.WRERR(multififo0_fifo7_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_8 (
	.DI(multififo0_fifo8_di),
	.RDCLK(multififo0_fifo8_rdClk),
	.RDEN(multififo0_fifo8_rdEnable),
	.RST(multififo0_fifo8_reset),
	.WRCLK(multififo0_fifo8_wrClk),
	.WREN(multififo0_fifo8_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo8_almostEmpty),
	.ALMOSTFULL(multififo0_fifo8_almostFull),
	.DO(multififo0_fifo8_do),
	.EMPTY(multififo0_fifo8_empty),
	.FULL(multififo0_fifo8_full),
	.RDCOUNT(multififo0_fifo8_rdCount),
	.RDERR(multififo0_fifo8_readError),
	.WRCOUNT(multififo0_fifo8_wrCount),
	.WRERR(multififo0_fifo8_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_9 (
	.DI(multififo0_fifo9_di),
	.RDCLK(multififo0_fifo9_rdClk),
	.RDEN(multififo0_fifo9_rdEnable),
	.RST(multififo0_fifo9_reset),
	.WRCLK(multififo0_fifo9_wrClk),
	.WREN(multififo0_fifo9_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo9_almostEmpty),
	.ALMOSTFULL(multififo0_fifo9_almostFull),
	.DO(multififo0_fifo9_do),
	.EMPTY(multififo0_fifo9_empty),
	.FULL(multififo0_fifo9_full),
	.RDCOUNT(multififo0_fifo9_rdCount),
	.RDERR(multififo0_fifo9_readError),
	.WRCOUNT(multififo0_fifo9_wrCount),
	.WRERR(multififo0_fifo9_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_10 (
	.DI(multififo0_fifo10_di),
	.RDCLK(multififo0_fifo10_rdClk),
	.RDEN(multififo0_fifo10_rdEnable),
	.RST(multififo0_fifo10_reset),
	.WRCLK(multififo0_fifo10_wrClk),
	.WREN(multififo0_fifo10_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo10_almostEmpty),
	.ALMOSTFULL(multififo0_fifo10_almostFull),
	.DO(multififo0_fifo10_do),
	.EMPTY(multififo0_fifo10_empty),
	.FULL(multififo0_fifo10_full),
	.RDCOUNT(multififo0_fifo10_rdCount),
	.RDERR(multififo0_fifo10_readError),
	.WRCOUNT(multififo0_fifo10_wrCount),
	.WRERR(multififo0_fifo10_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_11 (
	.DI(multififo0_fifo11_di),
	.RDCLK(multififo0_fifo11_rdClk),
	.RDEN(multififo0_fifo11_rdEnable),
	.RST(multififo0_fifo11_reset),
	.WRCLK(multififo0_fifo11_wrClk),
	.WREN(multififo0_fifo11_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo11_almostEmpty),
	.ALMOSTFULL(multififo0_fifo11_almostFull),
	.DO(multififo0_fifo11_do),
	.EMPTY(multififo0_fifo11_empty),
	.FULL(multififo0_fifo11_full),
	.RDCOUNT(multififo0_fifo11_rdCount),
	.RDERR(multififo0_fifo11_readError),
	.WRCOUNT(multififo0_fifo11_wrCount),
	.WRERR(multififo0_fifo11_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_12 (
	.DI(multififo0_fifo12_di),
	.RDCLK(multififo0_fifo12_rdClk),
	.RDEN(multififo0_fifo12_rdEnable),
	.RST(multififo0_fifo12_reset),
	.WRCLK(multififo0_fifo12_wrClk),
	.WREN(multififo0_fifo12_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo12_almostEmpty),
	.ALMOSTFULL(multififo0_fifo12_almostFull),
	.DO(multififo0_fifo12_do),
	.EMPTY(multififo0_fifo12_empty),
	.FULL(multififo0_fifo12_full),
	.RDCOUNT(multififo0_fifo12_rdCount),
	.RDERR(multififo0_fifo12_readError),
	.WRCOUNT(multififo0_fifo12_wrCount),
	.WRERR(multififo0_fifo12_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_13 (
	.DI(multififo0_fifo13_di),
	.RDCLK(multififo0_fifo13_rdClk),
	.RDEN(multififo0_fifo13_rdEnable),
	.RST(multififo0_fifo13_reset),
	.WRCLK(multififo0_fifo13_wrClk),
	.WREN(multififo0_fifo13_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo13_almostEmpty),
	.ALMOSTFULL(multififo0_fifo13_almostFull),
	.DO(multififo0_fifo13_do),
	.EMPTY(multififo0_fifo13_empty),
	.FULL(multififo0_fifo13_full),
	.RDCOUNT(multififo0_fifo13_rdCount),
	.RDERR(multififo0_fifo13_readError),
	.WRCOUNT(multififo0_fifo13_wrCount),
	.WRERR(multififo0_fifo13_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_14 (
	.DI(multififo0_fifo14_di),
	.RDCLK(multififo0_fifo14_rdClk),
	.RDEN(multififo0_fifo14_rdEnable),
	.RST(multififo0_fifo14_reset),
	.WRCLK(multififo0_fifo14_wrClk),
	.WREN(multififo0_fifo14_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo14_almostEmpty),
	.ALMOSTFULL(multififo0_fifo14_almostFull),
	.DO(multififo0_fifo14_do),
	.EMPTY(multififo0_fifo14_empty),
	.FULL(multififo0_fifo14_full),
	.RDCOUNT(multififo0_fifo14_rdCount),
	.RDERR(multififo0_fifo14_readError),
	.WRCOUNT(multififo0_fifo14_wrCount),
	.WRERR(multififo0_fifo14_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_15 (
	.DI(multififo0_fifo15_di),
	.RDCLK(multififo0_fifo15_rdClk),
	.RDEN(multififo0_fifo15_rdEnable),
	.RST(multififo0_fifo15_reset),
	.WRCLK(multififo0_fifo15_wrClk),
	.WREN(multififo0_fifo15_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo15_almostEmpty),
	.ALMOSTFULL(multififo0_fifo15_almostFull),
	.DO(multififo0_fifo15_do),
	.EMPTY(multififo0_fifo15_empty),
	.FULL(multififo0_fifo15_full),
	.RDCOUNT(multififo0_fifo15_rdCount),
	.RDERR(multififo0_fifo15_readError),
	.WRCOUNT(multififo0_fifo15_wrCount),
	.WRERR(multififo0_fifo15_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_16 (
	.DI(multififo0_fifo16_di),
	.RDCLK(multififo0_fifo16_rdClk),
	.RDEN(multififo0_fifo16_rdEnable),
	.RST(multififo0_fifo16_reset),
	.WRCLK(multififo0_fifo16_wrClk),
	.WREN(multififo0_fifo16_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo16_almostEmpty),
	.ALMOSTFULL(multififo0_fifo16_almostFull),
	.DO(multififo0_fifo16_do),
	.EMPTY(multififo0_fifo16_empty),
	.FULL(multififo0_fifo16_full),
	.RDCOUNT(multififo0_fifo16_rdCount),
	.RDERR(multififo0_fifo16_readError),
	.WRCOUNT(multififo0_fifo16_wrCount),
	.WRERR(multififo0_fifo16_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_17 (
	.DI(multififo0_fifo17_di),
	.RDCLK(multififo0_fifo17_rdClk),
	.RDEN(multififo0_fifo17_rdEnable),
	.RST(multififo0_fifo17_reset),
	.WRCLK(multififo0_fifo17_wrClk),
	.WREN(multififo0_fifo17_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo17_almostEmpty),
	.ALMOSTFULL(multififo0_fifo17_almostFull),
	.DO(multififo0_fifo17_do),
	.EMPTY(multififo0_fifo17_empty),
	.FULL(multififo0_fifo17_full),
	.RDCOUNT(multififo0_fifo17_rdCount),
	.RDERR(multififo0_fifo17_readError),
	.WRCOUNT(multififo0_fifo17_wrCount),
	.WRERR(multififo0_fifo17_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_18 (
	.DI(multififo0_fifo18_di),
	.RDCLK(multififo0_fifo18_rdClk),
	.RDEN(multififo0_fifo18_rdEnable),
	.RST(multififo0_fifo18_reset),
	.WRCLK(multififo0_fifo18_wrClk),
	.WREN(multififo0_fifo18_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo18_almostEmpty),
	.ALMOSTFULL(multififo0_fifo18_almostFull),
	.DO(multififo0_fifo18_do),
	.EMPTY(multififo0_fifo18_empty),
	.FULL(multififo0_fifo18_full),
	.RDCOUNT(multififo0_fifo18_rdCount),
	.RDERR(multififo0_fifo18_readError),
	.WRCOUNT(multififo0_fifo18_wrCount),
	.WRERR(multififo0_fifo18_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_19 (
	.DI(multififo0_fifo19_di),
	.RDCLK(multififo0_fifo19_rdClk),
	.RDEN(multififo0_fifo19_rdEnable),
	.RST(multififo0_fifo19_reset),
	.WRCLK(multififo0_fifo19_wrClk),
	.WREN(multififo0_fifo19_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo19_almostEmpty),
	.ALMOSTFULL(multififo0_fifo19_almostFull),
	.DO(multififo0_fifo19_do),
	.EMPTY(multififo0_fifo19_empty),
	.FULL(multififo0_fifo19_full),
	.RDCOUNT(multififo0_fifo19_rdCount),
	.RDERR(multififo0_fifo19_readError),
	.WRCOUNT(multififo0_fifo19_wrCount),
	.WRERR(multififo0_fifo19_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_20 (
	.DI(multififo0_fifo20_di),
	.RDCLK(multififo0_fifo20_rdClk),
	.RDEN(multififo0_fifo20_rdEnable),
	.RST(multififo0_fifo20_reset),
	.WRCLK(multififo0_fifo20_wrClk),
	.WREN(multififo0_fifo20_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo20_almostEmpty),
	.ALMOSTFULL(multififo0_fifo20_almostFull),
	.DO(multififo0_fifo20_do),
	.EMPTY(multififo0_fifo20_empty),
	.FULL(multififo0_fifo20_full),
	.RDCOUNT(multififo0_fifo20_rdCount),
	.RDERR(multififo0_fifo20_readError),
	.WRCOUNT(multififo0_fifo20_wrCount),
	.WRERR(multififo0_fifo20_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_21 (
	.DI(multififo0_fifo21_di),
	.RDCLK(multififo0_fifo21_rdClk),
	.RDEN(multififo0_fifo21_rdEnable),
	.RST(multififo0_fifo21_reset),
	.WRCLK(multififo0_fifo21_wrClk),
	.WREN(multififo0_fifo21_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo21_almostEmpty),
	.ALMOSTFULL(multififo0_fifo21_almostFull),
	.DO(multififo0_fifo21_do),
	.EMPTY(multififo0_fifo21_empty),
	.FULL(multififo0_fifo21_full),
	.RDCOUNT(multififo0_fifo21_rdCount),
	.RDERR(multififo0_fifo21_readError),
	.WRCOUNT(multififo0_fifo21_wrCount),
	.WRERR(multififo0_fifo21_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_22 (
	.DI(multififo0_fifo22_di),
	.RDCLK(multififo0_fifo22_rdClk),
	.RDEN(multififo0_fifo22_rdEnable),
	.RST(multififo0_fifo22_reset),
	.WRCLK(multififo0_fifo22_wrClk),
	.WREN(multififo0_fifo22_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo22_almostEmpty),
	.ALMOSTFULL(multififo0_fifo22_almostFull),
	.DO(multififo0_fifo22_do),
	.EMPTY(multififo0_fifo22_empty),
	.FULL(multififo0_fifo22_full),
	.RDCOUNT(multififo0_fifo22_rdCount),
	.RDERR(multififo0_fifo22_readError),
	.WRCOUNT(multififo0_fifo22_wrCount),
	.WRERR(multififo0_fifo22_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_23 (
	.DI(multififo0_fifo23_di),
	.RDCLK(multififo0_fifo23_rdClk),
	.RDEN(multififo0_fifo23_rdEnable),
	.RST(multififo0_fifo23_reset),
	.WRCLK(multififo0_fifo23_wrClk),
	.WREN(multififo0_fifo23_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo23_almostEmpty),
	.ALMOSTFULL(multififo0_fifo23_almostFull),
	.DO(multififo0_fifo23_do),
	.EMPTY(multififo0_fifo23_empty),
	.FULL(multififo0_fifo23_full),
	.RDCOUNT(multififo0_fifo23_rdCount),
	.RDERR(multififo0_fifo23_readError),
	.WRCOUNT(multififo0_fifo23_wrCount),
	.WRERR(multififo0_fifo23_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_24 (
	.DI(multififo0_fifo24_di),
	.RDCLK(multififo0_fifo24_rdClk),
	.RDEN(multififo0_fifo24_rdEnable),
	.RST(multififo0_fifo24_reset),
	.WRCLK(multififo0_fifo24_wrClk),
	.WREN(multififo0_fifo24_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo24_almostEmpty),
	.ALMOSTFULL(multififo0_fifo24_almostFull),
	.DO(multififo0_fifo24_do),
	.EMPTY(multififo0_fifo24_empty),
	.FULL(multififo0_fifo24_full),
	.RDCOUNT(multififo0_fifo24_rdCount),
	.RDERR(multififo0_fifo24_readError),
	.WRCOUNT(multififo0_fifo24_wrCount),
	.WRERR(multififo0_fifo24_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_25 (
	.DI(multififo0_fifo25_di),
	.RDCLK(multififo0_fifo25_rdClk),
	.RDEN(multififo0_fifo25_rdEnable),
	.RST(multififo0_fifo25_reset),
	.WRCLK(multififo0_fifo25_wrClk),
	.WREN(multififo0_fifo25_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo25_almostEmpty),
	.ALMOSTFULL(multififo0_fifo25_almostFull),
	.DO(multififo0_fifo25_do),
	.EMPTY(multififo0_fifo25_empty),
	.FULL(multififo0_fifo25_full),
	.RDCOUNT(multififo0_fifo25_rdCount),
	.RDERR(multififo0_fifo25_readError),
	.WRCOUNT(multififo0_fifo25_wrCount),
	.WRERR(multififo0_fifo25_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_26 (
	.DI(multififo0_fifo26_di),
	.RDCLK(multififo0_fifo26_rdClk),
	.RDEN(multififo0_fifo26_rdEnable),
	.RST(multififo0_fifo26_reset),
	.WRCLK(multififo0_fifo26_wrClk),
	.WREN(multififo0_fifo26_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo26_almostEmpty),
	.ALMOSTFULL(multififo0_fifo26_almostFull),
	.DO(multififo0_fifo26_do),
	.EMPTY(multififo0_fifo26_empty),
	.FULL(multififo0_fifo26_full),
	.RDCOUNT(multififo0_fifo26_rdCount),
	.RDERR(multififo0_fifo26_readError),
	.WRCOUNT(multififo0_fifo26_wrCount),
	.WRERR(multififo0_fifo26_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_27 (
	.DI(multififo0_fifo27_di),
	.RDCLK(multififo0_fifo27_rdClk),
	.RDEN(multififo0_fifo27_rdEnable),
	.RST(multififo0_fifo27_reset),
	.WRCLK(multififo0_fifo27_wrClk),
	.WREN(multififo0_fifo27_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo27_almostEmpty),
	.ALMOSTFULL(multififo0_fifo27_almostFull),
	.DO(multififo0_fifo27_do),
	.EMPTY(multififo0_fifo27_empty),
	.FULL(multififo0_fifo27_full),
	.RDCOUNT(multififo0_fifo27_rdCount),
	.RDERR(multififo0_fifo27_readError),
	.WRCOUNT(multififo0_fifo27_wrCount),
	.WRERR(multififo0_fifo27_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_28 (
	.DI(multififo0_fifo28_di),
	.RDCLK(multififo0_fifo28_rdClk),
	.RDEN(multififo0_fifo28_rdEnable),
	.RST(multififo0_fifo28_reset),
	.WRCLK(multififo0_fifo28_wrClk),
	.WREN(multififo0_fifo28_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo28_almostEmpty),
	.ALMOSTFULL(multififo0_fifo28_almostFull),
	.DO(multififo0_fifo28_do),
	.EMPTY(multififo0_fifo28_empty),
	.FULL(multififo0_fifo28_full),
	.RDCOUNT(multififo0_fifo28_rdCount),
	.RDERR(multififo0_fifo28_readError),
	.WRCOUNT(multififo0_fifo28_wrCount),
	.WRERR(multififo0_fifo28_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_29 (
	.DI(multififo0_fifo29_di),
	.RDCLK(multififo0_fifo29_rdClk),
	.RDEN(multififo0_fifo29_rdEnable),
	.RST(multififo0_fifo29_reset),
	.WRCLK(multififo0_fifo29_wrClk),
	.WREN(multififo0_fifo29_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo29_almostEmpty),
	.ALMOSTFULL(multififo0_fifo29_almostFull),
	.DO(multififo0_fifo29_do),
	.EMPTY(multififo0_fifo29_empty),
	.FULL(multififo0_fifo29_full),
	.RDCOUNT(multififo0_fifo29_rdCount),
	.RDERR(multififo0_fifo29_readError),
	.WRCOUNT(multififo0_fifo29_wrCount),
	.WRERR(multififo0_fifo29_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_30 (
	.DI(multififo0_fifo30_di),
	.RDCLK(multififo0_fifo30_rdClk),
	.RDEN(multififo0_fifo30_rdEnable),
	.RST(multififo0_fifo30_reset),
	.WRCLK(multififo0_fifo30_wrClk),
	.WREN(multififo0_fifo30_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo30_almostEmpty),
	.ALMOSTFULL(multififo0_fifo30_almostFull),
	.DO(multififo0_fifo30_do),
	.EMPTY(multififo0_fifo30_empty),
	.FULL(multififo0_fifo30_full),
	.RDCOUNT(multififo0_fifo30_rdCount),
	.RDERR(multififo0_fifo30_readError),
	.WRCOUNT(multififo0_fifo30_wrCount),
	.WRERR(multififo0_fifo30_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_31 (
	.DI(multififo0_fifo31_di),
	.RDCLK(multififo0_fifo31_rdClk),
	.RDEN(multififo0_fifo31_rdEnable),
	.RST(multififo0_fifo31_reset),
	.WRCLK(multififo0_fifo31_wrClk),
	.WREN(multififo0_fifo31_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo31_almostEmpty),
	.ALMOSTFULL(multififo0_fifo31_almostFull),
	.DO(multififo0_fifo31_do),
	.EMPTY(multififo0_fifo31_empty),
	.FULL(multififo0_fifo31_full),
	.RDCOUNT(multififo0_fifo31_rdCount),
	.RDERR(multififo0_fifo31_readError),
	.WRCOUNT(multififo0_fifo31_wrCount),
	.WRERR(multififo0_fifo31_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_32 (
	.DI(multififo0_fifo32_di),
	.RDCLK(multififo0_fifo32_rdClk),
	.RDEN(multififo0_fifo32_rdEnable),
	.RST(multififo0_fifo32_reset),
	.WRCLK(multififo0_fifo32_wrClk),
	.WREN(multififo0_fifo32_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo32_almostEmpty),
	.ALMOSTFULL(multififo0_fifo32_almostFull),
	.DO(multififo0_fifo32_do),
	.EMPTY(multififo0_fifo32_empty),
	.FULL(multififo0_fifo32_full),
	.RDCOUNT(multififo0_fifo32_rdCount),
	.RDERR(multififo0_fifo32_readError),
	.WRCOUNT(multififo0_fifo32_wrCount),
	.WRERR(multififo0_fifo32_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_33 (
	.DI(multififo0_fifo33_di),
	.RDCLK(multififo0_fifo33_rdClk),
	.RDEN(multififo0_fifo33_rdEnable),
	.RST(multififo0_fifo33_reset),
	.WRCLK(multififo0_fifo33_wrClk),
	.WREN(multififo0_fifo33_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo33_almostEmpty),
	.ALMOSTFULL(multififo0_fifo33_almostFull),
	.DO(multififo0_fifo33_do),
	.EMPTY(multififo0_fifo33_empty),
	.FULL(multififo0_fifo33_full),
	.RDCOUNT(multififo0_fifo33_rdCount),
	.RDERR(multififo0_fifo33_readError),
	.WRCOUNT(multififo0_fifo33_wrCount),
	.WRERR(multififo0_fifo33_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_34 (
	.DI(multififo0_fifo34_di),
	.RDCLK(multififo0_fifo34_rdClk),
	.RDEN(multififo0_fifo34_rdEnable),
	.RST(multififo0_fifo34_reset),
	.WRCLK(multififo0_fifo34_wrClk),
	.WREN(multififo0_fifo34_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo34_almostEmpty),
	.ALMOSTFULL(multififo0_fifo34_almostFull),
	.DO(multififo0_fifo34_do),
	.EMPTY(multififo0_fifo34_empty),
	.FULL(multififo0_fifo34_full),
	.RDCOUNT(multififo0_fifo34_rdCount),
	.RDERR(multififo0_fifo34_readError),
	.WRCOUNT(multififo0_fifo34_wrCount),
	.WRERR(multififo0_fifo34_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_35 (
	.DI(multififo0_fifo35_di),
	.RDCLK(multififo0_fifo35_rdClk),
	.RDEN(multififo0_fifo35_rdEnable),
	.RST(multififo0_fifo35_reset),
	.WRCLK(multififo0_fifo35_wrClk),
	.WREN(multififo0_fifo35_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo35_almostEmpty),
	.ALMOSTFULL(multififo0_fifo35_almostFull),
	.DO(multififo0_fifo35_do),
	.EMPTY(multififo0_fifo35_empty),
	.FULL(multififo0_fifo35_full),
	.RDCOUNT(multififo0_fifo35_rdCount),
	.RDERR(multififo0_fifo35_readError),
	.WRCOUNT(multififo0_fifo35_wrCount),
	.WRERR(multififo0_fifo35_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_36 (
	.DI(multififo0_fifo36_di),
	.RDCLK(multififo0_fifo36_rdClk),
	.RDEN(multififo0_fifo36_rdEnable),
	.RST(multififo0_fifo36_reset),
	.WRCLK(multififo0_fifo36_wrClk),
	.WREN(multififo0_fifo36_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo36_almostEmpty),
	.ALMOSTFULL(multififo0_fifo36_almostFull),
	.DO(multififo0_fifo36_do),
	.EMPTY(multififo0_fifo36_empty),
	.FULL(multififo0_fifo36_full),
	.RDCOUNT(multififo0_fifo36_rdCount),
	.RDERR(multififo0_fifo36_readError),
	.WRCOUNT(multififo0_fifo36_wrCount),
	.WRERR(multififo0_fifo36_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_37 (
	.DI(multififo0_fifo37_di),
	.RDCLK(multififo0_fifo37_rdClk),
	.RDEN(multififo0_fifo37_rdEnable),
	.RST(multififo0_fifo37_reset),
	.WRCLK(multififo0_fifo37_wrClk),
	.WREN(multififo0_fifo37_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo37_almostEmpty),
	.ALMOSTFULL(multififo0_fifo37_almostFull),
	.DO(multififo0_fifo37_do),
	.EMPTY(multififo0_fifo37_empty),
	.FULL(multififo0_fifo37_full),
	.RDCOUNT(multififo0_fifo37_rdCount),
	.RDERR(multififo0_fifo37_readError),
	.WRCOUNT(multififo0_fifo37_wrCount),
	.WRERR(multififo0_fifo37_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_38 (
	.DI(multififo0_fifo38_di),
	.RDCLK(multififo0_fifo38_rdClk),
	.RDEN(multififo0_fifo38_rdEnable),
	.RST(multififo0_fifo38_reset),
	.WRCLK(multififo0_fifo38_wrClk),
	.WREN(multififo0_fifo38_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo38_almostEmpty),
	.ALMOSTFULL(multififo0_fifo38_almostFull),
	.DO(multififo0_fifo38_do),
	.EMPTY(multififo0_fifo38_empty),
	.FULL(multififo0_fifo38_full),
	.RDCOUNT(multififo0_fifo38_rdCount),
	.RDERR(multififo0_fifo38_readError),
	.WRCOUNT(multififo0_fifo38_wrCount),
	.WRERR(multififo0_fifo38_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_39 (
	.DI(multififo0_fifo39_di),
	.RDCLK(multififo0_fifo39_rdClk),
	.RDEN(multififo0_fifo39_rdEnable),
	.RST(multififo0_fifo39_reset),
	.WRCLK(multififo0_fifo39_wrClk),
	.WREN(multififo0_fifo39_wrEnable),
	.ALMOSTEMPTY(multififo0_fifo39_almostEmpty),
	.ALMOSTFULL(multififo0_fifo39_almostFull),
	.DO(multififo0_fifo39_do),
	.EMPTY(multififo0_fifo39_empty),
	.FULL(multififo0_fifo39_full),
	.RDCOUNT(multififo0_fifo39_rdCount),
	.RDERR(multififo0_fifo39_readError),
	.WRCOUNT(multififo0_fifo39_wrCount),
	.WRERR(multififo0_fifo39_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_40 (
	.DI(multififo1_fifo40_di),
	.RDCLK(multififo1_fifo40_rdClk),
	.RDEN(multififo1_fifo40_rdEnable),
	.RST(multififo1_fifo40_reset),
	.WRCLK(multififo1_fifo40_wrClk),
	.WREN(multififo1_fifo40_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo40_almostEmpty),
	.ALMOSTFULL(multififo1_fifo40_almostFull),
	.DO(multififo1_fifo40_do),
	.EMPTY(multififo1_fifo40_empty),
	.FULL(multififo1_fifo40_full),
	.RDCOUNT(multififo1_fifo40_rdCount),
	.RDERR(multififo1_fifo40_readError),
	.WRCOUNT(multififo1_fifo40_wrCount),
	.WRERR(multififo1_fifo40_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_41 (
	.DI(multififo1_fifo41_di),
	.RDCLK(multififo1_fifo41_rdClk),
	.RDEN(multififo1_fifo41_rdEnable),
	.RST(multififo1_fifo41_reset),
	.WRCLK(multififo1_fifo41_wrClk),
	.WREN(multififo1_fifo41_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo41_almostEmpty),
	.ALMOSTFULL(multififo1_fifo41_almostFull),
	.DO(multififo1_fifo41_do),
	.EMPTY(multififo1_fifo41_empty),
	.FULL(multififo1_fifo41_full),
	.RDCOUNT(multififo1_fifo41_rdCount),
	.RDERR(multififo1_fifo41_readError),
	.WRCOUNT(multififo1_fifo41_wrCount),
	.WRERR(multififo1_fifo41_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_42 (
	.DI(multififo1_fifo42_di),
	.RDCLK(multififo1_fifo42_rdClk),
	.RDEN(multififo1_fifo42_rdEnable),
	.RST(multififo1_fifo42_reset),
	.WRCLK(multififo1_fifo42_wrClk),
	.WREN(multififo1_fifo42_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo42_almostEmpty),
	.ALMOSTFULL(multififo1_fifo42_almostFull),
	.DO(multififo1_fifo42_do),
	.EMPTY(multififo1_fifo42_empty),
	.FULL(multififo1_fifo42_full),
	.RDCOUNT(multififo1_fifo42_rdCount),
	.RDERR(multififo1_fifo42_readError),
	.WRCOUNT(multififo1_fifo42_wrCount),
	.WRERR(multififo1_fifo42_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_43 (
	.DI(multififo1_fifo43_di),
	.RDCLK(multififo1_fifo43_rdClk),
	.RDEN(multififo1_fifo43_rdEnable),
	.RST(multififo1_fifo43_reset),
	.WRCLK(multififo1_fifo43_wrClk),
	.WREN(multififo1_fifo43_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo43_almostEmpty),
	.ALMOSTFULL(multififo1_fifo43_almostFull),
	.DO(multififo1_fifo43_do),
	.EMPTY(multififo1_fifo43_empty),
	.FULL(multififo1_fifo43_full),
	.RDCOUNT(multififo1_fifo43_rdCount),
	.RDERR(multififo1_fifo43_readError),
	.WRCOUNT(multififo1_fifo43_wrCount),
	.WRERR(multififo1_fifo43_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_44 (
	.DI(multififo1_fifo44_di),
	.RDCLK(multififo1_fifo44_rdClk),
	.RDEN(multififo1_fifo44_rdEnable),
	.RST(multififo1_fifo44_reset),
	.WRCLK(multififo1_fifo44_wrClk),
	.WREN(multififo1_fifo44_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo44_almostEmpty),
	.ALMOSTFULL(multififo1_fifo44_almostFull),
	.DO(multififo1_fifo44_do),
	.EMPTY(multififo1_fifo44_empty),
	.FULL(multififo1_fifo44_full),
	.RDCOUNT(multififo1_fifo44_rdCount),
	.RDERR(multififo1_fifo44_readError),
	.WRCOUNT(multififo1_fifo44_wrCount),
	.WRERR(multififo1_fifo44_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_45 (
	.DI(multififo1_fifo45_di),
	.RDCLK(multififo1_fifo45_rdClk),
	.RDEN(multififo1_fifo45_rdEnable),
	.RST(multififo1_fifo45_reset),
	.WRCLK(multififo1_fifo45_wrClk),
	.WREN(multififo1_fifo45_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo45_almostEmpty),
	.ALMOSTFULL(multififo1_fifo45_almostFull),
	.DO(multififo1_fifo45_do),
	.EMPTY(multififo1_fifo45_empty),
	.FULL(multififo1_fifo45_full),
	.RDCOUNT(multififo1_fifo45_rdCount),
	.RDERR(multififo1_fifo45_readError),
	.WRCOUNT(multififo1_fifo45_wrCount),
	.WRERR(multififo1_fifo45_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_46 (
	.DI(multififo1_fifo46_di),
	.RDCLK(multififo1_fifo46_rdClk),
	.RDEN(multififo1_fifo46_rdEnable),
	.RST(multififo1_fifo46_reset),
	.WRCLK(multififo1_fifo46_wrClk),
	.WREN(multififo1_fifo46_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo46_almostEmpty),
	.ALMOSTFULL(multififo1_fifo46_almostFull),
	.DO(multififo1_fifo46_do),
	.EMPTY(multififo1_fifo46_empty),
	.FULL(multififo1_fifo46_full),
	.RDCOUNT(multififo1_fifo46_rdCount),
	.RDERR(multififo1_fifo46_readError),
	.WRCOUNT(multififo1_fifo46_wrCount),
	.WRERR(multififo1_fifo46_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_47 (
	.DI(multififo1_fifo47_di),
	.RDCLK(multififo1_fifo47_rdClk),
	.RDEN(multififo1_fifo47_rdEnable),
	.RST(multififo1_fifo47_reset),
	.WRCLK(multififo1_fifo47_wrClk),
	.WREN(multififo1_fifo47_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo47_almostEmpty),
	.ALMOSTFULL(multififo1_fifo47_almostFull),
	.DO(multififo1_fifo47_do),
	.EMPTY(multififo1_fifo47_empty),
	.FULL(multififo1_fifo47_full),
	.RDCOUNT(multififo1_fifo47_rdCount),
	.RDERR(multififo1_fifo47_readError),
	.WRCOUNT(multififo1_fifo47_wrCount),
	.WRERR(multififo1_fifo47_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_48 (
	.DI(multififo1_fifo48_di),
	.RDCLK(multififo1_fifo48_rdClk),
	.RDEN(multififo1_fifo48_rdEnable),
	.RST(multififo1_fifo48_reset),
	.WRCLK(multififo1_fifo48_wrClk),
	.WREN(multififo1_fifo48_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo48_almostEmpty),
	.ALMOSTFULL(multififo1_fifo48_almostFull),
	.DO(multififo1_fifo48_do),
	.EMPTY(multififo1_fifo48_empty),
	.FULL(multififo1_fifo48_full),
	.RDCOUNT(multififo1_fifo48_rdCount),
	.RDERR(multififo1_fifo48_readError),
	.WRCOUNT(multififo1_fifo48_wrCount),
	.WRERR(multififo1_fifo48_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_49 (
	.DI(multififo1_fifo49_di),
	.RDCLK(multififo1_fifo49_rdClk),
	.RDEN(multififo1_fifo49_rdEnable),
	.RST(multififo1_fifo49_reset),
	.WRCLK(multififo1_fifo49_wrClk),
	.WREN(multififo1_fifo49_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo49_almostEmpty),
	.ALMOSTFULL(multififo1_fifo49_almostFull),
	.DO(multififo1_fifo49_do),
	.EMPTY(multififo1_fifo49_empty),
	.FULL(multififo1_fifo49_full),
	.RDCOUNT(multififo1_fifo49_rdCount),
	.RDERR(multififo1_fifo49_readError),
	.WRCOUNT(multififo1_fifo49_wrCount),
	.WRERR(multififo1_fifo49_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_50 (
	.DI(multififo1_fifo50_di),
	.RDCLK(multififo1_fifo50_rdClk),
	.RDEN(multififo1_fifo50_rdEnable),
	.RST(multififo1_fifo50_reset),
	.WRCLK(multififo1_fifo50_wrClk),
	.WREN(multififo1_fifo50_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo50_almostEmpty),
	.ALMOSTFULL(multififo1_fifo50_almostFull),
	.DO(multififo1_fifo50_do),
	.EMPTY(multififo1_fifo50_empty),
	.FULL(multififo1_fifo50_full),
	.RDCOUNT(multififo1_fifo50_rdCount),
	.RDERR(multififo1_fifo50_readError),
	.WRCOUNT(multififo1_fifo50_wrCount),
	.WRERR(multififo1_fifo50_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_51 (
	.DI(multififo1_fifo51_di),
	.RDCLK(multififo1_fifo51_rdClk),
	.RDEN(multififo1_fifo51_rdEnable),
	.RST(multififo1_fifo51_reset),
	.WRCLK(multififo1_fifo51_wrClk),
	.WREN(multififo1_fifo51_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo51_almostEmpty),
	.ALMOSTFULL(multififo1_fifo51_almostFull),
	.DO(multififo1_fifo51_do),
	.EMPTY(multififo1_fifo51_empty),
	.FULL(multififo1_fifo51_full),
	.RDCOUNT(multififo1_fifo51_rdCount),
	.RDERR(multififo1_fifo51_readError),
	.WRCOUNT(multififo1_fifo51_wrCount),
	.WRERR(multififo1_fifo51_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_52 (
	.DI(multififo1_fifo52_di),
	.RDCLK(multififo1_fifo52_rdClk),
	.RDEN(multififo1_fifo52_rdEnable),
	.RST(multififo1_fifo52_reset),
	.WRCLK(multififo1_fifo52_wrClk),
	.WREN(multififo1_fifo52_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo52_almostEmpty),
	.ALMOSTFULL(multififo1_fifo52_almostFull),
	.DO(multififo1_fifo52_do),
	.EMPTY(multififo1_fifo52_empty),
	.FULL(multififo1_fifo52_full),
	.RDCOUNT(multififo1_fifo52_rdCount),
	.RDERR(multififo1_fifo52_readError),
	.WRCOUNT(multififo1_fifo52_wrCount),
	.WRERR(multififo1_fifo52_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_53 (
	.DI(multififo1_fifo53_di),
	.RDCLK(multififo1_fifo53_rdClk),
	.RDEN(multififo1_fifo53_rdEnable),
	.RST(multififo1_fifo53_reset),
	.WRCLK(multififo1_fifo53_wrClk),
	.WREN(multififo1_fifo53_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo53_almostEmpty),
	.ALMOSTFULL(multififo1_fifo53_almostFull),
	.DO(multififo1_fifo53_do),
	.EMPTY(multififo1_fifo53_empty),
	.FULL(multififo1_fifo53_full),
	.RDCOUNT(multififo1_fifo53_rdCount),
	.RDERR(multififo1_fifo53_readError),
	.WRCOUNT(multififo1_fifo53_wrCount),
	.WRERR(multififo1_fifo53_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_54 (
	.DI(multififo1_fifo54_di),
	.RDCLK(multififo1_fifo54_rdClk),
	.RDEN(multififo1_fifo54_rdEnable),
	.RST(multififo1_fifo54_reset),
	.WRCLK(multififo1_fifo54_wrClk),
	.WREN(multififo1_fifo54_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo54_almostEmpty),
	.ALMOSTFULL(multififo1_fifo54_almostFull),
	.DO(multififo1_fifo54_do),
	.EMPTY(multififo1_fifo54_empty),
	.FULL(multififo1_fifo54_full),
	.RDCOUNT(multififo1_fifo54_rdCount),
	.RDERR(multififo1_fifo54_readError),
	.WRCOUNT(multififo1_fifo54_wrCount),
	.WRERR(multififo1_fifo54_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_55 (
	.DI(multififo1_fifo55_di),
	.RDCLK(multififo1_fifo55_rdClk),
	.RDEN(multififo1_fifo55_rdEnable),
	.RST(multififo1_fifo55_reset),
	.WRCLK(multififo1_fifo55_wrClk),
	.WREN(multififo1_fifo55_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo55_almostEmpty),
	.ALMOSTFULL(multififo1_fifo55_almostFull),
	.DO(multififo1_fifo55_do),
	.EMPTY(multififo1_fifo55_empty),
	.FULL(multififo1_fifo55_full),
	.RDCOUNT(multififo1_fifo55_rdCount),
	.RDERR(multififo1_fifo55_readError),
	.WRCOUNT(multififo1_fifo55_wrCount),
	.WRERR(multififo1_fifo55_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_56 (
	.DI(multififo1_fifo56_di),
	.RDCLK(multififo1_fifo56_rdClk),
	.RDEN(multififo1_fifo56_rdEnable),
	.RST(multififo1_fifo56_reset),
	.WRCLK(multififo1_fifo56_wrClk),
	.WREN(multififo1_fifo56_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo56_almostEmpty),
	.ALMOSTFULL(multififo1_fifo56_almostFull),
	.DO(multififo1_fifo56_do),
	.EMPTY(multififo1_fifo56_empty),
	.FULL(multififo1_fifo56_full),
	.RDCOUNT(multififo1_fifo56_rdCount),
	.RDERR(multififo1_fifo56_readError),
	.WRCOUNT(multififo1_fifo56_wrCount),
	.WRERR(multififo1_fifo56_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_57 (
	.DI(multififo1_fifo57_di),
	.RDCLK(multififo1_fifo57_rdClk),
	.RDEN(multififo1_fifo57_rdEnable),
	.RST(multififo1_fifo57_reset),
	.WRCLK(multififo1_fifo57_wrClk),
	.WREN(multififo1_fifo57_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo57_almostEmpty),
	.ALMOSTFULL(multififo1_fifo57_almostFull),
	.DO(multififo1_fifo57_do),
	.EMPTY(multififo1_fifo57_empty),
	.FULL(multififo1_fifo57_full),
	.RDCOUNT(multififo1_fifo57_rdCount),
	.RDERR(multififo1_fifo57_readError),
	.WRCOUNT(multififo1_fifo57_wrCount),
	.WRERR(multififo1_fifo57_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_58 (
	.DI(multififo1_fifo58_di),
	.RDCLK(multififo1_fifo58_rdClk),
	.RDEN(multififo1_fifo58_rdEnable),
	.RST(multififo1_fifo58_reset),
	.WRCLK(multififo1_fifo58_wrClk),
	.WREN(multififo1_fifo58_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo58_almostEmpty),
	.ALMOSTFULL(multififo1_fifo58_almostFull),
	.DO(multififo1_fifo58_do),
	.EMPTY(multififo1_fifo58_empty),
	.FULL(multififo1_fifo58_full),
	.RDCOUNT(multififo1_fifo58_rdCount),
	.RDERR(multififo1_fifo58_readError),
	.WRCOUNT(multififo1_fifo58_wrCount),
	.WRERR(multififo1_fifo58_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_59 (
	.DI(multififo1_fifo59_di),
	.RDCLK(multififo1_fifo59_rdClk),
	.RDEN(multififo1_fifo59_rdEnable),
	.RST(multififo1_fifo59_reset),
	.WRCLK(multififo1_fifo59_wrClk),
	.WREN(multififo1_fifo59_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo59_almostEmpty),
	.ALMOSTFULL(multififo1_fifo59_almostFull),
	.DO(multififo1_fifo59_do),
	.EMPTY(multififo1_fifo59_empty),
	.FULL(multififo1_fifo59_full),
	.RDCOUNT(multififo1_fifo59_rdCount),
	.RDERR(multififo1_fifo59_readError),
	.WRCOUNT(multififo1_fifo59_wrCount),
	.WRERR(multififo1_fifo59_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_60 (
	.DI(multififo1_fifo60_di),
	.RDCLK(multififo1_fifo60_rdClk),
	.RDEN(multififo1_fifo60_rdEnable),
	.RST(multififo1_fifo60_reset),
	.WRCLK(multififo1_fifo60_wrClk),
	.WREN(multififo1_fifo60_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo60_almostEmpty),
	.ALMOSTFULL(multififo1_fifo60_almostFull),
	.DO(multififo1_fifo60_do),
	.EMPTY(multififo1_fifo60_empty),
	.FULL(multififo1_fifo60_full),
	.RDCOUNT(multififo1_fifo60_rdCount),
	.RDERR(multififo1_fifo60_readError),
	.WRCOUNT(multififo1_fifo60_wrCount),
	.WRERR(multififo1_fifo60_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_61 (
	.DI(multififo1_fifo61_di),
	.RDCLK(multififo1_fifo61_rdClk),
	.RDEN(multififo1_fifo61_rdEnable),
	.RST(multififo1_fifo61_reset),
	.WRCLK(multififo1_fifo61_wrClk),
	.WREN(multififo1_fifo61_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo61_almostEmpty),
	.ALMOSTFULL(multififo1_fifo61_almostFull),
	.DO(multififo1_fifo61_do),
	.EMPTY(multififo1_fifo61_empty),
	.FULL(multififo1_fifo61_full),
	.RDCOUNT(multififo1_fifo61_rdCount),
	.RDERR(multififo1_fifo61_readError),
	.WRCOUNT(multififo1_fifo61_wrCount),
	.WRERR(multififo1_fifo61_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_62 (
	.DI(multififo1_fifo62_di),
	.RDCLK(multififo1_fifo62_rdClk),
	.RDEN(multififo1_fifo62_rdEnable),
	.RST(multififo1_fifo62_reset),
	.WRCLK(multififo1_fifo62_wrClk),
	.WREN(multififo1_fifo62_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo62_almostEmpty),
	.ALMOSTFULL(multififo1_fifo62_almostFull),
	.DO(multififo1_fifo62_do),
	.EMPTY(multififo1_fifo62_empty),
	.FULL(multififo1_fifo62_full),
	.RDCOUNT(multififo1_fifo62_rdCount),
	.RDERR(multififo1_fifo62_readError),
	.WRCOUNT(multififo1_fifo62_wrCount),
	.WRERR(multififo1_fifo62_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_63 (
	.DI(multififo1_fifo63_di),
	.RDCLK(multififo1_fifo63_rdClk),
	.RDEN(multififo1_fifo63_rdEnable),
	.RST(multififo1_fifo63_reset),
	.WRCLK(multififo1_fifo63_wrClk),
	.WREN(multififo1_fifo63_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo63_almostEmpty),
	.ALMOSTFULL(multififo1_fifo63_almostFull),
	.DO(multififo1_fifo63_do),
	.EMPTY(multififo1_fifo63_empty),
	.FULL(multififo1_fifo63_full),
	.RDCOUNT(multififo1_fifo63_rdCount),
	.RDERR(multififo1_fifo63_readError),
	.WRCOUNT(multififo1_fifo63_wrCount),
	.WRERR(multififo1_fifo63_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_64 (
	.DI(multififo1_fifo64_di),
	.RDCLK(multififo1_fifo64_rdClk),
	.RDEN(multififo1_fifo64_rdEnable),
	.RST(multififo1_fifo64_reset),
	.WRCLK(multififo1_fifo64_wrClk),
	.WREN(multififo1_fifo64_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo64_almostEmpty),
	.ALMOSTFULL(multififo1_fifo64_almostFull),
	.DO(multififo1_fifo64_do),
	.EMPTY(multififo1_fifo64_empty),
	.FULL(multififo1_fifo64_full),
	.RDCOUNT(multififo1_fifo64_rdCount),
	.RDERR(multififo1_fifo64_readError),
	.WRCOUNT(multififo1_fifo64_wrCount),
	.WRERR(multififo1_fifo64_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_65 (
	.DI(multififo1_fifo65_di),
	.RDCLK(multififo1_fifo65_rdClk),
	.RDEN(multififo1_fifo65_rdEnable),
	.RST(multififo1_fifo65_reset),
	.WRCLK(multififo1_fifo65_wrClk),
	.WREN(multififo1_fifo65_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo65_almostEmpty),
	.ALMOSTFULL(multififo1_fifo65_almostFull),
	.DO(multififo1_fifo65_do),
	.EMPTY(multififo1_fifo65_empty),
	.FULL(multififo1_fifo65_full),
	.RDCOUNT(multififo1_fifo65_rdCount),
	.RDERR(multififo1_fifo65_readError),
	.WRCOUNT(multififo1_fifo65_wrCount),
	.WRERR(multififo1_fifo65_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_66 (
	.DI(multififo1_fifo66_di),
	.RDCLK(multififo1_fifo66_rdClk),
	.RDEN(multififo1_fifo66_rdEnable),
	.RST(multififo1_fifo66_reset),
	.WRCLK(multififo1_fifo66_wrClk),
	.WREN(multififo1_fifo66_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo66_almostEmpty),
	.ALMOSTFULL(multififo1_fifo66_almostFull),
	.DO(multififo1_fifo66_do),
	.EMPTY(multififo1_fifo66_empty),
	.FULL(multififo1_fifo66_full),
	.RDCOUNT(multififo1_fifo66_rdCount),
	.RDERR(multififo1_fifo66_readError),
	.WRCOUNT(multififo1_fifo66_wrCount),
	.WRERR(multififo1_fifo66_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_67 (
	.DI(multififo1_fifo67_di),
	.RDCLK(multififo1_fifo67_rdClk),
	.RDEN(multififo1_fifo67_rdEnable),
	.RST(multififo1_fifo67_reset),
	.WRCLK(multififo1_fifo67_wrClk),
	.WREN(multififo1_fifo67_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo67_almostEmpty),
	.ALMOSTFULL(multififo1_fifo67_almostFull),
	.DO(multififo1_fifo67_do),
	.EMPTY(multififo1_fifo67_empty),
	.FULL(multififo1_fifo67_full),
	.RDCOUNT(multififo1_fifo67_rdCount),
	.RDERR(multififo1_fifo67_readError),
	.WRCOUNT(multififo1_fifo67_wrCount),
	.WRERR(multififo1_fifo67_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_68 (
	.DI(multififo1_fifo68_di),
	.RDCLK(multififo1_fifo68_rdClk),
	.RDEN(multififo1_fifo68_rdEnable),
	.RST(multififo1_fifo68_reset),
	.WRCLK(multififo1_fifo68_wrClk),
	.WREN(multififo1_fifo68_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo68_almostEmpty),
	.ALMOSTFULL(multififo1_fifo68_almostFull),
	.DO(multififo1_fifo68_do),
	.EMPTY(multififo1_fifo68_empty),
	.FULL(multififo1_fifo68_full),
	.RDCOUNT(multififo1_fifo68_rdCount),
	.RDERR(multififo1_fifo68_readError),
	.WRCOUNT(multififo1_fifo68_wrCount),
	.WRERR(multififo1_fifo68_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_69 (
	.DI(multififo1_fifo69_di),
	.RDCLK(multififo1_fifo69_rdClk),
	.RDEN(multififo1_fifo69_rdEnable),
	.RST(multififo1_fifo69_reset),
	.WRCLK(multififo1_fifo69_wrClk),
	.WREN(multififo1_fifo69_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo69_almostEmpty),
	.ALMOSTFULL(multififo1_fifo69_almostFull),
	.DO(multififo1_fifo69_do),
	.EMPTY(multififo1_fifo69_empty),
	.FULL(multififo1_fifo69_full),
	.RDCOUNT(multififo1_fifo69_rdCount),
	.RDERR(multififo1_fifo69_readError),
	.WRCOUNT(multififo1_fifo69_wrCount),
	.WRERR(multififo1_fifo69_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_70 (
	.DI(multififo1_fifo70_di),
	.RDCLK(multififo1_fifo70_rdClk),
	.RDEN(multififo1_fifo70_rdEnable),
	.RST(multififo1_fifo70_reset),
	.WRCLK(multififo1_fifo70_wrClk),
	.WREN(multififo1_fifo70_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo70_almostEmpty),
	.ALMOSTFULL(multififo1_fifo70_almostFull),
	.DO(multififo1_fifo70_do),
	.EMPTY(multififo1_fifo70_empty),
	.FULL(multififo1_fifo70_full),
	.RDCOUNT(multififo1_fifo70_rdCount),
	.RDERR(multififo1_fifo70_readError),
	.WRCOUNT(multififo1_fifo70_wrCount),
	.WRERR(multififo1_fifo70_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_71 (
	.DI(multififo1_fifo71_di),
	.RDCLK(multififo1_fifo71_rdClk),
	.RDEN(multififo1_fifo71_rdEnable),
	.RST(multififo1_fifo71_reset),
	.WRCLK(multififo1_fifo71_wrClk),
	.WREN(multififo1_fifo71_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo71_almostEmpty),
	.ALMOSTFULL(multififo1_fifo71_almostFull),
	.DO(multififo1_fifo71_do),
	.EMPTY(multififo1_fifo71_empty),
	.FULL(multififo1_fifo71_full),
	.RDCOUNT(multififo1_fifo71_rdCount),
	.RDERR(multififo1_fifo71_readError),
	.WRCOUNT(multififo1_fifo71_wrCount),
	.WRERR(multififo1_fifo71_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_72 (
	.DI(multififo1_fifo72_di),
	.RDCLK(multififo1_fifo72_rdClk),
	.RDEN(multififo1_fifo72_rdEnable),
	.RST(multififo1_fifo72_reset),
	.WRCLK(multififo1_fifo72_wrClk),
	.WREN(multififo1_fifo72_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo72_almostEmpty),
	.ALMOSTFULL(multififo1_fifo72_almostFull),
	.DO(multififo1_fifo72_do),
	.EMPTY(multififo1_fifo72_empty),
	.FULL(multififo1_fifo72_full),
	.RDCOUNT(multififo1_fifo72_rdCount),
	.RDERR(multififo1_fifo72_readError),
	.WRCOUNT(multififo1_fifo72_wrCount),
	.WRERR(multififo1_fifo72_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_73 (
	.DI(multififo1_fifo73_di),
	.RDCLK(multififo1_fifo73_rdClk),
	.RDEN(multififo1_fifo73_rdEnable),
	.RST(multififo1_fifo73_reset),
	.WRCLK(multififo1_fifo73_wrClk),
	.WREN(multififo1_fifo73_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo73_almostEmpty),
	.ALMOSTFULL(multififo1_fifo73_almostFull),
	.DO(multififo1_fifo73_do),
	.EMPTY(multififo1_fifo73_empty),
	.FULL(multififo1_fifo73_full),
	.RDCOUNT(multififo1_fifo73_rdCount),
	.RDERR(multififo1_fifo73_readError),
	.WRCOUNT(multififo1_fifo73_wrCount),
	.WRERR(multififo1_fifo73_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_74 (
	.DI(multififo1_fifo74_di),
	.RDCLK(multififo1_fifo74_rdClk),
	.RDEN(multififo1_fifo74_rdEnable),
	.RST(multififo1_fifo74_reset),
	.WRCLK(multififo1_fifo74_wrClk),
	.WREN(multififo1_fifo74_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo74_almostEmpty),
	.ALMOSTFULL(multififo1_fifo74_almostFull),
	.DO(multififo1_fifo74_do),
	.EMPTY(multififo1_fifo74_empty),
	.FULL(multififo1_fifo74_full),
	.RDCOUNT(multififo1_fifo74_rdCount),
	.RDERR(multififo1_fifo74_readError),
	.WRCOUNT(multififo1_fifo74_wrCount),
	.WRERR(multififo1_fifo74_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_75 (
	.DI(multififo1_fifo75_di),
	.RDCLK(multififo1_fifo75_rdClk),
	.RDEN(multififo1_fifo75_rdEnable),
	.RST(multififo1_fifo75_reset),
	.WRCLK(multififo1_fifo75_wrClk),
	.WREN(multififo1_fifo75_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo75_almostEmpty),
	.ALMOSTFULL(multififo1_fifo75_almostFull),
	.DO(multififo1_fifo75_do),
	.EMPTY(multififo1_fifo75_empty),
	.FULL(multififo1_fifo75_full),
	.RDCOUNT(multififo1_fifo75_rdCount),
	.RDERR(multififo1_fifo75_readError),
	.WRCOUNT(multififo1_fifo75_wrCount),
	.WRERR(multififo1_fifo75_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_76 (
	.DI(multififo1_fifo76_di),
	.RDCLK(multififo1_fifo76_rdClk),
	.RDEN(multififo1_fifo76_rdEnable),
	.RST(multififo1_fifo76_reset),
	.WRCLK(multififo1_fifo76_wrClk),
	.WREN(multififo1_fifo76_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo76_almostEmpty),
	.ALMOSTFULL(multififo1_fifo76_almostFull),
	.DO(multififo1_fifo76_do),
	.EMPTY(multififo1_fifo76_empty),
	.FULL(multififo1_fifo76_full),
	.RDCOUNT(multififo1_fifo76_rdCount),
	.RDERR(multififo1_fifo76_readError),
	.WRCOUNT(multififo1_fifo76_wrCount),
	.WRERR(multififo1_fifo76_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_77 (
	.DI(multififo1_fifo77_di),
	.RDCLK(multififo1_fifo77_rdClk),
	.RDEN(multififo1_fifo77_rdEnable),
	.RST(multififo1_fifo77_reset),
	.WRCLK(multififo1_fifo77_wrClk),
	.WREN(multififo1_fifo77_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo77_almostEmpty),
	.ALMOSTFULL(multififo1_fifo77_almostFull),
	.DO(multififo1_fifo77_do),
	.EMPTY(multififo1_fifo77_empty),
	.FULL(multififo1_fifo77_full),
	.RDCOUNT(multififo1_fifo77_rdCount),
	.RDERR(multififo1_fifo77_readError),
	.WRCOUNT(multififo1_fifo77_wrCount),
	.WRERR(multififo1_fifo77_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_78 (
	.DI(multififo1_fifo78_di),
	.RDCLK(multififo1_fifo78_rdClk),
	.RDEN(multififo1_fifo78_rdEnable),
	.RST(multififo1_fifo78_reset),
	.WRCLK(multififo1_fifo78_wrClk),
	.WREN(multififo1_fifo78_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo78_almostEmpty),
	.ALMOSTFULL(multififo1_fifo78_almostFull),
	.DO(multififo1_fifo78_do),
	.EMPTY(multififo1_fifo78_empty),
	.FULL(multififo1_fifo78_full),
	.RDCOUNT(multififo1_fifo78_rdCount),
	.RDERR(multififo1_fifo78_readError),
	.WRCOUNT(multififo1_fifo78_wrCount),
	.WRERR(multififo1_fifo78_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_79 (
	.DI(multififo1_fifo79_di),
	.RDCLK(multififo1_fifo79_rdClk),
	.RDEN(multififo1_fifo79_rdEnable),
	.RST(multififo1_fifo79_reset),
	.WRCLK(multififo1_fifo79_wrClk),
	.WREN(multififo1_fifo79_wrEnable),
	.ALMOSTEMPTY(multififo1_fifo79_almostEmpty),
	.ALMOSTFULL(multififo1_fifo79_almostFull),
	.DO(multififo1_fifo79_do),
	.EMPTY(multififo1_fifo79_empty),
	.FULL(multififo1_fifo79_full),
	.RDCOUNT(multififo1_fifo79_rdCount),
	.RDERR(multififo1_fifo79_readError),
	.WRCOUNT(multififo1_fifo79_wrCount),
	.WRERR(multififo1_fifo79_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_80 (
	.DI(multififo2_fifo80_di),
	.RDCLK(multififo2_fifo80_rdClk),
	.RDEN(multififo2_fifo80_rdEnable),
	.RST(multififo2_fifo80_reset),
	.WRCLK(multififo2_fifo80_wrClk),
	.WREN(multififo2_fifo80_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo80_almostEmpty),
	.ALMOSTFULL(multififo2_fifo80_almostFull),
	.DO(multififo2_fifo80_do),
	.EMPTY(multififo2_fifo80_empty),
	.FULL(multififo2_fifo80_full),
	.RDCOUNT(multififo2_fifo80_rdCount),
	.RDERR(multififo2_fifo80_readError),
	.WRCOUNT(multififo2_fifo80_wrCount),
	.WRERR(multififo2_fifo80_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_81 (
	.DI(multififo2_fifo81_di),
	.RDCLK(multififo2_fifo81_rdClk),
	.RDEN(multififo2_fifo81_rdEnable),
	.RST(multififo2_fifo81_reset),
	.WRCLK(multififo2_fifo81_wrClk),
	.WREN(multififo2_fifo81_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo81_almostEmpty),
	.ALMOSTFULL(multififo2_fifo81_almostFull),
	.DO(multififo2_fifo81_do),
	.EMPTY(multififo2_fifo81_empty),
	.FULL(multififo2_fifo81_full),
	.RDCOUNT(multififo2_fifo81_rdCount),
	.RDERR(multififo2_fifo81_readError),
	.WRCOUNT(multififo2_fifo81_wrCount),
	.WRERR(multififo2_fifo81_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_82 (
	.DI(multififo2_fifo82_di),
	.RDCLK(multififo2_fifo82_rdClk),
	.RDEN(multififo2_fifo82_rdEnable),
	.RST(multififo2_fifo82_reset),
	.WRCLK(multififo2_fifo82_wrClk),
	.WREN(multififo2_fifo82_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo82_almostEmpty),
	.ALMOSTFULL(multififo2_fifo82_almostFull),
	.DO(multififo2_fifo82_do),
	.EMPTY(multififo2_fifo82_empty),
	.FULL(multififo2_fifo82_full),
	.RDCOUNT(multififo2_fifo82_rdCount),
	.RDERR(multififo2_fifo82_readError),
	.WRCOUNT(multififo2_fifo82_wrCount),
	.WRERR(multififo2_fifo82_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_83 (
	.DI(multififo2_fifo83_di),
	.RDCLK(multififo2_fifo83_rdClk),
	.RDEN(multififo2_fifo83_rdEnable),
	.RST(multififo2_fifo83_reset),
	.WRCLK(multififo2_fifo83_wrClk),
	.WREN(multififo2_fifo83_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo83_almostEmpty),
	.ALMOSTFULL(multififo2_fifo83_almostFull),
	.DO(multififo2_fifo83_do),
	.EMPTY(multififo2_fifo83_empty),
	.FULL(multififo2_fifo83_full),
	.RDCOUNT(multififo2_fifo83_rdCount),
	.RDERR(multififo2_fifo83_readError),
	.WRCOUNT(multififo2_fifo83_wrCount),
	.WRERR(multififo2_fifo83_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_84 (
	.DI(multififo2_fifo84_di),
	.RDCLK(multififo2_fifo84_rdClk),
	.RDEN(multififo2_fifo84_rdEnable),
	.RST(multififo2_fifo84_reset),
	.WRCLK(multififo2_fifo84_wrClk),
	.WREN(multififo2_fifo84_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo84_almostEmpty),
	.ALMOSTFULL(multififo2_fifo84_almostFull),
	.DO(multififo2_fifo84_do),
	.EMPTY(multififo2_fifo84_empty),
	.FULL(multififo2_fifo84_full),
	.RDCOUNT(multififo2_fifo84_rdCount),
	.RDERR(multififo2_fifo84_readError),
	.WRCOUNT(multififo2_fifo84_wrCount),
	.WRERR(multififo2_fifo84_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_85 (
	.DI(multififo2_fifo85_di),
	.RDCLK(multififo2_fifo85_rdClk),
	.RDEN(multififo2_fifo85_rdEnable),
	.RST(multififo2_fifo85_reset),
	.WRCLK(multififo2_fifo85_wrClk),
	.WREN(multififo2_fifo85_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo85_almostEmpty),
	.ALMOSTFULL(multififo2_fifo85_almostFull),
	.DO(multififo2_fifo85_do),
	.EMPTY(multififo2_fifo85_empty),
	.FULL(multififo2_fifo85_full),
	.RDCOUNT(multififo2_fifo85_rdCount),
	.RDERR(multififo2_fifo85_readError),
	.WRCOUNT(multififo2_fifo85_wrCount),
	.WRERR(multififo2_fifo85_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_86 (
	.DI(multififo2_fifo86_di),
	.RDCLK(multififo2_fifo86_rdClk),
	.RDEN(multififo2_fifo86_rdEnable),
	.RST(multififo2_fifo86_reset),
	.WRCLK(multififo2_fifo86_wrClk),
	.WREN(multififo2_fifo86_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo86_almostEmpty),
	.ALMOSTFULL(multififo2_fifo86_almostFull),
	.DO(multififo2_fifo86_do),
	.EMPTY(multififo2_fifo86_empty),
	.FULL(multififo2_fifo86_full),
	.RDCOUNT(multififo2_fifo86_rdCount),
	.RDERR(multififo2_fifo86_readError),
	.WRCOUNT(multififo2_fifo86_wrCount),
	.WRERR(multififo2_fifo86_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_87 (
	.DI(multififo2_fifo87_di),
	.RDCLK(multififo2_fifo87_rdClk),
	.RDEN(multififo2_fifo87_rdEnable),
	.RST(multififo2_fifo87_reset),
	.WRCLK(multififo2_fifo87_wrClk),
	.WREN(multififo2_fifo87_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo87_almostEmpty),
	.ALMOSTFULL(multififo2_fifo87_almostFull),
	.DO(multififo2_fifo87_do),
	.EMPTY(multififo2_fifo87_empty),
	.FULL(multififo2_fifo87_full),
	.RDCOUNT(multififo2_fifo87_rdCount),
	.RDERR(multififo2_fifo87_readError),
	.WRCOUNT(multififo2_fifo87_wrCount),
	.WRERR(multififo2_fifo87_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_88 (
	.DI(multififo2_fifo88_di),
	.RDCLK(multififo2_fifo88_rdClk),
	.RDEN(multififo2_fifo88_rdEnable),
	.RST(multififo2_fifo88_reset),
	.WRCLK(multififo2_fifo88_wrClk),
	.WREN(multififo2_fifo88_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo88_almostEmpty),
	.ALMOSTFULL(multififo2_fifo88_almostFull),
	.DO(multififo2_fifo88_do),
	.EMPTY(multififo2_fifo88_empty),
	.FULL(multififo2_fifo88_full),
	.RDCOUNT(multififo2_fifo88_rdCount),
	.RDERR(multififo2_fifo88_readError),
	.WRCOUNT(multififo2_fifo88_wrCount),
	.WRERR(multififo2_fifo88_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_89 (
	.DI(multififo2_fifo89_di),
	.RDCLK(multififo2_fifo89_rdClk),
	.RDEN(multififo2_fifo89_rdEnable),
	.RST(multififo2_fifo89_reset),
	.WRCLK(multififo2_fifo89_wrClk),
	.WREN(multififo2_fifo89_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo89_almostEmpty),
	.ALMOSTFULL(multififo2_fifo89_almostFull),
	.DO(multififo2_fifo89_do),
	.EMPTY(multififo2_fifo89_empty),
	.FULL(multififo2_fifo89_full),
	.RDCOUNT(multififo2_fifo89_rdCount),
	.RDERR(multififo2_fifo89_readError),
	.WRCOUNT(multififo2_fifo89_wrCount),
	.WRERR(multififo2_fifo89_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_90 (
	.DI(multififo2_fifo90_di),
	.RDCLK(multififo2_fifo90_rdClk),
	.RDEN(multififo2_fifo90_rdEnable),
	.RST(multififo2_fifo90_reset),
	.WRCLK(multififo2_fifo90_wrClk),
	.WREN(multififo2_fifo90_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo90_almostEmpty),
	.ALMOSTFULL(multififo2_fifo90_almostFull),
	.DO(multififo2_fifo90_do),
	.EMPTY(multififo2_fifo90_empty),
	.FULL(multififo2_fifo90_full),
	.RDCOUNT(multififo2_fifo90_rdCount),
	.RDERR(multififo2_fifo90_readError),
	.WRCOUNT(multififo2_fifo90_wrCount),
	.WRERR(multififo2_fifo90_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_91 (
	.DI(multififo2_fifo91_di),
	.RDCLK(multififo2_fifo91_rdClk),
	.RDEN(multififo2_fifo91_rdEnable),
	.RST(multififo2_fifo91_reset),
	.WRCLK(multififo2_fifo91_wrClk),
	.WREN(multififo2_fifo91_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo91_almostEmpty),
	.ALMOSTFULL(multififo2_fifo91_almostFull),
	.DO(multififo2_fifo91_do),
	.EMPTY(multififo2_fifo91_empty),
	.FULL(multififo2_fifo91_full),
	.RDCOUNT(multififo2_fifo91_rdCount),
	.RDERR(multififo2_fifo91_readError),
	.WRCOUNT(multififo2_fifo91_wrCount),
	.WRERR(multififo2_fifo91_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_92 (
	.DI(multififo2_fifo92_di),
	.RDCLK(multififo2_fifo92_rdClk),
	.RDEN(multififo2_fifo92_rdEnable),
	.RST(multififo2_fifo92_reset),
	.WRCLK(multififo2_fifo92_wrClk),
	.WREN(multififo2_fifo92_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo92_almostEmpty),
	.ALMOSTFULL(multififo2_fifo92_almostFull),
	.DO(multififo2_fifo92_do),
	.EMPTY(multififo2_fifo92_empty),
	.FULL(multififo2_fifo92_full),
	.RDCOUNT(multififo2_fifo92_rdCount),
	.RDERR(multififo2_fifo92_readError),
	.WRCOUNT(multififo2_fifo92_wrCount),
	.WRERR(multififo2_fifo92_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_93 (
	.DI(multififo2_fifo93_di),
	.RDCLK(multififo2_fifo93_rdClk),
	.RDEN(multififo2_fifo93_rdEnable),
	.RST(multififo2_fifo93_reset),
	.WRCLK(multififo2_fifo93_wrClk),
	.WREN(multififo2_fifo93_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo93_almostEmpty),
	.ALMOSTFULL(multififo2_fifo93_almostFull),
	.DO(multififo2_fifo93_do),
	.EMPTY(multififo2_fifo93_empty),
	.FULL(multififo2_fifo93_full),
	.RDCOUNT(multififo2_fifo93_rdCount),
	.RDERR(multififo2_fifo93_readError),
	.WRCOUNT(multififo2_fifo93_wrCount),
	.WRERR(multififo2_fifo93_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_94 (
	.DI(multififo2_fifo94_di),
	.RDCLK(multififo2_fifo94_rdClk),
	.RDEN(multififo2_fifo94_rdEnable),
	.RST(multififo2_fifo94_reset),
	.WRCLK(multififo2_fifo94_wrClk),
	.WREN(multififo2_fifo94_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo94_almostEmpty),
	.ALMOSTFULL(multififo2_fifo94_almostFull),
	.DO(multififo2_fifo94_do),
	.EMPTY(multififo2_fifo94_empty),
	.FULL(multififo2_fifo94_full),
	.RDCOUNT(multififo2_fifo94_rdCount),
	.RDERR(multififo2_fifo94_readError),
	.WRCOUNT(multififo2_fifo94_wrCount),
	.WRERR(multififo2_fifo94_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_95 (
	.DI(multififo2_fifo95_di),
	.RDCLK(multififo2_fifo95_rdClk),
	.RDEN(multififo2_fifo95_rdEnable),
	.RST(multififo2_fifo95_reset),
	.WRCLK(multififo2_fifo95_wrClk),
	.WREN(multififo2_fifo95_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo95_almostEmpty),
	.ALMOSTFULL(multififo2_fifo95_almostFull),
	.DO(multififo2_fifo95_do),
	.EMPTY(multififo2_fifo95_empty),
	.FULL(multififo2_fifo95_full),
	.RDCOUNT(multififo2_fifo95_rdCount),
	.RDERR(multififo2_fifo95_readError),
	.WRCOUNT(multififo2_fifo95_wrCount),
	.WRERR(multififo2_fifo95_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_96 (
	.DI(multififo2_fifo96_di),
	.RDCLK(multififo2_fifo96_rdClk),
	.RDEN(multififo2_fifo96_rdEnable),
	.RST(multififo2_fifo96_reset),
	.WRCLK(multififo2_fifo96_wrClk),
	.WREN(multififo2_fifo96_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo96_almostEmpty),
	.ALMOSTFULL(multififo2_fifo96_almostFull),
	.DO(multififo2_fifo96_do),
	.EMPTY(multififo2_fifo96_empty),
	.FULL(multififo2_fifo96_full),
	.RDCOUNT(multififo2_fifo96_rdCount),
	.RDERR(multififo2_fifo96_readError),
	.WRCOUNT(multififo2_fifo96_wrCount),
	.WRERR(multififo2_fifo96_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_97 (
	.DI(multififo2_fifo97_di),
	.RDCLK(multififo2_fifo97_rdClk),
	.RDEN(multififo2_fifo97_rdEnable),
	.RST(multififo2_fifo97_reset),
	.WRCLK(multififo2_fifo97_wrClk),
	.WREN(multififo2_fifo97_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo97_almostEmpty),
	.ALMOSTFULL(multififo2_fifo97_almostFull),
	.DO(multififo2_fifo97_do),
	.EMPTY(multififo2_fifo97_empty),
	.FULL(multififo2_fifo97_full),
	.RDCOUNT(multififo2_fifo97_rdCount),
	.RDERR(multififo2_fifo97_readError),
	.WRCOUNT(multififo2_fifo97_wrCount),
	.WRERR(multififo2_fifo97_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_98 (
	.DI(multififo2_fifo98_di),
	.RDCLK(multififo2_fifo98_rdClk),
	.RDEN(multififo2_fifo98_rdEnable),
	.RST(multififo2_fifo98_reset),
	.WRCLK(multififo2_fifo98_wrClk),
	.WREN(multififo2_fifo98_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo98_almostEmpty),
	.ALMOSTFULL(multififo2_fifo98_almostFull),
	.DO(multififo2_fifo98_do),
	.EMPTY(multififo2_fifo98_empty),
	.FULL(multififo2_fifo98_full),
	.RDCOUNT(multififo2_fifo98_rdCount),
	.RDERR(multififo2_fifo98_readError),
	.WRCOUNT(multififo2_fifo98_wrCount),
	.WRERR(multififo2_fifo98_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_99 (
	.DI(multififo2_fifo99_di),
	.RDCLK(multififo2_fifo99_rdClk),
	.RDEN(multififo2_fifo99_rdEnable),
	.RST(multififo2_fifo99_reset),
	.WRCLK(multififo2_fifo99_wrClk),
	.WREN(multififo2_fifo99_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo99_almostEmpty),
	.ALMOSTFULL(multififo2_fifo99_almostFull),
	.DO(multififo2_fifo99_do),
	.EMPTY(multififo2_fifo99_empty),
	.FULL(multififo2_fifo99_full),
	.RDCOUNT(multififo2_fifo99_rdCount),
	.RDERR(multififo2_fifo99_readError),
	.WRCOUNT(multififo2_fifo99_wrCount),
	.WRERR(multififo2_fifo99_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_100 (
	.DI(multififo2_fifo100_di),
	.RDCLK(multififo2_fifo100_rdClk),
	.RDEN(multififo2_fifo100_rdEnable),
	.RST(multififo2_fifo100_reset),
	.WRCLK(multififo2_fifo100_wrClk),
	.WREN(multififo2_fifo100_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo100_almostEmpty),
	.ALMOSTFULL(multififo2_fifo100_almostFull),
	.DO(multififo2_fifo100_do),
	.EMPTY(multififo2_fifo100_empty),
	.FULL(multififo2_fifo100_full),
	.RDCOUNT(multififo2_fifo100_rdCount),
	.RDERR(multififo2_fifo100_readError),
	.WRCOUNT(multififo2_fifo100_wrCount),
	.WRERR(multififo2_fifo100_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_101 (
	.DI(multififo2_fifo101_di),
	.RDCLK(multififo2_fifo101_rdClk),
	.RDEN(multififo2_fifo101_rdEnable),
	.RST(multififo2_fifo101_reset),
	.WRCLK(multififo2_fifo101_wrClk),
	.WREN(multififo2_fifo101_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo101_almostEmpty),
	.ALMOSTFULL(multififo2_fifo101_almostFull),
	.DO(multififo2_fifo101_do),
	.EMPTY(multififo2_fifo101_empty),
	.FULL(multififo2_fifo101_full),
	.RDCOUNT(multififo2_fifo101_rdCount),
	.RDERR(multififo2_fifo101_readError),
	.WRCOUNT(multififo2_fifo101_wrCount),
	.WRERR(multififo2_fifo101_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_102 (
	.DI(multififo2_fifo102_di),
	.RDCLK(multififo2_fifo102_rdClk),
	.RDEN(multififo2_fifo102_rdEnable),
	.RST(multififo2_fifo102_reset),
	.WRCLK(multififo2_fifo102_wrClk),
	.WREN(multififo2_fifo102_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo102_almostEmpty),
	.ALMOSTFULL(multififo2_fifo102_almostFull),
	.DO(multififo2_fifo102_do),
	.EMPTY(multififo2_fifo102_empty),
	.FULL(multififo2_fifo102_full),
	.RDCOUNT(multififo2_fifo102_rdCount),
	.RDERR(multififo2_fifo102_readError),
	.WRCOUNT(multififo2_fifo102_wrCount),
	.WRERR(multififo2_fifo102_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_103 (
	.DI(multififo2_fifo103_di),
	.RDCLK(multififo2_fifo103_rdClk),
	.RDEN(multififo2_fifo103_rdEnable),
	.RST(multififo2_fifo103_reset),
	.WRCLK(multififo2_fifo103_wrClk),
	.WREN(multififo2_fifo103_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo103_almostEmpty),
	.ALMOSTFULL(multififo2_fifo103_almostFull),
	.DO(multififo2_fifo103_do),
	.EMPTY(multififo2_fifo103_empty),
	.FULL(multififo2_fifo103_full),
	.RDCOUNT(multififo2_fifo103_rdCount),
	.RDERR(multififo2_fifo103_readError),
	.WRCOUNT(multififo2_fifo103_wrCount),
	.WRERR(multififo2_fifo103_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_104 (
	.DI(multififo2_fifo104_di),
	.RDCLK(multififo2_fifo104_rdClk),
	.RDEN(multififo2_fifo104_rdEnable),
	.RST(multififo2_fifo104_reset),
	.WRCLK(multififo2_fifo104_wrClk),
	.WREN(multififo2_fifo104_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo104_almostEmpty),
	.ALMOSTFULL(multififo2_fifo104_almostFull),
	.DO(multififo2_fifo104_do),
	.EMPTY(multififo2_fifo104_empty),
	.FULL(multififo2_fifo104_full),
	.RDCOUNT(multififo2_fifo104_rdCount),
	.RDERR(multififo2_fifo104_readError),
	.WRCOUNT(multififo2_fifo104_wrCount),
	.WRERR(multififo2_fifo104_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_105 (
	.DI(multififo2_fifo105_di),
	.RDCLK(multififo2_fifo105_rdClk),
	.RDEN(multififo2_fifo105_rdEnable),
	.RST(multififo2_fifo105_reset),
	.WRCLK(multififo2_fifo105_wrClk),
	.WREN(multififo2_fifo105_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo105_almostEmpty),
	.ALMOSTFULL(multififo2_fifo105_almostFull),
	.DO(multififo2_fifo105_do),
	.EMPTY(multififo2_fifo105_empty),
	.FULL(multififo2_fifo105_full),
	.RDCOUNT(multififo2_fifo105_rdCount),
	.RDERR(multififo2_fifo105_readError),
	.WRCOUNT(multififo2_fifo105_wrCount),
	.WRERR(multififo2_fifo105_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_106 (
	.DI(multififo2_fifo106_di),
	.RDCLK(multififo2_fifo106_rdClk),
	.RDEN(multififo2_fifo106_rdEnable),
	.RST(multififo2_fifo106_reset),
	.WRCLK(multififo2_fifo106_wrClk),
	.WREN(multififo2_fifo106_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo106_almostEmpty),
	.ALMOSTFULL(multififo2_fifo106_almostFull),
	.DO(multififo2_fifo106_do),
	.EMPTY(multififo2_fifo106_empty),
	.FULL(multififo2_fifo106_full),
	.RDCOUNT(multififo2_fifo106_rdCount),
	.RDERR(multififo2_fifo106_readError),
	.WRCOUNT(multififo2_fifo106_wrCount),
	.WRERR(multififo2_fifo106_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_107 (
	.DI(multififo2_fifo107_di),
	.RDCLK(multififo2_fifo107_rdClk),
	.RDEN(multififo2_fifo107_rdEnable),
	.RST(multififo2_fifo107_reset),
	.WRCLK(multififo2_fifo107_wrClk),
	.WREN(multififo2_fifo107_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo107_almostEmpty),
	.ALMOSTFULL(multififo2_fifo107_almostFull),
	.DO(multififo2_fifo107_do),
	.EMPTY(multififo2_fifo107_empty),
	.FULL(multififo2_fifo107_full),
	.RDCOUNT(multififo2_fifo107_rdCount),
	.RDERR(multififo2_fifo107_readError),
	.WRCOUNT(multififo2_fifo107_wrCount),
	.WRERR(multififo2_fifo107_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_108 (
	.DI(multififo2_fifo108_di),
	.RDCLK(multififo2_fifo108_rdClk),
	.RDEN(multififo2_fifo108_rdEnable),
	.RST(multififo2_fifo108_reset),
	.WRCLK(multififo2_fifo108_wrClk),
	.WREN(multififo2_fifo108_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo108_almostEmpty),
	.ALMOSTFULL(multififo2_fifo108_almostFull),
	.DO(multififo2_fifo108_do),
	.EMPTY(multififo2_fifo108_empty),
	.FULL(multififo2_fifo108_full),
	.RDCOUNT(multififo2_fifo108_rdCount),
	.RDERR(multififo2_fifo108_readError),
	.WRCOUNT(multififo2_fifo108_wrCount),
	.WRERR(multififo2_fifo108_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_109 (
	.DI(multififo2_fifo109_di),
	.RDCLK(multififo2_fifo109_rdClk),
	.RDEN(multififo2_fifo109_rdEnable),
	.RST(multififo2_fifo109_reset),
	.WRCLK(multififo2_fifo109_wrClk),
	.WREN(multififo2_fifo109_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo109_almostEmpty),
	.ALMOSTFULL(multififo2_fifo109_almostFull),
	.DO(multififo2_fifo109_do),
	.EMPTY(multififo2_fifo109_empty),
	.FULL(multififo2_fifo109_full),
	.RDCOUNT(multififo2_fifo109_rdCount),
	.RDERR(multififo2_fifo109_readError),
	.WRCOUNT(multififo2_fifo109_wrCount),
	.WRERR(multififo2_fifo109_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_110 (
	.DI(multififo2_fifo110_di),
	.RDCLK(multififo2_fifo110_rdClk),
	.RDEN(multififo2_fifo110_rdEnable),
	.RST(multififo2_fifo110_reset),
	.WRCLK(multififo2_fifo110_wrClk),
	.WREN(multififo2_fifo110_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo110_almostEmpty),
	.ALMOSTFULL(multififo2_fifo110_almostFull),
	.DO(multififo2_fifo110_do),
	.EMPTY(multififo2_fifo110_empty),
	.FULL(multififo2_fifo110_full),
	.RDCOUNT(multififo2_fifo110_rdCount),
	.RDERR(multififo2_fifo110_readError),
	.WRCOUNT(multififo2_fifo110_wrCount),
	.WRERR(multififo2_fifo110_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_111 (
	.DI(multififo2_fifo111_di),
	.RDCLK(multififo2_fifo111_rdClk),
	.RDEN(multififo2_fifo111_rdEnable),
	.RST(multififo2_fifo111_reset),
	.WRCLK(multififo2_fifo111_wrClk),
	.WREN(multififo2_fifo111_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo111_almostEmpty),
	.ALMOSTFULL(multififo2_fifo111_almostFull),
	.DO(multififo2_fifo111_do),
	.EMPTY(multififo2_fifo111_empty),
	.FULL(multififo2_fifo111_full),
	.RDCOUNT(multififo2_fifo111_rdCount),
	.RDERR(multififo2_fifo111_readError),
	.WRCOUNT(multififo2_fifo111_wrCount),
	.WRERR(multififo2_fifo111_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_112 (
	.DI(multififo2_fifo112_di),
	.RDCLK(multififo2_fifo112_rdClk),
	.RDEN(multififo2_fifo112_rdEnable),
	.RST(multififo2_fifo112_reset),
	.WRCLK(multififo2_fifo112_wrClk),
	.WREN(multififo2_fifo112_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo112_almostEmpty),
	.ALMOSTFULL(multififo2_fifo112_almostFull),
	.DO(multififo2_fifo112_do),
	.EMPTY(multififo2_fifo112_empty),
	.FULL(multififo2_fifo112_full),
	.RDCOUNT(multififo2_fifo112_rdCount),
	.RDERR(multififo2_fifo112_readError),
	.WRCOUNT(multififo2_fifo112_wrCount),
	.WRERR(multififo2_fifo112_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_113 (
	.DI(multififo2_fifo113_di),
	.RDCLK(multififo2_fifo113_rdClk),
	.RDEN(multififo2_fifo113_rdEnable),
	.RST(multififo2_fifo113_reset),
	.WRCLK(multififo2_fifo113_wrClk),
	.WREN(multififo2_fifo113_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo113_almostEmpty),
	.ALMOSTFULL(multififo2_fifo113_almostFull),
	.DO(multififo2_fifo113_do),
	.EMPTY(multififo2_fifo113_empty),
	.FULL(multififo2_fifo113_full),
	.RDCOUNT(multififo2_fifo113_rdCount),
	.RDERR(multififo2_fifo113_readError),
	.WRCOUNT(multififo2_fifo113_wrCount),
	.WRERR(multififo2_fifo113_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_114 (
	.DI(multififo2_fifo114_di),
	.RDCLK(multififo2_fifo114_rdClk),
	.RDEN(multififo2_fifo114_rdEnable),
	.RST(multififo2_fifo114_reset),
	.WRCLK(multififo2_fifo114_wrClk),
	.WREN(multififo2_fifo114_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo114_almostEmpty),
	.ALMOSTFULL(multififo2_fifo114_almostFull),
	.DO(multififo2_fifo114_do),
	.EMPTY(multififo2_fifo114_empty),
	.FULL(multififo2_fifo114_full),
	.RDCOUNT(multififo2_fifo114_rdCount),
	.RDERR(multififo2_fifo114_readError),
	.WRCOUNT(multififo2_fifo114_wrCount),
	.WRERR(multififo2_fifo114_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_115 (
	.DI(multififo2_fifo115_di),
	.RDCLK(multififo2_fifo115_rdClk),
	.RDEN(multififo2_fifo115_rdEnable),
	.RST(multififo2_fifo115_reset),
	.WRCLK(multififo2_fifo115_wrClk),
	.WREN(multififo2_fifo115_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo115_almostEmpty),
	.ALMOSTFULL(multififo2_fifo115_almostFull),
	.DO(multififo2_fifo115_do),
	.EMPTY(multififo2_fifo115_empty),
	.FULL(multififo2_fifo115_full),
	.RDCOUNT(multififo2_fifo115_rdCount),
	.RDERR(multififo2_fifo115_readError),
	.WRCOUNT(multififo2_fifo115_wrCount),
	.WRERR(multififo2_fifo115_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_116 (
	.DI(multififo2_fifo116_di),
	.RDCLK(multififo2_fifo116_rdClk),
	.RDEN(multififo2_fifo116_rdEnable),
	.RST(multififo2_fifo116_reset),
	.WRCLK(multififo2_fifo116_wrClk),
	.WREN(multififo2_fifo116_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo116_almostEmpty),
	.ALMOSTFULL(multififo2_fifo116_almostFull),
	.DO(multififo2_fifo116_do),
	.EMPTY(multififo2_fifo116_empty),
	.FULL(multififo2_fifo116_full),
	.RDCOUNT(multififo2_fifo116_rdCount),
	.RDERR(multififo2_fifo116_readError),
	.WRCOUNT(multififo2_fifo116_wrCount),
	.WRERR(multififo2_fifo116_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_117 (
	.DI(multififo2_fifo117_di),
	.RDCLK(multififo2_fifo117_rdClk),
	.RDEN(multififo2_fifo117_rdEnable),
	.RST(multififo2_fifo117_reset),
	.WRCLK(multififo2_fifo117_wrClk),
	.WREN(multififo2_fifo117_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo117_almostEmpty),
	.ALMOSTFULL(multififo2_fifo117_almostFull),
	.DO(multififo2_fifo117_do),
	.EMPTY(multififo2_fifo117_empty),
	.FULL(multififo2_fifo117_full),
	.RDCOUNT(multififo2_fifo117_rdCount),
	.RDERR(multififo2_fifo117_readError),
	.WRCOUNT(multififo2_fifo117_wrCount),
	.WRERR(multififo2_fifo117_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_118 (
	.DI(multififo2_fifo118_di),
	.RDCLK(multififo2_fifo118_rdClk),
	.RDEN(multififo2_fifo118_rdEnable),
	.RST(multififo2_fifo118_reset),
	.WRCLK(multififo2_fifo118_wrClk),
	.WREN(multififo2_fifo118_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo118_almostEmpty),
	.ALMOSTFULL(multififo2_fifo118_almostFull),
	.DO(multififo2_fifo118_do),
	.EMPTY(multififo2_fifo118_empty),
	.FULL(multififo2_fifo118_full),
	.RDCOUNT(multififo2_fifo118_rdCount),
	.RDERR(multififo2_fifo118_readError),
	.WRCOUNT(multififo2_fifo118_wrCount),
	.WRERR(multififo2_fifo118_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_119 (
	.DI(multififo2_fifo119_di),
	.RDCLK(multififo2_fifo119_rdClk),
	.RDEN(multififo2_fifo119_rdEnable),
	.RST(multififo2_fifo119_reset),
	.WRCLK(multififo2_fifo119_wrClk),
	.WREN(multififo2_fifo119_wrEnable),
	.ALMOSTEMPTY(multififo2_fifo119_almostEmpty),
	.ALMOSTFULL(multififo2_fifo119_almostFull),
	.DO(multififo2_fifo119_do),
	.EMPTY(multififo2_fifo119_empty),
	.FULL(multififo2_fifo119_full),
	.RDCOUNT(multififo2_fifo119_rdCount),
	.RDERR(multififo2_fifo119_readError),
	.WRCOUNT(multififo2_fifo119_wrCount),
	.WRERR(multififo2_fifo119_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_120 (
	.DI(multififo3_fifo120_di),
	.RDCLK(multififo3_fifo120_rdClk),
	.RDEN(multififo3_fifo120_rdEnable),
	.RST(multififo3_fifo120_reset),
	.WRCLK(multififo3_fifo120_wrClk),
	.WREN(multififo3_fifo120_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo120_almostEmpty),
	.ALMOSTFULL(multififo3_fifo120_almostFull),
	.DO(multififo3_fifo120_do),
	.EMPTY(multififo3_fifo120_empty),
	.FULL(multififo3_fifo120_full),
	.RDCOUNT(multififo3_fifo120_rdCount),
	.RDERR(multififo3_fifo120_readError),
	.WRCOUNT(multififo3_fifo120_wrCount),
	.WRERR(multififo3_fifo120_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_121 (
	.DI(multififo3_fifo121_di),
	.RDCLK(multififo3_fifo121_rdClk),
	.RDEN(multififo3_fifo121_rdEnable),
	.RST(multififo3_fifo121_reset),
	.WRCLK(multififo3_fifo121_wrClk),
	.WREN(multififo3_fifo121_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo121_almostEmpty),
	.ALMOSTFULL(multififo3_fifo121_almostFull),
	.DO(multififo3_fifo121_do),
	.EMPTY(multififo3_fifo121_empty),
	.FULL(multififo3_fifo121_full),
	.RDCOUNT(multififo3_fifo121_rdCount),
	.RDERR(multififo3_fifo121_readError),
	.WRCOUNT(multififo3_fifo121_wrCount),
	.WRERR(multififo3_fifo121_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_122 (
	.DI(multififo3_fifo122_di),
	.RDCLK(multififo3_fifo122_rdClk),
	.RDEN(multififo3_fifo122_rdEnable),
	.RST(multififo3_fifo122_reset),
	.WRCLK(multififo3_fifo122_wrClk),
	.WREN(multififo3_fifo122_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo122_almostEmpty),
	.ALMOSTFULL(multififo3_fifo122_almostFull),
	.DO(multififo3_fifo122_do),
	.EMPTY(multififo3_fifo122_empty),
	.FULL(multififo3_fifo122_full),
	.RDCOUNT(multififo3_fifo122_rdCount),
	.RDERR(multififo3_fifo122_readError),
	.WRCOUNT(multififo3_fifo122_wrCount),
	.WRERR(multififo3_fifo122_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_123 (
	.DI(multififo3_fifo123_di),
	.RDCLK(multififo3_fifo123_rdClk),
	.RDEN(multififo3_fifo123_rdEnable),
	.RST(multififo3_fifo123_reset),
	.WRCLK(multififo3_fifo123_wrClk),
	.WREN(multififo3_fifo123_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo123_almostEmpty),
	.ALMOSTFULL(multififo3_fifo123_almostFull),
	.DO(multififo3_fifo123_do),
	.EMPTY(multififo3_fifo123_empty),
	.FULL(multififo3_fifo123_full),
	.RDCOUNT(multififo3_fifo123_rdCount),
	.RDERR(multififo3_fifo123_readError),
	.WRCOUNT(multififo3_fifo123_wrCount),
	.WRERR(multififo3_fifo123_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_124 (
	.DI(multififo3_fifo124_di),
	.RDCLK(multififo3_fifo124_rdClk),
	.RDEN(multififo3_fifo124_rdEnable),
	.RST(multififo3_fifo124_reset),
	.WRCLK(multififo3_fifo124_wrClk),
	.WREN(multififo3_fifo124_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo124_almostEmpty),
	.ALMOSTFULL(multififo3_fifo124_almostFull),
	.DO(multififo3_fifo124_do),
	.EMPTY(multififo3_fifo124_empty),
	.FULL(multififo3_fifo124_full),
	.RDCOUNT(multififo3_fifo124_rdCount),
	.RDERR(multififo3_fifo124_readError),
	.WRCOUNT(multififo3_fifo124_wrCount),
	.WRERR(multififo3_fifo124_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_125 (
	.DI(multififo3_fifo125_di),
	.RDCLK(multififo3_fifo125_rdClk),
	.RDEN(multififo3_fifo125_rdEnable),
	.RST(multififo3_fifo125_reset),
	.WRCLK(multififo3_fifo125_wrClk),
	.WREN(multififo3_fifo125_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo125_almostEmpty),
	.ALMOSTFULL(multififo3_fifo125_almostFull),
	.DO(multififo3_fifo125_do),
	.EMPTY(multififo3_fifo125_empty),
	.FULL(multififo3_fifo125_full),
	.RDCOUNT(multififo3_fifo125_rdCount),
	.RDERR(multififo3_fifo125_readError),
	.WRCOUNT(multififo3_fifo125_wrCount),
	.WRERR(multififo3_fifo125_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_126 (
	.DI(multififo3_fifo126_di),
	.RDCLK(multififo3_fifo126_rdClk),
	.RDEN(multififo3_fifo126_rdEnable),
	.RST(multififo3_fifo126_reset),
	.WRCLK(multififo3_fifo126_wrClk),
	.WREN(multififo3_fifo126_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo126_almostEmpty),
	.ALMOSTFULL(multififo3_fifo126_almostFull),
	.DO(multififo3_fifo126_do),
	.EMPTY(multififo3_fifo126_empty),
	.FULL(multififo3_fifo126_full),
	.RDCOUNT(multififo3_fifo126_rdCount),
	.RDERR(multififo3_fifo126_readError),
	.WRCOUNT(multififo3_fifo126_wrCount),
	.WRERR(multififo3_fifo126_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_127 (
	.DI(multififo3_fifo127_di),
	.RDCLK(multififo3_fifo127_rdClk),
	.RDEN(multififo3_fifo127_rdEnable),
	.RST(multififo3_fifo127_reset),
	.WRCLK(multififo3_fifo127_wrClk),
	.WREN(multififo3_fifo127_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo127_almostEmpty),
	.ALMOSTFULL(multififo3_fifo127_almostFull),
	.DO(multififo3_fifo127_do),
	.EMPTY(multififo3_fifo127_empty),
	.FULL(multififo3_fifo127_full),
	.RDCOUNT(multififo3_fifo127_rdCount),
	.RDERR(multififo3_fifo127_readError),
	.WRCOUNT(multififo3_fifo127_wrCount),
	.WRERR(multififo3_fifo127_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_128 (
	.DI(multififo3_fifo128_di),
	.RDCLK(multififo3_fifo128_rdClk),
	.RDEN(multififo3_fifo128_rdEnable),
	.RST(multififo3_fifo128_reset),
	.WRCLK(multififo3_fifo128_wrClk),
	.WREN(multififo3_fifo128_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo128_almostEmpty),
	.ALMOSTFULL(multififo3_fifo128_almostFull),
	.DO(multififo3_fifo128_do),
	.EMPTY(multififo3_fifo128_empty),
	.FULL(multififo3_fifo128_full),
	.RDCOUNT(multififo3_fifo128_rdCount),
	.RDERR(multififo3_fifo128_readError),
	.WRCOUNT(multififo3_fifo128_wrCount),
	.WRERR(multififo3_fifo128_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_129 (
	.DI(multififo3_fifo129_di),
	.RDCLK(multififo3_fifo129_rdClk),
	.RDEN(multififo3_fifo129_rdEnable),
	.RST(multififo3_fifo129_reset),
	.WRCLK(multififo3_fifo129_wrClk),
	.WREN(multififo3_fifo129_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo129_almostEmpty),
	.ALMOSTFULL(multififo3_fifo129_almostFull),
	.DO(multififo3_fifo129_do),
	.EMPTY(multififo3_fifo129_empty),
	.FULL(multififo3_fifo129_full),
	.RDCOUNT(multififo3_fifo129_rdCount),
	.RDERR(multififo3_fifo129_readError),
	.WRCOUNT(multififo3_fifo129_wrCount),
	.WRERR(multififo3_fifo129_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_130 (
	.DI(multififo3_fifo130_di),
	.RDCLK(multififo3_fifo130_rdClk),
	.RDEN(multififo3_fifo130_rdEnable),
	.RST(multififo3_fifo130_reset),
	.WRCLK(multififo3_fifo130_wrClk),
	.WREN(multififo3_fifo130_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo130_almostEmpty),
	.ALMOSTFULL(multififo3_fifo130_almostFull),
	.DO(multififo3_fifo130_do),
	.EMPTY(multififo3_fifo130_empty),
	.FULL(multififo3_fifo130_full),
	.RDCOUNT(multififo3_fifo130_rdCount),
	.RDERR(multififo3_fifo130_readError),
	.WRCOUNT(multififo3_fifo130_wrCount),
	.WRERR(multififo3_fifo130_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_131 (
	.DI(multififo3_fifo131_di),
	.RDCLK(multififo3_fifo131_rdClk),
	.RDEN(multififo3_fifo131_rdEnable),
	.RST(multififo3_fifo131_reset),
	.WRCLK(multififo3_fifo131_wrClk),
	.WREN(multififo3_fifo131_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo131_almostEmpty),
	.ALMOSTFULL(multififo3_fifo131_almostFull),
	.DO(multififo3_fifo131_do),
	.EMPTY(multififo3_fifo131_empty),
	.FULL(multififo3_fifo131_full),
	.RDCOUNT(multififo3_fifo131_rdCount),
	.RDERR(multififo3_fifo131_readError),
	.WRCOUNT(multififo3_fifo131_wrCount),
	.WRERR(multififo3_fifo131_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_132 (
	.DI(multififo3_fifo132_di),
	.RDCLK(multififo3_fifo132_rdClk),
	.RDEN(multififo3_fifo132_rdEnable),
	.RST(multififo3_fifo132_reset),
	.WRCLK(multififo3_fifo132_wrClk),
	.WREN(multififo3_fifo132_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo132_almostEmpty),
	.ALMOSTFULL(multififo3_fifo132_almostFull),
	.DO(multififo3_fifo132_do),
	.EMPTY(multififo3_fifo132_empty),
	.FULL(multififo3_fifo132_full),
	.RDCOUNT(multififo3_fifo132_rdCount),
	.RDERR(multififo3_fifo132_readError),
	.WRCOUNT(multififo3_fifo132_wrCount),
	.WRERR(multififo3_fifo132_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_133 (
	.DI(multififo3_fifo133_di),
	.RDCLK(multififo3_fifo133_rdClk),
	.RDEN(multififo3_fifo133_rdEnable),
	.RST(multififo3_fifo133_reset),
	.WRCLK(multififo3_fifo133_wrClk),
	.WREN(multififo3_fifo133_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo133_almostEmpty),
	.ALMOSTFULL(multififo3_fifo133_almostFull),
	.DO(multififo3_fifo133_do),
	.EMPTY(multififo3_fifo133_empty),
	.FULL(multififo3_fifo133_full),
	.RDCOUNT(multififo3_fifo133_rdCount),
	.RDERR(multififo3_fifo133_readError),
	.WRCOUNT(multififo3_fifo133_wrCount),
	.WRERR(multififo3_fifo133_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_134 (
	.DI(multififo3_fifo134_di),
	.RDCLK(multififo3_fifo134_rdClk),
	.RDEN(multififo3_fifo134_rdEnable),
	.RST(multififo3_fifo134_reset),
	.WRCLK(multififo3_fifo134_wrClk),
	.WREN(multififo3_fifo134_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo134_almostEmpty),
	.ALMOSTFULL(multififo3_fifo134_almostFull),
	.DO(multififo3_fifo134_do),
	.EMPTY(multififo3_fifo134_empty),
	.FULL(multififo3_fifo134_full),
	.RDCOUNT(multififo3_fifo134_rdCount),
	.RDERR(multififo3_fifo134_readError),
	.WRCOUNT(multififo3_fifo134_wrCount),
	.WRERR(multififo3_fifo134_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_135 (
	.DI(multififo3_fifo135_di),
	.RDCLK(multififo3_fifo135_rdClk),
	.RDEN(multififo3_fifo135_rdEnable),
	.RST(multififo3_fifo135_reset),
	.WRCLK(multififo3_fifo135_wrClk),
	.WREN(multififo3_fifo135_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo135_almostEmpty),
	.ALMOSTFULL(multififo3_fifo135_almostFull),
	.DO(multififo3_fifo135_do),
	.EMPTY(multififo3_fifo135_empty),
	.FULL(multififo3_fifo135_full),
	.RDCOUNT(multififo3_fifo135_rdCount),
	.RDERR(multififo3_fifo135_readError),
	.WRCOUNT(multififo3_fifo135_wrCount),
	.WRERR(multififo3_fifo135_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_136 (
	.DI(multififo3_fifo136_di),
	.RDCLK(multififo3_fifo136_rdClk),
	.RDEN(multififo3_fifo136_rdEnable),
	.RST(multififo3_fifo136_reset),
	.WRCLK(multififo3_fifo136_wrClk),
	.WREN(multififo3_fifo136_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo136_almostEmpty),
	.ALMOSTFULL(multififo3_fifo136_almostFull),
	.DO(multififo3_fifo136_do),
	.EMPTY(multififo3_fifo136_empty),
	.FULL(multififo3_fifo136_full),
	.RDCOUNT(multififo3_fifo136_rdCount),
	.RDERR(multififo3_fifo136_readError),
	.WRCOUNT(multififo3_fifo136_wrCount),
	.WRERR(multififo3_fifo136_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_137 (
	.DI(multififo3_fifo137_di),
	.RDCLK(multififo3_fifo137_rdClk),
	.RDEN(multififo3_fifo137_rdEnable),
	.RST(multififo3_fifo137_reset),
	.WRCLK(multififo3_fifo137_wrClk),
	.WREN(multififo3_fifo137_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo137_almostEmpty),
	.ALMOSTFULL(multififo3_fifo137_almostFull),
	.DO(multififo3_fifo137_do),
	.EMPTY(multififo3_fifo137_empty),
	.FULL(multififo3_fifo137_full),
	.RDCOUNT(multififo3_fifo137_rdCount),
	.RDERR(multififo3_fifo137_readError),
	.WRCOUNT(multififo3_fifo137_wrCount),
	.WRERR(multififo3_fifo137_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_138 (
	.DI(multififo3_fifo138_di),
	.RDCLK(multififo3_fifo138_rdClk),
	.RDEN(multififo3_fifo138_rdEnable),
	.RST(multififo3_fifo138_reset),
	.WRCLK(multififo3_fifo138_wrClk),
	.WREN(multififo3_fifo138_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo138_almostEmpty),
	.ALMOSTFULL(multififo3_fifo138_almostFull),
	.DO(multififo3_fifo138_do),
	.EMPTY(multififo3_fifo138_empty),
	.FULL(multififo3_fifo138_full),
	.RDCOUNT(multififo3_fifo138_rdCount),
	.RDERR(multififo3_fifo138_readError),
	.WRCOUNT(multififo3_fifo138_wrCount),
	.WRERR(multififo3_fifo138_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_139 (
	.DI(multififo3_fifo139_di),
	.RDCLK(multififo3_fifo139_rdClk),
	.RDEN(multififo3_fifo139_rdEnable),
	.RST(multififo3_fifo139_reset),
	.WRCLK(multififo3_fifo139_wrClk),
	.WREN(multififo3_fifo139_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo139_almostEmpty),
	.ALMOSTFULL(multififo3_fifo139_almostFull),
	.DO(multififo3_fifo139_do),
	.EMPTY(multififo3_fifo139_empty),
	.FULL(multififo3_fifo139_full),
	.RDCOUNT(multififo3_fifo139_rdCount),
	.RDERR(multififo3_fifo139_readError),
	.WRCOUNT(multififo3_fifo139_wrCount),
	.WRERR(multififo3_fifo139_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_140 (
	.DI(multififo3_fifo140_di),
	.RDCLK(multififo3_fifo140_rdClk),
	.RDEN(multififo3_fifo140_rdEnable),
	.RST(multififo3_fifo140_reset),
	.WRCLK(multififo3_fifo140_wrClk),
	.WREN(multififo3_fifo140_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo140_almostEmpty),
	.ALMOSTFULL(multififo3_fifo140_almostFull),
	.DO(multififo3_fifo140_do),
	.EMPTY(multififo3_fifo140_empty),
	.FULL(multififo3_fifo140_full),
	.RDCOUNT(multififo3_fifo140_rdCount),
	.RDERR(multififo3_fifo140_readError),
	.WRCOUNT(multififo3_fifo140_wrCount),
	.WRERR(multififo3_fifo140_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_141 (
	.DI(multififo3_fifo141_di),
	.RDCLK(multififo3_fifo141_rdClk),
	.RDEN(multififo3_fifo141_rdEnable),
	.RST(multififo3_fifo141_reset),
	.WRCLK(multififo3_fifo141_wrClk),
	.WREN(multififo3_fifo141_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo141_almostEmpty),
	.ALMOSTFULL(multififo3_fifo141_almostFull),
	.DO(multififo3_fifo141_do),
	.EMPTY(multififo3_fifo141_empty),
	.FULL(multififo3_fifo141_full),
	.RDCOUNT(multififo3_fifo141_rdCount),
	.RDERR(multififo3_fifo141_readError),
	.WRCOUNT(multififo3_fifo141_wrCount),
	.WRERR(multififo3_fifo141_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_142 (
	.DI(multififo3_fifo142_di),
	.RDCLK(multififo3_fifo142_rdClk),
	.RDEN(multififo3_fifo142_rdEnable),
	.RST(multififo3_fifo142_reset),
	.WRCLK(multififo3_fifo142_wrClk),
	.WREN(multififo3_fifo142_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo142_almostEmpty),
	.ALMOSTFULL(multififo3_fifo142_almostFull),
	.DO(multififo3_fifo142_do),
	.EMPTY(multififo3_fifo142_empty),
	.FULL(multififo3_fifo142_full),
	.RDCOUNT(multififo3_fifo142_rdCount),
	.RDERR(multififo3_fifo142_readError),
	.WRCOUNT(multififo3_fifo142_wrCount),
	.WRERR(multififo3_fifo142_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_143 (
	.DI(multififo3_fifo143_di),
	.RDCLK(multififo3_fifo143_rdClk),
	.RDEN(multififo3_fifo143_rdEnable),
	.RST(multififo3_fifo143_reset),
	.WRCLK(multififo3_fifo143_wrClk),
	.WREN(multififo3_fifo143_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo143_almostEmpty),
	.ALMOSTFULL(multififo3_fifo143_almostFull),
	.DO(multififo3_fifo143_do),
	.EMPTY(multififo3_fifo143_empty),
	.FULL(multififo3_fifo143_full),
	.RDCOUNT(multififo3_fifo143_rdCount),
	.RDERR(multififo3_fifo143_readError),
	.WRCOUNT(multififo3_fifo143_wrCount),
	.WRERR(multififo3_fifo143_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_144 (
	.DI(multififo3_fifo144_di),
	.RDCLK(multififo3_fifo144_rdClk),
	.RDEN(multififo3_fifo144_rdEnable),
	.RST(multififo3_fifo144_reset),
	.WRCLK(multififo3_fifo144_wrClk),
	.WREN(multififo3_fifo144_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo144_almostEmpty),
	.ALMOSTFULL(multififo3_fifo144_almostFull),
	.DO(multififo3_fifo144_do),
	.EMPTY(multififo3_fifo144_empty),
	.FULL(multififo3_fifo144_full),
	.RDCOUNT(multififo3_fifo144_rdCount),
	.RDERR(multififo3_fifo144_readError),
	.WRCOUNT(multififo3_fifo144_wrCount),
	.WRERR(multififo3_fifo144_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_145 (
	.DI(multififo3_fifo145_di),
	.RDCLK(multififo3_fifo145_rdClk),
	.RDEN(multififo3_fifo145_rdEnable),
	.RST(multififo3_fifo145_reset),
	.WRCLK(multififo3_fifo145_wrClk),
	.WREN(multififo3_fifo145_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo145_almostEmpty),
	.ALMOSTFULL(multififo3_fifo145_almostFull),
	.DO(multififo3_fifo145_do),
	.EMPTY(multififo3_fifo145_empty),
	.FULL(multififo3_fifo145_full),
	.RDCOUNT(multififo3_fifo145_rdCount),
	.RDERR(multififo3_fifo145_readError),
	.WRCOUNT(multififo3_fifo145_wrCount),
	.WRERR(multififo3_fifo145_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_146 (
	.DI(multififo3_fifo146_di),
	.RDCLK(multififo3_fifo146_rdClk),
	.RDEN(multififo3_fifo146_rdEnable),
	.RST(multififo3_fifo146_reset),
	.WRCLK(multififo3_fifo146_wrClk),
	.WREN(multififo3_fifo146_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo146_almostEmpty),
	.ALMOSTFULL(multififo3_fifo146_almostFull),
	.DO(multififo3_fifo146_do),
	.EMPTY(multififo3_fifo146_empty),
	.FULL(multififo3_fifo146_full),
	.RDCOUNT(multififo3_fifo146_rdCount),
	.RDERR(multififo3_fifo146_readError),
	.WRCOUNT(multififo3_fifo146_wrCount),
	.WRERR(multififo3_fifo146_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_147 (
	.DI(multififo3_fifo147_di),
	.RDCLK(multififo3_fifo147_rdClk),
	.RDEN(multififo3_fifo147_rdEnable),
	.RST(multififo3_fifo147_reset),
	.WRCLK(multififo3_fifo147_wrClk),
	.WREN(multififo3_fifo147_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo147_almostEmpty),
	.ALMOSTFULL(multififo3_fifo147_almostFull),
	.DO(multififo3_fifo147_do),
	.EMPTY(multififo3_fifo147_empty),
	.FULL(multififo3_fifo147_full),
	.RDCOUNT(multififo3_fifo147_rdCount),
	.RDERR(multififo3_fifo147_readError),
	.WRCOUNT(multififo3_fifo147_wrCount),
	.WRERR(multififo3_fifo147_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_148 (
	.DI(multififo3_fifo148_di),
	.RDCLK(multififo3_fifo148_rdClk),
	.RDEN(multififo3_fifo148_rdEnable),
	.RST(multififo3_fifo148_reset),
	.WRCLK(multififo3_fifo148_wrClk),
	.WREN(multififo3_fifo148_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo148_almostEmpty),
	.ALMOSTFULL(multififo3_fifo148_almostFull),
	.DO(multififo3_fifo148_do),
	.EMPTY(multififo3_fifo148_empty),
	.FULL(multififo3_fifo148_full),
	.RDCOUNT(multififo3_fifo148_rdCount),
	.RDERR(multififo3_fifo148_readError),
	.WRCOUNT(multififo3_fifo148_wrCount),
	.WRERR(multififo3_fifo148_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_149 (
	.DI(multififo3_fifo149_di),
	.RDCLK(multififo3_fifo149_rdClk),
	.RDEN(multififo3_fifo149_rdEnable),
	.RST(multififo3_fifo149_reset),
	.WRCLK(multififo3_fifo149_wrClk),
	.WREN(multififo3_fifo149_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo149_almostEmpty),
	.ALMOSTFULL(multififo3_fifo149_almostFull),
	.DO(multififo3_fifo149_do),
	.EMPTY(multififo3_fifo149_empty),
	.FULL(multififo3_fifo149_full),
	.RDCOUNT(multififo3_fifo149_rdCount),
	.RDERR(multififo3_fifo149_readError),
	.WRCOUNT(multififo3_fifo149_wrCount),
	.WRERR(multififo3_fifo149_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_150 (
	.DI(multififo3_fifo150_di),
	.RDCLK(multififo3_fifo150_rdClk),
	.RDEN(multififo3_fifo150_rdEnable),
	.RST(multififo3_fifo150_reset),
	.WRCLK(multififo3_fifo150_wrClk),
	.WREN(multififo3_fifo150_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo150_almostEmpty),
	.ALMOSTFULL(multififo3_fifo150_almostFull),
	.DO(multififo3_fifo150_do),
	.EMPTY(multififo3_fifo150_empty),
	.FULL(multififo3_fifo150_full),
	.RDCOUNT(multififo3_fifo150_rdCount),
	.RDERR(multififo3_fifo150_readError),
	.WRCOUNT(multififo3_fifo150_wrCount),
	.WRERR(multififo3_fifo150_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_151 (
	.DI(multififo3_fifo151_di),
	.RDCLK(multififo3_fifo151_rdClk),
	.RDEN(multififo3_fifo151_rdEnable),
	.RST(multififo3_fifo151_reset),
	.WRCLK(multififo3_fifo151_wrClk),
	.WREN(multififo3_fifo151_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo151_almostEmpty),
	.ALMOSTFULL(multififo3_fifo151_almostFull),
	.DO(multififo3_fifo151_do),
	.EMPTY(multififo3_fifo151_empty),
	.FULL(multififo3_fifo151_full),
	.RDCOUNT(multififo3_fifo151_rdCount),
	.RDERR(multififo3_fifo151_readError),
	.WRCOUNT(multififo3_fifo151_wrCount),
	.WRERR(multififo3_fifo151_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_152 (
	.DI(multififo3_fifo152_di),
	.RDCLK(multififo3_fifo152_rdClk),
	.RDEN(multififo3_fifo152_rdEnable),
	.RST(multififo3_fifo152_reset),
	.WRCLK(multififo3_fifo152_wrClk),
	.WREN(multififo3_fifo152_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo152_almostEmpty),
	.ALMOSTFULL(multififo3_fifo152_almostFull),
	.DO(multififo3_fifo152_do),
	.EMPTY(multififo3_fifo152_empty),
	.FULL(multififo3_fifo152_full),
	.RDCOUNT(multififo3_fifo152_rdCount),
	.RDERR(multififo3_fifo152_readError),
	.WRCOUNT(multififo3_fifo152_wrCount),
	.WRERR(multififo3_fifo152_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_153 (
	.DI(multififo3_fifo153_di),
	.RDCLK(multififo3_fifo153_rdClk),
	.RDEN(multififo3_fifo153_rdEnable),
	.RST(multififo3_fifo153_reset),
	.WRCLK(multififo3_fifo153_wrClk),
	.WREN(multififo3_fifo153_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo153_almostEmpty),
	.ALMOSTFULL(multififo3_fifo153_almostFull),
	.DO(multififo3_fifo153_do),
	.EMPTY(multififo3_fifo153_empty),
	.FULL(multififo3_fifo153_full),
	.RDCOUNT(multififo3_fifo153_rdCount),
	.RDERR(multififo3_fifo153_readError),
	.WRCOUNT(multififo3_fifo153_wrCount),
	.WRERR(multififo3_fifo153_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_154 (
	.DI(multififo3_fifo154_di),
	.RDCLK(multififo3_fifo154_rdClk),
	.RDEN(multififo3_fifo154_rdEnable),
	.RST(multififo3_fifo154_reset),
	.WRCLK(multififo3_fifo154_wrClk),
	.WREN(multififo3_fifo154_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo154_almostEmpty),
	.ALMOSTFULL(multififo3_fifo154_almostFull),
	.DO(multififo3_fifo154_do),
	.EMPTY(multififo3_fifo154_empty),
	.FULL(multififo3_fifo154_full),
	.RDCOUNT(multififo3_fifo154_rdCount),
	.RDERR(multififo3_fifo154_readError),
	.WRCOUNT(multififo3_fifo154_wrCount),
	.WRERR(multififo3_fifo154_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_155 (
	.DI(multififo3_fifo155_di),
	.RDCLK(multififo3_fifo155_rdClk),
	.RDEN(multififo3_fifo155_rdEnable),
	.RST(multififo3_fifo155_reset),
	.WRCLK(multififo3_fifo155_wrClk),
	.WREN(multififo3_fifo155_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo155_almostEmpty),
	.ALMOSTFULL(multififo3_fifo155_almostFull),
	.DO(multififo3_fifo155_do),
	.EMPTY(multififo3_fifo155_empty),
	.FULL(multififo3_fifo155_full),
	.RDCOUNT(multififo3_fifo155_rdCount),
	.RDERR(multififo3_fifo155_readError),
	.WRCOUNT(multififo3_fifo155_wrCount),
	.WRERR(multififo3_fifo155_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_156 (
	.DI(multififo3_fifo156_di),
	.RDCLK(multififo3_fifo156_rdClk),
	.RDEN(multififo3_fifo156_rdEnable),
	.RST(multififo3_fifo156_reset),
	.WRCLK(multififo3_fifo156_wrClk),
	.WREN(multififo3_fifo156_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo156_almostEmpty),
	.ALMOSTFULL(multififo3_fifo156_almostFull),
	.DO(multififo3_fifo156_do),
	.EMPTY(multififo3_fifo156_empty),
	.FULL(multififo3_fifo156_full),
	.RDCOUNT(multififo3_fifo156_rdCount),
	.RDERR(multififo3_fifo156_readError),
	.WRCOUNT(multififo3_fifo156_wrCount),
	.WRERR(multififo3_fifo156_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_157 (
	.DI(multififo3_fifo157_di),
	.RDCLK(multififo3_fifo157_rdClk),
	.RDEN(multififo3_fifo157_rdEnable),
	.RST(multififo3_fifo157_reset),
	.WRCLK(multififo3_fifo157_wrClk),
	.WREN(multififo3_fifo157_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo157_almostEmpty),
	.ALMOSTFULL(multififo3_fifo157_almostFull),
	.DO(multififo3_fifo157_do),
	.EMPTY(multififo3_fifo157_empty),
	.FULL(multififo3_fifo157_full),
	.RDCOUNT(multififo3_fifo157_rdCount),
	.RDERR(multififo3_fifo157_readError),
	.WRCOUNT(multififo3_fifo157_wrCount),
	.WRERR(multififo3_fifo157_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_158 (
	.DI(multififo3_fifo158_di),
	.RDCLK(multififo3_fifo158_rdClk),
	.RDEN(multififo3_fifo158_rdEnable),
	.RST(multififo3_fifo158_reset),
	.WRCLK(multififo3_fifo158_wrClk),
	.WREN(multififo3_fifo158_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo158_almostEmpty),
	.ALMOSTFULL(multififo3_fifo158_almostFull),
	.DO(multififo3_fifo158_do),
	.EMPTY(multififo3_fifo158_empty),
	.FULL(multififo3_fifo158_full),
	.RDCOUNT(multififo3_fifo158_rdCount),
	.RDERR(multififo3_fifo158_readError),
	.WRCOUNT(multififo3_fifo158_wrCount),
	.WRERR(multififo3_fifo158_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_159 (
	.DI(multififo3_fifo159_di),
	.RDCLK(multififo3_fifo159_rdClk),
	.RDEN(multififo3_fifo159_rdEnable),
	.RST(multififo3_fifo159_reset),
	.WRCLK(multififo3_fifo159_wrClk),
	.WREN(multififo3_fifo159_wrEnable),
	.ALMOSTEMPTY(multififo3_fifo159_almostEmpty),
	.ALMOSTFULL(multififo3_fifo159_almostFull),
	.DO(multififo3_fifo159_do),
	.EMPTY(multififo3_fifo159_empty),
	.FULL(multififo3_fifo159_full),
	.RDCOUNT(multififo3_fifo159_rdCount),
	.RDERR(multififo3_fifo159_readError),
	.WRCOUNT(multififo3_fifo159_wrCount),
	.WRERR(multififo3_fifo159_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_160 (
	.DI(multififo4_fifo160_di),
	.RDCLK(multififo4_fifo160_rdClk),
	.RDEN(multififo4_fifo160_rdEnable),
	.RST(multififo4_fifo160_reset),
	.WRCLK(multififo4_fifo160_wrClk),
	.WREN(multififo4_fifo160_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo160_almostEmpty),
	.ALMOSTFULL(multififo4_fifo160_almostFull),
	.DO(multififo4_fifo160_do),
	.EMPTY(multififo4_fifo160_empty),
	.FULL(multififo4_fifo160_full),
	.RDCOUNT(multififo4_fifo160_rdCount),
	.RDERR(multififo4_fifo160_readError),
	.WRCOUNT(multififo4_fifo160_wrCount),
	.WRERR(multififo4_fifo160_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_161 (
	.DI(multififo4_fifo161_di),
	.RDCLK(multififo4_fifo161_rdClk),
	.RDEN(multififo4_fifo161_rdEnable),
	.RST(multififo4_fifo161_reset),
	.WRCLK(multififo4_fifo161_wrClk),
	.WREN(multififo4_fifo161_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo161_almostEmpty),
	.ALMOSTFULL(multififo4_fifo161_almostFull),
	.DO(multififo4_fifo161_do),
	.EMPTY(multififo4_fifo161_empty),
	.FULL(multififo4_fifo161_full),
	.RDCOUNT(multififo4_fifo161_rdCount),
	.RDERR(multififo4_fifo161_readError),
	.WRCOUNT(multififo4_fifo161_wrCount),
	.WRERR(multififo4_fifo161_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_162 (
	.DI(multififo4_fifo162_di),
	.RDCLK(multififo4_fifo162_rdClk),
	.RDEN(multififo4_fifo162_rdEnable),
	.RST(multififo4_fifo162_reset),
	.WRCLK(multififo4_fifo162_wrClk),
	.WREN(multififo4_fifo162_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo162_almostEmpty),
	.ALMOSTFULL(multififo4_fifo162_almostFull),
	.DO(multififo4_fifo162_do),
	.EMPTY(multififo4_fifo162_empty),
	.FULL(multififo4_fifo162_full),
	.RDCOUNT(multififo4_fifo162_rdCount),
	.RDERR(multififo4_fifo162_readError),
	.WRCOUNT(multififo4_fifo162_wrCount),
	.WRERR(multififo4_fifo162_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_163 (
	.DI(multififo4_fifo163_di),
	.RDCLK(multififo4_fifo163_rdClk),
	.RDEN(multififo4_fifo163_rdEnable),
	.RST(multififo4_fifo163_reset),
	.WRCLK(multififo4_fifo163_wrClk),
	.WREN(multififo4_fifo163_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo163_almostEmpty),
	.ALMOSTFULL(multififo4_fifo163_almostFull),
	.DO(multififo4_fifo163_do),
	.EMPTY(multififo4_fifo163_empty),
	.FULL(multififo4_fifo163_full),
	.RDCOUNT(multififo4_fifo163_rdCount),
	.RDERR(multififo4_fifo163_readError),
	.WRCOUNT(multififo4_fifo163_wrCount),
	.WRERR(multififo4_fifo163_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_164 (
	.DI(multififo4_fifo164_di),
	.RDCLK(multififo4_fifo164_rdClk),
	.RDEN(multififo4_fifo164_rdEnable),
	.RST(multififo4_fifo164_reset),
	.WRCLK(multififo4_fifo164_wrClk),
	.WREN(multififo4_fifo164_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo164_almostEmpty),
	.ALMOSTFULL(multififo4_fifo164_almostFull),
	.DO(multififo4_fifo164_do),
	.EMPTY(multififo4_fifo164_empty),
	.FULL(multififo4_fifo164_full),
	.RDCOUNT(multififo4_fifo164_rdCount),
	.RDERR(multififo4_fifo164_readError),
	.WRCOUNT(multififo4_fifo164_wrCount),
	.WRERR(multififo4_fifo164_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_165 (
	.DI(multififo4_fifo165_di),
	.RDCLK(multififo4_fifo165_rdClk),
	.RDEN(multififo4_fifo165_rdEnable),
	.RST(multififo4_fifo165_reset),
	.WRCLK(multififo4_fifo165_wrClk),
	.WREN(multififo4_fifo165_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo165_almostEmpty),
	.ALMOSTFULL(multififo4_fifo165_almostFull),
	.DO(multififo4_fifo165_do),
	.EMPTY(multififo4_fifo165_empty),
	.FULL(multififo4_fifo165_full),
	.RDCOUNT(multififo4_fifo165_rdCount),
	.RDERR(multififo4_fifo165_readError),
	.WRCOUNT(multififo4_fifo165_wrCount),
	.WRERR(multififo4_fifo165_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_166 (
	.DI(multififo4_fifo166_di),
	.RDCLK(multififo4_fifo166_rdClk),
	.RDEN(multififo4_fifo166_rdEnable),
	.RST(multififo4_fifo166_reset),
	.WRCLK(multififo4_fifo166_wrClk),
	.WREN(multififo4_fifo166_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo166_almostEmpty),
	.ALMOSTFULL(multififo4_fifo166_almostFull),
	.DO(multififo4_fifo166_do),
	.EMPTY(multififo4_fifo166_empty),
	.FULL(multififo4_fifo166_full),
	.RDCOUNT(multififo4_fifo166_rdCount),
	.RDERR(multififo4_fifo166_readError),
	.WRCOUNT(multififo4_fifo166_wrCount),
	.WRERR(multififo4_fifo166_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_167 (
	.DI(multififo4_fifo167_di),
	.RDCLK(multififo4_fifo167_rdClk),
	.RDEN(multififo4_fifo167_rdEnable),
	.RST(multififo4_fifo167_reset),
	.WRCLK(multififo4_fifo167_wrClk),
	.WREN(multififo4_fifo167_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo167_almostEmpty),
	.ALMOSTFULL(multififo4_fifo167_almostFull),
	.DO(multififo4_fifo167_do),
	.EMPTY(multififo4_fifo167_empty),
	.FULL(multififo4_fifo167_full),
	.RDCOUNT(multififo4_fifo167_rdCount),
	.RDERR(multififo4_fifo167_readError),
	.WRCOUNT(multififo4_fifo167_wrCount),
	.WRERR(multififo4_fifo167_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_168 (
	.DI(multififo4_fifo168_di),
	.RDCLK(multififo4_fifo168_rdClk),
	.RDEN(multififo4_fifo168_rdEnable),
	.RST(multififo4_fifo168_reset),
	.WRCLK(multififo4_fifo168_wrClk),
	.WREN(multififo4_fifo168_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo168_almostEmpty),
	.ALMOSTFULL(multififo4_fifo168_almostFull),
	.DO(multififo4_fifo168_do),
	.EMPTY(multififo4_fifo168_empty),
	.FULL(multififo4_fifo168_full),
	.RDCOUNT(multififo4_fifo168_rdCount),
	.RDERR(multififo4_fifo168_readError),
	.WRCOUNT(multififo4_fifo168_wrCount),
	.WRERR(multififo4_fifo168_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_169 (
	.DI(multififo4_fifo169_di),
	.RDCLK(multififo4_fifo169_rdClk),
	.RDEN(multififo4_fifo169_rdEnable),
	.RST(multififo4_fifo169_reset),
	.WRCLK(multififo4_fifo169_wrClk),
	.WREN(multififo4_fifo169_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo169_almostEmpty),
	.ALMOSTFULL(multififo4_fifo169_almostFull),
	.DO(multififo4_fifo169_do),
	.EMPTY(multififo4_fifo169_empty),
	.FULL(multififo4_fifo169_full),
	.RDCOUNT(multififo4_fifo169_rdCount),
	.RDERR(multififo4_fifo169_readError),
	.WRCOUNT(multififo4_fifo169_wrCount),
	.WRERR(multififo4_fifo169_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_170 (
	.DI(multififo4_fifo170_di),
	.RDCLK(multififo4_fifo170_rdClk),
	.RDEN(multififo4_fifo170_rdEnable),
	.RST(multififo4_fifo170_reset),
	.WRCLK(multififo4_fifo170_wrClk),
	.WREN(multififo4_fifo170_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo170_almostEmpty),
	.ALMOSTFULL(multififo4_fifo170_almostFull),
	.DO(multififo4_fifo170_do),
	.EMPTY(multififo4_fifo170_empty),
	.FULL(multififo4_fifo170_full),
	.RDCOUNT(multififo4_fifo170_rdCount),
	.RDERR(multififo4_fifo170_readError),
	.WRCOUNT(multififo4_fifo170_wrCount),
	.WRERR(multififo4_fifo170_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_171 (
	.DI(multififo4_fifo171_di),
	.RDCLK(multififo4_fifo171_rdClk),
	.RDEN(multififo4_fifo171_rdEnable),
	.RST(multififo4_fifo171_reset),
	.WRCLK(multififo4_fifo171_wrClk),
	.WREN(multififo4_fifo171_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo171_almostEmpty),
	.ALMOSTFULL(multififo4_fifo171_almostFull),
	.DO(multififo4_fifo171_do),
	.EMPTY(multififo4_fifo171_empty),
	.FULL(multififo4_fifo171_full),
	.RDCOUNT(multififo4_fifo171_rdCount),
	.RDERR(multififo4_fifo171_readError),
	.WRCOUNT(multififo4_fifo171_wrCount),
	.WRERR(multififo4_fifo171_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_172 (
	.DI(multififo4_fifo172_di),
	.RDCLK(multififo4_fifo172_rdClk),
	.RDEN(multififo4_fifo172_rdEnable),
	.RST(multififo4_fifo172_reset),
	.WRCLK(multififo4_fifo172_wrClk),
	.WREN(multififo4_fifo172_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo172_almostEmpty),
	.ALMOSTFULL(multififo4_fifo172_almostFull),
	.DO(multififo4_fifo172_do),
	.EMPTY(multififo4_fifo172_empty),
	.FULL(multififo4_fifo172_full),
	.RDCOUNT(multififo4_fifo172_rdCount),
	.RDERR(multififo4_fifo172_readError),
	.WRCOUNT(multififo4_fifo172_wrCount),
	.WRERR(multififo4_fifo172_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_173 (
	.DI(multififo4_fifo173_di),
	.RDCLK(multififo4_fifo173_rdClk),
	.RDEN(multififo4_fifo173_rdEnable),
	.RST(multififo4_fifo173_reset),
	.WRCLK(multififo4_fifo173_wrClk),
	.WREN(multififo4_fifo173_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo173_almostEmpty),
	.ALMOSTFULL(multififo4_fifo173_almostFull),
	.DO(multififo4_fifo173_do),
	.EMPTY(multififo4_fifo173_empty),
	.FULL(multififo4_fifo173_full),
	.RDCOUNT(multififo4_fifo173_rdCount),
	.RDERR(multififo4_fifo173_readError),
	.WRCOUNT(multififo4_fifo173_wrCount),
	.WRERR(multififo4_fifo173_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_174 (
	.DI(multififo4_fifo174_di),
	.RDCLK(multififo4_fifo174_rdClk),
	.RDEN(multififo4_fifo174_rdEnable),
	.RST(multififo4_fifo174_reset),
	.WRCLK(multififo4_fifo174_wrClk),
	.WREN(multififo4_fifo174_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo174_almostEmpty),
	.ALMOSTFULL(multififo4_fifo174_almostFull),
	.DO(multififo4_fifo174_do),
	.EMPTY(multififo4_fifo174_empty),
	.FULL(multififo4_fifo174_full),
	.RDCOUNT(multififo4_fifo174_rdCount),
	.RDERR(multififo4_fifo174_readError),
	.WRCOUNT(multififo4_fifo174_wrCount),
	.WRERR(multififo4_fifo174_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_175 (
	.DI(multififo4_fifo175_di),
	.RDCLK(multififo4_fifo175_rdClk),
	.RDEN(multififo4_fifo175_rdEnable),
	.RST(multififo4_fifo175_reset),
	.WRCLK(multififo4_fifo175_wrClk),
	.WREN(multififo4_fifo175_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo175_almostEmpty),
	.ALMOSTFULL(multififo4_fifo175_almostFull),
	.DO(multififo4_fifo175_do),
	.EMPTY(multififo4_fifo175_empty),
	.FULL(multififo4_fifo175_full),
	.RDCOUNT(multififo4_fifo175_rdCount),
	.RDERR(multififo4_fifo175_readError),
	.WRCOUNT(multififo4_fifo175_wrCount),
	.WRERR(multififo4_fifo175_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_176 (
	.DI(multififo4_fifo176_di),
	.RDCLK(multififo4_fifo176_rdClk),
	.RDEN(multififo4_fifo176_rdEnable),
	.RST(multififo4_fifo176_reset),
	.WRCLK(multififo4_fifo176_wrClk),
	.WREN(multififo4_fifo176_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo176_almostEmpty),
	.ALMOSTFULL(multififo4_fifo176_almostFull),
	.DO(multififo4_fifo176_do),
	.EMPTY(multififo4_fifo176_empty),
	.FULL(multififo4_fifo176_full),
	.RDCOUNT(multififo4_fifo176_rdCount),
	.RDERR(multififo4_fifo176_readError),
	.WRCOUNT(multififo4_fifo176_wrCount),
	.WRERR(multififo4_fifo176_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_177 (
	.DI(multififo4_fifo177_di),
	.RDCLK(multififo4_fifo177_rdClk),
	.RDEN(multififo4_fifo177_rdEnable),
	.RST(multififo4_fifo177_reset),
	.WRCLK(multififo4_fifo177_wrClk),
	.WREN(multififo4_fifo177_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo177_almostEmpty),
	.ALMOSTFULL(multififo4_fifo177_almostFull),
	.DO(multififo4_fifo177_do),
	.EMPTY(multififo4_fifo177_empty),
	.FULL(multififo4_fifo177_full),
	.RDCOUNT(multififo4_fifo177_rdCount),
	.RDERR(multififo4_fifo177_readError),
	.WRCOUNT(multififo4_fifo177_wrCount),
	.WRERR(multififo4_fifo177_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_178 (
	.DI(multififo4_fifo178_di),
	.RDCLK(multififo4_fifo178_rdClk),
	.RDEN(multififo4_fifo178_rdEnable),
	.RST(multififo4_fifo178_reset),
	.WRCLK(multififo4_fifo178_wrClk),
	.WREN(multififo4_fifo178_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo178_almostEmpty),
	.ALMOSTFULL(multififo4_fifo178_almostFull),
	.DO(multififo4_fifo178_do),
	.EMPTY(multififo4_fifo178_empty),
	.FULL(multififo4_fifo178_full),
	.RDCOUNT(multififo4_fifo178_rdCount),
	.RDERR(multififo4_fifo178_readError),
	.WRCOUNT(multififo4_fifo178_wrCount),
	.WRERR(multififo4_fifo178_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_179 (
	.DI(multififo4_fifo179_di),
	.RDCLK(multififo4_fifo179_rdClk),
	.RDEN(multififo4_fifo179_rdEnable),
	.RST(multififo4_fifo179_reset),
	.WRCLK(multififo4_fifo179_wrClk),
	.WREN(multififo4_fifo179_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo179_almostEmpty),
	.ALMOSTFULL(multififo4_fifo179_almostFull),
	.DO(multififo4_fifo179_do),
	.EMPTY(multififo4_fifo179_empty),
	.FULL(multififo4_fifo179_full),
	.RDCOUNT(multififo4_fifo179_rdCount),
	.RDERR(multififo4_fifo179_readError),
	.WRCOUNT(multififo4_fifo179_wrCount),
	.WRERR(multififo4_fifo179_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_180 (
	.DI(multififo4_fifo180_di),
	.RDCLK(multififo4_fifo180_rdClk),
	.RDEN(multififo4_fifo180_rdEnable),
	.RST(multififo4_fifo180_reset),
	.WRCLK(multififo4_fifo180_wrClk),
	.WREN(multififo4_fifo180_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo180_almostEmpty),
	.ALMOSTFULL(multififo4_fifo180_almostFull),
	.DO(multififo4_fifo180_do),
	.EMPTY(multififo4_fifo180_empty),
	.FULL(multififo4_fifo180_full),
	.RDCOUNT(multififo4_fifo180_rdCount),
	.RDERR(multififo4_fifo180_readError),
	.WRCOUNT(multififo4_fifo180_wrCount),
	.WRERR(multififo4_fifo180_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_181 (
	.DI(multififo4_fifo181_di),
	.RDCLK(multififo4_fifo181_rdClk),
	.RDEN(multififo4_fifo181_rdEnable),
	.RST(multififo4_fifo181_reset),
	.WRCLK(multififo4_fifo181_wrClk),
	.WREN(multififo4_fifo181_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo181_almostEmpty),
	.ALMOSTFULL(multififo4_fifo181_almostFull),
	.DO(multififo4_fifo181_do),
	.EMPTY(multififo4_fifo181_empty),
	.FULL(multififo4_fifo181_full),
	.RDCOUNT(multififo4_fifo181_rdCount),
	.RDERR(multififo4_fifo181_readError),
	.WRCOUNT(multififo4_fifo181_wrCount),
	.WRERR(multififo4_fifo181_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_182 (
	.DI(multififo4_fifo182_di),
	.RDCLK(multififo4_fifo182_rdClk),
	.RDEN(multififo4_fifo182_rdEnable),
	.RST(multififo4_fifo182_reset),
	.WRCLK(multififo4_fifo182_wrClk),
	.WREN(multififo4_fifo182_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo182_almostEmpty),
	.ALMOSTFULL(multififo4_fifo182_almostFull),
	.DO(multififo4_fifo182_do),
	.EMPTY(multififo4_fifo182_empty),
	.FULL(multififo4_fifo182_full),
	.RDCOUNT(multififo4_fifo182_rdCount),
	.RDERR(multififo4_fifo182_readError),
	.WRCOUNT(multififo4_fifo182_wrCount),
	.WRERR(multififo4_fifo182_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_183 (
	.DI(multififo4_fifo183_di),
	.RDCLK(multififo4_fifo183_rdClk),
	.RDEN(multififo4_fifo183_rdEnable),
	.RST(multififo4_fifo183_reset),
	.WRCLK(multififo4_fifo183_wrClk),
	.WREN(multififo4_fifo183_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo183_almostEmpty),
	.ALMOSTFULL(multififo4_fifo183_almostFull),
	.DO(multififo4_fifo183_do),
	.EMPTY(multififo4_fifo183_empty),
	.FULL(multififo4_fifo183_full),
	.RDCOUNT(multififo4_fifo183_rdCount),
	.RDERR(multififo4_fifo183_readError),
	.WRCOUNT(multififo4_fifo183_wrCount),
	.WRERR(multififo4_fifo183_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_184 (
	.DI(multififo4_fifo184_di),
	.RDCLK(multififo4_fifo184_rdClk),
	.RDEN(multififo4_fifo184_rdEnable),
	.RST(multififo4_fifo184_reset),
	.WRCLK(multififo4_fifo184_wrClk),
	.WREN(multififo4_fifo184_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo184_almostEmpty),
	.ALMOSTFULL(multififo4_fifo184_almostFull),
	.DO(multififo4_fifo184_do),
	.EMPTY(multififo4_fifo184_empty),
	.FULL(multififo4_fifo184_full),
	.RDCOUNT(multififo4_fifo184_rdCount),
	.RDERR(multififo4_fifo184_readError),
	.WRCOUNT(multififo4_fifo184_wrCount),
	.WRERR(multififo4_fifo184_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_185 (
	.DI(multififo4_fifo185_di),
	.RDCLK(multififo4_fifo185_rdClk),
	.RDEN(multififo4_fifo185_rdEnable),
	.RST(multififo4_fifo185_reset),
	.WRCLK(multififo4_fifo185_wrClk),
	.WREN(multififo4_fifo185_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo185_almostEmpty),
	.ALMOSTFULL(multififo4_fifo185_almostFull),
	.DO(multififo4_fifo185_do),
	.EMPTY(multififo4_fifo185_empty),
	.FULL(multififo4_fifo185_full),
	.RDCOUNT(multififo4_fifo185_rdCount),
	.RDERR(multififo4_fifo185_readError),
	.WRCOUNT(multififo4_fifo185_wrCount),
	.WRERR(multififo4_fifo185_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_186 (
	.DI(multififo4_fifo186_di),
	.RDCLK(multififo4_fifo186_rdClk),
	.RDEN(multififo4_fifo186_rdEnable),
	.RST(multififo4_fifo186_reset),
	.WRCLK(multififo4_fifo186_wrClk),
	.WREN(multififo4_fifo186_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo186_almostEmpty),
	.ALMOSTFULL(multififo4_fifo186_almostFull),
	.DO(multififo4_fifo186_do),
	.EMPTY(multififo4_fifo186_empty),
	.FULL(multififo4_fifo186_full),
	.RDCOUNT(multififo4_fifo186_rdCount),
	.RDERR(multififo4_fifo186_readError),
	.WRCOUNT(multififo4_fifo186_wrCount),
	.WRERR(multififo4_fifo186_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_187 (
	.DI(multififo4_fifo187_di),
	.RDCLK(multififo4_fifo187_rdClk),
	.RDEN(multififo4_fifo187_rdEnable),
	.RST(multififo4_fifo187_reset),
	.WRCLK(multififo4_fifo187_wrClk),
	.WREN(multififo4_fifo187_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo187_almostEmpty),
	.ALMOSTFULL(multififo4_fifo187_almostFull),
	.DO(multififo4_fifo187_do),
	.EMPTY(multififo4_fifo187_empty),
	.FULL(multififo4_fifo187_full),
	.RDCOUNT(multififo4_fifo187_rdCount),
	.RDERR(multififo4_fifo187_readError),
	.WRCOUNT(multififo4_fifo187_wrCount),
	.WRERR(multififo4_fifo187_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_188 (
	.DI(multififo4_fifo188_di),
	.RDCLK(multififo4_fifo188_rdClk),
	.RDEN(multififo4_fifo188_rdEnable),
	.RST(multififo4_fifo188_reset),
	.WRCLK(multififo4_fifo188_wrClk),
	.WREN(multififo4_fifo188_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo188_almostEmpty),
	.ALMOSTFULL(multififo4_fifo188_almostFull),
	.DO(multififo4_fifo188_do),
	.EMPTY(multififo4_fifo188_empty),
	.FULL(multififo4_fifo188_full),
	.RDCOUNT(multififo4_fifo188_rdCount),
	.RDERR(multififo4_fifo188_readError),
	.WRCOUNT(multififo4_fifo188_wrCount),
	.WRERR(multififo4_fifo188_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_189 (
	.DI(multififo4_fifo189_di),
	.RDCLK(multififo4_fifo189_rdClk),
	.RDEN(multififo4_fifo189_rdEnable),
	.RST(multififo4_fifo189_reset),
	.WRCLK(multififo4_fifo189_wrClk),
	.WREN(multififo4_fifo189_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo189_almostEmpty),
	.ALMOSTFULL(multififo4_fifo189_almostFull),
	.DO(multififo4_fifo189_do),
	.EMPTY(multififo4_fifo189_empty),
	.FULL(multififo4_fifo189_full),
	.RDCOUNT(multififo4_fifo189_rdCount),
	.RDERR(multififo4_fifo189_readError),
	.WRCOUNT(multififo4_fifo189_wrCount),
	.WRERR(multififo4_fifo189_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_190 (
	.DI(multififo4_fifo190_di),
	.RDCLK(multififo4_fifo190_rdClk),
	.RDEN(multififo4_fifo190_rdEnable),
	.RST(multififo4_fifo190_reset),
	.WRCLK(multififo4_fifo190_wrClk),
	.WREN(multififo4_fifo190_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo190_almostEmpty),
	.ALMOSTFULL(multififo4_fifo190_almostFull),
	.DO(multififo4_fifo190_do),
	.EMPTY(multififo4_fifo190_empty),
	.FULL(multififo4_fifo190_full),
	.RDCOUNT(multififo4_fifo190_rdCount),
	.RDERR(multififo4_fifo190_readError),
	.WRCOUNT(multififo4_fifo190_wrCount),
	.WRERR(multififo4_fifo190_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_191 (
	.DI(multififo4_fifo191_di),
	.RDCLK(multififo4_fifo191_rdClk),
	.RDEN(multififo4_fifo191_rdEnable),
	.RST(multififo4_fifo191_reset),
	.WRCLK(multififo4_fifo191_wrClk),
	.WREN(multififo4_fifo191_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo191_almostEmpty),
	.ALMOSTFULL(multififo4_fifo191_almostFull),
	.DO(multififo4_fifo191_do),
	.EMPTY(multififo4_fifo191_empty),
	.FULL(multififo4_fifo191_full),
	.RDCOUNT(multififo4_fifo191_rdCount),
	.RDERR(multififo4_fifo191_readError),
	.WRCOUNT(multififo4_fifo191_wrCount),
	.WRERR(multififo4_fifo191_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_192 (
	.DI(multififo4_fifo192_di),
	.RDCLK(multififo4_fifo192_rdClk),
	.RDEN(multififo4_fifo192_rdEnable),
	.RST(multififo4_fifo192_reset),
	.WRCLK(multififo4_fifo192_wrClk),
	.WREN(multififo4_fifo192_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo192_almostEmpty),
	.ALMOSTFULL(multififo4_fifo192_almostFull),
	.DO(multififo4_fifo192_do),
	.EMPTY(multififo4_fifo192_empty),
	.FULL(multififo4_fifo192_full),
	.RDCOUNT(multififo4_fifo192_rdCount),
	.RDERR(multififo4_fifo192_readError),
	.WRCOUNT(multififo4_fifo192_wrCount),
	.WRERR(multififo4_fifo192_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_193 (
	.DI(multififo4_fifo193_di),
	.RDCLK(multififo4_fifo193_rdClk),
	.RDEN(multififo4_fifo193_rdEnable),
	.RST(multififo4_fifo193_reset),
	.WRCLK(multififo4_fifo193_wrClk),
	.WREN(multififo4_fifo193_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo193_almostEmpty),
	.ALMOSTFULL(multififo4_fifo193_almostFull),
	.DO(multififo4_fifo193_do),
	.EMPTY(multififo4_fifo193_empty),
	.FULL(multififo4_fifo193_full),
	.RDCOUNT(multififo4_fifo193_rdCount),
	.RDERR(multififo4_fifo193_readError),
	.WRCOUNT(multififo4_fifo193_wrCount),
	.WRERR(multififo4_fifo193_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_194 (
	.DI(multififo4_fifo194_di),
	.RDCLK(multififo4_fifo194_rdClk),
	.RDEN(multififo4_fifo194_rdEnable),
	.RST(multififo4_fifo194_reset),
	.WRCLK(multififo4_fifo194_wrClk),
	.WREN(multififo4_fifo194_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo194_almostEmpty),
	.ALMOSTFULL(multififo4_fifo194_almostFull),
	.DO(multififo4_fifo194_do),
	.EMPTY(multififo4_fifo194_empty),
	.FULL(multififo4_fifo194_full),
	.RDCOUNT(multififo4_fifo194_rdCount),
	.RDERR(multififo4_fifo194_readError),
	.WRCOUNT(multififo4_fifo194_wrCount),
	.WRERR(multififo4_fifo194_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_195 (
	.DI(multififo4_fifo195_di),
	.RDCLK(multififo4_fifo195_rdClk),
	.RDEN(multififo4_fifo195_rdEnable),
	.RST(multififo4_fifo195_reset),
	.WRCLK(multififo4_fifo195_wrClk),
	.WREN(multififo4_fifo195_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo195_almostEmpty),
	.ALMOSTFULL(multififo4_fifo195_almostFull),
	.DO(multififo4_fifo195_do),
	.EMPTY(multififo4_fifo195_empty),
	.FULL(multififo4_fifo195_full),
	.RDCOUNT(multififo4_fifo195_rdCount),
	.RDERR(multififo4_fifo195_readError),
	.WRCOUNT(multififo4_fifo195_wrCount),
	.WRERR(multififo4_fifo195_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_196 (
	.DI(multififo4_fifo196_di),
	.RDCLK(multififo4_fifo196_rdClk),
	.RDEN(multififo4_fifo196_rdEnable),
	.RST(multififo4_fifo196_reset),
	.WRCLK(multififo4_fifo196_wrClk),
	.WREN(multififo4_fifo196_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo196_almostEmpty),
	.ALMOSTFULL(multififo4_fifo196_almostFull),
	.DO(multififo4_fifo196_do),
	.EMPTY(multififo4_fifo196_empty),
	.FULL(multififo4_fifo196_full),
	.RDCOUNT(multififo4_fifo196_rdCount),
	.RDERR(multififo4_fifo196_readError),
	.WRCOUNT(multififo4_fifo196_wrCount),
	.WRERR(multififo4_fifo196_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_197 (
	.DI(multififo4_fifo197_di),
	.RDCLK(multififo4_fifo197_rdClk),
	.RDEN(multififo4_fifo197_rdEnable),
	.RST(multififo4_fifo197_reset),
	.WRCLK(multififo4_fifo197_wrClk),
	.WREN(multififo4_fifo197_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo197_almostEmpty),
	.ALMOSTFULL(multififo4_fifo197_almostFull),
	.DO(multififo4_fifo197_do),
	.EMPTY(multififo4_fifo197_empty),
	.FULL(multififo4_fifo197_full),
	.RDCOUNT(multififo4_fifo197_rdCount),
	.RDERR(multififo4_fifo197_readError),
	.WRCOUNT(multififo4_fifo197_wrCount),
	.WRERR(multififo4_fifo197_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_198 (
	.DI(multififo4_fifo198_di),
	.RDCLK(multififo4_fifo198_rdClk),
	.RDEN(multififo4_fifo198_rdEnable),
	.RST(multififo4_fifo198_reset),
	.WRCLK(multififo4_fifo198_wrClk),
	.WREN(multififo4_fifo198_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo198_almostEmpty),
	.ALMOSTFULL(multififo4_fifo198_almostFull),
	.DO(multififo4_fifo198_do),
	.EMPTY(multififo4_fifo198_empty),
	.FULL(multififo4_fifo198_full),
	.RDCOUNT(multififo4_fifo198_rdCount),
	.RDERR(multififo4_fifo198_readError),
	.WRCOUNT(multififo4_fifo198_wrCount),
	.WRERR(multififo4_fifo198_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_199 (
	.DI(multififo4_fifo199_di),
	.RDCLK(multififo4_fifo199_rdClk),
	.RDEN(multififo4_fifo199_rdEnable),
	.RST(multififo4_fifo199_reset),
	.WRCLK(multififo4_fifo199_wrClk),
	.WREN(multififo4_fifo199_wrEnable),
	.ALMOSTEMPTY(multififo4_fifo199_almostEmpty),
	.ALMOSTFULL(multififo4_fifo199_almostFull),
	.DO(multififo4_fifo199_do),
	.EMPTY(multififo4_fifo199_empty),
	.FULL(multififo4_fifo199_full),
	.RDCOUNT(multififo4_fifo199_rdCount),
	.RDERR(multififo4_fifo199_readError),
	.WRCOUNT(multififo4_fifo199_wrCount),
	.WRERR(multififo4_fifo199_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_200 (
	.DI(multififo5_fifo200_di),
	.RDCLK(multififo5_fifo200_rdClk),
	.RDEN(multififo5_fifo200_rdEnable),
	.RST(multififo5_fifo200_reset),
	.WRCLK(multififo5_fifo200_wrClk),
	.WREN(multififo5_fifo200_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo200_almostEmpty),
	.ALMOSTFULL(multififo5_fifo200_almostFull),
	.DO(multififo5_fifo200_do),
	.EMPTY(multififo5_fifo200_empty),
	.FULL(multififo5_fifo200_full),
	.RDCOUNT(multififo5_fifo200_rdCount),
	.RDERR(multififo5_fifo200_readError),
	.WRCOUNT(multififo5_fifo200_wrCount),
	.WRERR(multififo5_fifo200_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_201 (
	.DI(multififo5_fifo201_di),
	.RDCLK(multififo5_fifo201_rdClk),
	.RDEN(multififo5_fifo201_rdEnable),
	.RST(multififo5_fifo201_reset),
	.WRCLK(multififo5_fifo201_wrClk),
	.WREN(multififo5_fifo201_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo201_almostEmpty),
	.ALMOSTFULL(multififo5_fifo201_almostFull),
	.DO(multififo5_fifo201_do),
	.EMPTY(multififo5_fifo201_empty),
	.FULL(multififo5_fifo201_full),
	.RDCOUNT(multififo5_fifo201_rdCount),
	.RDERR(multififo5_fifo201_readError),
	.WRCOUNT(multififo5_fifo201_wrCount),
	.WRERR(multififo5_fifo201_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_202 (
	.DI(multififo5_fifo202_di),
	.RDCLK(multififo5_fifo202_rdClk),
	.RDEN(multififo5_fifo202_rdEnable),
	.RST(multififo5_fifo202_reset),
	.WRCLK(multififo5_fifo202_wrClk),
	.WREN(multififo5_fifo202_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo202_almostEmpty),
	.ALMOSTFULL(multififo5_fifo202_almostFull),
	.DO(multififo5_fifo202_do),
	.EMPTY(multififo5_fifo202_empty),
	.FULL(multififo5_fifo202_full),
	.RDCOUNT(multififo5_fifo202_rdCount),
	.RDERR(multififo5_fifo202_readError),
	.WRCOUNT(multififo5_fifo202_wrCount),
	.WRERR(multififo5_fifo202_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_203 (
	.DI(multififo5_fifo203_di),
	.RDCLK(multififo5_fifo203_rdClk),
	.RDEN(multififo5_fifo203_rdEnable),
	.RST(multififo5_fifo203_reset),
	.WRCLK(multififo5_fifo203_wrClk),
	.WREN(multififo5_fifo203_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo203_almostEmpty),
	.ALMOSTFULL(multififo5_fifo203_almostFull),
	.DO(multififo5_fifo203_do),
	.EMPTY(multififo5_fifo203_empty),
	.FULL(multififo5_fifo203_full),
	.RDCOUNT(multififo5_fifo203_rdCount),
	.RDERR(multififo5_fifo203_readError),
	.WRCOUNT(multififo5_fifo203_wrCount),
	.WRERR(multififo5_fifo203_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_204 (
	.DI(multififo5_fifo204_di),
	.RDCLK(multififo5_fifo204_rdClk),
	.RDEN(multififo5_fifo204_rdEnable),
	.RST(multififo5_fifo204_reset),
	.WRCLK(multififo5_fifo204_wrClk),
	.WREN(multififo5_fifo204_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo204_almostEmpty),
	.ALMOSTFULL(multififo5_fifo204_almostFull),
	.DO(multififo5_fifo204_do),
	.EMPTY(multififo5_fifo204_empty),
	.FULL(multififo5_fifo204_full),
	.RDCOUNT(multififo5_fifo204_rdCount),
	.RDERR(multififo5_fifo204_readError),
	.WRCOUNT(multififo5_fifo204_wrCount),
	.WRERR(multififo5_fifo204_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_205 (
	.DI(multififo5_fifo205_di),
	.RDCLK(multififo5_fifo205_rdClk),
	.RDEN(multififo5_fifo205_rdEnable),
	.RST(multififo5_fifo205_reset),
	.WRCLK(multififo5_fifo205_wrClk),
	.WREN(multififo5_fifo205_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo205_almostEmpty),
	.ALMOSTFULL(multififo5_fifo205_almostFull),
	.DO(multififo5_fifo205_do),
	.EMPTY(multififo5_fifo205_empty),
	.FULL(multififo5_fifo205_full),
	.RDCOUNT(multififo5_fifo205_rdCount),
	.RDERR(multififo5_fifo205_readError),
	.WRCOUNT(multififo5_fifo205_wrCount),
	.WRERR(multififo5_fifo205_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_206 (
	.DI(multififo5_fifo206_di),
	.RDCLK(multififo5_fifo206_rdClk),
	.RDEN(multififo5_fifo206_rdEnable),
	.RST(multififo5_fifo206_reset),
	.WRCLK(multififo5_fifo206_wrClk),
	.WREN(multififo5_fifo206_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo206_almostEmpty),
	.ALMOSTFULL(multififo5_fifo206_almostFull),
	.DO(multififo5_fifo206_do),
	.EMPTY(multififo5_fifo206_empty),
	.FULL(multififo5_fifo206_full),
	.RDCOUNT(multififo5_fifo206_rdCount),
	.RDERR(multififo5_fifo206_readError),
	.WRCOUNT(multififo5_fifo206_wrCount),
	.WRERR(multififo5_fifo206_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_207 (
	.DI(multififo5_fifo207_di),
	.RDCLK(multififo5_fifo207_rdClk),
	.RDEN(multififo5_fifo207_rdEnable),
	.RST(multififo5_fifo207_reset),
	.WRCLK(multififo5_fifo207_wrClk),
	.WREN(multififo5_fifo207_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo207_almostEmpty),
	.ALMOSTFULL(multififo5_fifo207_almostFull),
	.DO(multififo5_fifo207_do),
	.EMPTY(multififo5_fifo207_empty),
	.FULL(multififo5_fifo207_full),
	.RDCOUNT(multififo5_fifo207_rdCount),
	.RDERR(multififo5_fifo207_readError),
	.WRCOUNT(multififo5_fifo207_wrCount),
	.WRERR(multififo5_fifo207_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_208 (
	.DI(multififo5_fifo208_di),
	.RDCLK(multififo5_fifo208_rdClk),
	.RDEN(multififo5_fifo208_rdEnable),
	.RST(multififo5_fifo208_reset),
	.WRCLK(multififo5_fifo208_wrClk),
	.WREN(multififo5_fifo208_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo208_almostEmpty),
	.ALMOSTFULL(multififo5_fifo208_almostFull),
	.DO(multififo5_fifo208_do),
	.EMPTY(multififo5_fifo208_empty),
	.FULL(multififo5_fifo208_full),
	.RDCOUNT(multififo5_fifo208_rdCount),
	.RDERR(multififo5_fifo208_readError),
	.WRCOUNT(multififo5_fifo208_wrCount),
	.WRERR(multififo5_fifo208_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_209 (
	.DI(multififo5_fifo209_di),
	.RDCLK(multififo5_fifo209_rdClk),
	.RDEN(multififo5_fifo209_rdEnable),
	.RST(multififo5_fifo209_reset),
	.WRCLK(multififo5_fifo209_wrClk),
	.WREN(multififo5_fifo209_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo209_almostEmpty),
	.ALMOSTFULL(multififo5_fifo209_almostFull),
	.DO(multififo5_fifo209_do),
	.EMPTY(multififo5_fifo209_empty),
	.FULL(multififo5_fifo209_full),
	.RDCOUNT(multififo5_fifo209_rdCount),
	.RDERR(multififo5_fifo209_readError),
	.WRCOUNT(multififo5_fifo209_wrCount),
	.WRERR(multififo5_fifo209_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_210 (
	.DI(multififo5_fifo210_di),
	.RDCLK(multififo5_fifo210_rdClk),
	.RDEN(multififo5_fifo210_rdEnable),
	.RST(multififo5_fifo210_reset),
	.WRCLK(multififo5_fifo210_wrClk),
	.WREN(multififo5_fifo210_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo210_almostEmpty),
	.ALMOSTFULL(multififo5_fifo210_almostFull),
	.DO(multififo5_fifo210_do),
	.EMPTY(multififo5_fifo210_empty),
	.FULL(multififo5_fifo210_full),
	.RDCOUNT(multififo5_fifo210_rdCount),
	.RDERR(multififo5_fifo210_readError),
	.WRCOUNT(multififo5_fifo210_wrCount),
	.WRERR(multififo5_fifo210_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_211 (
	.DI(multififo5_fifo211_di),
	.RDCLK(multififo5_fifo211_rdClk),
	.RDEN(multififo5_fifo211_rdEnable),
	.RST(multififo5_fifo211_reset),
	.WRCLK(multififo5_fifo211_wrClk),
	.WREN(multififo5_fifo211_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo211_almostEmpty),
	.ALMOSTFULL(multififo5_fifo211_almostFull),
	.DO(multififo5_fifo211_do),
	.EMPTY(multififo5_fifo211_empty),
	.FULL(multififo5_fifo211_full),
	.RDCOUNT(multififo5_fifo211_rdCount),
	.RDERR(multififo5_fifo211_readError),
	.WRCOUNT(multififo5_fifo211_wrCount),
	.WRERR(multififo5_fifo211_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_212 (
	.DI(multififo5_fifo212_di),
	.RDCLK(multififo5_fifo212_rdClk),
	.RDEN(multififo5_fifo212_rdEnable),
	.RST(multififo5_fifo212_reset),
	.WRCLK(multififo5_fifo212_wrClk),
	.WREN(multififo5_fifo212_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo212_almostEmpty),
	.ALMOSTFULL(multififo5_fifo212_almostFull),
	.DO(multififo5_fifo212_do),
	.EMPTY(multififo5_fifo212_empty),
	.FULL(multififo5_fifo212_full),
	.RDCOUNT(multififo5_fifo212_rdCount),
	.RDERR(multififo5_fifo212_readError),
	.WRCOUNT(multififo5_fifo212_wrCount),
	.WRERR(multififo5_fifo212_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_213 (
	.DI(multififo5_fifo213_di),
	.RDCLK(multififo5_fifo213_rdClk),
	.RDEN(multififo5_fifo213_rdEnable),
	.RST(multififo5_fifo213_reset),
	.WRCLK(multififo5_fifo213_wrClk),
	.WREN(multififo5_fifo213_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo213_almostEmpty),
	.ALMOSTFULL(multififo5_fifo213_almostFull),
	.DO(multififo5_fifo213_do),
	.EMPTY(multififo5_fifo213_empty),
	.FULL(multififo5_fifo213_full),
	.RDCOUNT(multififo5_fifo213_rdCount),
	.RDERR(multififo5_fifo213_readError),
	.WRCOUNT(multififo5_fifo213_wrCount),
	.WRERR(multififo5_fifo213_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_214 (
	.DI(multififo5_fifo214_di),
	.RDCLK(multififo5_fifo214_rdClk),
	.RDEN(multififo5_fifo214_rdEnable),
	.RST(multififo5_fifo214_reset),
	.WRCLK(multififo5_fifo214_wrClk),
	.WREN(multififo5_fifo214_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo214_almostEmpty),
	.ALMOSTFULL(multififo5_fifo214_almostFull),
	.DO(multififo5_fifo214_do),
	.EMPTY(multififo5_fifo214_empty),
	.FULL(multififo5_fifo214_full),
	.RDCOUNT(multififo5_fifo214_rdCount),
	.RDERR(multififo5_fifo214_readError),
	.WRCOUNT(multififo5_fifo214_wrCount),
	.WRERR(multififo5_fifo214_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_215 (
	.DI(multififo5_fifo215_di),
	.RDCLK(multififo5_fifo215_rdClk),
	.RDEN(multififo5_fifo215_rdEnable),
	.RST(multififo5_fifo215_reset),
	.WRCLK(multififo5_fifo215_wrClk),
	.WREN(multififo5_fifo215_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo215_almostEmpty),
	.ALMOSTFULL(multififo5_fifo215_almostFull),
	.DO(multififo5_fifo215_do),
	.EMPTY(multififo5_fifo215_empty),
	.FULL(multififo5_fifo215_full),
	.RDCOUNT(multififo5_fifo215_rdCount),
	.RDERR(multififo5_fifo215_readError),
	.WRCOUNT(multififo5_fifo215_wrCount),
	.WRERR(multififo5_fifo215_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_216 (
	.DI(multififo5_fifo216_di),
	.RDCLK(multififo5_fifo216_rdClk),
	.RDEN(multififo5_fifo216_rdEnable),
	.RST(multififo5_fifo216_reset),
	.WRCLK(multififo5_fifo216_wrClk),
	.WREN(multififo5_fifo216_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo216_almostEmpty),
	.ALMOSTFULL(multififo5_fifo216_almostFull),
	.DO(multififo5_fifo216_do),
	.EMPTY(multififo5_fifo216_empty),
	.FULL(multififo5_fifo216_full),
	.RDCOUNT(multififo5_fifo216_rdCount),
	.RDERR(multififo5_fifo216_readError),
	.WRCOUNT(multififo5_fifo216_wrCount),
	.WRERR(multififo5_fifo216_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_217 (
	.DI(multififo5_fifo217_di),
	.RDCLK(multififo5_fifo217_rdClk),
	.RDEN(multififo5_fifo217_rdEnable),
	.RST(multififo5_fifo217_reset),
	.WRCLK(multififo5_fifo217_wrClk),
	.WREN(multififo5_fifo217_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo217_almostEmpty),
	.ALMOSTFULL(multififo5_fifo217_almostFull),
	.DO(multififo5_fifo217_do),
	.EMPTY(multififo5_fifo217_empty),
	.FULL(multififo5_fifo217_full),
	.RDCOUNT(multififo5_fifo217_rdCount),
	.RDERR(multififo5_fifo217_readError),
	.WRCOUNT(multififo5_fifo217_wrCount),
	.WRERR(multififo5_fifo217_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_218 (
	.DI(multififo5_fifo218_di),
	.RDCLK(multififo5_fifo218_rdClk),
	.RDEN(multififo5_fifo218_rdEnable),
	.RST(multififo5_fifo218_reset),
	.WRCLK(multififo5_fifo218_wrClk),
	.WREN(multififo5_fifo218_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo218_almostEmpty),
	.ALMOSTFULL(multififo5_fifo218_almostFull),
	.DO(multififo5_fifo218_do),
	.EMPTY(multififo5_fifo218_empty),
	.FULL(multififo5_fifo218_full),
	.RDCOUNT(multififo5_fifo218_rdCount),
	.RDERR(multififo5_fifo218_readError),
	.WRCOUNT(multififo5_fifo218_wrCount),
	.WRERR(multififo5_fifo218_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_219 (
	.DI(multififo5_fifo219_di),
	.RDCLK(multififo5_fifo219_rdClk),
	.RDEN(multififo5_fifo219_rdEnable),
	.RST(multififo5_fifo219_reset),
	.WRCLK(multififo5_fifo219_wrClk),
	.WREN(multififo5_fifo219_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo219_almostEmpty),
	.ALMOSTFULL(multififo5_fifo219_almostFull),
	.DO(multififo5_fifo219_do),
	.EMPTY(multififo5_fifo219_empty),
	.FULL(multififo5_fifo219_full),
	.RDCOUNT(multififo5_fifo219_rdCount),
	.RDERR(multififo5_fifo219_readError),
	.WRCOUNT(multififo5_fifo219_wrCount),
	.WRERR(multififo5_fifo219_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_220 (
	.DI(multififo5_fifo220_di),
	.RDCLK(multififo5_fifo220_rdClk),
	.RDEN(multififo5_fifo220_rdEnable),
	.RST(multififo5_fifo220_reset),
	.WRCLK(multififo5_fifo220_wrClk),
	.WREN(multififo5_fifo220_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo220_almostEmpty),
	.ALMOSTFULL(multififo5_fifo220_almostFull),
	.DO(multififo5_fifo220_do),
	.EMPTY(multififo5_fifo220_empty),
	.FULL(multififo5_fifo220_full),
	.RDCOUNT(multififo5_fifo220_rdCount),
	.RDERR(multififo5_fifo220_readError),
	.WRCOUNT(multififo5_fifo220_wrCount),
	.WRERR(multififo5_fifo220_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_221 (
	.DI(multififo5_fifo221_di),
	.RDCLK(multififo5_fifo221_rdClk),
	.RDEN(multififo5_fifo221_rdEnable),
	.RST(multififo5_fifo221_reset),
	.WRCLK(multififo5_fifo221_wrClk),
	.WREN(multififo5_fifo221_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo221_almostEmpty),
	.ALMOSTFULL(multififo5_fifo221_almostFull),
	.DO(multififo5_fifo221_do),
	.EMPTY(multififo5_fifo221_empty),
	.FULL(multififo5_fifo221_full),
	.RDCOUNT(multififo5_fifo221_rdCount),
	.RDERR(multififo5_fifo221_readError),
	.WRCOUNT(multififo5_fifo221_wrCount),
	.WRERR(multififo5_fifo221_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_222 (
	.DI(multififo5_fifo222_di),
	.RDCLK(multififo5_fifo222_rdClk),
	.RDEN(multififo5_fifo222_rdEnable),
	.RST(multififo5_fifo222_reset),
	.WRCLK(multififo5_fifo222_wrClk),
	.WREN(multififo5_fifo222_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo222_almostEmpty),
	.ALMOSTFULL(multififo5_fifo222_almostFull),
	.DO(multififo5_fifo222_do),
	.EMPTY(multififo5_fifo222_empty),
	.FULL(multififo5_fifo222_full),
	.RDCOUNT(multififo5_fifo222_rdCount),
	.RDERR(multififo5_fifo222_readError),
	.WRCOUNT(multififo5_fifo222_wrCount),
	.WRERR(multififo5_fifo222_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_223 (
	.DI(multififo5_fifo223_di),
	.RDCLK(multififo5_fifo223_rdClk),
	.RDEN(multififo5_fifo223_rdEnable),
	.RST(multififo5_fifo223_reset),
	.WRCLK(multififo5_fifo223_wrClk),
	.WREN(multififo5_fifo223_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo223_almostEmpty),
	.ALMOSTFULL(multififo5_fifo223_almostFull),
	.DO(multififo5_fifo223_do),
	.EMPTY(multififo5_fifo223_empty),
	.FULL(multififo5_fifo223_full),
	.RDCOUNT(multififo5_fifo223_rdCount),
	.RDERR(multififo5_fifo223_readError),
	.WRCOUNT(multififo5_fifo223_wrCount),
	.WRERR(multififo5_fifo223_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_224 (
	.DI(multififo5_fifo224_di),
	.RDCLK(multififo5_fifo224_rdClk),
	.RDEN(multififo5_fifo224_rdEnable),
	.RST(multififo5_fifo224_reset),
	.WRCLK(multififo5_fifo224_wrClk),
	.WREN(multififo5_fifo224_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo224_almostEmpty),
	.ALMOSTFULL(multififo5_fifo224_almostFull),
	.DO(multififo5_fifo224_do),
	.EMPTY(multififo5_fifo224_empty),
	.FULL(multififo5_fifo224_full),
	.RDCOUNT(multififo5_fifo224_rdCount),
	.RDERR(multififo5_fifo224_readError),
	.WRCOUNT(multififo5_fifo224_wrCount),
	.WRERR(multififo5_fifo224_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_225 (
	.DI(multififo5_fifo225_di),
	.RDCLK(multififo5_fifo225_rdClk),
	.RDEN(multififo5_fifo225_rdEnable),
	.RST(multififo5_fifo225_reset),
	.WRCLK(multififo5_fifo225_wrClk),
	.WREN(multififo5_fifo225_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo225_almostEmpty),
	.ALMOSTFULL(multififo5_fifo225_almostFull),
	.DO(multififo5_fifo225_do),
	.EMPTY(multififo5_fifo225_empty),
	.FULL(multififo5_fifo225_full),
	.RDCOUNT(multififo5_fifo225_rdCount),
	.RDERR(multififo5_fifo225_readError),
	.WRCOUNT(multififo5_fifo225_wrCount),
	.WRERR(multififo5_fifo225_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_226 (
	.DI(multififo5_fifo226_di),
	.RDCLK(multififo5_fifo226_rdClk),
	.RDEN(multififo5_fifo226_rdEnable),
	.RST(multififo5_fifo226_reset),
	.WRCLK(multififo5_fifo226_wrClk),
	.WREN(multififo5_fifo226_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo226_almostEmpty),
	.ALMOSTFULL(multififo5_fifo226_almostFull),
	.DO(multififo5_fifo226_do),
	.EMPTY(multififo5_fifo226_empty),
	.FULL(multififo5_fifo226_full),
	.RDCOUNT(multififo5_fifo226_rdCount),
	.RDERR(multififo5_fifo226_readError),
	.WRCOUNT(multififo5_fifo226_wrCount),
	.WRERR(multififo5_fifo226_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_227 (
	.DI(multififo5_fifo227_di),
	.RDCLK(multififo5_fifo227_rdClk),
	.RDEN(multififo5_fifo227_rdEnable),
	.RST(multififo5_fifo227_reset),
	.WRCLK(multififo5_fifo227_wrClk),
	.WREN(multififo5_fifo227_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo227_almostEmpty),
	.ALMOSTFULL(multififo5_fifo227_almostFull),
	.DO(multififo5_fifo227_do),
	.EMPTY(multififo5_fifo227_empty),
	.FULL(multififo5_fifo227_full),
	.RDCOUNT(multififo5_fifo227_rdCount),
	.RDERR(multififo5_fifo227_readError),
	.WRCOUNT(multififo5_fifo227_wrCount),
	.WRERR(multififo5_fifo227_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_228 (
	.DI(multififo5_fifo228_di),
	.RDCLK(multififo5_fifo228_rdClk),
	.RDEN(multififo5_fifo228_rdEnable),
	.RST(multififo5_fifo228_reset),
	.WRCLK(multififo5_fifo228_wrClk),
	.WREN(multififo5_fifo228_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo228_almostEmpty),
	.ALMOSTFULL(multififo5_fifo228_almostFull),
	.DO(multififo5_fifo228_do),
	.EMPTY(multififo5_fifo228_empty),
	.FULL(multififo5_fifo228_full),
	.RDCOUNT(multififo5_fifo228_rdCount),
	.RDERR(multififo5_fifo228_readError),
	.WRCOUNT(multififo5_fifo228_wrCount),
	.WRERR(multififo5_fifo228_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_229 (
	.DI(multififo5_fifo229_di),
	.RDCLK(multififo5_fifo229_rdClk),
	.RDEN(multififo5_fifo229_rdEnable),
	.RST(multififo5_fifo229_reset),
	.WRCLK(multififo5_fifo229_wrClk),
	.WREN(multififo5_fifo229_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo229_almostEmpty),
	.ALMOSTFULL(multififo5_fifo229_almostFull),
	.DO(multififo5_fifo229_do),
	.EMPTY(multififo5_fifo229_empty),
	.FULL(multififo5_fifo229_full),
	.RDCOUNT(multififo5_fifo229_rdCount),
	.RDERR(multififo5_fifo229_readError),
	.WRCOUNT(multififo5_fifo229_wrCount),
	.WRERR(multififo5_fifo229_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_230 (
	.DI(multififo5_fifo230_di),
	.RDCLK(multififo5_fifo230_rdClk),
	.RDEN(multififo5_fifo230_rdEnable),
	.RST(multififo5_fifo230_reset),
	.WRCLK(multififo5_fifo230_wrClk),
	.WREN(multififo5_fifo230_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo230_almostEmpty),
	.ALMOSTFULL(multififo5_fifo230_almostFull),
	.DO(multififo5_fifo230_do),
	.EMPTY(multififo5_fifo230_empty),
	.FULL(multififo5_fifo230_full),
	.RDCOUNT(multififo5_fifo230_rdCount),
	.RDERR(multififo5_fifo230_readError),
	.WRCOUNT(multififo5_fifo230_wrCount),
	.WRERR(multififo5_fifo230_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_231 (
	.DI(multififo5_fifo231_di),
	.RDCLK(multififo5_fifo231_rdClk),
	.RDEN(multififo5_fifo231_rdEnable),
	.RST(multififo5_fifo231_reset),
	.WRCLK(multififo5_fifo231_wrClk),
	.WREN(multififo5_fifo231_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo231_almostEmpty),
	.ALMOSTFULL(multififo5_fifo231_almostFull),
	.DO(multififo5_fifo231_do),
	.EMPTY(multififo5_fifo231_empty),
	.FULL(multififo5_fifo231_full),
	.RDCOUNT(multififo5_fifo231_rdCount),
	.RDERR(multififo5_fifo231_readError),
	.WRCOUNT(multififo5_fifo231_wrCount),
	.WRERR(multififo5_fifo231_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_232 (
	.DI(multififo5_fifo232_di),
	.RDCLK(multififo5_fifo232_rdClk),
	.RDEN(multififo5_fifo232_rdEnable),
	.RST(multififo5_fifo232_reset),
	.WRCLK(multififo5_fifo232_wrClk),
	.WREN(multififo5_fifo232_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo232_almostEmpty),
	.ALMOSTFULL(multififo5_fifo232_almostFull),
	.DO(multififo5_fifo232_do),
	.EMPTY(multififo5_fifo232_empty),
	.FULL(multififo5_fifo232_full),
	.RDCOUNT(multififo5_fifo232_rdCount),
	.RDERR(multififo5_fifo232_readError),
	.WRCOUNT(multififo5_fifo232_wrCount),
	.WRERR(multififo5_fifo232_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_233 (
	.DI(multififo5_fifo233_di),
	.RDCLK(multififo5_fifo233_rdClk),
	.RDEN(multififo5_fifo233_rdEnable),
	.RST(multififo5_fifo233_reset),
	.WRCLK(multififo5_fifo233_wrClk),
	.WREN(multififo5_fifo233_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo233_almostEmpty),
	.ALMOSTFULL(multififo5_fifo233_almostFull),
	.DO(multififo5_fifo233_do),
	.EMPTY(multififo5_fifo233_empty),
	.FULL(multififo5_fifo233_full),
	.RDCOUNT(multififo5_fifo233_rdCount),
	.RDERR(multififo5_fifo233_readError),
	.WRCOUNT(multififo5_fifo233_wrCount),
	.WRERR(multififo5_fifo233_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_234 (
	.DI(multififo5_fifo234_di),
	.RDCLK(multififo5_fifo234_rdClk),
	.RDEN(multififo5_fifo234_rdEnable),
	.RST(multififo5_fifo234_reset),
	.WRCLK(multififo5_fifo234_wrClk),
	.WREN(multififo5_fifo234_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo234_almostEmpty),
	.ALMOSTFULL(multififo5_fifo234_almostFull),
	.DO(multififo5_fifo234_do),
	.EMPTY(multififo5_fifo234_empty),
	.FULL(multififo5_fifo234_full),
	.RDCOUNT(multififo5_fifo234_rdCount),
	.RDERR(multififo5_fifo234_readError),
	.WRCOUNT(multififo5_fifo234_wrCount),
	.WRERR(multififo5_fifo234_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_235 (
	.DI(multififo5_fifo235_di),
	.RDCLK(multififo5_fifo235_rdClk),
	.RDEN(multififo5_fifo235_rdEnable),
	.RST(multififo5_fifo235_reset),
	.WRCLK(multififo5_fifo235_wrClk),
	.WREN(multififo5_fifo235_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo235_almostEmpty),
	.ALMOSTFULL(multififo5_fifo235_almostFull),
	.DO(multififo5_fifo235_do),
	.EMPTY(multififo5_fifo235_empty),
	.FULL(multififo5_fifo235_full),
	.RDCOUNT(multififo5_fifo235_rdCount),
	.RDERR(multififo5_fifo235_readError),
	.WRCOUNT(multififo5_fifo235_wrCount),
	.WRERR(multififo5_fifo235_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_236 (
	.DI(multififo5_fifo236_di),
	.RDCLK(multififo5_fifo236_rdClk),
	.RDEN(multififo5_fifo236_rdEnable),
	.RST(multififo5_fifo236_reset),
	.WRCLK(multififo5_fifo236_wrClk),
	.WREN(multififo5_fifo236_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo236_almostEmpty),
	.ALMOSTFULL(multififo5_fifo236_almostFull),
	.DO(multififo5_fifo236_do),
	.EMPTY(multififo5_fifo236_empty),
	.FULL(multififo5_fifo236_full),
	.RDCOUNT(multififo5_fifo236_rdCount),
	.RDERR(multififo5_fifo236_readError),
	.WRCOUNT(multififo5_fifo236_wrCount),
	.WRERR(multififo5_fifo236_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_237 (
	.DI(multififo5_fifo237_di),
	.RDCLK(multififo5_fifo237_rdClk),
	.RDEN(multififo5_fifo237_rdEnable),
	.RST(multififo5_fifo237_reset),
	.WRCLK(multififo5_fifo237_wrClk),
	.WREN(multififo5_fifo237_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo237_almostEmpty),
	.ALMOSTFULL(multififo5_fifo237_almostFull),
	.DO(multififo5_fifo237_do),
	.EMPTY(multififo5_fifo237_empty),
	.FULL(multififo5_fifo237_full),
	.RDCOUNT(multififo5_fifo237_rdCount),
	.RDERR(multififo5_fifo237_readError),
	.WRCOUNT(multififo5_fifo237_wrCount),
	.WRERR(multififo5_fifo237_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_238 (
	.DI(multififo5_fifo238_di),
	.RDCLK(multififo5_fifo238_rdClk),
	.RDEN(multififo5_fifo238_rdEnable),
	.RST(multififo5_fifo238_reset),
	.WRCLK(multififo5_fifo238_wrClk),
	.WREN(multififo5_fifo238_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo238_almostEmpty),
	.ALMOSTFULL(multififo5_fifo238_almostFull),
	.DO(multififo5_fifo238_do),
	.EMPTY(multififo5_fifo238_empty),
	.FULL(multififo5_fifo238_full),
	.RDCOUNT(multififo5_fifo238_rdCount),
	.RDERR(multififo5_fifo238_readError),
	.WRCOUNT(multififo5_fifo238_wrCount),
	.WRERR(multififo5_fifo238_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_239 (
	.DI(multififo5_fifo239_di),
	.RDCLK(multififo5_fifo239_rdClk),
	.RDEN(multififo5_fifo239_rdEnable),
	.RST(multififo5_fifo239_reset),
	.WRCLK(multififo5_fifo239_wrClk),
	.WREN(multififo5_fifo239_wrEnable),
	.ALMOSTEMPTY(multififo5_fifo239_almostEmpty),
	.ALMOSTFULL(multififo5_fifo239_almostFull),
	.DO(multififo5_fifo239_do),
	.EMPTY(multififo5_fifo239_empty),
	.FULL(multififo5_fifo239_full),
	.RDCOUNT(multififo5_fifo239_rdCount),
	.RDERR(multififo5_fifo239_readError),
	.WRCOUNT(multififo5_fifo239_wrCount),
	.WRERR(multififo5_fifo239_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_240 (
	.DI(multififo6_fifo240_di),
	.RDCLK(multififo6_fifo240_rdClk),
	.RDEN(multififo6_fifo240_rdEnable),
	.RST(multififo6_fifo240_reset),
	.WRCLK(multififo6_fifo240_wrClk),
	.WREN(multififo6_fifo240_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo240_almostEmpty),
	.ALMOSTFULL(multififo6_fifo240_almostFull),
	.DO(multififo6_fifo240_do),
	.EMPTY(multififo6_fifo240_empty),
	.FULL(multififo6_fifo240_full),
	.RDCOUNT(multififo6_fifo240_rdCount),
	.RDERR(multififo6_fifo240_readError),
	.WRCOUNT(multififo6_fifo240_wrCount),
	.WRERR(multififo6_fifo240_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_241 (
	.DI(multififo6_fifo241_di),
	.RDCLK(multififo6_fifo241_rdClk),
	.RDEN(multififo6_fifo241_rdEnable),
	.RST(multififo6_fifo241_reset),
	.WRCLK(multififo6_fifo241_wrClk),
	.WREN(multififo6_fifo241_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo241_almostEmpty),
	.ALMOSTFULL(multififo6_fifo241_almostFull),
	.DO(multififo6_fifo241_do),
	.EMPTY(multififo6_fifo241_empty),
	.FULL(multififo6_fifo241_full),
	.RDCOUNT(multififo6_fifo241_rdCount),
	.RDERR(multififo6_fifo241_readError),
	.WRCOUNT(multififo6_fifo241_wrCount),
	.WRERR(multififo6_fifo241_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_242 (
	.DI(multififo6_fifo242_di),
	.RDCLK(multififo6_fifo242_rdClk),
	.RDEN(multififo6_fifo242_rdEnable),
	.RST(multififo6_fifo242_reset),
	.WRCLK(multififo6_fifo242_wrClk),
	.WREN(multififo6_fifo242_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo242_almostEmpty),
	.ALMOSTFULL(multififo6_fifo242_almostFull),
	.DO(multififo6_fifo242_do),
	.EMPTY(multififo6_fifo242_empty),
	.FULL(multififo6_fifo242_full),
	.RDCOUNT(multififo6_fifo242_rdCount),
	.RDERR(multififo6_fifo242_readError),
	.WRCOUNT(multififo6_fifo242_wrCount),
	.WRERR(multififo6_fifo242_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_243 (
	.DI(multififo6_fifo243_di),
	.RDCLK(multififo6_fifo243_rdClk),
	.RDEN(multififo6_fifo243_rdEnable),
	.RST(multififo6_fifo243_reset),
	.WRCLK(multififo6_fifo243_wrClk),
	.WREN(multififo6_fifo243_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo243_almostEmpty),
	.ALMOSTFULL(multififo6_fifo243_almostFull),
	.DO(multififo6_fifo243_do),
	.EMPTY(multififo6_fifo243_empty),
	.FULL(multififo6_fifo243_full),
	.RDCOUNT(multififo6_fifo243_rdCount),
	.RDERR(multififo6_fifo243_readError),
	.WRCOUNT(multififo6_fifo243_wrCount),
	.WRERR(multififo6_fifo243_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_244 (
	.DI(multififo6_fifo244_di),
	.RDCLK(multififo6_fifo244_rdClk),
	.RDEN(multififo6_fifo244_rdEnable),
	.RST(multififo6_fifo244_reset),
	.WRCLK(multififo6_fifo244_wrClk),
	.WREN(multififo6_fifo244_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo244_almostEmpty),
	.ALMOSTFULL(multififo6_fifo244_almostFull),
	.DO(multififo6_fifo244_do),
	.EMPTY(multififo6_fifo244_empty),
	.FULL(multififo6_fifo244_full),
	.RDCOUNT(multififo6_fifo244_rdCount),
	.RDERR(multififo6_fifo244_readError),
	.WRCOUNT(multififo6_fifo244_wrCount),
	.WRERR(multififo6_fifo244_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_245 (
	.DI(multififo6_fifo245_di),
	.RDCLK(multififo6_fifo245_rdClk),
	.RDEN(multififo6_fifo245_rdEnable),
	.RST(multififo6_fifo245_reset),
	.WRCLK(multififo6_fifo245_wrClk),
	.WREN(multififo6_fifo245_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo245_almostEmpty),
	.ALMOSTFULL(multififo6_fifo245_almostFull),
	.DO(multififo6_fifo245_do),
	.EMPTY(multififo6_fifo245_empty),
	.FULL(multififo6_fifo245_full),
	.RDCOUNT(multififo6_fifo245_rdCount),
	.RDERR(multififo6_fifo245_readError),
	.WRCOUNT(multififo6_fifo245_wrCount),
	.WRERR(multififo6_fifo245_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_246 (
	.DI(multififo6_fifo246_di),
	.RDCLK(multififo6_fifo246_rdClk),
	.RDEN(multififo6_fifo246_rdEnable),
	.RST(multififo6_fifo246_reset),
	.WRCLK(multififo6_fifo246_wrClk),
	.WREN(multififo6_fifo246_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo246_almostEmpty),
	.ALMOSTFULL(multififo6_fifo246_almostFull),
	.DO(multififo6_fifo246_do),
	.EMPTY(multififo6_fifo246_empty),
	.FULL(multififo6_fifo246_full),
	.RDCOUNT(multififo6_fifo246_rdCount),
	.RDERR(multififo6_fifo246_readError),
	.WRCOUNT(multififo6_fifo246_wrCount),
	.WRERR(multififo6_fifo246_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_247 (
	.DI(multififo6_fifo247_di),
	.RDCLK(multififo6_fifo247_rdClk),
	.RDEN(multififo6_fifo247_rdEnable),
	.RST(multififo6_fifo247_reset),
	.WRCLK(multififo6_fifo247_wrClk),
	.WREN(multififo6_fifo247_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo247_almostEmpty),
	.ALMOSTFULL(multififo6_fifo247_almostFull),
	.DO(multififo6_fifo247_do),
	.EMPTY(multififo6_fifo247_empty),
	.FULL(multififo6_fifo247_full),
	.RDCOUNT(multififo6_fifo247_rdCount),
	.RDERR(multififo6_fifo247_readError),
	.WRCOUNT(multififo6_fifo247_wrCount),
	.WRERR(multififo6_fifo247_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_248 (
	.DI(multififo6_fifo248_di),
	.RDCLK(multififo6_fifo248_rdClk),
	.RDEN(multififo6_fifo248_rdEnable),
	.RST(multififo6_fifo248_reset),
	.WRCLK(multififo6_fifo248_wrClk),
	.WREN(multififo6_fifo248_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo248_almostEmpty),
	.ALMOSTFULL(multififo6_fifo248_almostFull),
	.DO(multififo6_fifo248_do),
	.EMPTY(multififo6_fifo248_empty),
	.FULL(multififo6_fifo248_full),
	.RDCOUNT(multififo6_fifo248_rdCount),
	.RDERR(multififo6_fifo248_readError),
	.WRCOUNT(multififo6_fifo248_wrCount),
	.WRERR(multififo6_fifo248_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_249 (
	.DI(multififo6_fifo249_di),
	.RDCLK(multififo6_fifo249_rdClk),
	.RDEN(multififo6_fifo249_rdEnable),
	.RST(multififo6_fifo249_reset),
	.WRCLK(multififo6_fifo249_wrClk),
	.WREN(multififo6_fifo249_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo249_almostEmpty),
	.ALMOSTFULL(multififo6_fifo249_almostFull),
	.DO(multififo6_fifo249_do),
	.EMPTY(multififo6_fifo249_empty),
	.FULL(multififo6_fifo249_full),
	.RDCOUNT(multififo6_fifo249_rdCount),
	.RDERR(multififo6_fifo249_readError),
	.WRCOUNT(multififo6_fifo249_wrCount),
	.WRERR(multififo6_fifo249_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_250 (
	.DI(multififo6_fifo250_di),
	.RDCLK(multififo6_fifo250_rdClk),
	.RDEN(multififo6_fifo250_rdEnable),
	.RST(multififo6_fifo250_reset),
	.WRCLK(multififo6_fifo250_wrClk),
	.WREN(multififo6_fifo250_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo250_almostEmpty),
	.ALMOSTFULL(multififo6_fifo250_almostFull),
	.DO(multififo6_fifo250_do),
	.EMPTY(multififo6_fifo250_empty),
	.FULL(multififo6_fifo250_full),
	.RDCOUNT(multififo6_fifo250_rdCount),
	.RDERR(multififo6_fifo250_readError),
	.WRCOUNT(multififo6_fifo250_wrCount),
	.WRERR(multififo6_fifo250_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_251 (
	.DI(multififo6_fifo251_di),
	.RDCLK(multififo6_fifo251_rdClk),
	.RDEN(multififo6_fifo251_rdEnable),
	.RST(multififo6_fifo251_reset),
	.WRCLK(multififo6_fifo251_wrClk),
	.WREN(multififo6_fifo251_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo251_almostEmpty),
	.ALMOSTFULL(multififo6_fifo251_almostFull),
	.DO(multififo6_fifo251_do),
	.EMPTY(multififo6_fifo251_empty),
	.FULL(multififo6_fifo251_full),
	.RDCOUNT(multififo6_fifo251_rdCount),
	.RDERR(multififo6_fifo251_readError),
	.WRCOUNT(multififo6_fifo251_wrCount),
	.WRERR(multififo6_fifo251_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_252 (
	.DI(multififo6_fifo252_di),
	.RDCLK(multififo6_fifo252_rdClk),
	.RDEN(multififo6_fifo252_rdEnable),
	.RST(multififo6_fifo252_reset),
	.WRCLK(multififo6_fifo252_wrClk),
	.WREN(multififo6_fifo252_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo252_almostEmpty),
	.ALMOSTFULL(multififo6_fifo252_almostFull),
	.DO(multififo6_fifo252_do),
	.EMPTY(multififo6_fifo252_empty),
	.FULL(multififo6_fifo252_full),
	.RDCOUNT(multififo6_fifo252_rdCount),
	.RDERR(multififo6_fifo252_readError),
	.WRCOUNT(multififo6_fifo252_wrCount),
	.WRERR(multififo6_fifo252_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_253 (
	.DI(multififo6_fifo253_di),
	.RDCLK(multififo6_fifo253_rdClk),
	.RDEN(multififo6_fifo253_rdEnable),
	.RST(multififo6_fifo253_reset),
	.WRCLK(multififo6_fifo253_wrClk),
	.WREN(multififo6_fifo253_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo253_almostEmpty),
	.ALMOSTFULL(multififo6_fifo253_almostFull),
	.DO(multififo6_fifo253_do),
	.EMPTY(multififo6_fifo253_empty),
	.FULL(multififo6_fifo253_full),
	.RDCOUNT(multififo6_fifo253_rdCount),
	.RDERR(multififo6_fifo253_readError),
	.WRCOUNT(multififo6_fifo253_wrCount),
	.WRERR(multififo6_fifo253_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_254 (
	.DI(multififo6_fifo254_di),
	.RDCLK(multififo6_fifo254_rdClk),
	.RDEN(multififo6_fifo254_rdEnable),
	.RST(multififo6_fifo254_reset),
	.WRCLK(multififo6_fifo254_wrClk),
	.WREN(multififo6_fifo254_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo254_almostEmpty),
	.ALMOSTFULL(multififo6_fifo254_almostFull),
	.DO(multififo6_fifo254_do),
	.EMPTY(multififo6_fifo254_empty),
	.FULL(multififo6_fifo254_full),
	.RDCOUNT(multififo6_fifo254_rdCount),
	.RDERR(multififo6_fifo254_readError),
	.WRCOUNT(multififo6_fifo254_wrCount),
	.WRERR(multififo6_fifo254_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_255 (
	.DI(multififo6_fifo255_di),
	.RDCLK(multififo6_fifo255_rdClk),
	.RDEN(multififo6_fifo255_rdEnable),
	.RST(multififo6_fifo255_reset),
	.WRCLK(multififo6_fifo255_wrClk),
	.WREN(multififo6_fifo255_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo255_almostEmpty),
	.ALMOSTFULL(multififo6_fifo255_almostFull),
	.DO(multififo6_fifo255_do),
	.EMPTY(multififo6_fifo255_empty),
	.FULL(multififo6_fifo255_full),
	.RDCOUNT(multififo6_fifo255_rdCount),
	.RDERR(multififo6_fifo255_readError),
	.WRCOUNT(multififo6_fifo255_wrCount),
	.WRERR(multififo6_fifo255_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_256 (
	.DI(multififo6_fifo256_di),
	.RDCLK(multififo6_fifo256_rdClk),
	.RDEN(multififo6_fifo256_rdEnable),
	.RST(multififo6_fifo256_reset),
	.WRCLK(multififo6_fifo256_wrClk),
	.WREN(multififo6_fifo256_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo256_almostEmpty),
	.ALMOSTFULL(multififo6_fifo256_almostFull),
	.DO(multififo6_fifo256_do),
	.EMPTY(multififo6_fifo256_empty),
	.FULL(multififo6_fifo256_full),
	.RDCOUNT(multififo6_fifo256_rdCount),
	.RDERR(multififo6_fifo256_readError),
	.WRCOUNT(multififo6_fifo256_wrCount),
	.WRERR(multififo6_fifo256_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_257 (
	.DI(multififo6_fifo257_di),
	.RDCLK(multififo6_fifo257_rdClk),
	.RDEN(multififo6_fifo257_rdEnable),
	.RST(multififo6_fifo257_reset),
	.WRCLK(multififo6_fifo257_wrClk),
	.WREN(multififo6_fifo257_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo257_almostEmpty),
	.ALMOSTFULL(multififo6_fifo257_almostFull),
	.DO(multififo6_fifo257_do),
	.EMPTY(multififo6_fifo257_empty),
	.FULL(multififo6_fifo257_full),
	.RDCOUNT(multififo6_fifo257_rdCount),
	.RDERR(multififo6_fifo257_readError),
	.WRCOUNT(multififo6_fifo257_wrCount),
	.WRERR(multififo6_fifo257_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_258 (
	.DI(multififo6_fifo258_di),
	.RDCLK(multififo6_fifo258_rdClk),
	.RDEN(multififo6_fifo258_rdEnable),
	.RST(multififo6_fifo258_reset),
	.WRCLK(multififo6_fifo258_wrClk),
	.WREN(multififo6_fifo258_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo258_almostEmpty),
	.ALMOSTFULL(multififo6_fifo258_almostFull),
	.DO(multififo6_fifo258_do),
	.EMPTY(multififo6_fifo258_empty),
	.FULL(multififo6_fifo258_full),
	.RDCOUNT(multififo6_fifo258_rdCount),
	.RDERR(multififo6_fifo258_readError),
	.WRCOUNT(multififo6_fifo258_wrCount),
	.WRERR(multififo6_fifo258_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_259 (
	.DI(multififo6_fifo259_di),
	.RDCLK(multififo6_fifo259_rdClk),
	.RDEN(multififo6_fifo259_rdEnable),
	.RST(multififo6_fifo259_reset),
	.WRCLK(multififo6_fifo259_wrClk),
	.WREN(multififo6_fifo259_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo259_almostEmpty),
	.ALMOSTFULL(multififo6_fifo259_almostFull),
	.DO(multififo6_fifo259_do),
	.EMPTY(multififo6_fifo259_empty),
	.FULL(multififo6_fifo259_full),
	.RDCOUNT(multififo6_fifo259_rdCount),
	.RDERR(multififo6_fifo259_readError),
	.WRCOUNT(multififo6_fifo259_wrCount),
	.WRERR(multififo6_fifo259_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_260 (
	.DI(multififo6_fifo260_di),
	.RDCLK(multififo6_fifo260_rdClk),
	.RDEN(multififo6_fifo260_rdEnable),
	.RST(multififo6_fifo260_reset),
	.WRCLK(multififo6_fifo260_wrClk),
	.WREN(multififo6_fifo260_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo260_almostEmpty),
	.ALMOSTFULL(multififo6_fifo260_almostFull),
	.DO(multififo6_fifo260_do),
	.EMPTY(multififo6_fifo260_empty),
	.FULL(multififo6_fifo260_full),
	.RDCOUNT(multififo6_fifo260_rdCount),
	.RDERR(multififo6_fifo260_readError),
	.WRCOUNT(multififo6_fifo260_wrCount),
	.WRERR(multififo6_fifo260_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_261 (
	.DI(multififo6_fifo261_di),
	.RDCLK(multififo6_fifo261_rdClk),
	.RDEN(multififo6_fifo261_rdEnable),
	.RST(multififo6_fifo261_reset),
	.WRCLK(multififo6_fifo261_wrClk),
	.WREN(multififo6_fifo261_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo261_almostEmpty),
	.ALMOSTFULL(multififo6_fifo261_almostFull),
	.DO(multififo6_fifo261_do),
	.EMPTY(multififo6_fifo261_empty),
	.FULL(multififo6_fifo261_full),
	.RDCOUNT(multififo6_fifo261_rdCount),
	.RDERR(multififo6_fifo261_readError),
	.WRCOUNT(multififo6_fifo261_wrCount),
	.WRERR(multififo6_fifo261_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_262 (
	.DI(multififo6_fifo262_di),
	.RDCLK(multififo6_fifo262_rdClk),
	.RDEN(multififo6_fifo262_rdEnable),
	.RST(multififo6_fifo262_reset),
	.WRCLK(multififo6_fifo262_wrClk),
	.WREN(multififo6_fifo262_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo262_almostEmpty),
	.ALMOSTFULL(multififo6_fifo262_almostFull),
	.DO(multififo6_fifo262_do),
	.EMPTY(multififo6_fifo262_empty),
	.FULL(multififo6_fifo262_full),
	.RDCOUNT(multififo6_fifo262_rdCount),
	.RDERR(multififo6_fifo262_readError),
	.WRCOUNT(multififo6_fifo262_wrCount),
	.WRERR(multififo6_fifo262_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_263 (
	.DI(multififo6_fifo263_di),
	.RDCLK(multififo6_fifo263_rdClk),
	.RDEN(multififo6_fifo263_rdEnable),
	.RST(multififo6_fifo263_reset),
	.WRCLK(multififo6_fifo263_wrClk),
	.WREN(multififo6_fifo263_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo263_almostEmpty),
	.ALMOSTFULL(multififo6_fifo263_almostFull),
	.DO(multififo6_fifo263_do),
	.EMPTY(multififo6_fifo263_empty),
	.FULL(multififo6_fifo263_full),
	.RDCOUNT(multififo6_fifo263_rdCount),
	.RDERR(multififo6_fifo263_readError),
	.WRCOUNT(multififo6_fifo263_wrCount),
	.WRERR(multififo6_fifo263_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_264 (
	.DI(multififo6_fifo264_di),
	.RDCLK(multififo6_fifo264_rdClk),
	.RDEN(multififo6_fifo264_rdEnable),
	.RST(multififo6_fifo264_reset),
	.WRCLK(multififo6_fifo264_wrClk),
	.WREN(multififo6_fifo264_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo264_almostEmpty),
	.ALMOSTFULL(multififo6_fifo264_almostFull),
	.DO(multififo6_fifo264_do),
	.EMPTY(multififo6_fifo264_empty),
	.FULL(multififo6_fifo264_full),
	.RDCOUNT(multififo6_fifo264_rdCount),
	.RDERR(multififo6_fifo264_readError),
	.WRCOUNT(multififo6_fifo264_wrCount),
	.WRERR(multififo6_fifo264_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_265 (
	.DI(multififo6_fifo265_di),
	.RDCLK(multififo6_fifo265_rdClk),
	.RDEN(multififo6_fifo265_rdEnable),
	.RST(multififo6_fifo265_reset),
	.WRCLK(multififo6_fifo265_wrClk),
	.WREN(multififo6_fifo265_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo265_almostEmpty),
	.ALMOSTFULL(multififo6_fifo265_almostFull),
	.DO(multififo6_fifo265_do),
	.EMPTY(multififo6_fifo265_empty),
	.FULL(multififo6_fifo265_full),
	.RDCOUNT(multififo6_fifo265_rdCount),
	.RDERR(multififo6_fifo265_readError),
	.WRCOUNT(multififo6_fifo265_wrCount),
	.WRERR(multififo6_fifo265_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_266 (
	.DI(multififo6_fifo266_di),
	.RDCLK(multififo6_fifo266_rdClk),
	.RDEN(multififo6_fifo266_rdEnable),
	.RST(multififo6_fifo266_reset),
	.WRCLK(multififo6_fifo266_wrClk),
	.WREN(multififo6_fifo266_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo266_almostEmpty),
	.ALMOSTFULL(multififo6_fifo266_almostFull),
	.DO(multififo6_fifo266_do),
	.EMPTY(multififo6_fifo266_empty),
	.FULL(multififo6_fifo266_full),
	.RDCOUNT(multififo6_fifo266_rdCount),
	.RDERR(multififo6_fifo266_readError),
	.WRCOUNT(multififo6_fifo266_wrCount),
	.WRERR(multififo6_fifo266_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_267 (
	.DI(multififo6_fifo267_di),
	.RDCLK(multififo6_fifo267_rdClk),
	.RDEN(multififo6_fifo267_rdEnable),
	.RST(multififo6_fifo267_reset),
	.WRCLK(multififo6_fifo267_wrClk),
	.WREN(multififo6_fifo267_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo267_almostEmpty),
	.ALMOSTFULL(multififo6_fifo267_almostFull),
	.DO(multififo6_fifo267_do),
	.EMPTY(multififo6_fifo267_empty),
	.FULL(multififo6_fifo267_full),
	.RDCOUNT(multififo6_fifo267_rdCount),
	.RDERR(multififo6_fifo267_readError),
	.WRCOUNT(multififo6_fifo267_wrCount),
	.WRERR(multififo6_fifo267_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_268 (
	.DI(multififo6_fifo268_di),
	.RDCLK(multififo6_fifo268_rdClk),
	.RDEN(multififo6_fifo268_rdEnable),
	.RST(multififo6_fifo268_reset),
	.WRCLK(multififo6_fifo268_wrClk),
	.WREN(multififo6_fifo268_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo268_almostEmpty),
	.ALMOSTFULL(multififo6_fifo268_almostFull),
	.DO(multififo6_fifo268_do),
	.EMPTY(multififo6_fifo268_empty),
	.FULL(multififo6_fifo268_full),
	.RDCOUNT(multififo6_fifo268_rdCount),
	.RDERR(multififo6_fifo268_readError),
	.WRCOUNT(multififo6_fifo268_wrCount),
	.WRERR(multififo6_fifo268_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_269 (
	.DI(multififo6_fifo269_di),
	.RDCLK(multififo6_fifo269_rdClk),
	.RDEN(multififo6_fifo269_rdEnable),
	.RST(multififo6_fifo269_reset),
	.WRCLK(multififo6_fifo269_wrClk),
	.WREN(multififo6_fifo269_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo269_almostEmpty),
	.ALMOSTFULL(multififo6_fifo269_almostFull),
	.DO(multififo6_fifo269_do),
	.EMPTY(multififo6_fifo269_empty),
	.FULL(multififo6_fifo269_full),
	.RDCOUNT(multififo6_fifo269_rdCount),
	.RDERR(multififo6_fifo269_readError),
	.WRCOUNT(multififo6_fifo269_wrCount),
	.WRERR(multififo6_fifo269_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_270 (
	.DI(multififo6_fifo270_di),
	.RDCLK(multififo6_fifo270_rdClk),
	.RDEN(multififo6_fifo270_rdEnable),
	.RST(multififo6_fifo270_reset),
	.WRCLK(multififo6_fifo270_wrClk),
	.WREN(multififo6_fifo270_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo270_almostEmpty),
	.ALMOSTFULL(multififo6_fifo270_almostFull),
	.DO(multififo6_fifo270_do),
	.EMPTY(multififo6_fifo270_empty),
	.FULL(multififo6_fifo270_full),
	.RDCOUNT(multififo6_fifo270_rdCount),
	.RDERR(multififo6_fifo270_readError),
	.WRCOUNT(multififo6_fifo270_wrCount),
	.WRERR(multififo6_fifo270_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_271 (
	.DI(multififo6_fifo271_di),
	.RDCLK(multififo6_fifo271_rdClk),
	.RDEN(multififo6_fifo271_rdEnable),
	.RST(multififo6_fifo271_reset),
	.WRCLK(multififo6_fifo271_wrClk),
	.WREN(multififo6_fifo271_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo271_almostEmpty),
	.ALMOSTFULL(multififo6_fifo271_almostFull),
	.DO(multififo6_fifo271_do),
	.EMPTY(multififo6_fifo271_empty),
	.FULL(multififo6_fifo271_full),
	.RDCOUNT(multififo6_fifo271_rdCount),
	.RDERR(multififo6_fifo271_readError),
	.WRCOUNT(multififo6_fifo271_wrCount),
	.WRERR(multififo6_fifo271_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_272 (
	.DI(multififo6_fifo272_di),
	.RDCLK(multififo6_fifo272_rdClk),
	.RDEN(multififo6_fifo272_rdEnable),
	.RST(multififo6_fifo272_reset),
	.WRCLK(multififo6_fifo272_wrClk),
	.WREN(multififo6_fifo272_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo272_almostEmpty),
	.ALMOSTFULL(multififo6_fifo272_almostFull),
	.DO(multififo6_fifo272_do),
	.EMPTY(multififo6_fifo272_empty),
	.FULL(multififo6_fifo272_full),
	.RDCOUNT(multififo6_fifo272_rdCount),
	.RDERR(multififo6_fifo272_readError),
	.WRCOUNT(multififo6_fifo272_wrCount),
	.WRERR(multififo6_fifo272_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_273 (
	.DI(multififo6_fifo273_di),
	.RDCLK(multififo6_fifo273_rdClk),
	.RDEN(multififo6_fifo273_rdEnable),
	.RST(multififo6_fifo273_reset),
	.WRCLK(multififo6_fifo273_wrClk),
	.WREN(multififo6_fifo273_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo273_almostEmpty),
	.ALMOSTFULL(multififo6_fifo273_almostFull),
	.DO(multififo6_fifo273_do),
	.EMPTY(multififo6_fifo273_empty),
	.FULL(multififo6_fifo273_full),
	.RDCOUNT(multififo6_fifo273_rdCount),
	.RDERR(multififo6_fifo273_readError),
	.WRCOUNT(multififo6_fifo273_wrCount),
	.WRERR(multififo6_fifo273_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_274 (
	.DI(multififo6_fifo274_di),
	.RDCLK(multififo6_fifo274_rdClk),
	.RDEN(multififo6_fifo274_rdEnable),
	.RST(multififo6_fifo274_reset),
	.WRCLK(multififo6_fifo274_wrClk),
	.WREN(multififo6_fifo274_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo274_almostEmpty),
	.ALMOSTFULL(multififo6_fifo274_almostFull),
	.DO(multififo6_fifo274_do),
	.EMPTY(multififo6_fifo274_empty),
	.FULL(multififo6_fifo274_full),
	.RDCOUNT(multififo6_fifo274_rdCount),
	.RDERR(multififo6_fifo274_readError),
	.WRCOUNT(multififo6_fifo274_wrCount),
	.WRERR(multififo6_fifo274_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_275 (
	.DI(multififo6_fifo275_di),
	.RDCLK(multififo6_fifo275_rdClk),
	.RDEN(multififo6_fifo275_rdEnable),
	.RST(multififo6_fifo275_reset),
	.WRCLK(multififo6_fifo275_wrClk),
	.WREN(multififo6_fifo275_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo275_almostEmpty),
	.ALMOSTFULL(multififo6_fifo275_almostFull),
	.DO(multififo6_fifo275_do),
	.EMPTY(multififo6_fifo275_empty),
	.FULL(multififo6_fifo275_full),
	.RDCOUNT(multififo6_fifo275_rdCount),
	.RDERR(multififo6_fifo275_readError),
	.WRCOUNT(multififo6_fifo275_wrCount),
	.WRERR(multififo6_fifo275_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_276 (
	.DI(multififo6_fifo276_di),
	.RDCLK(multififo6_fifo276_rdClk),
	.RDEN(multififo6_fifo276_rdEnable),
	.RST(multififo6_fifo276_reset),
	.WRCLK(multififo6_fifo276_wrClk),
	.WREN(multififo6_fifo276_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo276_almostEmpty),
	.ALMOSTFULL(multififo6_fifo276_almostFull),
	.DO(multififo6_fifo276_do),
	.EMPTY(multififo6_fifo276_empty),
	.FULL(multififo6_fifo276_full),
	.RDCOUNT(multififo6_fifo276_rdCount),
	.RDERR(multififo6_fifo276_readError),
	.WRCOUNT(multififo6_fifo276_wrCount),
	.WRERR(multififo6_fifo276_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_277 (
	.DI(multififo6_fifo277_di),
	.RDCLK(multififo6_fifo277_rdClk),
	.RDEN(multififo6_fifo277_rdEnable),
	.RST(multififo6_fifo277_reset),
	.WRCLK(multififo6_fifo277_wrClk),
	.WREN(multififo6_fifo277_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo277_almostEmpty),
	.ALMOSTFULL(multififo6_fifo277_almostFull),
	.DO(multififo6_fifo277_do),
	.EMPTY(multififo6_fifo277_empty),
	.FULL(multififo6_fifo277_full),
	.RDCOUNT(multififo6_fifo277_rdCount),
	.RDERR(multififo6_fifo277_readError),
	.WRCOUNT(multififo6_fifo277_wrCount),
	.WRERR(multififo6_fifo277_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_278 (
	.DI(multififo6_fifo278_di),
	.RDCLK(multififo6_fifo278_rdClk),
	.RDEN(multififo6_fifo278_rdEnable),
	.RST(multififo6_fifo278_reset),
	.WRCLK(multififo6_fifo278_wrClk),
	.WREN(multififo6_fifo278_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo278_almostEmpty),
	.ALMOSTFULL(multififo6_fifo278_almostFull),
	.DO(multififo6_fifo278_do),
	.EMPTY(multififo6_fifo278_empty),
	.FULL(multififo6_fifo278_full),
	.RDCOUNT(multififo6_fifo278_rdCount),
	.RDERR(multififo6_fifo278_readError),
	.WRCOUNT(multififo6_fifo278_wrCount),
	.WRERR(multififo6_fifo278_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_279 (
	.DI(multififo6_fifo279_di),
	.RDCLK(multififo6_fifo279_rdClk),
	.RDEN(multififo6_fifo279_rdEnable),
	.RST(multififo6_fifo279_reset),
	.WRCLK(multififo6_fifo279_wrClk),
	.WREN(multififo6_fifo279_wrEnable),
	.ALMOSTEMPTY(multififo6_fifo279_almostEmpty),
	.ALMOSTFULL(multififo6_fifo279_almostFull),
	.DO(multififo6_fifo279_do),
	.EMPTY(multififo6_fifo279_empty),
	.FULL(multififo6_fifo279_full),
	.RDCOUNT(multififo6_fifo279_rdCount),
	.RDERR(multififo6_fifo279_readError),
	.WRCOUNT(multififo6_fifo279_wrCount),
	.WRERR(multififo6_fifo279_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(4'd8),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_280 (
	.DI(multififo7_fifo280_di),
	.RDCLK(multififo7_fifo280_rdClk),
	.RDEN(multififo7_fifo280_rdEnable),
	.RST(multififo7_fifo280_reset),
	.WRCLK(multififo7_fifo280_wrClk),
	.WREN(multififo7_fifo280_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo280_almostEmpty),
	.ALMOSTFULL(multififo7_fifo280_almostFull),
	.DO(multififo7_fifo280_do),
	.EMPTY(multififo7_fifo280_empty),
	.FULL(multififo7_fifo280_full),
	.RDCOUNT(multififo7_fifo280_rdCount),
	.RDERR(multififo7_fifo280_readError),
	.WRCOUNT(multififo7_fifo280_wrCount),
	.WRERR(multififo7_fifo280_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_281 (
	.DI(multififo7_fifo281_di),
	.RDCLK(multififo7_fifo281_rdClk),
	.RDEN(multififo7_fifo281_rdEnable),
	.RST(multififo7_fifo281_reset),
	.WRCLK(multififo7_fifo281_wrClk),
	.WREN(multififo7_fifo281_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo281_almostEmpty),
	.ALMOSTFULL(multififo7_fifo281_almostFull),
	.DO(multififo7_fifo281_do),
	.EMPTY(multififo7_fifo281_empty),
	.FULL(multififo7_fifo281_full),
	.RDCOUNT(multififo7_fifo281_rdCount),
	.RDERR(multififo7_fifo281_readError),
	.WRCOUNT(multififo7_fifo281_wrCount),
	.WRERR(multififo7_fifo281_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_282 (
	.DI(multififo7_fifo282_di),
	.RDCLK(multififo7_fifo282_rdClk),
	.RDEN(multififo7_fifo282_rdEnable),
	.RST(multififo7_fifo282_reset),
	.WRCLK(multififo7_fifo282_wrClk),
	.WREN(multififo7_fifo282_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo282_almostEmpty),
	.ALMOSTFULL(multififo7_fifo282_almostFull),
	.DO(multififo7_fifo282_do),
	.EMPTY(multififo7_fifo282_empty),
	.FULL(multififo7_fifo282_full),
	.RDCOUNT(multififo7_fifo282_rdCount),
	.RDERR(multififo7_fifo282_readError),
	.WRCOUNT(multififo7_fifo282_wrCount),
	.WRERR(multififo7_fifo282_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_283 (
	.DI(multififo7_fifo283_di),
	.RDCLK(multififo7_fifo283_rdClk),
	.RDEN(multififo7_fifo283_rdEnable),
	.RST(multififo7_fifo283_reset),
	.WRCLK(multififo7_fifo283_wrClk),
	.WREN(multififo7_fifo283_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo283_almostEmpty),
	.ALMOSTFULL(multififo7_fifo283_almostFull),
	.DO(multififo7_fifo283_do),
	.EMPTY(multififo7_fifo283_empty),
	.FULL(multififo7_fifo283_full),
	.RDCOUNT(multififo7_fifo283_rdCount),
	.RDERR(multififo7_fifo283_readError),
	.WRCOUNT(multififo7_fifo283_wrCount),
	.WRERR(multififo7_fifo283_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_284 (
	.DI(multififo7_fifo284_di),
	.RDCLK(multififo7_fifo284_rdClk),
	.RDEN(multififo7_fifo284_rdEnable),
	.RST(multififo7_fifo284_reset),
	.WRCLK(multififo7_fifo284_wrClk),
	.WREN(multififo7_fifo284_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo284_almostEmpty),
	.ALMOSTFULL(multififo7_fifo284_almostFull),
	.DO(multififo7_fifo284_do),
	.EMPTY(multififo7_fifo284_empty),
	.FULL(multififo7_fifo284_full),
	.RDCOUNT(multififo7_fifo284_rdCount),
	.RDERR(multififo7_fifo284_readError),
	.WRCOUNT(multififo7_fifo284_wrCount),
	.WRERR(multififo7_fifo284_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_285 (
	.DI(multififo7_fifo285_di),
	.RDCLK(multififo7_fifo285_rdClk),
	.RDEN(multififo7_fifo285_rdEnable),
	.RST(multififo7_fifo285_reset),
	.WRCLK(multififo7_fifo285_wrClk),
	.WREN(multififo7_fifo285_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo285_almostEmpty),
	.ALMOSTFULL(multififo7_fifo285_almostFull),
	.DO(multififo7_fifo285_do),
	.EMPTY(multififo7_fifo285_empty),
	.FULL(multififo7_fifo285_full),
	.RDCOUNT(multififo7_fifo285_rdCount),
	.RDERR(multififo7_fifo285_readError),
	.WRCOUNT(multififo7_fifo285_wrCount),
	.WRERR(multififo7_fifo285_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_286 (
	.DI(multififo7_fifo286_di),
	.RDCLK(multififo7_fifo286_rdClk),
	.RDEN(multififo7_fifo286_rdEnable),
	.RST(multififo7_fifo286_reset),
	.WRCLK(multififo7_fifo286_wrClk),
	.WREN(multififo7_fifo286_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo286_almostEmpty),
	.ALMOSTFULL(multififo7_fifo286_almostFull),
	.DO(multififo7_fifo286_do),
	.EMPTY(multififo7_fifo286_empty),
	.FULL(multififo7_fifo286_full),
	.RDCOUNT(multififo7_fifo286_rdCount),
	.RDERR(multififo7_fifo286_readError),
	.WRCOUNT(multififo7_fifo286_wrCount),
	.WRERR(multififo7_fifo286_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_287 (
	.DI(multififo7_fifo287_di),
	.RDCLK(multififo7_fifo287_rdClk),
	.RDEN(multififo7_fifo287_rdEnable),
	.RST(multififo7_fifo287_reset),
	.WRCLK(multififo7_fifo287_wrClk),
	.WREN(multififo7_fifo287_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo287_almostEmpty),
	.ALMOSTFULL(multififo7_fifo287_almostFull),
	.DO(multififo7_fifo287_do),
	.EMPTY(multififo7_fifo287_empty),
	.FULL(multififo7_fifo287_full),
	.RDCOUNT(multififo7_fifo287_rdCount),
	.RDERR(multififo7_fifo287_readError),
	.WRCOUNT(multififo7_fifo287_wrCount),
	.WRERR(multififo7_fifo287_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_288 (
	.DI(multififo7_fifo288_di),
	.RDCLK(multififo7_fifo288_rdClk),
	.RDEN(multififo7_fifo288_rdEnable),
	.RST(multififo7_fifo288_reset),
	.WRCLK(multififo7_fifo288_wrClk),
	.WREN(multififo7_fifo288_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo288_almostEmpty),
	.ALMOSTFULL(multififo7_fifo288_almostFull),
	.DO(multififo7_fifo288_do),
	.EMPTY(multififo7_fifo288_empty),
	.FULL(multififo7_fifo288_full),
	.RDCOUNT(multififo7_fifo288_rdCount),
	.RDERR(multififo7_fifo288_readError),
	.WRCOUNT(multififo7_fifo288_wrCount),
	.WRERR(multififo7_fifo288_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_289 (
	.DI(multififo7_fifo289_di),
	.RDCLK(multififo7_fifo289_rdClk),
	.RDEN(multififo7_fifo289_rdEnable),
	.RST(multififo7_fifo289_reset),
	.WRCLK(multififo7_fifo289_wrClk),
	.WREN(multififo7_fifo289_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo289_almostEmpty),
	.ALMOSTFULL(multififo7_fifo289_almostFull),
	.DO(multififo7_fifo289_do),
	.EMPTY(multififo7_fifo289_empty),
	.FULL(multififo7_fifo289_full),
	.RDCOUNT(multififo7_fifo289_rdCount),
	.RDERR(multififo7_fifo289_readError),
	.WRCOUNT(multififo7_fifo289_wrCount),
	.WRERR(multififo7_fifo289_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_290 (
	.DI(multififo7_fifo290_di),
	.RDCLK(multififo7_fifo290_rdClk),
	.RDEN(multififo7_fifo290_rdEnable),
	.RST(multififo7_fifo290_reset),
	.WRCLK(multififo7_fifo290_wrClk),
	.WREN(multififo7_fifo290_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo290_almostEmpty),
	.ALMOSTFULL(multififo7_fifo290_almostFull),
	.DO(multififo7_fifo290_do),
	.EMPTY(multififo7_fifo290_empty),
	.FULL(multififo7_fifo290_full),
	.RDCOUNT(multififo7_fifo290_rdCount),
	.RDERR(multififo7_fifo290_readError),
	.WRCOUNT(multififo7_fifo290_wrCount),
	.WRERR(multififo7_fifo290_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_291 (
	.DI(multififo7_fifo291_di),
	.RDCLK(multififo7_fifo291_rdClk),
	.RDEN(multififo7_fifo291_rdEnable),
	.RST(multififo7_fifo291_reset),
	.WRCLK(multififo7_fifo291_wrClk),
	.WREN(multififo7_fifo291_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo291_almostEmpty),
	.ALMOSTFULL(multififo7_fifo291_almostFull),
	.DO(multififo7_fifo291_do),
	.EMPTY(multififo7_fifo291_empty),
	.FULL(multififo7_fifo291_full),
	.RDCOUNT(multififo7_fifo291_rdCount),
	.RDERR(multififo7_fifo291_readError),
	.WRCOUNT(multififo7_fifo291_wrCount),
	.WRERR(multififo7_fifo291_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_292 (
	.DI(multififo7_fifo292_di),
	.RDCLK(multififo7_fifo292_rdClk),
	.RDEN(multififo7_fifo292_rdEnable),
	.RST(multififo7_fifo292_reset),
	.WRCLK(multififo7_fifo292_wrClk),
	.WREN(multififo7_fifo292_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo292_almostEmpty),
	.ALMOSTFULL(multififo7_fifo292_almostFull),
	.DO(multififo7_fifo292_do),
	.EMPTY(multififo7_fifo292_empty),
	.FULL(multififo7_fifo292_full),
	.RDCOUNT(multififo7_fifo292_rdCount),
	.RDERR(multififo7_fifo292_readError),
	.WRCOUNT(multififo7_fifo292_wrCount),
	.WRERR(multififo7_fifo292_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_293 (
	.DI(multififo7_fifo293_di),
	.RDCLK(multififo7_fifo293_rdClk),
	.RDEN(multififo7_fifo293_rdEnable),
	.RST(multififo7_fifo293_reset),
	.WRCLK(multififo7_fifo293_wrClk),
	.WREN(multififo7_fifo293_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo293_almostEmpty),
	.ALMOSTFULL(multififo7_fifo293_almostFull),
	.DO(multififo7_fifo293_do),
	.EMPTY(multififo7_fifo293_empty),
	.FULL(multififo7_fifo293_full),
	.RDCOUNT(multififo7_fifo293_rdCount),
	.RDERR(multififo7_fifo293_readError),
	.WRCOUNT(multififo7_fifo293_wrCount),
	.WRERR(multififo7_fifo293_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_294 (
	.DI(multififo7_fifo294_di),
	.RDCLK(multififo7_fifo294_rdClk),
	.RDEN(multififo7_fifo294_rdEnable),
	.RST(multififo7_fifo294_reset),
	.WRCLK(multififo7_fifo294_wrClk),
	.WREN(multififo7_fifo294_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo294_almostEmpty),
	.ALMOSTFULL(multififo7_fifo294_almostFull),
	.DO(multififo7_fifo294_do),
	.EMPTY(multififo7_fifo294_empty),
	.FULL(multififo7_fifo294_full),
	.RDCOUNT(multififo7_fifo294_rdCount),
	.RDERR(multififo7_fifo294_readError),
	.WRCOUNT(multififo7_fifo294_wrCount),
	.WRERR(multififo7_fifo294_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_295 (
	.DI(multififo7_fifo295_di),
	.RDCLK(multififo7_fifo295_rdClk),
	.RDEN(multififo7_fifo295_rdEnable),
	.RST(multififo7_fifo295_reset),
	.WRCLK(multififo7_fifo295_wrClk),
	.WREN(multififo7_fifo295_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo295_almostEmpty),
	.ALMOSTFULL(multififo7_fifo295_almostFull),
	.DO(multififo7_fifo295_do),
	.EMPTY(multififo7_fifo295_empty),
	.FULL(multififo7_fifo295_full),
	.RDCOUNT(multififo7_fifo295_rdCount),
	.RDERR(multififo7_fifo295_readError),
	.WRCOUNT(multififo7_fifo295_wrCount),
	.WRERR(multififo7_fifo295_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_296 (
	.DI(multififo7_fifo296_di),
	.RDCLK(multififo7_fifo296_rdClk),
	.RDEN(multififo7_fifo296_rdEnable),
	.RST(multififo7_fifo296_reset),
	.WRCLK(multififo7_fifo296_wrClk),
	.WREN(multififo7_fifo296_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo296_almostEmpty),
	.ALMOSTFULL(multififo7_fifo296_almostFull),
	.DO(multififo7_fifo296_do),
	.EMPTY(multififo7_fifo296_empty),
	.FULL(multififo7_fifo296_full),
	.RDCOUNT(multififo7_fifo296_rdCount),
	.RDERR(multififo7_fifo296_readError),
	.WRCOUNT(multififo7_fifo296_wrCount),
	.WRERR(multififo7_fifo296_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_297 (
	.DI(multififo7_fifo297_di),
	.RDCLK(multififo7_fifo297_rdClk),
	.RDEN(multififo7_fifo297_rdEnable),
	.RST(multififo7_fifo297_reset),
	.WRCLK(multififo7_fifo297_wrClk),
	.WREN(multififo7_fifo297_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo297_almostEmpty),
	.ALMOSTFULL(multififo7_fifo297_almostFull),
	.DO(multififo7_fifo297_do),
	.EMPTY(multififo7_fifo297_empty),
	.FULL(multififo7_fifo297_full),
	.RDCOUNT(multififo7_fifo297_rdCount),
	.RDERR(multififo7_fifo297_readError),
	.WRCOUNT(multififo7_fifo297_wrCount),
	.WRERR(multififo7_fifo297_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_298 (
	.DI(multififo7_fifo298_di),
	.RDCLK(multififo7_fifo298_rdClk),
	.RDEN(multififo7_fifo298_rdEnable),
	.RST(multififo7_fifo298_reset),
	.WRCLK(multififo7_fifo298_wrClk),
	.WREN(multififo7_fifo298_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo298_almostEmpty),
	.ALMOSTFULL(multififo7_fifo298_almostFull),
	.DO(multififo7_fifo298_do),
	.EMPTY(multififo7_fifo298_empty),
	.FULL(multififo7_fifo298_full),
	.RDCOUNT(multififo7_fifo298_rdCount),
	.RDERR(multififo7_fifo298_readError),
	.WRCOUNT(multififo7_fifo298_wrCount),
	.WRERR(multififo7_fifo298_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_299 (
	.DI(multififo7_fifo299_di),
	.RDCLK(multififo7_fifo299_rdClk),
	.RDEN(multififo7_fifo299_rdEnable),
	.RST(multififo7_fifo299_reset),
	.WRCLK(multififo7_fifo299_wrClk),
	.WREN(multififo7_fifo299_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo299_almostEmpty),
	.ALMOSTFULL(multififo7_fifo299_almostFull),
	.DO(multififo7_fifo299_do),
	.EMPTY(multififo7_fifo299_empty),
	.FULL(multififo7_fifo299_full),
	.RDCOUNT(multififo7_fifo299_rdCount),
	.RDERR(multififo7_fifo299_readError),
	.WRCOUNT(multififo7_fifo299_wrCount),
	.WRERR(multififo7_fifo299_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_300 (
	.DI(multififo7_fifo300_di),
	.RDCLK(multififo7_fifo300_rdClk),
	.RDEN(multififo7_fifo300_rdEnable),
	.RST(multififo7_fifo300_reset),
	.WRCLK(multififo7_fifo300_wrClk),
	.WREN(multififo7_fifo300_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo300_almostEmpty),
	.ALMOSTFULL(multififo7_fifo300_almostFull),
	.DO(multififo7_fifo300_do),
	.EMPTY(multififo7_fifo300_empty),
	.FULL(multififo7_fifo300_full),
	.RDCOUNT(multififo7_fifo300_rdCount),
	.RDERR(multififo7_fifo300_readError),
	.WRCOUNT(multififo7_fifo300_wrCount),
	.WRERR(multififo7_fifo300_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_301 (
	.DI(multififo7_fifo301_di),
	.RDCLK(multififo7_fifo301_rdClk),
	.RDEN(multififo7_fifo301_rdEnable),
	.RST(multififo7_fifo301_reset),
	.WRCLK(multififo7_fifo301_wrClk),
	.WREN(multififo7_fifo301_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo301_almostEmpty),
	.ALMOSTFULL(multififo7_fifo301_almostFull),
	.DO(multififo7_fifo301_do),
	.EMPTY(multififo7_fifo301_empty),
	.FULL(multififo7_fifo301_full),
	.RDCOUNT(multififo7_fifo301_rdCount),
	.RDERR(multififo7_fifo301_readError),
	.WRCOUNT(multififo7_fifo301_wrCount),
	.WRERR(multififo7_fifo301_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_302 (
	.DI(multififo7_fifo302_di),
	.RDCLK(multififo7_fifo302_rdClk),
	.RDEN(multififo7_fifo302_rdEnable),
	.RST(multififo7_fifo302_reset),
	.WRCLK(multififo7_fifo302_wrClk),
	.WREN(multififo7_fifo302_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo302_almostEmpty),
	.ALMOSTFULL(multififo7_fifo302_almostFull),
	.DO(multififo7_fifo302_do),
	.EMPTY(multififo7_fifo302_empty),
	.FULL(multififo7_fifo302_full),
	.RDCOUNT(multififo7_fifo302_rdCount),
	.RDERR(multififo7_fifo302_readError),
	.WRCOUNT(multififo7_fifo302_wrCount),
	.WRERR(multififo7_fifo302_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_303 (
	.DI(multififo7_fifo303_di),
	.RDCLK(multififo7_fifo303_rdClk),
	.RDEN(multififo7_fifo303_rdEnable),
	.RST(multififo7_fifo303_reset),
	.WRCLK(multififo7_fifo303_wrClk),
	.WREN(multififo7_fifo303_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo303_almostEmpty),
	.ALMOSTFULL(multififo7_fifo303_almostFull),
	.DO(multififo7_fifo303_do),
	.EMPTY(multififo7_fifo303_empty),
	.FULL(multififo7_fifo303_full),
	.RDCOUNT(multififo7_fifo303_rdCount),
	.RDERR(multififo7_fifo303_readError),
	.WRCOUNT(multififo7_fifo303_wrCount),
	.WRERR(multififo7_fifo303_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_304 (
	.DI(multififo7_fifo304_di),
	.RDCLK(multififo7_fifo304_rdClk),
	.RDEN(multififo7_fifo304_rdEnable),
	.RST(multififo7_fifo304_reset),
	.WRCLK(multififo7_fifo304_wrClk),
	.WREN(multififo7_fifo304_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo304_almostEmpty),
	.ALMOSTFULL(multififo7_fifo304_almostFull),
	.DO(multififo7_fifo304_do),
	.EMPTY(multififo7_fifo304_empty),
	.FULL(multififo7_fifo304_full),
	.RDCOUNT(multififo7_fifo304_rdCount),
	.RDERR(multififo7_fifo304_readError),
	.WRCOUNT(multififo7_fifo304_wrCount),
	.WRERR(multififo7_fifo304_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_305 (
	.DI(multififo7_fifo305_di),
	.RDCLK(multififo7_fifo305_rdClk),
	.RDEN(multififo7_fifo305_rdEnable),
	.RST(multififo7_fifo305_reset),
	.WRCLK(multififo7_fifo305_wrClk),
	.WREN(multififo7_fifo305_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo305_almostEmpty),
	.ALMOSTFULL(multififo7_fifo305_almostFull),
	.DO(multififo7_fifo305_do),
	.EMPTY(multififo7_fifo305_empty),
	.FULL(multififo7_fifo305_full),
	.RDCOUNT(multififo7_fifo305_rdCount),
	.RDERR(multififo7_fifo305_readError),
	.WRCOUNT(multififo7_fifo305_wrCount),
	.WRERR(multififo7_fifo305_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_306 (
	.DI(multififo7_fifo306_di),
	.RDCLK(multififo7_fifo306_rdClk),
	.RDEN(multififo7_fifo306_rdEnable),
	.RST(multififo7_fifo306_reset),
	.WRCLK(multififo7_fifo306_wrClk),
	.WREN(multififo7_fifo306_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo306_almostEmpty),
	.ALMOSTFULL(multififo7_fifo306_almostFull),
	.DO(multififo7_fifo306_do),
	.EMPTY(multififo7_fifo306_empty),
	.FULL(multififo7_fifo306_full),
	.RDCOUNT(multififo7_fifo306_rdCount),
	.RDERR(multififo7_fifo306_readError),
	.WRCOUNT(multififo7_fifo306_wrCount),
	.WRERR(multififo7_fifo306_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_307 (
	.DI(multififo7_fifo307_di),
	.RDCLK(multififo7_fifo307_rdClk),
	.RDEN(multififo7_fifo307_rdEnable),
	.RST(multififo7_fifo307_reset),
	.WRCLK(multififo7_fifo307_wrClk),
	.WREN(multififo7_fifo307_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo307_almostEmpty),
	.ALMOSTFULL(multififo7_fifo307_almostFull),
	.DO(multififo7_fifo307_do),
	.EMPTY(multififo7_fifo307_empty),
	.FULL(multififo7_fifo307_full),
	.RDCOUNT(multififo7_fifo307_rdCount),
	.RDERR(multififo7_fifo307_readError),
	.WRCOUNT(multififo7_fifo307_wrCount),
	.WRERR(multififo7_fifo307_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_308 (
	.DI(multififo7_fifo308_di),
	.RDCLK(multififo7_fifo308_rdClk),
	.RDEN(multififo7_fifo308_rdEnable),
	.RST(multififo7_fifo308_reset),
	.WRCLK(multififo7_fifo308_wrClk),
	.WREN(multififo7_fifo308_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo308_almostEmpty),
	.ALMOSTFULL(multififo7_fifo308_almostFull),
	.DO(multififo7_fifo308_do),
	.EMPTY(multififo7_fifo308_empty),
	.FULL(multififo7_fifo308_full),
	.RDCOUNT(multififo7_fifo308_rdCount),
	.RDERR(multififo7_fifo308_readError),
	.WRCOUNT(multififo7_fifo308_wrCount),
	.WRERR(multififo7_fifo308_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_309 (
	.DI(multififo7_fifo309_di),
	.RDCLK(multififo7_fifo309_rdClk),
	.RDEN(multififo7_fifo309_rdEnable),
	.RST(multififo7_fifo309_reset),
	.WRCLK(multififo7_fifo309_wrClk),
	.WREN(multififo7_fifo309_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo309_almostEmpty),
	.ALMOSTFULL(multififo7_fifo309_almostFull),
	.DO(multififo7_fifo309_do),
	.EMPTY(multififo7_fifo309_empty),
	.FULL(multififo7_fifo309_full),
	.RDCOUNT(multififo7_fifo309_rdCount),
	.RDERR(multififo7_fifo309_readError),
	.WRCOUNT(multififo7_fifo309_wrCount),
	.WRERR(multififo7_fifo309_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_310 (
	.DI(multififo7_fifo310_di),
	.RDCLK(multififo7_fifo310_rdClk),
	.RDEN(multififo7_fifo310_rdEnable),
	.RST(multififo7_fifo310_reset),
	.WRCLK(multififo7_fifo310_wrClk),
	.WREN(multififo7_fifo310_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo310_almostEmpty),
	.ALMOSTFULL(multififo7_fifo310_almostFull),
	.DO(multififo7_fifo310_do),
	.EMPTY(multififo7_fifo310_empty),
	.FULL(multififo7_fifo310_full),
	.RDCOUNT(multififo7_fifo310_rdCount),
	.RDERR(multififo7_fifo310_readError),
	.WRCOUNT(multififo7_fifo310_wrCount),
	.WRERR(multififo7_fifo310_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_311 (
	.DI(multififo7_fifo311_di),
	.RDCLK(multififo7_fifo311_rdClk),
	.RDEN(multififo7_fifo311_rdEnable),
	.RST(multififo7_fifo311_reset),
	.WRCLK(multififo7_fifo311_wrClk),
	.WREN(multififo7_fifo311_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo311_almostEmpty),
	.ALMOSTFULL(multififo7_fifo311_almostFull),
	.DO(multififo7_fifo311_do),
	.EMPTY(multififo7_fifo311_empty),
	.FULL(multififo7_fifo311_full),
	.RDCOUNT(multififo7_fifo311_rdCount),
	.RDERR(multififo7_fifo311_readError),
	.WRCOUNT(multififo7_fifo311_wrCount),
	.WRERR(multififo7_fifo311_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_312 (
	.DI(multififo7_fifo312_di),
	.RDCLK(multififo7_fifo312_rdClk),
	.RDEN(multififo7_fifo312_rdEnable),
	.RST(multififo7_fifo312_reset),
	.WRCLK(multififo7_fifo312_wrClk),
	.WREN(multififo7_fifo312_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo312_almostEmpty),
	.ALMOSTFULL(multififo7_fifo312_almostFull),
	.DO(multififo7_fifo312_do),
	.EMPTY(multififo7_fifo312_empty),
	.FULL(multififo7_fifo312_full),
	.RDCOUNT(multififo7_fifo312_rdCount),
	.RDERR(multififo7_fifo312_readError),
	.WRCOUNT(multififo7_fifo312_wrCount),
	.WRERR(multififo7_fifo312_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_313 (
	.DI(multififo7_fifo313_di),
	.RDCLK(multififo7_fifo313_rdClk),
	.RDEN(multififo7_fifo313_rdEnable),
	.RST(multififo7_fifo313_reset),
	.WRCLK(multififo7_fifo313_wrClk),
	.WREN(multififo7_fifo313_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo313_almostEmpty),
	.ALMOSTFULL(multififo7_fifo313_almostFull),
	.DO(multififo7_fifo313_do),
	.EMPTY(multififo7_fifo313_empty),
	.FULL(multififo7_fifo313_full),
	.RDCOUNT(multififo7_fifo313_rdCount),
	.RDERR(multififo7_fifo313_readError),
	.WRCOUNT(multififo7_fifo313_wrCount),
	.WRERR(multififo7_fifo313_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_314 (
	.DI(multififo7_fifo314_di),
	.RDCLK(multififo7_fifo314_rdClk),
	.RDEN(multififo7_fifo314_rdEnable),
	.RST(multififo7_fifo314_reset),
	.WRCLK(multififo7_fifo314_wrClk),
	.WREN(multififo7_fifo314_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo314_almostEmpty),
	.ALMOSTFULL(multififo7_fifo314_almostFull),
	.DO(multififo7_fifo314_do),
	.EMPTY(multififo7_fifo314_empty),
	.FULL(multififo7_fifo314_full),
	.RDCOUNT(multififo7_fifo314_rdCount),
	.RDERR(multififo7_fifo314_readError),
	.WRCOUNT(multififo7_fifo314_wrCount),
	.WRERR(multififo7_fifo314_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_315 (
	.DI(multififo7_fifo315_di),
	.RDCLK(multififo7_fifo315_rdClk),
	.RDEN(multififo7_fifo315_rdEnable),
	.RST(multififo7_fifo315_reset),
	.WRCLK(multififo7_fifo315_wrClk),
	.WREN(multififo7_fifo315_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo315_almostEmpty),
	.ALMOSTFULL(multififo7_fifo315_almostFull),
	.DO(multififo7_fifo315_do),
	.EMPTY(multififo7_fifo315_empty),
	.FULL(multififo7_fifo315_full),
	.RDCOUNT(multififo7_fifo315_rdCount),
	.RDERR(multififo7_fifo315_readError),
	.WRCOUNT(multififo7_fifo315_wrCount),
	.WRERR(multififo7_fifo315_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_316 (
	.DI(multififo7_fifo316_di),
	.RDCLK(multififo7_fifo316_rdClk),
	.RDEN(multififo7_fifo316_rdEnable),
	.RST(multififo7_fifo316_reset),
	.WRCLK(multififo7_fifo316_wrClk),
	.WREN(multififo7_fifo316_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo316_almostEmpty),
	.ALMOSTFULL(multififo7_fifo316_almostFull),
	.DO(multififo7_fifo316_do),
	.EMPTY(multififo7_fifo316_empty),
	.FULL(multififo7_fifo316_full),
	.RDCOUNT(multififo7_fifo316_rdCount),
	.RDERR(multififo7_fifo316_readError),
	.WRCOUNT(multififo7_fifo316_wrCount),
	.WRERR(multififo7_fifo316_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_317 (
	.DI(multififo7_fifo317_di),
	.RDCLK(multififo7_fifo317_rdClk),
	.RDEN(multififo7_fifo317_rdEnable),
	.RST(multififo7_fifo317_reset),
	.WRCLK(multififo7_fifo317_wrClk),
	.WREN(multififo7_fifo317_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo317_almostEmpty),
	.ALMOSTFULL(multififo7_fifo317_almostFull),
	.DO(multififo7_fifo317_do),
	.EMPTY(multififo7_fifo317_empty),
	.FULL(multififo7_fifo317_full),
	.RDCOUNT(multififo7_fifo317_rdCount),
	.RDERR(multififo7_fifo317_readError),
	.WRCOUNT(multififo7_fifo317_wrCount),
	.WRERR(multififo7_fifo317_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_318 (
	.DI(multififo7_fifo318_di),
	.RDCLK(multififo7_fifo318_rdClk),
	.RDEN(multififo7_fifo318_rdEnable),
	.RST(multififo7_fifo318_reset),
	.WRCLK(multififo7_fifo318_wrClk),
	.WREN(multififo7_fifo318_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo318_almostEmpty),
	.ALMOSTFULL(multififo7_fifo318_almostFull),
	.DO(multififo7_fifo318_do),
	.EMPTY(multififo7_fifo318_empty),
	.FULL(multififo7_fifo318_full),
	.RDCOUNT(multififo7_fifo318_rdCount),
	.RDERR(multififo7_fifo318_readError),
	.WRCOUNT(multififo7_fifo318_wrCount),
	.WRERR(multififo7_fifo318_writeError)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(8'd128),
	.ALMOST_FULL_OFFSET(8'd128),
	.DATA_WIDTH(4'd14),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("36Kb"),
	.FIRST_WORD_FALL_THROUGH("TRUE")
) FIFO_DUALCLOCK_MACRO_319 (
	.DI(multififo7_fifo319_di),
	.RDCLK(multififo7_fifo319_rdClk),
	.RDEN(multififo7_fifo319_rdEnable),
	.RST(multififo7_fifo319_reset),
	.WRCLK(multififo7_fifo319_wrClk),
	.WREN(multififo7_fifo319_wrEnable),
	.ALMOSTEMPTY(multififo7_fifo319_almostEmpty),
	.ALMOSTFULL(multififo7_fifo319_almostFull),
	.DO(multififo7_fifo319_do),
	.EMPTY(multififo7_fifo319_empty),
	.FULL(multififo7_fifo319_full),
	.RDCOUNT(multififo7_fifo319_rdCount),
	.RDERR(multififo7_fifo319_readError),
	.WRCOUNT(multififo7_fifo319_wrCount),
	.WRERR(multififo7_fifo319_writeError)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2022-05-05 21:32:14.
//------------------------------------------------------------------------------
