{
  "family": "TM4C123BE6PZ",
  "architecture": "arm-cortex-m4f",
  "vendor": "Texas Instruments",
  "mcus": {
    "TM4C123BE6PZ": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "WATCHDOG0": {
          "instances": [
            {
              "name": "WATCHDOG0",
              "base": "0x40000000",
              "irq": 18
            }
          ],
          "registers": {
            "LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Load"
            },
            "VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog Value"
            },
            "CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Control"
            },
            "ICR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog Interrupt Clear"
            },
            "RIS": {
              "offset": "0x10",
              "size": 32,
              "description": "Watchdog Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "Watchdog Masked Interrupt Status"
            },
            "TEST": {
              "offset": "0x418",
              "size": 32,
              "description": "Watchdog Test"
            },
            "LOCK": {
              "offset": "0xC00",
              "size": 32,
              "description": "Watchdog Lock"
            }
          }
        },
        "WATCHDOG1": {
          "instances": [
            {
              "name": "WATCHDOG1",
              "base": "0x40001000"
            }
          ],
          "registers": {}
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x40004000",
              "irq": 0
            },
            {
              "name": "GPIOB",
              "base": "0x40005000",
              "irq": 1
            },
            {
              "name": "GPIOC",
              "base": "0x40006000",
              "irq": 2
            },
            {
              "name": "GPIOD",
              "base": "0x40007000",
              "irq": 3
            },
            {
              "name": "GPIOE",
              "base": "0x40024000",
              "irq": 4
            },
            {
              "name": "GPIOF",
              "base": "0x40025000",
              "irq": 30
            },
            {
              "name": "GPIOG",
              "base": "0x40026000",
              "irq": 31
            },
            {
              "name": "GPIOH",
              "base": "0x40027000",
              "irq": 32
            },
            {
              "name": "GPIOJ",
              "base": "0x4003D000",
              "irq": 54
            },
            {
              "name": "GPIOA_AHB",
              "base": "0x40058000",
              "irq": 0
            },
            {
              "name": "GPIOB_AHB",
              "base": "0x40059000",
              "irq": 1
            },
            {
              "name": "GPIOC_AHB",
              "base": "0x4005A000",
              "irq": 2
            },
            {
              "name": "GPIOD_AHB",
              "base": "0x4005B000",
              "irq": 3
            },
            {
              "name": "GPIOE_AHB",
              "base": "0x4005C000",
              "irq": 4
            },
            {
              "name": "GPIOF_AHB",
              "base": "0x4005D000",
              "irq": 30
            },
            {
              "name": "GPIOG_AHB",
              "base": "0x4005E000",
              "irq": 31
            },
            {
              "name": "GPIOH_AHB",
              "base": "0x4005F000",
              "irq": 32
            },
            {
              "name": "GPIOJ_AHB",
              "base": "0x40060000",
              "irq": 54
            },
            {
              "name": "GPIOK",
              "base": "0x40061000",
              "irq": 55
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x3FC",
              "size": 32,
              "description": "GPIO Data"
            },
            "DIR": {
              "offset": "0x400",
              "size": 32,
              "description": "GPIO Direction"
            },
            "IS": {
              "offset": "0x404",
              "size": 32,
              "description": "GPIO Interrupt Sense"
            },
            "IBE": {
              "offset": "0x408",
              "size": 32,
              "description": "GPIO Interrupt Both Edges"
            },
            "IEV": {
              "offset": "0x40C",
              "size": 32,
              "description": "GPIO Interrupt Event"
            },
            "IM": {
              "offset": "0x410",
              "size": 32,
              "description": "GPIO Interrupt Mask"
            },
            "RIS": {
              "offset": "0x414",
              "size": 32,
              "description": "GPIO Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x418",
              "size": 32,
              "description": "GPIO Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x41C",
              "size": 32,
              "description": "GPIO Interrupt Clear"
            },
            "AFSEL": {
              "offset": "0x420",
              "size": 32,
              "description": "GPIO Alternate Function Select"
            },
            "DR2R": {
              "offset": "0x500",
              "size": 32,
              "description": "GPIO 2-mA Drive Select"
            },
            "DR4R": {
              "offset": "0x504",
              "size": 32,
              "description": "GPIO 4-mA Drive Select"
            },
            "DR8R": {
              "offset": "0x508",
              "size": 32,
              "description": "GPIO 8-mA Drive Select"
            },
            "ODR": {
              "offset": "0x50C",
              "size": 32,
              "description": "GPIO Open Drain Select"
            },
            "PUR": {
              "offset": "0x510",
              "size": 32,
              "description": "GPIO Pull-Up Select"
            },
            "PDR": {
              "offset": "0x514",
              "size": 32,
              "description": "GPIO Pull-Down Select"
            },
            "SLR": {
              "offset": "0x518",
              "size": 32,
              "description": "GPIO Slew Rate Control Select"
            },
            "DEN": {
              "offset": "0x51C",
              "size": 32,
              "description": "GPIO Digital Enable"
            },
            "LOCK": {
              "offset": "0x520",
              "size": 32,
              "description": "GPIO Lock"
            },
            "CR": {
              "offset": "0x524",
              "size": 32,
              "description": "GPIO Commit"
            },
            "AMSEL": {
              "offset": "0x528",
              "size": 32,
              "description": "GPIO Analog Mode Select"
            },
            "PCTL": {
              "offset": "0x52C",
              "size": 32,
              "description": "GPIO Port Control"
            },
            "ADCCTL": {
              "offset": "0x530",
              "size": 32,
              "description": "GPIO ADC Control"
            },
            "DMACTL": {
              "offset": "0x534",
              "size": 32,
              "description": "GPIO DMA Control"
            }
          }
        },
        "SSI0": {
          "instances": [
            {
              "name": "SSI0",
              "base": "0x40008000",
              "irq": 7
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "SSI Control 0"
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SSI Control 1"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "SSI Data"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SSI Status"
            },
            "CPSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SSI Clock Prescale"
            },
            "IM": {
              "offset": "0x14",
              "size": 32,
              "description": "SSI Interrupt Mask"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "SSI Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "SSI Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "SSI Interrupt Clear"
            },
            "DMACTL": {
              "offset": "0x24",
              "size": 32,
              "description": "SSI DMA Control"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "SSI Clock Configuration"
            }
          }
        },
        "SSI1": {
          "instances": [
            {
              "name": "SSI1",
              "base": "0x40009000",
              "irq": 34
            }
          ],
          "registers": {}
        },
        "SSI2": {
          "instances": [
            {
              "name": "SSI2",
              "base": "0x4000A000",
              "irq": 57
            }
          ],
          "registers": {}
        },
        "SSI3": {
          "instances": [
            {
              "name": "SSI3",
              "base": "0x4000B000",
              "irq": 58
            }
          ],
          "registers": {}
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4000C000",
              "irq": 5
            },
            {
              "name": "UART1",
              "base": "0x4000D000",
              "irq": 6
            },
            {
              "name": "UART2",
              "base": "0x4000E000",
              "irq": 33
            },
            {
              "name": "UART3",
              "base": "0x4000F000",
              "irq": 59
            },
            {
              "name": "UART4",
              "base": "0x40010000",
              "irq": 60
            },
            {
              "name": "UART5",
              "base": "0x40011000",
              "irq": 61
            },
            {
              "name": "UART6",
              "base": "0x40012000",
              "irq": 62
            },
            {
              "name": "UART7",
              "base": "0x40013000",
              "irq": 63
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "UART Data"
            },
            "RSR": {
              "offset": "0x04",
              "size": 32,
              "description": "UART Receive Status/Error Clear"
            },
            "ECR": {
              "offset": "0x04",
              "size": 32,
              "description": "UART Receive Status/Error Clear"
            },
            "FR": {
              "offset": "0x18",
              "size": 32,
              "description": "UART Flag"
            },
            "ILPR": {
              "offset": "0x20",
              "size": 32,
              "description": "UART IrDA Low-Power Register"
            },
            "IBRD": {
              "offset": "0x24",
              "size": 32,
              "description": "UART Integer Baud-Rate Divisor"
            },
            "FBRD": {
              "offset": "0x28",
              "size": 32,
              "description": "UART Fractional Baud-Rate Divisor"
            },
            "LCRH": {
              "offset": "0x2C",
              "size": 32,
              "description": "UART Line Control"
            },
            "CTL": {
              "offset": "0x30",
              "size": 32,
              "description": "UART Control"
            },
            "IFLS": {
              "offset": "0x34",
              "size": 32,
              "description": "UART Interrupt FIFO Level Select"
            },
            "IM": {
              "offset": "0x38",
              "size": 32,
              "description": "UART Interrupt Mask"
            },
            "RIS": {
              "offset": "0x3C",
              "size": 32,
              "description": "UART Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x40",
              "size": 32,
              "description": "UART Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x44",
              "size": 32,
              "description": "UART Interrupt Clear"
            },
            "DMACTL": {
              "offset": "0x48",
              "size": 32,
              "description": "UART DMA Control"
            },
            "_9BITADDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "UART 9-Bit Self Address"
            },
            "_9BITAMASK": {
              "offset": "0xA8",
              "size": 32,
              "description": "UART 9-Bit Self Address Mask"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "UART Peripheral Properties"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "UART Clock Configuration"
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40020000",
              "irq": 8
            },
            {
              "name": "I2C1",
              "base": "0x40021000",
              "irq": 37
            },
            {
              "name": "I2C2",
              "base": "0x40022000",
              "irq": 68
            },
            {
              "name": "I2C3",
              "base": "0x40023000",
              "irq": 69
            },
            {
              "name": "I2C4",
              "base": "0x400C0000",
              "irq": 109
            },
            {
              "name": "I2C5",
              "base": "0x400C1000",
              "irq": 110
            }
          ],
          "registers": {
            "MSA": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C Master Slave Address"
            },
            "MCS": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C Master Control/Status"
            },
            "MDR": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C Master Data"
            },
            "MTPR": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C Master Timer Period"
            },
            "MIMR": {
              "offset": "0x10",
              "size": 32,
              "description": "I2C Master Interrupt Mask"
            },
            "MRIS": {
              "offset": "0x14",
              "size": 32,
              "description": "I2C Master Raw Interrupt Status"
            },
            "MMIS": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C Master Masked Interrupt Status"
            },
            "MICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2C Master Interrupt Clear"
            },
            "MCR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C Master Configuration"
            },
            "MCLKOCNT": {
              "offset": "0x24",
              "size": 32,
              "description": "I2C Master Clock Low Timeout Count"
            },
            "MBMON": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2C Master Bus Monitor"
            },
            "MCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "I2C Master Configuration 2"
            },
            "SOAR": {
              "offset": "0x800",
              "size": 32,
              "description": "I2C Slave Own Address"
            },
            "SCSR": {
              "offset": "0x804",
              "size": 32,
              "description": "I2C Slave Control/Status"
            },
            "SDR": {
              "offset": "0x808",
              "size": 32,
              "description": "I2C Slave Data"
            },
            "SIMR": {
              "offset": "0x80C",
              "size": 32,
              "description": "I2C Slave Interrupt Mask"
            },
            "SRIS": {
              "offset": "0x810",
              "size": 32,
              "description": "I2C Slave Raw Interrupt Status"
            },
            "SMIS": {
              "offset": "0x814",
              "size": 32,
              "description": "I2C Slave Masked Interrupt Status"
            },
            "SICR": {
              "offset": "0x818",
              "size": 32,
              "description": "I2C Slave Interrupt Clear"
            },
            "SOAR2": {
              "offset": "0x81C",
              "size": 32,
              "description": "I2C Slave Own Address 2"
            },
            "SACKCTL": {
              "offset": "0x820",
              "size": 32,
              "description": "I2C Slave ACK Control"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "I2C Peripheral Properties"
            },
            "PC": {
              "offset": "0xFC4",
              "size": 32,
              "description": "I2C Peripheral Configuration"
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM0",
              "base": "0x40028000",
              "irq": 10
            },
            {
              "name": "PWM1",
              "base": "0x40029000",
              "irq": 134
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Master Control"
            },
            "SYNC": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Time Base Sync"
            },
            "ENABLE": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Output Enable"
            },
            "INVERT": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Output Inversion"
            },
            "FAULT": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Output Fault"
            },
            "INTEN": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Interrupt Enable"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Raw Interrupt Status"
            },
            "ISC": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Interrupt Status and Clear"
            },
            "STATUS": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM Status"
            },
            "FAULTVAL": {
              "offset": "0x24",
              "size": 32,
              "description": "PWM Fault Condition Value"
            },
            "ENUPD": {
              "offset": "0x28",
              "size": 32,
              "description": "PWM Enable Update"
            },
            "_0_CTL": {
              "offset": "0x40",
              "size": 32,
              "description": "PWM0 Control"
            },
            "_0_INTEN": {
              "offset": "0x44",
              "size": 32,
              "description": "PWM0 Interrupt and Trigger Enable"
            },
            "_0_RIS": {
              "offset": "0x48",
              "size": 32,
              "description": "PWM0 Raw Interrupt Status"
            },
            "_0_ISC": {
              "offset": "0x4C",
              "size": 32,
              "description": "PWM0 Interrupt Status and Clear"
            },
            "_0_LOAD": {
              "offset": "0x50",
              "size": 32,
              "description": "PWM0 Load"
            },
            "_0_COUNT": {
              "offset": "0x54",
              "size": 32,
              "description": "PWM0 Counter"
            },
            "_0_CMPA": {
              "offset": "0x58",
              "size": 32,
              "description": "PWM0 Compare A"
            },
            "_0_CMPB": {
              "offset": "0x5C",
              "size": 32,
              "description": "PWM0 Compare B"
            },
            "_0_GENA": {
              "offset": "0x60",
              "size": 32,
              "description": "PWM0 Generator A Control"
            },
            "_0_GENB": {
              "offset": "0x64",
              "size": 32,
              "description": "PWM0 Generator B Control"
            },
            "_0_DBCTL": {
              "offset": "0x68",
              "size": 32,
              "description": "PWM0 Dead-Band Control"
            },
            "_0_DBRISE": {
              "offset": "0x6C",
              "size": 32,
              "description": "PWM0 Dead-Band Rising-Edge Delay"
            },
            "_0_DBFALL": {
              "offset": "0x70",
              "size": 32,
              "description": "PWM0 Dead-Band Falling-Edge-Delay"
            },
            "_0_FLTSRC0": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM0 Fault Source 0"
            },
            "_0_FLTSRC1": {
              "offset": "0x78",
              "size": 32,
              "description": "PWM0 Fault Source 1"
            },
            "_0_MINFLTPER": {
              "offset": "0x7C",
              "size": 32,
              "description": "PWM0 Minimum Fault Period"
            },
            "_1_CTL": {
              "offset": "0x80",
              "size": 32,
              "description": "PWM1 Control"
            },
            "_1_INTEN": {
              "offset": "0x84",
              "size": 32,
              "description": "PWM1 Interrupt and Trigger Enable"
            },
            "_1_RIS": {
              "offset": "0x88",
              "size": 32,
              "description": "PWM1 Raw Interrupt Status"
            },
            "_1_ISC": {
              "offset": "0x8C",
              "size": 32,
              "description": "PWM1 Interrupt Status and Clear"
            },
            "_1_LOAD": {
              "offset": "0x90",
              "size": 32,
              "description": "PWM1 Load"
            },
            "_1_COUNT": {
              "offset": "0x94",
              "size": 32,
              "description": "PWM1 Counter"
            },
            "_1_CMPA": {
              "offset": "0x98",
              "size": 32,
              "description": "PWM1 Compare A"
            },
            "_1_CMPB": {
              "offset": "0x9C",
              "size": 32,
              "description": "PWM1 Compare B"
            },
            "_1_GENA": {
              "offset": "0xA0",
              "size": 32,
              "description": "PWM1 Generator A Control"
            },
            "_1_GENB": {
              "offset": "0xA4",
              "size": 32,
              "description": "PWM1 Generator B Control"
            },
            "_1_DBCTL": {
              "offset": "0xA8",
              "size": 32,
              "description": "PWM1 Dead-Band Control"
            },
            "_1_DBRISE": {
              "offset": "0xAC",
              "size": 32,
              "description": "PWM1 Dead-Band Rising-Edge Delay"
            },
            "_1_DBFALL": {
              "offset": "0xB0",
              "size": 32,
              "description": "PWM1 Dead-Band Falling-Edge-Delay"
            },
            "_1_FLTSRC0": {
              "offset": "0xB4",
              "size": 32,
              "description": "PWM1 Fault Source 0"
            },
            "_1_FLTSRC1": {
              "offset": "0xB8",
              "size": 32,
              "description": "PWM1 Fault Source 1"
            },
            "_1_MINFLTPER": {
              "offset": "0xBC",
              "size": 32,
              "description": "PWM1 Minimum Fault Period"
            },
            "_2_CTL": {
              "offset": "0xC0",
              "size": 32,
              "description": "PWM2 Control"
            },
            "_2_INTEN": {
              "offset": "0xC4",
              "size": 32,
              "description": "PWM2 Interrupt and Trigger Enable"
            },
            "_2_RIS": {
              "offset": "0xC8",
              "size": 32,
              "description": "PWM2 Raw Interrupt Status"
            },
            "_2_ISC": {
              "offset": "0xCC",
              "size": 32,
              "description": "PWM2 Interrupt Status and Clear"
            },
            "_2_LOAD": {
              "offset": "0xD0",
              "size": 32,
              "description": "PWM2 Load"
            },
            "_2_COUNT": {
              "offset": "0xD4",
              "size": 32,
              "description": "PWM2 Counter"
            },
            "_2_CMPA": {
              "offset": "0xD8",
              "size": 32,
              "description": "PWM2 Compare A"
            },
            "_2_CMPB": {
              "offset": "0xDC",
              "size": 32,
              "description": "PWM2 Compare B"
            },
            "_2_GENA": {
              "offset": "0xE0",
              "size": 32,
              "description": "PWM2 Generator A Control"
            },
            "_2_GENB": {
              "offset": "0xE4",
              "size": 32,
              "description": "PWM2 Generator B Control"
            },
            "_2_DBCTL": {
              "offset": "0xE8",
              "size": 32,
              "description": "PWM2 Dead-Band Control"
            },
            "_2_DBRISE": {
              "offset": "0xEC",
              "size": 32,
              "description": "PWM2 Dead-Band Rising-Edge Delay"
            },
            "_2_DBFALL": {
              "offset": "0xF0",
              "size": 32,
              "description": "PWM2 Dead-Band Falling-Edge-Delay"
            },
            "_2_FLTSRC0": {
              "offset": "0xF4",
              "size": 32,
              "description": "PWM2 Fault Source 0"
            },
            "_2_FLTSRC1": {
              "offset": "0xF8",
              "size": 32,
              "description": "PWM2 Fault Source 1"
            },
            "_2_MINFLTPER": {
              "offset": "0xFC",
              "size": 32,
              "description": "PWM2 Minimum Fault Period"
            },
            "_3_CTL": {
              "offset": "0x100",
              "size": 32,
              "description": "PWM3 Control"
            },
            "_3_INTEN": {
              "offset": "0x104",
              "size": 32,
              "description": "PWM3 Interrupt and Trigger Enable"
            },
            "_3_RIS": {
              "offset": "0x108",
              "size": 32,
              "description": "PWM3 Raw Interrupt Status"
            },
            "_3_ISC": {
              "offset": "0x10C",
              "size": 32,
              "description": "PWM3 Interrupt Status and Clear"
            },
            "_3_LOAD": {
              "offset": "0x110",
              "size": 32,
              "description": "PWM3 Load"
            },
            "_3_COUNT": {
              "offset": "0x114",
              "size": 32,
              "description": "PWM3 Counter"
            },
            "_3_CMPA": {
              "offset": "0x118",
              "size": 32,
              "description": "PWM3 Compare A"
            },
            "_3_CMPB": {
              "offset": "0x11C",
              "size": 32,
              "description": "PWM3 Compare B"
            },
            "_3_GENA": {
              "offset": "0x120",
              "size": 32,
              "description": "PWM3 Generator A Control"
            },
            "_3_GENB": {
              "offset": "0x124",
              "size": 32,
              "description": "PWM3 Generator B Control"
            },
            "_3_DBCTL": {
              "offset": "0x128",
              "size": 32,
              "description": "PWM3 Dead-Band Control"
            },
            "_3_DBRISE": {
              "offset": "0x12C",
              "size": 32,
              "description": "PWM3 Dead-Band Rising-Edge Delay"
            },
            "_3_DBFALL": {
              "offset": "0x130",
              "size": 32,
              "description": "PWM3 Dead-Band Falling-Edge-Delay"
            },
            "_3_FLTSRC0": {
              "offset": "0x134",
              "size": 32,
              "description": "PWM3 Fault Source 0"
            },
            "_3_FLTSRC1": {
              "offset": "0x138",
              "size": 32,
              "description": "PWM3 Fault Source 1"
            },
            "_3_MINFLTPER": {
              "offset": "0x13C",
              "size": 32,
              "description": "PWM3 Minimum Fault Period"
            },
            "_0_FLTSEN": {
              "offset": "0x800",
              "size": 32,
              "description": "PWM0 Fault Pin Logic Sense"
            },
            "_0_FLTSTAT0": {
              "offset": "0x804",
              "size": 32,
              "description": "PWM0 Fault Status 0"
            },
            "_0_FLTSTAT1": {
              "offset": "0x808",
              "size": 32,
              "description": "PWM0 Fault Status 1"
            },
            "_1_FLTSEN": {
              "offset": "0x880",
              "size": 32,
              "description": "PWM1 Fault Pin Logic Sense"
            },
            "_1_FLTSTAT0": {
              "offset": "0x884",
              "size": 32,
              "description": "PWM1 Fault Status 0"
            },
            "_1_FLTSTAT1": {
              "offset": "0x888",
              "size": 32,
              "description": "PWM1 Fault Status 1"
            },
            "_2_FLTSEN": {
              "offset": "0x900",
              "size": 32,
              "description": "PWM2 Fault Pin Logic Sense"
            },
            "_2_FLTSTAT0": {
              "offset": "0x904",
              "size": 32,
              "description": "PWM2 Fault Status 0"
            },
            "_2_FLTSTAT1": {
              "offset": "0x908",
              "size": 32,
              "description": "PWM2 Fault Status 1"
            },
            "_3_FLTSEN": {
              "offset": "0x980",
              "size": 32,
              "description": "PWM3 Fault Pin Logic Sense"
            },
            "_3_FLTSTAT0": {
              "offset": "0x984",
              "size": 32,
              "description": "PWM3 Fault Status 0"
            },
            "_3_FLTSTAT1": {
              "offset": "0x988",
              "size": 32,
              "description": "PWM3 Fault Status 1"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "PWM Peripheral Properties"
            }
          }
        },
        "QEI0": {
          "instances": [
            {
              "name": "QEI0",
              "base": "0x4002C000",
              "irq": 13
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "QEI Control"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "QEI Status"
            },
            "POS": {
              "offset": "0x08",
              "size": 32,
              "description": "QEI Position"
            },
            "MAXPOS": {
              "offset": "0x0C",
              "size": 32,
              "description": "QEI Maximum Position"
            },
            "LOAD": {
              "offset": "0x10",
              "size": 32,
              "description": "QEI Timer Load"
            },
            "TIME": {
              "offset": "0x14",
              "size": 32,
              "description": "QEI Timer"
            },
            "COUNT": {
              "offset": "0x18",
              "size": 32,
              "description": "QEI Velocity Counter"
            },
            "SPEED": {
              "offset": "0x1C",
              "size": 32,
              "description": "QEI Velocity"
            },
            "INTEN": {
              "offset": "0x20",
              "size": 32,
              "description": "QEI Interrupt Enable"
            },
            "RIS": {
              "offset": "0x24",
              "size": 32,
              "description": "QEI Raw Interrupt Status"
            },
            "ISC": {
              "offset": "0x28",
              "size": 32,
              "description": "QEI Interrupt Status and Clear"
            }
          }
        },
        "QEI1": {
          "instances": [
            {
              "name": "QEI1",
              "base": "0x4002D000",
              "irq": 38
            }
          ],
          "registers": {}
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER0",
              "base": "0x40030000",
              "irq": 19
            },
            {
              "name": "TIMER1",
              "base": "0x40031000",
              "irq": 21
            },
            {
              "name": "TIMER2",
              "base": "0x40032000",
              "irq": 23
            },
            {
              "name": "TIMER3",
              "base": "0x40033000",
              "irq": 35
            },
            {
              "name": "TIMER4",
              "base": "0x40034000",
              "irq": 70
            },
            {
              "name": "TIMER5",
              "base": "0x40035000",
              "irq": 92
            },
            {
              "name": "WTIMER0",
              "base": "0x40036000",
              "irq": 94
            },
            {
              "name": "WTIMER1",
              "base": "0x40037000",
              "irq": 96
            },
            {
              "name": "WTIMER2",
              "base": "0x4004C000",
              "irq": 98
            },
            {
              "name": "WTIMER3",
              "base": "0x4004D000",
              "irq": 100
            },
            {
              "name": "WTIMER4",
              "base": "0x4004E000",
              "irq": 102
            },
            {
              "name": "WTIMER5",
              "base": "0x4004F000",
              "irq": 104
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "GPTM Configuration"
            },
            "TAMR": {
              "offset": "0x04",
              "size": 32,
              "description": "GPTM Timer A Mode"
            },
            "TBMR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPTM Timer B Mode"
            },
            "CTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPTM Control"
            },
            "SYNC": {
              "offset": "0x10",
              "size": 32,
              "description": "GPTM Synchronize"
            },
            "IMR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPTM Interrupt Mask"
            },
            "RIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPTM Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x20",
              "size": 32,
              "description": "GPTM Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x24",
              "size": 32,
              "description": "GPTM Interrupt Clear"
            },
            "TAILR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPTM Timer A Interval Load"
            },
            "TBILR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPTM Timer B Interval Load"
            },
            "TAMATCHR": {
              "offset": "0x30",
              "size": 32,
              "description": "GPTM Timer A Match"
            },
            "TBMATCHR": {
              "offset": "0x34",
              "size": 32,
              "description": "GPTM Timer B Match"
            },
            "TAPR": {
              "offset": "0x38",
              "size": 32,
              "description": "GPTM Timer A Prescale"
            },
            "TBPR": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPTM Timer B Prescale"
            },
            "TAPMR": {
              "offset": "0x40",
              "size": 32,
              "description": "GPTM TimerA Prescale Match"
            },
            "TBPMR": {
              "offset": "0x44",
              "size": 32,
              "description": "GPTM TimerB Prescale Match"
            },
            "TAR": {
              "offset": "0x48",
              "size": 32,
              "description": "GPTM Timer A"
            },
            "TBR": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPTM Timer B"
            },
            "TAV": {
              "offset": "0x50",
              "size": 32,
              "description": "GPTM Timer A Value"
            },
            "TBV": {
              "offset": "0x54",
              "size": 32,
              "description": "GPTM Timer B Value"
            },
            "RTCPD": {
              "offset": "0x58",
              "size": 32,
              "description": "GPTM RTC Predivide"
            },
            "TAPS": {
              "offset": "0x5C",
              "size": 32,
              "description": "GPTM Timer A Prescale Snapshot"
            },
            "TBPS": {
              "offset": "0x60",
              "size": 32,
              "description": "GPTM Timer B Prescale Snapshot"
            },
            "TAPV": {
              "offset": "0x64",
              "size": 32,
              "description": "GPTM Timer A Prescale Value"
            },
            "TBPV": {
              "offset": "0x68",
              "size": 32,
              "description": "GPTM Timer B Prescale Value"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "GPTM Peripheral Properties"
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40038000",
              "irq": 14
            },
            {
              "name": "ADC1",
              "base": "0x40039000",
              "irq": 48
            }
          ],
          "registers": {
            "ACTSS": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Active Sample Sequencer"
            },
            "RIS": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC Raw Interrupt Status"
            },
            "IM": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Interrupt Mask"
            },
            "ISC": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Interrupt Status and Clear"
            },
            "OSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Overflow Status"
            },
            "EMUX": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC Event Multiplexer Select"
            },
            "USTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC Underflow Status"
            },
            "TSSEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "ADC Trigger Source Select"
            },
            "SSPRI": {
              "offset": "0x20",
              "size": 32,
              "description": "ADC Sample Sequencer Priority"
            },
            "SPC": {
              "offset": "0x24",
              "size": 32,
              "description": "ADC Sample Phase Control"
            },
            "PSSI": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Processor Sample Sequence Initiate"
            },
            "SAC": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Sample Averaging Control"
            },
            "DCISC": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Digital Comparator Interrupt Status and Clear"
            },
            "CTL": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Control"
            },
            "SSMUX0": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 0"
            },
            "SSCTL0": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Sample Sequence Control 0"
            },
            "SSFIFO0": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 0"
            },
            "SSFSTAT0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 0 Status"
            },
            "SSOP0": {
              "offset": "0x50",
              "size": 32,
              "description": "ADC Sample Sequence 0 Operation"
            },
            "SSDC0": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Sample Sequence 0 Digital Comparator Select"
            },
            "SSEMUX0": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 0"
            },
            "SSMUX1": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 1"
            },
            "SSCTL1": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Sample Sequence Control 1"
            },
            "SSFIFO1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 1"
            },
            "SSFSTAT1": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 1 Status"
            },
            "SSOP1": {
              "offset": "0x70",
              "size": 32,
              "description": "ADC Sample Sequence 1 Operation"
            },
            "SSDC1": {
              "offset": "0x74",
              "size": 32,
              "description": "ADC Sample Sequence 1 Digital Comparator Select"
            },
            "SSEMUX1": {
              "offset": "0x78",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 1"
            },
            "SSMUX2": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 2"
            },
            "SSCTL2": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC Sample Sequence Control 2"
            },
            "SSFIFO2": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 2"
            },
            "SSFSTAT2": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 2 Status"
            },
            "SSOP2": {
              "offset": "0x90",
              "size": 32,
              "description": "ADC Sample Sequence 2 Operation"
            },
            "SSDC2": {
              "offset": "0x94",
              "size": 32,
              "description": "ADC Sample Sequence 2 Digital Comparator Select"
            },
            "SSEMUX2": {
              "offset": "0x98",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 2"
            },
            "SSMUX3": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 3"
            },
            "SSCTL3": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC Sample Sequence Control 3"
            },
            "SSFIFO3": {
              "offset": "0xA8",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 3"
            },
            "SSFSTAT3": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 3 Status"
            },
            "SSOP3": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC Sample Sequence 3 Operation"
            },
            "SSDC3": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC Sample Sequence 3 Digital Comparator Select"
            },
            "SSEMUX3": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 3"
            },
            "DCRIC": {
              "offset": "0xD00",
              "size": 32,
              "description": "ADC Digital Comparator Reset Initial Conditions"
            },
            "DCCTL0": {
              "offset": "0xE00",
              "size": 32,
              "description": "ADC Digital Comparator Control 0"
            },
            "DCCTL1": {
              "offset": "0xE04",
              "size": 32,
              "description": "ADC Digital Comparator Control 1"
            },
            "DCCTL2": {
              "offset": "0xE08",
              "size": 32,
              "description": "ADC Digital Comparator Control 2"
            },
            "DCCTL3": {
              "offset": "0xE0C",
              "size": 32,
              "description": "ADC Digital Comparator Control 3"
            },
            "DCCTL4": {
              "offset": "0xE10",
              "size": 32,
              "description": "ADC Digital Comparator Control 4"
            },
            "DCCTL5": {
              "offset": "0xE14",
              "size": 32,
              "description": "ADC Digital Comparator Control 5"
            },
            "DCCTL6": {
              "offset": "0xE18",
              "size": 32,
              "description": "ADC Digital Comparator Control 6"
            },
            "DCCTL7": {
              "offset": "0xE1C",
              "size": 32,
              "description": "ADC Digital Comparator Control 7"
            },
            "DCCMP0": {
              "offset": "0xE40",
              "size": 32,
              "description": "ADC Digital Comparator Range 0"
            },
            "DCCMP1": {
              "offset": "0xE44",
              "size": 32,
              "description": "ADC Digital Comparator Range 1"
            },
            "DCCMP2": {
              "offset": "0xE48",
              "size": 32,
              "description": "ADC Digital Comparator Range 2"
            },
            "DCCMP3": {
              "offset": "0xE4C",
              "size": 32,
              "description": "ADC Digital Comparator Range 3"
            },
            "DCCMP4": {
              "offset": "0xE50",
              "size": 32,
              "description": "ADC Digital Comparator Range 4"
            },
            "DCCMP5": {
              "offset": "0xE54",
              "size": 32,
              "description": "ADC Digital Comparator Range 5"
            },
            "DCCMP6": {
              "offset": "0xE58",
              "size": 32,
              "description": "ADC Digital Comparator Range 6"
            },
            "DCCMP7": {
              "offset": "0xE5C",
              "size": 32,
              "description": "ADC Digital Comparator Range 7"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "ADC Peripheral Properties"
            },
            "PC": {
              "offset": "0xFC4",
              "size": 32,
              "description": "ADC Peripheral Configuration"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "ADC Clock Configuration"
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x4003C000",
              "irq": 25
            }
          ],
          "registers": {
            "ACMIS": {
              "offset": "0x00",
              "size": 32,
              "description": "Analog Comparator Masked Interrupt Status"
            },
            "ACRIS": {
              "offset": "0x04",
              "size": 32,
              "description": "Analog Comparator Raw Interrupt Status"
            },
            "ACINTEN": {
              "offset": "0x08",
              "size": 32,
              "description": "Analog Comparator Interrupt Enable"
            },
            "ACREFCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Analog Comparator Reference Voltage Control"
            },
            "ACSTAT0": {
              "offset": "0x20",
              "size": 32,
              "description": "Analog Comparator Status 0"
            },
            "ACCTL0": {
              "offset": "0x24",
              "size": 32,
              "description": "Analog Comparator Control 0"
            },
            "ACSTAT1": {
              "offset": "0x40",
              "size": 32,
              "description": "Analog Comparator Status 1"
            },
            "ACCTL1": {
              "offset": "0x44",
              "size": 32,
              "description": "Analog Comparator Control 1"
            },
            "ACSTAT2": {
              "offset": "0x60",
              "size": 32,
              "description": "Analog Comparator Status 2"
            },
            "ACCTL2": {
              "offset": "0x64",
              "size": 32,
              "description": "Analog Comparator Control 2"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "Analog Comparator Peripheral Properties"
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40040000",
              "irq": 39
            },
            {
              "name": "CAN1",
              "base": "0x40041000",
              "irq": 40
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "CAN Control"
            },
            "STS": {
              "offset": "0x04",
              "size": 32,
              "description": "CAN Status"
            },
            "ERR": {
              "offset": "0x08",
              "size": 32,
              "description": "CAN Error Counter"
            },
            "BIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "CAN Bit Timing"
            },
            "INT": {
              "offset": "0x10",
              "size": 32,
              "description": "CAN Interrupt"
            },
            "TST": {
              "offset": "0x14",
              "size": 32,
              "description": "CAN Test"
            },
            "BRPE": {
              "offset": "0x18",
              "size": 32,
              "description": "CAN Baud Rate Prescaler Extension"
            },
            "IF1CRQ": {
              "offset": "0x20",
              "size": 32,
              "description": "CAN IF1 Command Request"
            },
            "IF1CMSK": {
              "offset": "0x24",
              "size": 32,
              "description": "CAN IF1 Command Mask"
            },
            "IF1MSK1": {
              "offset": "0x28",
              "size": 32,
              "description": "CAN IF1 Mask 1"
            },
            "IF1MSK2": {
              "offset": "0x2C",
              "size": 32,
              "description": "CAN IF1 Mask 2"
            },
            "IF1ARB1": {
              "offset": "0x30",
              "size": 32,
              "description": "CAN IF1 Arbitration 1"
            },
            "IF1ARB2": {
              "offset": "0x34",
              "size": 32,
              "description": "CAN IF1 Arbitration 2"
            },
            "IF1MCTL": {
              "offset": "0x38",
              "size": 32,
              "description": "CAN IF1 Message Control"
            },
            "IF1DA1": {
              "offset": "0x3C",
              "size": 32,
              "description": "CAN IF1 Data A1"
            },
            "IF1DA2": {
              "offset": "0x40",
              "size": 32,
              "description": "CAN IF1 Data A2"
            },
            "IF1DB1": {
              "offset": "0x44",
              "size": 32,
              "description": "CAN IF1 Data B1"
            },
            "IF1DB2": {
              "offset": "0x48",
              "size": 32,
              "description": "CAN IF1 Data B2"
            },
            "IF2CRQ": {
              "offset": "0x80",
              "size": 32,
              "description": "CAN IF2 Command Request"
            },
            "IF2CMSK": {
              "offset": "0x84",
              "size": 32,
              "description": "CAN IF2 Command Mask"
            },
            "IF2MSK1": {
              "offset": "0x88",
              "size": 32,
              "description": "CAN IF2 Mask 1"
            },
            "IF2MSK2": {
              "offset": "0x8C",
              "size": 32,
              "description": "CAN IF2 Mask 2"
            },
            "IF2ARB1": {
              "offset": "0x90",
              "size": 32,
              "description": "CAN IF2 Arbitration 1"
            },
            "IF2ARB2": {
              "offset": "0x94",
              "size": 32,
              "description": "CAN IF2 Arbitration 2"
            },
            "IF2MCTL": {
              "offset": "0x98",
              "size": 32,
              "description": "CAN IF2 Message Control"
            },
            "IF2DA1": {
              "offset": "0x9C",
              "size": 32,
              "description": "CAN IF2 Data A1"
            },
            "IF2DA2": {
              "offset": "0xA0",
              "size": 32,
              "description": "CAN IF2 Data A2"
            },
            "IF2DB1": {
              "offset": "0xA4",
              "size": 32,
              "description": "CAN IF2 Data B1"
            },
            "IF2DB2": {
              "offset": "0xA8",
              "size": 32,
              "description": "CAN IF2 Data B2"
            },
            "TXRQ1": {
              "offset": "0x100",
              "size": 32,
              "description": "CAN Transmission Request 1"
            },
            "TXRQ2": {
              "offset": "0x104",
              "size": 32,
              "description": "CAN Transmission Request 2"
            },
            "NWDA1": {
              "offset": "0x120",
              "size": 32,
              "description": "CAN New Data 1"
            },
            "NWDA2": {
              "offset": "0x124",
              "size": 32,
              "description": "CAN New Data 2"
            },
            "MSG1INT": {
              "offset": "0x140",
              "size": 32,
              "description": "CAN Message 1 Interrupt Pending"
            },
            "MSG2INT": {
              "offset": "0x144",
              "size": 32,
              "description": "CAN Message 2 Interrupt Pending"
            },
            "MSG1VAL": {
              "offset": "0x160",
              "size": 32,
              "description": "CAN Message 1 Valid"
            },
            "MSG2VAL": {
              "offset": "0x164",
              "size": 32,
              "description": "CAN Message 2 Valid"
            }
          }
        },
        "EEPROM": {
          "instances": [
            {
              "name": "EEPROM",
              "base": "0x400AF000"
            }
          ],
          "registers": {
            "EESIZE": {
              "offset": "0x00",
              "size": 32,
              "description": "EEPROM Size Information"
            },
            "EEBLOCK": {
              "offset": "0x04",
              "size": 32,
              "description": "EEPROM Current Block"
            },
            "EEOFFSET": {
              "offset": "0x08",
              "size": 32,
              "description": "EEPROM Current Offset"
            },
            "EERDWR": {
              "offset": "0x10",
              "size": 32,
              "description": "EEPROM Read-Write"
            },
            "EERDWRINC": {
              "offset": "0x14",
              "size": 32,
              "description": "EEPROM Read-Write with Increment"
            },
            "EEDONE": {
              "offset": "0x18",
              "size": 32,
              "description": "EEPROM Done Status"
            },
            "EESUPP": {
              "offset": "0x1C",
              "size": 32,
              "description": "EEPROM Support Control and Status"
            },
            "EEUNLOCK": {
              "offset": "0x20",
              "size": 32,
              "description": "EEPROM Unlock"
            },
            "EEPROT": {
              "offset": "0x30",
              "size": 32,
              "description": "EEPROM Protection"
            },
            "EEPASS0": {
              "offset": "0x34",
              "size": 32,
              "description": "EEPROM Password"
            },
            "EEPASS1": {
              "offset": "0x38",
              "size": 32,
              "description": "EEPROM Password"
            },
            "EEPASS2": {
              "offset": "0x3C",
              "size": 32,
              "description": "EEPROM Password"
            },
            "EEINT": {
              "offset": "0x40",
              "size": 32,
              "description": "EEPROM Interrupt"
            },
            "EEHIDE": {
              "offset": "0x50",
              "size": 32,
              "description": "EEPROM Block Hide"
            },
            "EEDBGME": {
              "offset": "0x80",
              "size": 32,
              "description": "EEPROM Debug Mass Erase"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "EEPROM Peripheral Properties"
            }
          }
        },
        "SYSEXC": {
          "instances": [
            {
              "name": "SYSEXC",
              "base": "0x400F9000",
              "irq": 106
            }
          ],
          "registers": {
            "RIS": {
              "offset": "0x00",
              "size": 32,
              "description": "System Exception Raw Interrupt Status"
            },
            "IM": {
              "offset": "0x04",
              "size": 32,
              "description": "System Exception Interrupt Mask"
            },
            "MIS": {
              "offset": "0x08",
              "size": 32,
              "description": "System Exception Masked Interrupt Status"
            },
            "IC": {
              "offset": "0x0C",
              "size": 32,
              "description": "System Exception Interrupt Clear"
            }
          }
        },
        "HIB": {
          "instances": [
            {
              "name": "HIB",
              "base": "0x400FC000",
              "irq": 43
            }
          ],
          "registers": {
            "RTCC": {
              "offset": "0x00",
              "size": 32,
              "description": "Hibernation RTC Counter"
            },
            "RTCM0": {
              "offset": "0x04",
              "size": 32,
              "description": "Hibernation RTC Match 0"
            },
            "RTCLD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Hibernation RTC Load"
            },
            "CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Hibernation Control"
            },
            "IM": {
              "offset": "0x14",
              "size": 32,
              "description": "Hibernation Interrupt Mask"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "Hibernation Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Hibernation Masked Interrupt Status"
            },
            "IC": {
              "offset": "0x20",
              "size": 32,
              "description": "Hibernation Interrupt Clear"
            },
            "RTCT": {
              "offset": "0x24",
              "size": 32,
              "description": "Hibernation RTC Trim"
            },
            "RTCSS": {
              "offset": "0x28",
              "size": 32,
              "description": "Hibernation RTC Sub Seconds"
            },
            "DATA": {
              "offset": "0x30",
              "size": 32,
              "description": "Hibernation Data"
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH_CTRL",
              "base": "0x400FD000",
              "irq": 29
            }
          ],
          "registers": {
            "FMA": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Memory Address"
            },
            "FMD": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Memory Data"
            },
            "FMC": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Memory Control"
            },
            "FCRIS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Flash Controller Raw Interrupt Status"
            },
            "FCIM": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash Controller Interrupt Mask"
            },
            "FCMISC": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash Controller Masked Interrupt Status and Clear"
            },
            "FMC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash Memory Control 2"
            },
            "FWBVAL": {
              "offset": "0x30",
              "size": 32,
              "description": "Flash Write Buffer Valid"
            },
            "FWBN": {
              "offset": "0x100",
              "size": 32,
              "description": "Flash Write Buffer n"
            },
            "FSIZE": {
              "offset": "0xFC0",
              "size": 32,
              "description": "Flash Size"
            },
            "SSIZE": {
              "offset": "0xFC4",
              "size": 32,
              "description": "SRAM Size"
            },
            "ROMSWMAP": {
              "offset": "0xFCC",
              "size": 32,
              "description": "ROM Software Map"
            },
            "RMCTL": {
              "offset": "0x10F0",
              "size": 32,
              "description": "ROM Control"
            },
            "BOOTCFG": {
              "offset": "0x11D0",
              "size": 32,
              "description": "Boot Configuration"
            },
            "USERREG0": {
              "offset": "0x11E0",
              "size": 32,
              "description": "User Register 0"
            },
            "USERREG1": {
              "offset": "0x11E4",
              "size": 32,
              "description": "User Register 1"
            },
            "USERREG2": {
              "offset": "0x11E8",
              "size": 32,
              "description": "User Register 2"
            },
            "USERREG3": {
              "offset": "0x11EC",
              "size": 32,
              "description": "User Register 3"
            },
            "FMPRE0": {
              "offset": "0x1200",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 0"
            },
            "FMPRE1": {
              "offset": "0x1204",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 1"
            },
            "FMPPE0": {
              "offset": "0x1400",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 0"
            },
            "FMPPE1": {
              "offset": "0x1404",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 1"
            }
          }
        },
        "SYSCTL": {
          "instances": [
            {
              "name": "SYSCTL",
              "base": "0x400FE000",
              "irq": 28
            }
          ],
          "registers": {
            "DID0": {
              "offset": "0x00",
              "size": 32,
              "description": "Device Identification 0"
            },
            "DID1": {
              "offset": "0x04",
              "size": 32,
              "description": "Device Identification 1"
            },
            "DC0": {
              "offset": "0x08",
              "size": 32,
              "description": "Device Capabilities 0"
            },
            "DC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Device Capabilities 1"
            },
            "DC2": {
              "offset": "0x14",
              "size": 32,
              "description": "Device Capabilities 2"
            },
            "DC3": {
              "offset": "0x18",
              "size": 32,
              "description": "Device Capabilities 3"
            },
            "DC4": {
              "offset": "0x1C",
              "size": 32,
              "description": "Device Capabilities 4"
            },
            "DC5": {
              "offset": "0x20",
              "size": 32,
              "description": "Device Capabilities 5"
            },
            "DC6": {
              "offset": "0x24",
              "size": 32,
              "description": "Device Capabilities 6"
            },
            "DC7": {
              "offset": "0x28",
              "size": 32,
              "description": "Device Capabilities 7"
            },
            "DC8": {
              "offset": "0x2C",
              "size": 32,
              "description": "Device Capabilities 8 ADC Channels"
            },
            "PBORCTL": {
              "offset": "0x30",
              "size": 32,
              "description": "Brown-Out Reset Control"
            },
            "SRCR0": {
              "offset": "0x40",
              "size": 32,
              "description": "Software Reset Control 0"
            },
            "SRCR1": {
              "offset": "0x44",
              "size": 32,
              "description": "Software Reset Control 1"
            },
            "SRCR2": {
              "offset": "0x48",
              "size": 32,
              "description": "Software Reset Control 2"
            },
            "RIS": {
              "offset": "0x50",
              "size": 32,
              "description": "Raw Interrupt Status"
            },
            "IMC": {
              "offset": "0x54",
              "size": 32,
              "description": "Interrupt Mask Control"
            },
            "MISC": {
              "offset": "0x58",
              "size": 32,
              "description": "Masked Interrupt Status and Clear"
            },
            "RESC": {
              "offset": "0x5C",
              "size": 32,
              "description": "Reset Cause"
            },
            "RCC": {
              "offset": "0x60",
              "size": 32,
              "description": "Run-Mode Clock Configuration"
            },
            "GPIOHBCTL": {
              "offset": "0x6C",
              "size": 32,
              "description": "GPIO High-Performance Bus Control"
            },
            "RCC2": {
              "offset": "0x70",
              "size": 32,
              "description": "Run-Mode Clock Configuration 2"
            },
            "MOSCCTL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Main Oscillator Control"
            },
            "RCGC0": {
              "offset": "0x100",
              "size": 32,
              "description": "Run Mode Clock Gating Control Register 0"
            },
            "RCGC1": {
              "offset": "0x104",
              "size": 32,
              "description": "Run Mode Clock Gating Control Register 1"
            },
            "RCGC2": {
              "offset": "0x108",
              "size": 32,
              "description": "Run Mode Clock Gating Control Register 2"
            },
            "SCGC0": {
              "offset": "0x110",
              "size": 32,
              "description": "Sleep Mode Clock Gating Control Register 0"
            },
            "SCGC1": {
              "offset": "0x114",
              "size": 32,
              "description": "Sleep Mode Clock Gating Control Register 1"
            },
            "SCGC2": {
              "offset": "0x118",
              "size": 32,
              "description": "Sleep Mode Clock Gating Control Register 2"
            },
            "DCGC0": {
              "offset": "0x120",
              "size": 32,
              "description": "Deep Sleep Mode Clock Gating Control Register 0"
            },
            "DCGC1": {
              "offset": "0x124",
              "size": 32,
              "description": "Deep-Sleep Mode Clock Gating Control Register 1"
            },
            "DCGC2": {
              "offset": "0x128",
              "size": 32,
              "description": "Deep Sleep Mode Clock Gating Control Register 2"
            },
            "DSLPCLKCFG": {
              "offset": "0x144",
              "size": 32,
              "description": "Deep Sleep Clock Configuration"
            },
            "SYSPROP": {
              "offset": "0x14C",
              "size": 32,
              "description": "System Properties"
            },
            "PIOSCCAL": {
              "offset": "0x150",
              "size": 32,
              "description": "Precision Internal Oscillator Calibration"
            },
            "PIOSCSTAT": {
              "offset": "0x154",
              "size": 32,
              "description": "Precision Internal Oscillator Statistics"
            },
            "PLLFREQ0": {
              "offset": "0x160",
              "size": 32,
              "description": "PLL Frequency 0"
            },
            "PLLFREQ1": {
              "offset": "0x164",
              "size": 32,
              "description": "PLL Frequency 1"
            },
            "PLLSTAT": {
              "offset": "0x168",
              "size": 32,
              "description": "PLL Status"
            },
            "DC9": {
              "offset": "0x190",
              "size": 32,
              "description": "Device Capabilities 9 ADC Digital Comparators"
            },
            "NVMSTAT": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Non-Volatile Memory Information"
            },
            "PPWD": {
              "offset": "0x300",
              "size": 32,
              "description": "Watchdog Timer Peripheral Present"
            },
            "PPTIMER": {
              "offset": "0x304",
              "size": 32,
              "description": "Timer Peripheral Present"
            },
            "PPGPIO": {
              "offset": "0x308",
              "size": 32,
              "description": "General-Purpose Input/Output Peripheral Present"
            },
            "PPDMA": {
              "offset": "0x30C",
              "size": 32,
              "description": "Micro Direct Memory Access Peripheral Present"
            },
            "PPHIB": {
              "offset": "0x314",
              "size": 32,
              "description": "Hibernation Peripheral Present"
            },
            "PPUART": {
              "offset": "0x318",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Peripheral Present"
            },
            "PPSSI": {
              "offset": "0x31C",
              "size": 32,
              "description": "Synchronous Serial Interface Peripheral Present"
            },
            "PPI2C": {
              "offset": "0x320",
              "size": 32,
              "description": "Inter-Integrated Circuit Peripheral Present"
            },
            "PPUSB": {
              "offset": "0x328",
              "size": 32,
              "description": "Universal Serial Bus Peripheral Present"
            },
            "PPCAN": {
              "offset": "0x334",
              "size": 32,
              "description": "Controller Area Network Peripheral Present"
            },
            "PPADC": {
              "offset": "0x338",
              "size": 32,
              "description": "Analog-to-Digital Converter Peripheral Present"
            },
            "PPACMP": {
              "offset": "0x33C",
              "size": 32,
              "description": "Analog Comparator Peripheral Present"
            },
            "PPPWM": {
              "offset": "0x340",
              "size": 32,
              "description": "Pulse Width Modulator Peripheral Present"
            },
            "PPQEI": {
              "offset": "0x344",
              "size": 32,
              "description": "Quadrature Encoder Interface Peripheral Present"
            },
            "PPEEPROM": {
              "offset": "0x358",
              "size": 32,
              "description": "EEPROM Peripheral Present"
            },
            "PPWTIMER": {
              "offset": "0x35C",
              "size": 32,
              "description": "Wide Timer Peripheral Present"
            },
            "SRWD": {
              "offset": "0x500",
              "size": 32,
              "description": "Watchdog Timer Software Reset"
            },
            "SRTIMER": {
              "offset": "0x504",
              "size": 32,
              "description": "Timer Software Reset"
            },
            "SRGPIO": {
              "offset": "0x508",
              "size": 32,
              "description": "General-Purpose Input/Output Software Reset"
            },
            "SRDMA": {
              "offset": "0x50C",
              "size": 32,
              "description": "Micro Direct Memory Access Software Reset"
            },
            "SRHIB": {
              "offset": "0x514",
              "size": 32,
              "description": "Hibernation Software Reset"
            },
            "SRUART": {
              "offset": "0x518",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Software Reset"
            },
            "SRSSI": {
              "offset": "0x51C",
              "size": 32,
              "description": "Synchronous Serial Interface Software Reset"
            },
            "SRI2C": {
              "offset": "0x520",
              "size": 32,
              "description": "Inter-Integrated Circuit Software Reset"
            },
            "SRCAN": {
              "offset": "0x534",
              "size": 32,
              "description": "Controller Area Network Software Reset"
            },
            "SRADC": {
              "offset": "0x538",
              "size": 32,
              "description": "Analog-to-Digital Converter Software Reset"
            },
            "SRACMP": {
              "offset": "0x53C",
              "size": 32,
              "description": "Analog Comparator Software Reset"
            },
            "SRPWM": {
              "offset": "0x540",
              "size": 32,
              "description": "Pulse Width Modulator Software Reset"
            },
            "SRQEI": {
              "offset": "0x544",
              "size": 32,
              "description": "Quadrature Encoder Interface Software Reset"
            },
            "SREEPROM": {
              "offset": "0x558",
              "size": 32,
              "description": "EEPROM Software Reset"
            },
            "SRWTIMER": {
              "offset": "0x55C",
              "size": 32,
              "description": "Wide Timer Software Reset"
            },
            "RCGCWD": {
              "offset": "0x600",
              "size": 32,
              "description": "Watchdog Timer Run Mode Clock Gating Control"
            },
            "RCGCTIMER": {
              "offset": "0x604",
              "size": 32,
              "description": "Timer Run Mode Clock Gating Control"
            },
            "RCGCGPIO": {
              "offset": "0x608",
              "size": 32,
              "description": "General-Purpose Input/Output Run Mode Clock Gating Control"
            },
            "RCGCDMA": {
              "offset": "0x60C",
              "size": 32,
              "description": "Micro Direct Memory Access Run Mode Clock Gating Control"
            },
            "RCGCHIB": {
              "offset": "0x614",
              "size": 32,
              "description": "Hibernation Run Mode Clock Gating Control"
            },
            "RCGCUART": {
              "offset": "0x618",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control"
            },
            "RCGCSSI": {
              "offset": "0x61C",
              "size": 32,
              "description": "Synchronous Serial Interface Run Mode Clock Gating Control"
            },
            "RCGCI2C": {
              "offset": "0x620",
              "size": 32,
              "description": "Inter-Integrated Circuit Run Mode Clock Gating Control"
            },
            "RCGCCAN": {
              "offset": "0x634",
              "size": 32,
              "description": "Controller Area Network Run Mode Clock Gating Control"
            },
            "RCGCADC": {
              "offset": "0x638",
              "size": 32,
              "description": "Analog-to-Digital Converter Run Mode Clock Gating Control"
            },
            "RCGCACMP": {
              "offset": "0x63C",
              "size": 32,
              "description": "Analog Comparator Run Mode Clock Gating Control"
            },
            "RCGCPWM": {
              "offset": "0x640",
              "size": 32,
              "description": "Pulse Width Modulator Run Mode Clock Gating Control"
            },
            "RCGCQEI": {
              "offset": "0x644",
              "size": 32,
              "description": "Quadrature Encoder Interface Run Mode Clock Gating Control"
            },
            "RCGCEEPROM": {
              "offset": "0x658",
              "size": 32,
              "description": "EEPROM Run Mode Clock Gating Control"
            },
            "RCGCWTIMER": {
              "offset": "0x65C",
              "size": 32,
              "description": "Wide Timer Run Mode Clock Gating Control"
            },
            "SCGCWD": {
              "offset": "0x700",
              "size": 32,
              "description": "Watchdog Timer Sleep Mode Clock Gating Control"
            },
            "SCGCTIMER": {
              "offset": "0x704",
              "size": 32,
              "description": "Timer Sleep Mode Clock Gating Control"
            },
            "SCGCGPIO": {
              "offset": "0x708",
              "size": 32,
              "description": "General-Purpose Input/Output Sleep Mode Clock Gating Control"
            },
            "SCGCDMA": {
              "offset": "0x70C",
              "size": 32,
              "description": "Micro Direct Memory Access Sleep Mode Clock Gating Control"
            },
            "SCGCHIB": {
              "offset": "0x714",
              "size": 32,
              "description": "Hibernation Sleep Mode Clock Gating Control"
            },
            "SCGCUART": {
              "offset": "0x718",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control"
            },
            "SCGCSSI": {
              "offset": "0x71C",
              "size": 32,
              "description": "Synchronous Serial Interface Sleep Mode Clock Gating Control"
            },
            "SCGCI2C": {
              "offset": "0x720",
              "size": 32,
              "description": "Inter-Integrated Circuit Sleep Mode Clock Gating Control"
            },
            "SCGCCAN": {
              "offset": "0x734",
              "size": 32,
              "description": "Controller Area Network Sleep Mode Clock Gating Control"
            },
            "SCGCADC": {
              "offset": "0x738",
              "size": 32,
              "description": "Analog-to-Digital Converter Sleep Mode Clock Gating Control"
            },
            "SCGCACMP": {
              "offset": "0x73C",
              "size": 32,
              "description": "Analog Comparator Sleep Mode Clock Gating Control"
            },
            "SCGCPWM": {
              "offset": "0x740",
              "size": 32,
              "description": "Pulse Width Modulator Sleep Mode Clock Gating Control"
            },
            "SCGCQEI": {
              "offset": "0x744",
              "size": 32,
              "description": "Quadrature Encoder Interface Sleep Mode Clock Gating Control"
            },
            "SCGCEEPROM": {
              "offset": "0x758",
              "size": 32,
              "description": "EEPROM Sleep Mode Clock Gating Control"
            },
            "SCGCWTIMER": {
              "offset": "0x75C",
              "size": 32,
              "description": "Wide Timer Sleep Mode Clock Gating Control"
            },
            "DCGCWD": {
              "offset": "0x800",
              "size": 32,
              "description": "Watchdog Timer Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCTIMER": {
              "offset": "0x804",
              "size": 32,
              "description": "Timer Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCGPIO": {
              "offset": "0x808",
              "size": 32,
              "description": "General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCDMA": {
              "offset": "0x80C",
              "size": 32,
              "description": "Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCHIB": {
              "offset": "0x814",
              "size": 32,
              "description": "Hibernation Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCUART": {
              "offset": "0x818",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCSSI": {
              "offset": "0x81C",
              "size": 32,
              "description": "Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCI2C": {
              "offset": "0x820",
              "size": 32,
              "description": "Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCCAN": {
              "offset": "0x834",
              "size": 32,
              "description": "Controller Area Network Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCADC": {
              "offset": "0x838",
              "size": 32,
              "description": "Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCACMP": {
              "offset": "0x83C",
              "size": 32,
              "description": "Analog Comparator Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCPWM": {
              "offset": "0x840",
              "size": 32,
              "description": "Pulse Width Modulator Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCQEI": {
              "offset": "0x844",
              "size": 32,
              "description": "Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCEEPROM": {
              "offset": "0x858",
              "size": 32,
              "description": "EEPROM Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCWTIMER": {
              "offset": "0x85C",
              "size": 32,
              "description": "Wide Timer Deep-Sleep Mode Clock Gating Control"
            },
            "PRWD": {
              "offset": "0xA00",
              "size": 32,
              "description": "Watchdog Timer Peripheral Ready"
            },
            "PRTIMER": {
              "offset": "0xA04",
              "size": 32,
              "description": "Timer Peripheral Ready"
            },
            "PRGPIO": {
              "offset": "0xA08",
              "size": 32,
              "description": "General-Purpose Input/Output Peripheral Ready"
            },
            "PRDMA": {
              "offset": "0xA0C",
              "size": 32,
              "description": "Micro Direct Memory Access Peripheral Ready"
            },
            "PRHIB": {
              "offset": "0xA14",
              "size": 32,
              "description": "Hibernation Peripheral Ready"
            },
            "PRUART": {
              "offset": "0xA18",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Peripheral Ready"
            },
            "PRSSI": {
              "offset": "0xA1C",
              "size": 32,
              "description": "Synchronous Serial Interface Peripheral Ready"
            },
            "PRI2C": {
              "offset": "0xA20",
              "size": 32,
              "description": "Inter-Integrated Circuit Peripheral Ready"
            },
            "PRCAN": {
              "offset": "0xA34",
              "size": 32,
              "description": "Controller Area Network Peripheral Ready"
            },
            "PRADC": {
              "offset": "0xA38",
              "size": 32,
              "description": "Analog-to-Digital Converter Peripheral Ready"
            },
            "PRACMP": {
              "offset": "0xA3C",
              "size": 32,
              "description": "Analog Comparator Peripheral Ready"
            },
            "PRPWM": {
              "offset": "0xA40",
              "size": 32,
              "description": "Pulse Width Modulator Peripheral Ready"
            },
            "PRQEI": {
              "offset": "0xA44",
              "size": 32,
              "description": "Quadrature Encoder Interface Peripheral Ready"
            },
            "PREEPROM": {
              "offset": "0xA58",
              "size": 32,
              "description": "EEPROM Peripheral Ready"
            },
            "PRWTIMER": {
              "offset": "0xA5C",
              "size": 32,
              "description": "Wide Timer Peripheral Ready"
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "UDMA",
              "base": "0x400FF000",
              "irq": 46
            }
          ],
          "registers": {
            "STAT": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Status"
            },
            "CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Configuration"
            },
            "CTLBASE": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Channel Control Base Pointer"
            },
            "ALTBASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA Alternate Channel Control Base Pointer"
            },
            "WAITSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA Channel Wait-on-Request Status"
            },
            "SWREQ": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA Channel Software Request"
            },
            "USEBURSTSET": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Channel Useburst Set"
            },
            "USEBURSTCLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Channel Useburst Clear"
            },
            "REQMASKSET": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA Channel Request Mask Set"
            },
            "REQMASKCLR": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA Channel Request Mask Clear"
            },
            "ENASET": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA Channel Enable Set"
            },
            "ENACLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA Channel Enable Clear"
            },
            "ALTSET": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA Channel Primary Alternate Set"
            },
            "ALTCLR": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA Channel Primary Alternate Clear"
            },
            "PRIOSET": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA Channel Priority Set"
            },
            "PRIOCLR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA Channel Priority Clear"
            },
            "ERRCLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA Bus Error Clear"
            },
            "CHASGN": {
              "offset": "0x500",
              "size": 32,
              "description": "DMA Channel Assignment"
            },
            "CHIS": {
              "offset": "0x504",
              "size": 32,
              "description": "DMA Channel Interrupt Status"
            },
            "CHMAP0": {
              "offset": "0x510",
              "size": 32,
              "description": "DMA Channel Map Select 0"
            },
            "CHMAP1": {
              "offset": "0x514",
              "size": 32,
              "description": "DMA Channel Map Select 1"
            },
            "CHMAP2": {
              "offset": "0x518",
              "size": 32,
              "description": "DMA Channel Map Select 2"
            },
            "CHMAP3": {
              "offset": "0x51C",
              "size": 32,
              "description": "DMA Channel Map Select 3"
            }
          }
        }
      },
      "interrupts": {
        "count": 155,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "GPIOA_IRQHandler"
          },
          {
            "number": 17,
            "name": "GPIOB_IRQHandler"
          },
          {
            "number": 18,
            "name": "GPIOC_IRQHandler"
          },
          {
            "number": 19,
            "name": "GPIOD_IRQHandler"
          },
          {
            "number": 20,
            "name": "GPIOE_IRQHandler"
          },
          {
            "number": 21,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 22,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 23,
            "name": "SSI0_IRQHandler"
          },
          {
            "number": 24,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 25,
            "name": "PWM0_FAULT_IRQHandler"
          },
          {
            "number": 26,
            "name": "PWM0_0_IRQHandler"
          },
          {
            "number": 27,
            "name": "PWM0_1_IRQHandler"
          },
          {
            "number": 28,
            "name": "PWM0_2_IRQHandler"
          },
          {
            "number": 29,
            "name": "QEI0_IRQHandler"
          },
          {
            "number": 30,
            "name": "ADC0SS0_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0SS1_IRQHandler"
          },
          {
            "number": 32,
            "name": "ADC0SS2_IRQHandler"
          },
          {
            "number": 33,
            "name": "ADC0SS3_IRQHandler"
          },
          {
            "number": 34,
            "name": "WATCHDOG0_IRQHandler"
          },
          {
            "number": 35,
            "name": "TIMER0A_IRQHandler"
          },
          {
            "number": 36,
            "name": "TIMER0B_IRQHandler"
          },
          {
            "number": 37,
            "name": "TIMER1A_IRQHandler"
          },
          {
            "number": 38,
            "name": "TIMER1B_IRQHandler"
          },
          {
            "number": 39,
            "name": "TIMER2A_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIMER2B_IRQHandler"
          },
          {
            "number": 41,
            "name": "COMP0_IRQHandler"
          },
          {
            "number": 42,
            "name": "COMP1_IRQHandler"
          },
          {
            "number": 43,
            "name": "COMP2_IRQHandler"
          },
          {
            "number": 44,
            "name": "SYSCTL_IRQHandler"
          },
          {
            "number": 45,
            "name": "FLASH_CTRL_IRQHandler"
          },
          {
            "number": 46,
            "name": "GPIOF_IRQHandler"
          },
          {
            "number": 47,
            "name": "GPIOG_IRQHandler"
          },
          {
            "number": 48,
            "name": "GPIOH_IRQHandler"
          },
          {
            "number": 49,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 50,
            "name": "SSI1_IRQHandler"
          },
          {
            "number": 51,
            "name": "TIMER3A_IRQHandler"
          },
          {
            "number": 52,
            "name": "TIMER3B_IRQHandler"
          },
          {
            "number": 53,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 54,
            "name": "QEI1_IRQHandler"
          },
          {
            "number": 55,
            "name": "CAN0_IRQHandler"
          },
          {
            "number": 56,
            "name": "CAN1_IRQHandler"
          },
          {
            "number": 59,
            "name": "HIB_IRQHandler"
          },
          {
            "number": 61,
            "name": "PWM0_3_IRQHandler"
          },
          {
            "number": 62,
            "name": "UDMA_IRQHandler"
          },
          {
            "number": 63,
            "name": "UDMAERR_IRQHandler"
          },
          {
            "number": 64,
            "name": "ADC1SS0_IRQHandler"
          },
          {
            "number": 65,
            "name": "ADC1SS1_IRQHandler"
          },
          {
            "number": 66,
            "name": "ADC1SS2_IRQHandler"
          },
          {
            "number": 67,
            "name": "ADC1SS3_IRQHandler"
          },
          {
            "number": 70,
            "name": "GPIOJ_IRQHandler"
          },
          {
            "number": 71,
            "name": "GPIOK_IRQHandler"
          },
          {
            "number": 73,
            "name": "SSI2_IRQHandler"
          },
          {
            "number": 74,
            "name": "SSI3_IRQHandler"
          },
          {
            "number": 75,
            "name": "UART3_IRQHandler"
          },
          {
            "number": 76,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 77,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 78,
            "name": "UART6_IRQHandler"
          },
          {
            "number": 79,
            "name": "UART7_IRQHandler"
          },
          {
            "number": 84,
            "name": "I2C2_IRQHandler"
          },
          {
            "number": 85,
            "name": "I2C3_IRQHandler"
          },
          {
            "number": 86,
            "name": "TIMER4A_IRQHandler"
          },
          {
            "number": 87,
            "name": "TIMER4B_IRQHandler"
          },
          {
            "number": 108,
            "name": "TIMER5A_IRQHandler"
          },
          {
            "number": 109,
            "name": "TIMER5B_IRQHandler"
          },
          {
            "number": 110,
            "name": "WTIMER0A_IRQHandler"
          },
          {
            "number": 111,
            "name": "WTIMER0B_IRQHandler"
          },
          {
            "number": 112,
            "name": "WTIMER1A_IRQHandler"
          },
          {
            "number": 113,
            "name": "WTIMER1B_IRQHandler"
          },
          {
            "number": 114,
            "name": "WTIMER2A_IRQHandler"
          },
          {
            "number": 115,
            "name": "WTIMER2B_IRQHandler"
          },
          {
            "number": 116,
            "name": "WTIMER3A_IRQHandler"
          },
          {
            "number": 117,
            "name": "WTIMER3B_IRQHandler"
          },
          {
            "number": 118,
            "name": "WTIMER4A_IRQHandler"
          },
          {
            "number": 119,
            "name": "WTIMER4B_IRQHandler"
          },
          {
            "number": 120,
            "name": "WTIMER5A_IRQHandler"
          },
          {
            "number": 121,
            "name": "WTIMER5B_IRQHandler"
          },
          {
            "number": 122,
            "name": "SYSEXC_IRQHandler"
          },
          {
            "number": 125,
            "name": "I2C4_IRQHandler"
          },
          {
            "number": 126,
            "name": "I2C5_IRQHandler"
          },
          {
            "number": 150,
            "name": "PWM1_0_IRQHandler"
          },
          {
            "number": 151,
            "name": "PWM1_1_IRQHandler"
          },
          {
            "number": 152,
            "name": "PWM1_2_IRQHandler"
          },
          {
            "number": 153,
            "name": "PWM1_3_IRQHandler"
          },
          {
            "number": 154,
            "name": "PWM1_FAULT_IRQHandler"
          }
        ]
      }
    }
  }
}