Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Dec 17 21:19:22 2025
| Host             : pc-pirata running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.555 |
| Dynamic (W)              | 1.429 |
| Device Static (W)        | 0.126 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 67.1  |
| Junction Temperature (C) | 42.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        4 |       --- |             --- |
| Slice Logic              |     0.004 |     8565 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2768 |     17600 |           15.73 |
|   LUT as Distributed RAM |    <0.001 |      384 |      6000 |            6.40 |
|   Register               |    <0.001 |     3950 |     35200 |           11.22 |
|   CARRY4                 |    <0.001 |       72 |      4400 |            1.64 |
|   LUT as Shift Register  |    <0.001 |       62 |      6000 |            1.03 |
|   Others                 |     0.000 |      575 |       --- |             --- |
| Signals                  |     0.006 |     7194 |       --- |             --- |
| Block RAM                |     0.003 |        2 |        60 |            3.33 |
| DSPs                     |     0.006 |       16 |        80 |           20.00 |
| I/O                      |     0.003 |       21 |       100 |           21.00 |
| PS7                      |     1.399 |        1 |       --- |             --- |
| Static Power             |     0.126 |          |           |                 |
| Total                    |     1.555 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.027 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.720 |      0.029 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            81.4 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------+-----------+
| Name                                                           | Power (W) |
+----------------------------------------------------------------+-----------+
| system_wrapper                                                 |     1.429 |
|   iic_1_scl_iobuf                                              |    <0.001 |
|   iic_1_sda_iobuf                                              |    <0.001 |
|   system_i                                                     |     1.426 |
|     axi_gpio_0                                                 |    <0.001 |
|       U0                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                   |    <0.001 |
|             I_DECODER                                          |    <0.001 |
|         gpio_core_1                                            |    <0.001 |
|     buttons                                                    |    <0.001 |
|       U0                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                   |    <0.001 |
|             I_DECODER                                          |    <0.001 |
|         gpio_core_1                                            |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                          |    <0.001 |
|     eq_left                                                    |     0.011 |
|       inst                                                     |     0.011 |
|         equalizer_eq_io_s_axi_U                                |     0.002 |
|           int_coeffs                                           |     0.002 |
|         equalizer_faddfsucud_U0                                |     0.003 |
|           equalizer_ap_faddfsub_5_full_dsp_32_u                |     0.003 |
|             U0                                                 |     0.003 |
|               i_synth                                          |     0.003 |
|                 ADDSUB_OP.ADDSUB                               |     0.003 |
|                   SPEED_OP.DSP.OP                              |     0.003 |
|                     A_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     B_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                     |    <0.001 |
|                       CIN_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       DSP2                                     |    <0.001 |
|                       LEAD16_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       LRG_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_ADD_IP_DELAY                         |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUM_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUM_LSBS_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       VALID_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       VALID_LRG_DELAY                          |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                       ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                       Z_14_LZD_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     DSP48E1_BODY.EXP                           |    <0.001 |
|                       A_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       A_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       BMA_EXP_DELAY                            |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       CANCELLATION_DELAY                       |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       COND_DET_A                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       COND_DET_B                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       DET_SIGN_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       NUMB_CMP                                 |    <0.001 |
|                         NOT_FAST.CMP                           |    <0.001 |
|                           C_CHAIN                              |    <0.001 |
|                       STATE_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                       FULL_USAGE_DSP.LOD                       |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                 |    <0.001 |
|                     OP                                         |    <0.001 |
|         equalizer_fmul_32dEe_U1                                |     0.002 |
|           equalizer_ap_fmul_2_max_dsp_32_u                     |     0.002 |
|             U0                                                 |     0.002 |
|               i_synth                                          |     0.002 |
|                 MULT.OP                                        |     0.002 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.001 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |    <0.001 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         equalizer_fmul_32dEe_U2                                |     0.002 |
|           equalizer_ap_fmul_2_max_dsp_32_u                     |     0.002 |
|             U0                                                 |     0.002 |
|               i_synth                                          |     0.002 |
|                 MULT.OP                                        |     0.002 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.001 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |    <0.001 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         iir_coeff_array_U                                      |    <0.001 |
|           equalizer_iir_coebkb_ram_U                           |    <0.001 |
|             ram_reg_0_15_0_0                                   |    <0.001 |
|             ram_reg_0_15_0_0__0                                |    <0.001 |
|             ram_reg_0_15_0_0__1                                |    <0.001 |
|             ram_reg_0_15_0_0__10                               |    <0.001 |
|             ram_reg_0_15_0_0__11                               |    <0.001 |
|             ram_reg_0_15_0_0__12                               |    <0.001 |
|             ram_reg_0_15_0_0__13                               |    <0.001 |
|             ram_reg_0_15_0_0__14                               |    <0.001 |
|             ram_reg_0_15_0_0__15                               |    <0.001 |
|             ram_reg_0_15_0_0__16                               |    <0.001 |
|             ram_reg_0_15_0_0__17                               |    <0.001 |
|             ram_reg_0_15_0_0__18                               |    <0.001 |
|             ram_reg_0_15_0_0__19                               |    <0.001 |
|             ram_reg_0_15_0_0__2                                |    <0.001 |
|             ram_reg_0_15_0_0__20                               |    <0.001 |
|             ram_reg_0_15_0_0__21                               |    <0.001 |
|             ram_reg_0_15_0_0__22                               |    <0.001 |
|             ram_reg_0_15_0_0__23                               |    <0.001 |
|             ram_reg_0_15_0_0__24                               |    <0.001 |
|             ram_reg_0_15_0_0__25                               |    <0.001 |
|             ram_reg_0_15_0_0__26                               |    <0.001 |
|             ram_reg_0_15_0_0__27                               |    <0.001 |
|             ram_reg_0_15_0_0__28                               |    <0.001 |
|             ram_reg_0_15_0_0__29                               |    <0.001 |
|             ram_reg_0_15_0_0__3                                |    <0.001 |
|             ram_reg_0_15_0_0__30                               |    <0.001 |
|             ram_reg_0_15_0_0__31                               |    <0.001 |
|             ram_reg_0_15_0_0__32                               |    <0.001 |
|             ram_reg_0_15_0_0__33                               |    <0.001 |
|             ram_reg_0_15_0_0__34                               |    <0.001 |
|             ram_reg_0_15_0_0__35                               |    <0.001 |
|             ram_reg_0_15_0_0__36                               |    <0.001 |
|             ram_reg_0_15_0_0__37                               |    <0.001 |
|             ram_reg_0_15_0_0__38                               |    <0.001 |
|             ram_reg_0_15_0_0__39                               |    <0.001 |
|             ram_reg_0_15_0_0__4                                |    <0.001 |
|             ram_reg_0_15_0_0__40                               |    <0.001 |
|             ram_reg_0_15_0_0__41                               |    <0.001 |
|             ram_reg_0_15_0_0__42                               |    <0.001 |
|             ram_reg_0_15_0_0__43                               |    <0.001 |
|             ram_reg_0_15_0_0__44                               |    <0.001 |
|             ram_reg_0_15_0_0__45                               |    <0.001 |
|             ram_reg_0_15_0_0__46                               |    <0.001 |
|             ram_reg_0_15_0_0__47                               |    <0.001 |
|             ram_reg_0_15_0_0__48                               |    <0.001 |
|             ram_reg_0_15_0_0__49                               |    <0.001 |
|             ram_reg_0_15_0_0__5                                |    <0.001 |
|             ram_reg_0_15_0_0__50                               |    <0.001 |
|             ram_reg_0_15_0_0__51                               |    <0.001 |
|             ram_reg_0_15_0_0__52                               |    <0.001 |
|             ram_reg_0_15_0_0__53                               |    <0.001 |
|             ram_reg_0_15_0_0__54                               |    <0.001 |
|             ram_reg_0_15_0_0__55                               |    <0.001 |
|             ram_reg_0_15_0_0__56                               |    <0.001 |
|             ram_reg_0_15_0_0__57                               |    <0.001 |
|             ram_reg_0_15_0_0__58                               |    <0.001 |
|             ram_reg_0_15_0_0__59                               |    <0.001 |
|             ram_reg_0_15_0_0__6                                |    <0.001 |
|             ram_reg_0_15_0_0__60                               |    <0.001 |
|             ram_reg_0_15_0_0__61                               |    <0.001 |
|             ram_reg_0_15_0_0__62                               |    <0.001 |
|             ram_reg_0_15_0_0__7                                |    <0.001 |
|             ram_reg_0_15_0_0__8                                |    <0.001 |
|             ram_reg_0_15_0_0__9                                |    <0.001 |
|         iir_x_0_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|         iir_x_1_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|         iir_y_1_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|         iir_y_2_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|     eq_right                                                   |     0.011 |
|       inst                                                     |     0.011 |
|         equalizer_eq_io_s_axi_U                                |     0.002 |
|           int_coeffs                                           |     0.002 |
|         equalizer_faddfsucud_U0                                |     0.003 |
|           equalizer_ap_faddfsub_5_full_dsp_32_u                |     0.003 |
|             U0                                                 |     0.003 |
|               i_synth                                          |     0.003 |
|                 ADDSUB_OP.ADDSUB                               |     0.003 |
|                   SPEED_OP.DSP.OP                              |     0.003 |
|                     A_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     B_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                     |    <0.001 |
|                       CIN_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       DSP2                                     |    <0.001 |
|                       LEAD16_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       LRG_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_ADD_IP_DELAY                         |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUM_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUM_LSBS_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       VALID_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       VALID_LRG_DELAY                          |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                       ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                       Z_14_LZD_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     DSP48E1_BODY.EXP                           |    <0.001 |
|                       A_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       A_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       BMA_EXP_DELAY                            |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       CANCELLATION_DELAY                       |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       COND_DET_A                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       COND_DET_B                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       DET_SIGN_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       NUMB_CMP                                 |    <0.001 |
|                         NOT_FAST.CMP                           |    <0.001 |
|                           C_CHAIN                              |    <0.001 |
|                       STATE_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                      |    <0.001 |
|                       FULL_USAGE_DSP.LOD                       |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                 |    <0.001 |
|                     OP                                         |    <0.001 |
|         equalizer_fmul_32dEe_U1                                |     0.002 |
|           equalizer_ap_fmul_2_max_dsp_32_u                     |     0.002 |
|             U0                                                 |     0.002 |
|               i_synth                                          |     0.002 |
|                 MULT.OP                                        |     0.002 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.001 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |    <0.001 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         equalizer_fmul_32dEe_U2                                |     0.002 |
|           equalizer_ap_fmul_2_max_dsp_32_u                     |     0.002 |
|             U0                                                 |     0.002 |
|               i_synth                                          |     0.002 |
|                 MULT.OP                                        |     0.002 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.001 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |    <0.001 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         iir_coeff_array_U                                      |    <0.001 |
|           equalizer_iir_coebkb_ram_U                           |    <0.001 |
|             ram_reg_0_15_0_0                                   |    <0.001 |
|             ram_reg_0_15_0_0__0                                |    <0.001 |
|             ram_reg_0_15_0_0__1                                |    <0.001 |
|             ram_reg_0_15_0_0__10                               |    <0.001 |
|             ram_reg_0_15_0_0__11                               |    <0.001 |
|             ram_reg_0_15_0_0__12                               |    <0.001 |
|             ram_reg_0_15_0_0__13                               |    <0.001 |
|             ram_reg_0_15_0_0__14                               |    <0.001 |
|             ram_reg_0_15_0_0__15                               |    <0.001 |
|             ram_reg_0_15_0_0__16                               |    <0.001 |
|             ram_reg_0_15_0_0__17                               |    <0.001 |
|             ram_reg_0_15_0_0__18                               |    <0.001 |
|             ram_reg_0_15_0_0__19                               |    <0.001 |
|             ram_reg_0_15_0_0__2                                |    <0.001 |
|             ram_reg_0_15_0_0__20                               |    <0.001 |
|             ram_reg_0_15_0_0__21                               |    <0.001 |
|             ram_reg_0_15_0_0__22                               |    <0.001 |
|             ram_reg_0_15_0_0__23                               |    <0.001 |
|             ram_reg_0_15_0_0__24                               |    <0.001 |
|             ram_reg_0_15_0_0__25                               |    <0.001 |
|             ram_reg_0_15_0_0__26                               |    <0.001 |
|             ram_reg_0_15_0_0__27                               |    <0.001 |
|             ram_reg_0_15_0_0__28                               |    <0.001 |
|             ram_reg_0_15_0_0__29                               |    <0.001 |
|             ram_reg_0_15_0_0__3                                |    <0.001 |
|             ram_reg_0_15_0_0__30                               |    <0.001 |
|             ram_reg_0_15_0_0__31                               |    <0.001 |
|             ram_reg_0_15_0_0__32                               |    <0.001 |
|             ram_reg_0_15_0_0__33                               |    <0.001 |
|             ram_reg_0_15_0_0__34                               |    <0.001 |
|             ram_reg_0_15_0_0__35                               |    <0.001 |
|             ram_reg_0_15_0_0__36                               |    <0.001 |
|             ram_reg_0_15_0_0__37                               |    <0.001 |
|             ram_reg_0_15_0_0__38                               |    <0.001 |
|             ram_reg_0_15_0_0__39                               |    <0.001 |
|             ram_reg_0_15_0_0__4                                |    <0.001 |
|             ram_reg_0_15_0_0__40                               |    <0.001 |
|             ram_reg_0_15_0_0__41                               |    <0.001 |
|             ram_reg_0_15_0_0__42                               |    <0.001 |
|             ram_reg_0_15_0_0__43                               |    <0.001 |
|             ram_reg_0_15_0_0__44                               |    <0.001 |
|             ram_reg_0_15_0_0__45                               |    <0.001 |
|             ram_reg_0_15_0_0__46                               |    <0.001 |
|             ram_reg_0_15_0_0__47                               |    <0.001 |
|             ram_reg_0_15_0_0__48                               |    <0.001 |
|             ram_reg_0_15_0_0__49                               |    <0.001 |
|             ram_reg_0_15_0_0__5                                |    <0.001 |
|             ram_reg_0_15_0_0__50                               |    <0.001 |
|             ram_reg_0_15_0_0__51                               |    <0.001 |
|             ram_reg_0_15_0_0__52                               |    <0.001 |
|             ram_reg_0_15_0_0__53                               |    <0.001 |
|             ram_reg_0_15_0_0__54                               |    <0.001 |
|             ram_reg_0_15_0_0__55                               |    <0.001 |
|             ram_reg_0_15_0_0__56                               |    <0.001 |
|             ram_reg_0_15_0_0__57                               |    <0.001 |
|             ram_reg_0_15_0_0__58                               |    <0.001 |
|             ram_reg_0_15_0_0__59                               |    <0.001 |
|             ram_reg_0_15_0_0__6                                |    <0.001 |
|             ram_reg_0_15_0_0__60                               |    <0.001 |
|             ram_reg_0_15_0_0__61                               |    <0.001 |
|             ram_reg_0_15_0_0__62                               |    <0.001 |
|             ram_reg_0_15_0_0__7                                |    <0.001 |
|             ram_reg_0_15_0_0__8                                |    <0.001 |
|             ram_reg_0_15_0_0__9                                |    <0.001 |
|         iir_x_0_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|         iir_x_1_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|         iir_y_1_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|         iir_y_2_U                                              |    <0.001 |
|           equalizer_iir_x_1_ram_U                              |    <0.001 |
|             ram_reg_0_7_0_0                                    |    <0.001 |
|             ram_reg_0_7_10_10                                  |    <0.001 |
|             ram_reg_0_7_11_11                                  |    <0.001 |
|             ram_reg_0_7_12_12                                  |    <0.001 |
|             ram_reg_0_7_13_13                                  |    <0.001 |
|             ram_reg_0_7_14_14                                  |    <0.001 |
|             ram_reg_0_7_15_15                                  |    <0.001 |
|             ram_reg_0_7_16_16                                  |    <0.001 |
|             ram_reg_0_7_17_17                                  |    <0.001 |
|             ram_reg_0_7_18_18                                  |    <0.001 |
|             ram_reg_0_7_19_19                                  |    <0.001 |
|             ram_reg_0_7_1_1                                    |    <0.001 |
|             ram_reg_0_7_20_20                                  |    <0.001 |
|             ram_reg_0_7_21_21                                  |    <0.001 |
|             ram_reg_0_7_22_22                                  |    <0.001 |
|             ram_reg_0_7_23_23                                  |    <0.001 |
|             ram_reg_0_7_24_24                                  |    <0.001 |
|             ram_reg_0_7_25_25                                  |    <0.001 |
|             ram_reg_0_7_26_26                                  |    <0.001 |
|             ram_reg_0_7_27_27                                  |    <0.001 |
|             ram_reg_0_7_28_28                                  |    <0.001 |
|             ram_reg_0_7_29_29                                  |    <0.001 |
|             ram_reg_0_7_2_2                                    |    <0.001 |
|             ram_reg_0_7_30_30                                  |    <0.001 |
|             ram_reg_0_7_31_31                                  |    <0.001 |
|             ram_reg_0_7_3_3                                    |    <0.001 |
|             ram_reg_0_7_4_4                                    |    <0.001 |
|             ram_reg_0_7_5_5                                    |    <0.001 |
|             ram_reg_0_7_6_6                                    |    <0.001 |
|             ram_reg_0_7_7_7                                    |    <0.001 |
|             ram_reg_0_7_8_8                                    |    <0.001 |
|             ram_reg_0_7_9_9                                    |    <0.001 |
|     leds                                                       |    <0.001 |
|       U0                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                   |    <0.001 |
|             I_DECODER                                          |    <0.001 |
|         gpio_core_1                                            |    <0.001 |
|     processing_system7_0                                       |     1.400 |
|       inst                                                     |     1.400 |
|     ps7_0_axi_periph                                           |     0.002 |
|       s00_couplers                                             |     0.002 |
|         auto_pc                                                |     0.002 |
|           inst                                                 |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s               |     0.002 |
|               RD.ar_channel_0                                  |    <0.001 |
|                 ar_cmd_fsm_0                                   |    <0.001 |
|                 cmd_translator_0                               |    <0.001 |
|                   incr_cmd_0                                   |    <0.001 |
|                   wrap_cmd_0                                   |    <0.001 |
|               RD.r_channel_0                                   |    <0.001 |
|                 rd_data_fifo_0                                 |    <0.001 |
|                 transaction_fifo_0                             |    <0.001 |
|               SI_REG                                           |    <0.001 |
|                 ar_pipe                                        |    <0.001 |
|                 aw_pipe                                        |    <0.001 |
|                 b_pipe                                         |    <0.001 |
|                 r_pipe                                         |    <0.001 |
|               WR.aw_channel_0                                  |    <0.001 |
|                 aw_cmd_fsm_0                                   |    <0.001 |
|                 cmd_translator_0                               |    <0.001 |
|                   incr_cmd_0                                   |    <0.001 |
|                   wrap_cmd_0                                   |    <0.001 |
|               WR.b_channel_0                                   |    <0.001 |
|                 bid_fifo_0                                     |    <0.001 |
|                 bresp_fifo_0                                   |    <0.001 |
|       xbar                                                     |    <0.001 |
|         inst                                                   |    <0.001 |
|           gen_sasd.crossbar_sasd_0                             |    <0.001 |
|             addr_arbiter_inst                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                       |    <0.001 |
|             reg_slice_r                                        |    <0.001 |
|             splitter_ar                                        |    <0.001 |
|             splitter_aw                                        |    <0.001 |
|     rst_ps7_0_50M                                              |    <0.001 |
|       U0                                                       |    <0.001 |
|         EXT_LPF                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                            |    <0.001 |
|         SEQ                                                    |    <0.001 |
|           SEQ_COUNTER                                          |    <0.001 |
|     switch                                                     |    <0.001 |
|       U0                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                   |    <0.001 |
|             I_DECODER                                          |    <0.001 |
|         gpio_core_1                                            |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                          |    <0.001 |
|     xlconcat_0                                                 |     0.000 |
|     zybo_audio_ctrl_0                                          |    <0.001 |
|       U0                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                   |    <0.001 |
|             I_DECODER                                          |    <0.001 |
|         USER_LOGIC_I                                           |    <0.001 |
|           Inst_iis_deser                                       |    <0.001 |
|           Inst_iis_ser                                         |    <0.001 |
+----------------------------------------------------------------+-----------+


