-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.200 Production Release                        
-- Build Date:                  Mon Jun  2 22:10:04 PDT 2014                        
                                                                                    
-- Generated by:                xph3sle512@cimeld16                                 
-- Generated date:              Tue Dec 13 10:28:30 CET 2016                        

Solution Settings: Main_Trans_Ond_Opt.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/Rendu/src/CPP_for_Catapult/Main_Trans_Ond_opt.h
      /softslin/catapult2011a_200_12/Mgc_home/shared/include/ac_int.h
    $PROJECT_HOME/Rendu/src/CPP_for_Catapult/Main_Trans_Ond_opt.cpp
      $PROJECT_HOME/Rendu/src/CPP_for_Catapult/Main_Trans_Ond_opt.h
        /softslin/catapult2011a_200_12/Mgc_home/shared/include/ac_int.h
    $PROJECT_HOME/Rendu/src/CPP_for_Catapult/TB_Trans_Ond_opt.cpp
  
  Processes/Blocks in Design
    Process                  Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------------ ----------------------- ------- ---------- ------------ -- --------
    /Main_Trans_Ond_Opt/core                     289 2804765    2805009            0  0          
    Design Total:                                289 2804765    2805009            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    -------------------------------------- ---------- ---------- ---------------- ----- ---------- -----------
    [Lib: mgc_Xilinx-ARTIX-7-1_beh_psr]                                                                        
    mgc_add(10,0,10,1,11)                      10.000     10.000           10.000 1.610          1           1 
    mgc_add(10,0,9,0,11)                       10.000     10.000           10.000 1.610          7           3 
    mgc_add(15,0,7,0,15)                       15.000     15.000           15.000 1.760          1           1 
    mgc_add(16,0,8,0,16)                       16.000     16.000           16.000 1.790          1           1 
    mgc_add(17,0,8,0,17)                       17.000     17.000           17.000 1.820          1           1 
    mgc_add(2,0,2,1,3)                          2.000      2.000            2.000 1.370          1           1 
    mgc_add(4,0,2,1,4)                          4.000      4.000            4.000 1.430          1           1 
    mgc_add(4,0,3,0,4)                          4.000      4.000            4.000 1.430          1           1 
    mgc_add(5,0,5,0,5)                          5.000      5.000            5.000 1.460          1           1 
    mgc_add(5,0,5,1,6)                          5.000      5.000            5.000 1.460          1           1 
    mgc_add(6,0,2,1,6)                          6.000      6.000            6.000 1.490          1           1 
    mgc_add(6,0,5,0,7)                          6.000      6.000            6.000 1.490          0           1 
    mgc_add(7,0,2,0,8)                          7.000      7.000            7.000 1.520          2           2 
    mgc_add(7,0,2,1,7)                          7.000      7.000            7.000 1.520          1           1 
    mgc_add(7,0,2,1,8)                          7.000      7.000            7.000 1.520          1           1 
    mgc_add(7,0,6,0,8)                          7.000      7.000            7.000 1.520          0           2 
    mgc_add(7,0,7,0,8)                          7.000      7.000            7.000 1.520          1           2 
    mgc_add(8,0,2,1,8)                          8.000      8.000            8.000 1.550          2           1 
    mgc_add(8,0,2,1,9)                          8.000      8.000            8.000 1.550          1           1 
    mgc_add(8,0,3,0,9)                          8.000      8.000            8.000 1.550          1           1 
    mgc_add(8,0,6,0,8)                          8.000      8.000            8.000 1.550          0           1 
    mgc_add(8,0,6,0,9)                          8.000      8.000            8.000 1.550          0           1 
    mgc_add(8,0,7,0,9)                          8.000      8.000            8.000 1.550          1           3 
    mgc_add(8,0,8,0,9)                          8.000      8.000            8.000 1.550          4           3 
    mgc_add(9,0,2,1,9)                          9.000      9.000            9.000 1.580          1           1 
    mgc_add(9,0,8,0,10)                         9.000      9.000            9.000 1.580          4           2 
    mgc_add(9,0,9,0,10)                         9.000      9.000            9.000 1.580         13           6 
    mgc_add(9,0,9,1,10)                         9.000      9.000            9.000 1.580          1           1 
    mgc_and(1,2)                                1.000      1.000            0.000 0.630          0          54 
    mgc_and(1,9)                                2.000      2.000            0.000 1.660          0           1 
    mgc_and(2,2)                                2.000      2.000            0.000 0.630          0           1 
    mgc_and(6,2)                                6.000      6.000            0.000 0.630          0           2 
    mgc_and(7,2)                                7.000      7.000            0.000 0.630          0           3 
    mgc_and(8,2)                                8.000      8.000            0.000 0.630          0           6 
    mgc_and(9,2)                                9.000      9.000            0.000 0.630          0           2 
    mgc_equal(2)                                2.027      2.027            0.000 0.630          1           1 
    mgc_mux(1,1,2)                              1.000      1.000            0.000 0.160         11          53 
    mgc_mux(15,1,2)                            15.000     15.000            0.000 0.160          0           1 
    mgc_mux(16,1,2)                            16.000     16.000            0.000 0.160          0           2 
    mgc_mux(17,1,2)                            17.000     17.000            0.000 0.160          0           1 
    mgc_mux(2,1,2)                              2.000      2.000            0.000 0.160          0           8 
    mgc_mux(3,1,2)                              3.000      3.000            0.000 0.160          0           1 
    mgc_mux(5,1,2)                              5.000      5.000            0.000 0.160          0           3 
    mgc_mux(6,1,2)                              6.000      6.000            0.000 0.160          0           7 
    mgc_mux(7,1,2)                              7.000      7.000            0.000 0.160          0           4 
    mgc_mux(8,1,2)                              8.000      8.000            0.000 0.160          6          38 
    mgc_mux(9,1,2)                              9.000      9.000            0.000 0.160          0           7 
    mgc_mux1hot(1,3)                            1.426      1.426            0.000 0.630          0           1 
    mgc_mux1hot(1,4)                            1.816      1.816            0.000 1.660          0           2 
    mgc_mux1hot(1,5)                            2.207      2.207            0.000 1.660          0           1 
    mgc_mux1hot(1,7)                            2.987      2.987            0.000 1.660          0           2 
    mgc_mux1hot(2,8)                            6.755      6.755            0.000 1.660          0           1 
    mgc_mux1hot(2,9)                            7.536      7.536            0.000 1.660          0           1 
    mgc_mux1hot(3,4)                            5.449      5.449            0.000 1.660          0           1 
    mgc_mux1hot(5,10)                          20.791     20.791            0.000 1.660          0           1 
    mgc_mux1hot(5,9)                           18.840     18.840            0.000 1.660          0           1 
    mgc_mux1hot(7,3)                            9.983      9.983            0.000 0.630          0           1 
    mgc_mux1hot(7,5)                           15.447     15.447            0.000 1.660          0           1 
    mgc_mux1hot(7,9)                           26.375     26.375            0.000 1.660          0           1 
    mgc_mux1hot(8,10)                          33.266     33.266            0.000 1.660          0           1 
    mgc_mux1hot(8,3)                           11.410     11.410            0.000 0.630          0           5 
    mgc_mux1hot(8,4)                           14.532     14.532            0.000 1.660          0           2 
    mgc_mux1hot(8,5)                           17.654     17.654            0.000 1.660          0           1 
    mgc_mux1hot(9,3)                           12.836     12.836            0.000 0.630          0           1 
    mgc_nand(1,2)                               1.000      1.000            0.000 0.630          0           2 
    mgc_nor(1,2)                                1.000      1.000            0.000 0.630          0          12 
    mgc_nor(1,28)                               6.000      6.000            0.000 1.660          0           1 
    mgc_nor(1,3)                                1.000      1.000            0.000 0.630          0           2 
    mgc_nor(1,5)                                1.000      1.000            0.000 0.630          0           1 
    mgc_nor(1,7)                                2.000      2.000            0.000 1.660          0           1 
    mgc_not(1)                                  0.000      0.000            0.000 0.000          0         145 
    mgc_not(3)                                  0.000      0.000            0.000 0.000          0           2 
    mgc_not(8)                                  0.000      0.000            0.000 0.000          0          18 
    mgc_or(1,14)                                3.000      3.000            0.000 1.660          0           1 
    mgc_or(1,2)                                 1.000      1.000            0.000 0.630          0          49 
    mgc_or(1,21)                                4.000      4.000            0.000 1.660          0           1 
    mgc_or(1,3)                                 1.000      1.000            0.000 0.630          0          16 
    mgc_or(1,4)                                 1.000      1.000            0.000 0.630          0           3 
    mgc_or(1,6)                                 1.000      1.000            0.000 0.630          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                  0.000      0.000            0.000 0.660          0          19 
    mgc_reg_pos(1,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0          31 
    mgc_reg_pos(15,0,0,1,1,1,1)                 0.000      0.000            0.000 0.660          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)                 0.000      0.000            0.000 0.660          0           2 
    mgc_reg_pos(17,0,0,1,1,1,1)                 0.000      0.000            0.000 0.660          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0           7 
    mgc_reg_pos(3,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0           3 
    mgc_reg_pos(6,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0           5 
    mgc_reg_pos(7,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0           2 
    mgc_reg_pos(8,0,0,1,1,0,0)                  0.000      0.000            0.000 0.660          0           2 
    mgc_reg_pos(8,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0          21 
    mgc_reg_pos(9,0,0,1,1,1,1)                  0.000      0.000            0.000 0.660          0           8 
    mgc_xor(1,3)                                1.000      1.000            0.000 0.630          0          18 
    [Lib: mgc_ioport]                                                                                          
    mgc_bsync_rdy(6,1,0)                        0.000      0.000            0.000 0.000          1           1 
    mgc_bsync_vld(5,0,1)                        0.000      0.000            0.000 0.000          1           1 
    mgc_in_wire(4,3)                            0.000      0.000            0.000 0.000          1           1 
    mgc_io_sync()                               0.000      0.000            0.000 0.000          4           4 
    [Lib: ram_Xilinx-ARTIX-7-1_RAMSB]                                                                          
    singleport(1,76800,8,17,0,1,0,0,0,1,1,      0.000      0.000            0.000 0.010          1           0 
    singleport(2,76800,8,17,0,1,0,0,0,1,1,      0.000      0.000            0.000 0.010          1           0 
    singleport(3,76800,8,17,0,1,0,0,0,1,1,      0.000      0.000            0.000 0.010          1           0 
                                                                                                               
    TOTAL AREA (After Assignment):           1494.314   1494.000          354.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    493.0         1706.9          1510.3        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            493.0 (100%)  1690.9  (99%)   1494.3  (99%) 
      MUX:                59.0  (12%)   756.8  (45%)    862.3  (58%) 
      FUNC:              434.0  (88%)   698.0  (41%)    356.0  (24%) 
      LOGIC:               0.0          236.0  (14%)    276.0  (18%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0           16.0   (1%)     16.0   (1%) 
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0           16.0 (100%)     16.0 (100%) 
                                                                     
    
  Register-to-Variable Mappings
    Register                                   Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    passe_y:acc#13.itm                                 17         Y                  passe_y:acc#13.itm                                    
    passe_y#1:acc#13.itm                               16         Y                  passe_y#1:acc#13.itm                                  
    passe_y:acc#7.itm                                  16         Y                  passe_y:acc#7.itm                                     
    passe_y#1:acc#7.itm                                15         Y                  passe_y#1:acc#7.itm                                   
    image_copy#2:x#1.sva                                9         Y                  image_copy#2:x#1.sva                                  
    image_copy#2:x#1.sva#1                              9         Y                  image_copy#2:x#1.sva#1                                
    image_copy:x#1.sva                                  9         Y                  image_copy:x#1.sva                                    
    image_copy:x#1.sva#1                                9         Y                  image_copy:x#1.sva#1                                  
    passe_y#1:acc#1.cse#1.sva                           9         Y                  passe_y#1:acc#1.cse#1.sva                             
    passe_y:acc#49.psp                                  9         Y                  passe_y:acc#49.psp                                    
    passe_y:acc#51.psp                                  9         Y                  passe_y:acc#51.psp                                    
    reg(copy_y:acc#8.psp).cse                           9         Y                  reg(copy_y:acc#8.psp).cse                             
    Dst:rsc:singleport.data_out.bfwt                    8                            Dst:rsc:singleport.data_out.bfwt                      
    Src:rsc:singleport.data_out.bfwt                    8                            Src:rsc:singleport.data_out.bfwt                      
    Trans_Ond:x#1.sva                                   8         Y                  Trans_Ond:x#1.sva                                     
    copy_y#1:acc.psp                                    8         Y                  copy_y#1:acc.psp                                      
    image_copy#1:x#1.sva#2                              8         Y                  image_copy#1:x#1.sva#2                                
    image_copy#1:y#1.sva                                8         Y                  image_copy#1:y#1.sva                                  
    image_copy#2:y#1.sva                                8         Y                  image_copy#2:y#1.sva                                  
    image_copy:y#1.sva                                  8         Y                  image_copy:y#1.sva                                    
    moy#11:slc.itm                                      8         Y                  moy#11:slc.itm                                        
    moy#5:slc.itm                                       8         Y                  moy#5:slc.itm                                         
    moy#6:acc.cse.sg1.sva                               8         Y                  moy#6:acc.cse.sg1.sva                                 
    moy:acc.cse.sg1.sva                                 8         Y                  moy:acc.cse.sg1.sva                                   
    moy:slc(Src).cse.sva                                8         Y                  moy:slc(Src).cse.sva                                  
    passe_y#1:acc#49.psp                                8         Y                  passe_y#1:acc#49.psp                                  
    passe_y#1:acc.psp                                   8         Y                  passe_y#1:acc.psp                                     
    passe_y:acc.psp                                     8         Y                  passe_y:acc.psp                                       
    reg(Vga:rsc:singleport.data_in.core).cse            8         Y                  reg(Vga:rsc:singleport.data_in.core).cse              
    sub#11:mux.itm                                      8         Y                  sub#11:mux.itm                                        
    sub#5:mux.itm                                       8         Y                  sub#5:mux.itm                                         
    sub#6:mux.itm                                       8         Y                  sub#6:mux.itm                                         
    sub:mux.itm                                         8         Y                  sub:mux.itm                                           
    sub:sub:return#3.lpi#3.dfm                          8         Y                  sub:sub:return#3.lpi#3.dfm                            
    sub:sub:return#9.lpi#3.dfm                          8         Y                  sub:sub:return#9.lpi#3.dfm                            
    Trans_Ond#1:x#1.sva                                 7         Y                  Trans_Ond#1:x#1.sva                                   
    Trans_Ond:y#1.sva                                   7         Y                  Trans_Ond:y#1.sva                                     
    Trans_Ond#1:x:slc(Trans_Ond#1:x)#1.itm              6         Y                  Trans_Ond#1:x:slc(Trans_Ond#1:x)#1.itm                
    Trans_Ond#1:y#1.sva                                 6         Y                  Trans_Ond#1:y#1.sva                                   
    Trans_Ond:x:slc(Trans_Ond:x)#3.itm                  6         Y                  Trans_Ond:x:slc(Trans_Ond:x)#3.itm                    
    image_copy#1:x:slc(image_copy#1:x)#1.itm            6         Y                  image_copy#1:x:slc(image_copy#1:x)#1.itm              
    passe_y:slc(Trans_Ond:x#1).itm                      6         Y                  passe_y:slc(Trans_Ond:x#1).itm                        
    Trans_Ond:x:slc(Trans_Ond:x)#6.itm                  5         Y                  Trans_Ond:x:slc(Trans_Ond:x)#6.itm                    
    passe_y#1:slc(Trans_Ond#1:x#1)#1.itm                5         Y                  passe_y#1:slc(Trans_Ond#1:x#1)#1.itm                  
    passe_y:slc(Trans_Ond:x#1)#1.itm                    5         Y                  passe_y:slc(Trans_Ond:x#1)#1.itm                      
    nbLevels#1.sva                                      3         Y                  nbLevels#1.sva                                        
    i#1.sg1.sva#2                                       2         Y                  i#1.sg1.sva#2                                         
    reg(copy_y:acc#7.psp)#6.cse                         2         Y                  reg(copy_y:acc#7.psp)#6.cse                           
    reg(passe_y#1:acc#44.sdt).tmp#6                     2         Y                  reg(passe_y#1:acc#44.sdt).tmp#6                       
    reg(passe_y:acc#43.sdt).tmp#6                       2         Y                  reg(passe_y:acc#43.sdt).tmp#6                         
    reg(passe_y:acc#44.sdt).tmp#7                       2         Y                  reg(passe_y:acc#44.sdt).tmp#7                         
    reg(passe_y:acc#46.sdt).tmp#7                       2         Y                  reg(passe_y:acc#46.sdt).tmp#7                         
    reg(slc.slc).tmp#5                                  2         Y                  reg(slc.slc).tmp#5                                    
    Dst.triosy:mgc_io_sync.bcwt                         1                            Dst.triosy:mgc_io_sync.bcwt                           
    Dst.triosy:mgc_io_sync.icwt                         1                            Dst.triosy:mgc_io_sync.icwt                           
    Dst:rsc:singleport.bcwt                             1                            Dst:rsc:singleport.bcwt                               
    Dst:rsc:singleport.icwt                             1                            Dst:rsc:singleport.icwt                               
    Src.triosy:mgc_io_sync.bcwt                         1                            Src.triosy:mgc_io_sync.bcwt                           
    Src.triosy:mgc_io_sync.icwt                         1                            Src.triosy:mgc_io_sync.icwt                           
    Src:rsc:singleport.bcwt                             1                            Src:rsc:singleport.bcwt                               
    Src:rsc:singleport.icwt                             1                            Src:rsc:singleport.icwt                               
    Vga.triosy:mgc_io_sync.bcwt                         1                            Vga.triosy:mgc_io_sync.bcwt                           
    Vga.triosy:mgc_io_sync.icwt                         1                            Vga.triosy:mgc_io_sync.icwt                           
    Vga:rsc:singleport.bcwt                             1                            Vga:rsc:singleport.bcwt                               
    Vga:rsc:singleport.icwt                             1                            Vga:rsc:singleport.icwt                               
    __done:sync:mgc_bsync_rdy.bcwt                      1                            __done:sync:mgc_bsync_rdy.bcwt                        
    __done:sync:mgc_bsync_rdy.icwt                      1                            __done:sync:mgc_bsync_rdy.icwt                        
    __start:sync:mgc_bsync_vld.bcwt                     1                            __start:sync:mgc_bsync_vld.bcwt                       
    __start:sync:mgc_bsync_vld.icwt                     1                            __start:sync:mgc_bsync_vld.icwt                       
    copy_y#2:slc.itm                                    1         Y                  copy_y#2:slc.itm                                      
    copy_y:slc.itm                                      1         Y                  copy_y:slc.itm                                        
    core.wten                                           1                            core.wten                                             
    exit:copy_y#1.sva                                   1         Y                  exit:copy_y#1.sva                                     
    exit:passe_y#1.sva                                  1         Y                  exit:passe_y#1.sva                                    
    exit:passe_y.sva                                    1         Y                  exit:passe_y.sva                                      
    hi#7.sg1.sva                                        1         Y                  hi#7.sg1.sva                                          
    hi#7.sg2.sva                                        1         Y                  hi#7.sg2.sva                                          
    hi#7.sg3.sva                                        1         Y                  hi#7.sg3.sva                                          
    hi#7.sg4.sva                                        1         Y                  hi#7.sg4.sva                                          
    hi#7.sg5.sva                                        1         Y                  hi#7.sg5.sva                                          
    hi#7.sg6.sva                                        1         Y                  hi#7.sg6.sva                                          
    hi#7.sg7.sva                                        1         Y                  hi#7.sg7.sva                                          
    levels:asn#14.itm                                   1         Y                  levels:asn#14.itm                                     
    levels:asn#15.itm                                   1         Y                  levels:asn#15.itm                                     
    levels:asn#3.itm                                    1         Y                  levels:asn#3.itm                                      
    levels:asn#4.itm                                    1         Y                  levels:asn#4.itm                                      
    levels:nand.svs                                     1         Y                  levels:nand.svs                                       
    nbLevels.triosy:mgc_io_sync.bcwt                    1                            nbLevels.triosy:mgc_io_sync.bcwt                      
    nbLevels.triosy:mgc_io_sync.icwt                    1                            nbLevels.triosy:mgc_io_sync.icwt                      
    passe_x:acc#3.cse.sg1                               1         Y                  passe_x:acc#3.cse.sg1                                 
    reg(Dst:rsc:singleport.iswt0).cse                   1         Y                  reg(Dst:rsc:singleport.iswt0).cse                     
    reg(Src:rsc:singleport.iswt0).cse                   1         Y                  reg(Src:rsc:singleport.iswt0).cse                     
    reg(Vga:rsc:singleport.we.core.psct).cse            1         Y                  reg(Vga:rsc:singleport.we.core.psct).cse              
    reg(__start:sync:mgc_bsync_vld.iswt0).cse           1         Y                  reg(__start:sync:mgc_bsync_vld.iswt0).cse             
    reg(nbLevels.triosy:mgc_io_sync.iswt0).cse          1         Y                  reg(nbLevels.triosy:mgc_io_sync.iswt0).cse            
    wi#7.sg1.sva                                        1         Y                  wi#7.sg1.sva                                          
    wi#7.sg2.sva                                        1         Y                  wi#7.sg2.sva                                          
    wi#7.sg3.sva                                        1         Y                  wi#7.sg3.sva                                          
    wi#7.sg4.sva                                        1         Y                  wi#7.sg4.sva                                          
    wi#7.sg5.sva                                        1         Y                  wi#7.sg5.sva                                          
    wi#7.sg6.sva                                        1         Y                  wi#7.sg6.sva                                          
    wi#7.sg7.sva                                        1         Y                  wi#7.sg7.sva                                          
    wi#7.sg8.sva                                        1         Y                  wi#7.sg8.sva                                          
                                                                                                                                           
    Total:                                            446            411           0 (Total Gating Ratio: 0.92, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  9.57
      Slack:      32.1
      
      Path                                                                      Startpoint                                       Endpoint                                        Delay  Slack   
      ------------------------------------------------------------------------- ------------------------------------------------ ----------------------------------------------- ------ -------
      1                                                                         Main_Trans_Ond_Opt:core/reg(hi#7.sg1.sva)        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.5700 32.1000 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(hi#7.sg1.sva)                               mgc_reg_pos_1_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/hi#7.sg1.sva                                                                                                                                     0.0000 0.6600  
        Main_Trans_Ond_Opt:core/or#1243                                         mgc_or_1_2                                                                                       0.6300 1.2900  
        Main_Trans_Ond_Opt:core/or#1243.itm                                                                                                                                      0.0000 1.2900  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 1.2900  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 1.2900  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.8100  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.8100  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 4.3600  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 4.3600  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 4.3600  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 4.3600  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.8800  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.8800  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 6.0400  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 6.0400  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.5900  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.5900  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.5900  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.5900  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 9.4100  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 9.4100  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.5700  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.5700  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.5700  
                                                                                                                                                                                                
      2                                                                         Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:x#1.sva) Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:x#1.sva)                        mgc_reg_pos_7_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/Trans_Ond#1:x#1.sva                                                                                                                              0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:x#1.sva)#2                                                                                                                       0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:x#1.sva)#2.itm                                                                                                                   0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#108                                         mgc_mux_2_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#108.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      3                                                                         Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva) Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva)                        mgc_reg_pos_6_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/Trans_Ond#1:y#1.sva                                                                                                                              0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva)                                                                                                                         0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva).itm                                                                                                                     0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#107                                         mgc_mux_1_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#107.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      4                                                                         Main_Trans_Ond_Opt:core/reg(hi#7.sg7.sva)        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(hi#7.sg7.sva)                               mgc_reg_pos_1_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/hi#7.sg7.sva                                                                                                                                     0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#107                                         mgc_mux_1_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#107.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      5                                                                         Main_Trans_Ond_Opt:core/reg(Trans_Ond:x#1.sva)   Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(Trans_Ond:x#1.sva)                          mgc_reg_pos_8_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/Trans_Ond:x#1.sva                                                                                                                                0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond:x#1.sva)#5                                                                                                                         0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond:x#1.sva)#5.itm                                                                                                                     0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#108                                         mgc_mux_2_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#108.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      6                                                                         Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva) Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva)                        mgc_reg_pos_6_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/Trans_Ond#1:y#1.sva                                                                                                                              0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva)#5                                                                                                                       0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva)#5.itm                                                                                                                   0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#141                                         mgc_mux_1_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#141.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      7                                                                         Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva) Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva)                        mgc_reg_pos_6_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/Trans_Ond#1:y#1.sva                                                                                                                              0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva)#2                                                                                                                       0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva)#2.itm                                                                                                                   0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#123                                         mgc_mux_1_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#123.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      8                                                                         Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva) Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva)                        mgc_reg_pos_6_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/Trans_Ond#1:y#1.sva                                                                                                                              0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva)#1                                                                                                                       0.0000 0.6600  
        Main_Trans_Ond_Opt:core/slc(Trans_Ond#1:y#1.sva)#1.itm                                                                                                                   0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#140                                         mgc_mux_1_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#140.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      9                                                                         Main_Trans_Ond_Opt:core/reg(hi#7.sg6.sva)        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(hi#7.sg6.sva)                               mgc_reg_pos_1_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/hi#7.sg6.sva                                                                                                                                     0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#140                                         mgc_mux_1_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#140.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      10                                                                        Main_Trans_Ond_Opt:core/reg(hi#7.sg5.sva)        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm) 9.1000 32.5700 
                                                                                                                                                                                                
        Instance                                                                Component                                                                                        Delta  Delay   
        --------                                                                ---------                                                                                        -----  -----   
        Main_Trans_Ond_Opt:core/reg(hi#7.sg5.sva)                               mgc_reg_pos_1_0_0_1_1_1_1                                                                        0.6600 0.6600  
        Main_Trans_Ond_Opt:core/hi#7.sg5.sva                                                                                                                                     0.0000 0.6600  
        Main_Trans_Ond_Opt:core/mux#123                                         mgc_mux_1_1_2                                                                                    0.1600 0.8200  
        Main_Trans_Ond_Opt:core/mux#123.itm                                                                                                                                      0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224                                                                                                                                         0.0000 0.8200  
        Main_Trans_Ond_Opt:core/conc#224.itm                                                                                                                                     0.0000 0.8200  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) mgc_add_7_0_2_0_8                                                                                1.5200 2.3400  
        Main_Trans_Ond_Opt:core/z.out#21                                                                                                                                         0.0000 2.3400  
        Main_Trans_Ond_Opt:core/passe_y:acc#46                                  mgc_add_8_0_7_0_9                                                                                1.5500 3.8900  
        Main_Trans_Ond_Opt:core/passe_y:acc#46.sdt:mx0w0                                                                                                                         0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1                                                                                                                  0.0000 3.8900  
        Main_Trans_Ond_Opt:core/slc(passe_y:acc#46.sdt:mx0w0)#1.itm                                                                                                              0.0000 3.8900  
        Main_Trans_Ond_Opt:core/acc                                             mgc_add_7_0_7_0_8                                                                                1.5200 5.4100  
        Main_Trans_Ond_Opt:core/acc.itm                                                                                                                                          0.0000 5.4100  
        Main_Trans_Ond_Opt:core/mux#85                                          mgc_mux_8_1_2                                                                                    0.1600 5.5700  
        Main_Trans_Ond_Opt:core/mux#85.itm                                                                                                                                       0.0000 5.5700  
        Main_Trans_Ond_Opt:core/mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) mgc_add_8_0_7_0_9                                                                                1.5500 7.1200  
        Main_Trans_Ond_Opt:core/z.out#2                                                                                                                                          0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12                                                                                                                                  0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:conc#12.itm                                                                                                                              0.0000 7.1200  
        Main_Trans_Ond_Opt:core/passe_y:acc#13                                  mgc_add_17_0_8_0_17                                                                              1.8200 8.9400  
        Main_Trans_Ond_Opt:core/passe_y:acc#13.itm#2                                                                                                                             0.0000 8.9400  
        Main_Trans_Ond_Opt:core/mux#33                                          mgc_mux_17_1_2                                                                                   0.1600 9.1000  
        Main_Trans_Ond_Opt:core/mux#33.itm                                                                                                                                       0.0000 9.1000  
        Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mgc_reg_pos_17_0_0_1_1_1_1                                                                       0.0000 9.1000  
                                                                                                                                                                                                
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 41.67
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                Port                               Slack (Delay) Messages 
      ----------------------------------------------------------------------- -------------------------------- ------- ------- --------
      Main_Trans_Ond_Opt:core/reg(Src:rsc:singleport.data_out.bfwt)           Src:rsc:singleport.data_out.mxwt 34.1300  7.5400          
      Main_Trans_Ond_Opt:core/reg(Dst:rsc:singleport.data_out.bfwt)           Dst:rsc:singleport.data_out.mxwt 34.1300  7.5400          
      Main_Trans_Ond_Opt:core/reg(hi#7.sg7.sva)                               or#1221.itm                      39.7500  1.9200          
      Main_Trans_Ond_Opt:core/reg(hi#7.sg6.sva)                               or#1222.itm                      35.8600  5.8100          
      Main_Trans_Ond_Opt:core/reg(hi#7.sg5.sva)                               or#1223.itm                      40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(hi#7.sg4.sva)                               or#1224.itm                      40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(hi#7.sg3.sva)                               and#42.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(hi#7.sg2.sva)                               and#43.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(hi#7.sg1.sva)                               and#44.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg8.sva)                               or#1225.itm                      39.7500  1.9200          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg7.sva)                               and#45.itm                       35.8600  5.8100          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg6.sva)                               or#1226.itm                      40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg5.sva)                               and#46.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg4.sva)                               and#47.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg3.sva)                               and#48.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg2.sva)                               and#49.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(wi#7.sg1.sva)                               and#50.itm                       40.0600  1.6100          
      Main_Trans_Ond_Opt:core/reg(image_copy:y#1.sva)                         and#51.itm                       37.0100  4.6600          
      Main_Trans_Ond_Opt:core/reg(nbLevels.triosy:mgc_io_sync.iswt0)          and#13.itm                       35.7100  5.9600          
      Main_Trans_Ond_Opt:core/reg(__start:sync:mgc_bsync_vld.iswt0)           nor#18.itm                       38.7500  2.9200          
      Main_Trans_Ond_Opt:core/reg(Vga:rsc:singleport.we.core.psct)            slc(fsm_output)#417.itm          41.6700  0.0000          
      Main_Trans_Ond_Opt:core/reg(Dst:rsc:singleport.iswt0)                   or#1126.rmff                     38.5200  3.1500          
      Main_Trans_Ond_Opt:core/reg(Src:rsc:singleport.iswt0)                   or#1143.rmff                     39.1500  2.5200          
      Main_Trans_Ond_Opt:core/reg(Vga:rsc:singleport.data_in.core)            Dst:rsc:singleport.data_out.mxwt 34.1300  7.5400          
      Main_Trans_Ond_Opt:core/reg(nbLevels#1.sva)                             mux#22.itm                       38.5900  3.0800          
      Main_Trans_Ond_Opt:core/reg(image_copy:x#1.sva)                         and#61.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(copy_y:slc.itm)                             mux#23.itm                       37.2100  4.4600          
      Main_Trans_Ond_Opt:core/reg(copy_y:acc#8.psp)                           z.out#17                         33.9600  7.7100          
      Main_Trans_Ond_Opt:core/reg(image_copy:x#1.sva#1)                       mux#24.itm                       38.6400  3.0300          
      Main_Trans_Ond_Opt:core/reg(i#1.sg1.sva#2)                              and#62.itm                       38.8500  2.8200          
      Main_Trans_Ond_Opt:core/reg(image_copy#2:y#1.sva)                       and#63.itm                       37.0100  4.6600          
      Main_Trans_Ond_Opt:core/reg(image_copy#2:x#1.sva)                       and#64.itm                       39.6200  2.0500          
      Main_Trans_Ond_Opt:core/reg(Trans_Ond:y#1.sva)                          and#60.itm                       38.0700  3.6000          
      Main_Trans_Ond_Opt:core/reg(passe_x:acc#3.cse.sg1)                      mux#26.itm                       37.6400  4.0300          
      Main_Trans_Ond_Opt:core/reg(Trans_Ond:x#1.sva)                          and#65.itm                       37.0100  4.6600          
      Main_Trans_Ond_Opt:core/reg(exit:passe_y.sva)                           mux#28.itm                       35.4000  6.2700          
      Main_Trans_Ond_Opt:core/reg(Trans_Ond:x:slc(Trans_Ond:x)#3.itm)         mux#29.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(passe_y:slc(Trans_Ond:x#1).itm)             mux#30.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(passe_y:slc(Trans_Ond:x#1)#1.itm)           mux#31.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(Trans_Ond:x:slc(Trans_Ond:x)#6.itm)         mux#32.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc#13.itm)                         mux#33.itm                       32.1000  9.5700          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc#51.psp)                         mux#34.itm                       33.9200  7.7500          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc#7.itm)                          mux#36.itm                       34.3700  7.3000          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc.psp)                            mux#37.itm                       36.1600  5.5100          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc#49.psp)                         mux#39.itm                       36.0900  5.5800          
      Main_Trans_Ond_Opt:core/reg(moy:slc(Src).cse.sva)                       Src:rsc:singleport.data_out.mxwt 34.1300  7.5400          
      Main_Trans_Ond_Opt:core/reg(sub:sub:return#3.lpi#3.dfm)                 mux1h#26.itm                     36.0200  5.6500          
      Main_Trans_Ond_Opt:core/reg(moy:acc.cse.sg1.sva)                        mux#41.itm                       37.1800  4.4900          
      Main_Trans_Ond_Opt:core/reg(sub:mux.itm)                                mux#42.itm                       35.2200  6.4500          
      Main_Trans_Ond_Opt:core/reg(sub#5:mux.itm)                              mux1h#27.itm                     34.2500  7.4200          
      Main_Trans_Ond_Opt:core/reg(moy#5:slc.itm)                              mux#44.itm                       35.4100  6.2600          
      Main_Trans_Ond_Opt:core/reg(image_copy#1:y#1.sva)                       and#66.itm                       38.7000  2.9700          
      Main_Trans_Ond_Opt:core/reg(levels:nand.svs)                            mux#45.itm                       39.5900  2.0800          
      Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:y#1.sva)                        and#59.itm                       38.7300  2.9400          
      Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:x#1.sva)                        and#67.itm                       38.0700  3.6000          
      Main_Trans_Ond_Opt:core/reg(exit:passe_y#1.sva)                         mux#48.itm                       37.1200  4.5500          
      Main_Trans_Ond_Opt:core/reg(Trans_Ond#1:x:slc(Trans_Ond#1:x)#1.itm)     mux#49.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(passe_y#1:slc(Trans_Ond#1:x#1)#1.itm)       mux#50.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(passe_y#1:acc#13.itm)                       mux#51.itm                       34.3700  7.3000          
      Main_Trans_Ond_Opt:core/reg(passe_y#1:acc#49.psp)                       mux#52.itm                       36.1600  5.5100          
      Main_Trans_Ond_Opt:core/reg(passe_y#1:acc#7.itm)                        mux#54.itm                       37.5100  4.1600          
      Main_Trans_Ond_Opt:core/reg(passe_y#1:acc#1.cse#1.sva)                  mux#55.itm                       39.2700  2.4000          
      Main_Trans_Ond_Opt:core/reg(passe_y#1:acc.psp)                          mux#56.itm                       37.1800  4.4900          
      Main_Trans_Ond_Opt:core/reg(sub:sub:return#9.lpi#3.dfm)                 mux1h#31.itm                     36.0200  5.6500          
      Main_Trans_Ond_Opt:core/reg(moy#6:acc.cse.sg1.sva)                      mux#58.itm                       37.1800  4.4900          
      Main_Trans_Ond_Opt:core/reg(sub#6:mux.itm)                              mux#59.itm                       35.2200  6.4500          
      Main_Trans_Ond_Opt:core/reg(sub#11:mux.itm)                             mux1h#32.itm                     34.2500  7.4200          
      Main_Trans_Ond_Opt:core/reg(moy#11:slc.itm)                             mux#61.itm                       35.4100  6.2600          
      Main_Trans_Ond_Opt:core/reg(image_copy#1:x#1.sva#2)                     and#68.itm                       38.6700  3.0000          
      Main_Trans_Ond_Opt:core/reg(levels:asn#15.itm)                          wi#7.sg7.sva                     35.4000  6.2700          
      Main_Trans_Ond_Opt:core/reg(levels:asn#14.itm)                          wi#7.sg8.sva                     35.4000  6.2700          
      Main_Trans_Ond_Opt:core/reg(levels:asn#4.itm)                           hi#7.sg6.sva                     32.5700  9.1000          
      Main_Trans_Ond_Opt:core/reg(levels:asn#3.itm)                           hi#7.sg7.sva                     32.5700  9.1000          
      Main_Trans_Ond_Opt:core/reg(exit:copy_y#1.sva)                          mux#63.itm                       37.6900  3.9800          
      Main_Trans_Ond_Opt:core/reg(image_copy#1:x:slc(image_copy#1:x)#1.itm)   mux#64.itm                       40.2200  1.4500          
      Main_Trans_Ond_Opt:core/reg(copy_y#1:acc.psp)                           copy_y#1:acc.psp#1               33.9600  7.7100          
      Main_Trans_Ond_Opt:core/reg(copy_y#2:slc.itm)                           mux#65.itm                       37.2100  4.4600          
      Main_Trans_Ond_Opt:core/reg(image_copy#2:x#1.sva#1)                     mux#66.itm                       38.6400  3.0300          
      Main_Trans_Ond_Opt:core/reg(copy_y:acc#7.psp)#6                         slc(copy_y:acc#7.psp.pdr)#1.itm  37.8000  3.8700          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc#46.sdt)#7                       mux#35.itm                       37.1500  4.5200          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc#43.sdt)#6                       mux#38.itm                       39.3300  2.3400          
      Main_Trans_Ond_Opt:core/reg(passe_y:acc#44.sdt)#7                       mux#40.itm                       37.6400  4.0300          
      Main_Trans_Ond_Opt:core/reg(slc.slc)#5                                  mux#53.itm                       39.3300  2.3400          
      Main_Trans_Ond_Opt:core/reg(passe_y#1:acc#44.sdt)#6                     mux#57.itm                       38.7000  2.9700          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Src:rsc:singleport.icwt)          xor.itm                          39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Src:rsc:singleport.bcwt)          xor#1.itm                        35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Dst:rsc:singleport.icwt)          xor#2.itm                        39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Dst:rsc:singleport.bcwt)          xor#3.itm                        35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Vga:rsc:singleport.icwt)          xor#4.itm                        39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Vga:rsc:singleport.bcwt)          xor#5.itm                        35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(__start:sync:mgc_bsync_vld.icwt)  xor#6.itm                        38.4900  3.1800          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(__start:sync:mgc_bsync_vld.bcwt)  xor#7.itm                        35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(__done:sync:mgc_bsync_rdy.icwt)   xor#8.itm                        39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(__done:sync:mgc_bsync_rdy.bcwt)   xor#9.itm                        35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Vga.triosy:mgc_io_sync.icwt)      xor#10.itm                       39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Vga.triosy:mgc_io_sync.bcwt)      xor#11.itm                       35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Dst.triosy:mgc_io_sync.icwt)      xor#12.itm                       39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Dst.triosy:mgc_io_sync.bcwt)      xor#13.itm                       35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Src.triosy:mgc_io_sync.icwt)      xor#14.itm                       39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(Src.triosy:mgc_io_sync.bcwt)      xor#15.itm                       35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(nbLevels.triosy:mgc_io_sync.icwt) xor#16.itm                       39.1200  2.5500          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(nbLevels.triosy:mgc_io_sync.bcwt) xor#17.itm                       35.5700  6.1000          
      Main_Trans_Ond_Opt:core:wait_ctrl/reg(core.wten)                        not#22.itm                       36.8300  4.8400          
      Main_Trans_Ond_Opt                                                      done                             39.1200  2.5500          
      Main_Trans_Ond_Opt                                                      nbLevels.triosy.lz               39.1200  2.5500          
      Main_Trans_Ond_Opt                                                      Src.triosy.lz                    39.1200  2.5500          
      Main_Trans_Ond_Opt                                                      Dst.triosy.lz                    39.1200  2.5500          
      Main_Trans_Ond_Opt                                                      Vga.triosy.lz                    39.1200  2.5500          
      Main_Trans_Ond_Opt                                                      Src:rsc:singleport.data_in       33.9300  7.7400          
      Main_Trans_Ond_Opt                                                      Src:rsc:singleport.addr          33.7600  7.9100          
      Main_Trans_Ond_Opt                                                      Src:rsc:singleport.re            35.3700  6.3000          
      Main_Trans_Ond_Opt                                                      Src:rsc:singleport.we            35.3700  6.3000          
      Main_Trans_Ond_Opt                                                      Dst:rsc:singleport.data_in       33.9300  7.7400          
      Main_Trans_Ond_Opt                                                      Dst:rsc:singleport.addr          33.7600  7.9100          
      Main_Trans_Ond_Opt                                                      Dst:rsc:singleport.re            35.3700  6.3000          
      Main_Trans_Ond_Opt                                                      Dst:rsc:singleport.we            35.3700  6.3000          
      Main_Trans_Ond_Opt                                                      Vga:rsc:singleport.data_in       38.8500  2.8200          
      Main_Trans_Ond_Opt                                                      Vga:rsc:singleport.addr          40.8100  0.8600          
      Main_Trans_Ond_Opt                                                      Vga:rsc:singleport.re            41.4700  0.2000          
      Main_Trans_Ond_Opt                                                      Vga:rsc:singleport.we            36.0000  5.6700          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   17     1 
    -                   16     1 
    -                   15     1 
    -                   11     4 
    -                   10     9 
    -                    9    10 
    -                    8     9 
    -                    7     2 
    -                    6     2 
    -                    5     1 
    -                    4     2 
    -                    3     1 
    and                          
    -                    9     1 
    -                    2    68 
    equal                        
    -                    1     1 
    mux                          
    -                    1   125 
    mux1h                        
    -                   10     2 
    -                    9     3 
    -                    8     1 
    -                    7     2 
    -                    5     3 
    -                    4     5 
    -                    3     8 
    nand                         
    -                    2     2 
    nor                          
    -                   28     1 
    -                    7     1 
    -                    5     1 
    -                    3     2 
    -                    2    12 
    not                          
    -                    8    18 
    -                    3     2 
    -                    1   145 
    or                           
    -                   21     1 
    -                   14     1 
    -                    6     1 
    -                    4     3 
    -                    3    16 
    -                    2    49 
    read_port                    
    -                    3     1 
    read_sync                    
    -                    0     4 
    reg                          
    -                   17     1 
    -                   16     2 
    -                   15     1 
    -                    9     8 
    -                    8    23 
    -                    7     2 
    -                    6     5 
    -                    5     3 
    -                    3     1 
    -                    2     7 
    -                    1    50 
    write_sync                   
    -                    1     1 
    -                    0     1 
    xor                          
    -                    3    18 
    
  End of Report
