//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	_Z5startv
.visible .global .align 4 .u32 texture_id;
.visible .global .align 1 .b8 output_buffer[1];
.visible .global .align 4 .b8 _ZN21rti_internal_typeinfo10texture_idE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.visible .global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.visible .global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.visible .global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.visible .global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.visible .global .align 1 .b8 _ZN21rti_internal_typename10texture_idE[5] = {117, 105, 110, 116, 0};
.visible .global .align 4 .u32 _ZN21rti_internal_typeenum10texture_idE = 4919;
.visible .global .align 1 .b8 _ZN21rti_internal_semantic10texture_idE[1];
.visible .global .align 1 .b8 _ZN23rti_internal_annotation10texture_idE[1];

.visible .entry _Z5startv(

)
{
	.local .align 1 .b8 	__local_depot0[1];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<16>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.global.u32 	%r5, [texture_id];
	mov.u32 	%r14, 2;
	mov.f32 	%f9, 0f00000000;
	add.u64 	%rd8, %SP, 0;
	// inline asm
	call (%r1, %r2, %r3, %r4), _rt_texture_lod_load_or_request_u_id, (%r5, %r14, %f9, %f9, %f9, %f9, %f9, %rd8);
	// inline asm
	mov.u64 	%rd15, output_buffer;
	cvta.global.u64 	%rd3, %rd15;
	mov.u32 	%r15, 1;
	mov.u32 	%r16, 8;
	mov.u64 	%rd14, 0;
	// inline asm
	call (%rd2), _rt_buffer_get_64, (%rd3, %r15, %r16, %rd14, %rd14, %rd14, %rd14);
	// inline asm
	st.v2.u32 	[%rd2], {%r1, %r2};
	ld.global.u32 	%r13, [texture_id];
	mov.f32 	%f10, 0f447A0000;
	// inline asm
	call (%r9, %r10, %r11, %r12), _rt_texture_lod_load_or_request_u_id, (%r13, %r14, %f9, %f9, %f9, %f9, %f10, %rd8);
	// inline asm
	mov.u64 	%rd11, 1;
	// inline asm
	call (%rd9), _rt_buffer_get_64, (%rd3, %r15, %r16, %rd11, %rd14, %rd14, %rd14);
	// inline asm
	st.v2.u32 	[%rd9], {%r9, %r10};
	ret;
}


