# Programmable-Stopwatch-Timer
Implemented using RTL-design methodology in Verilog. Uses Digilentâ€™s Basys3 FPGA Evaluation Board. 

Two main modes: 
1) Stopwatch
2) Timer

(Final Lab from Digital Logic Design)
