  Stms:
    x629 = VecApply(x628,0)
    x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
    x518 = CounterNew(Const(0),x734,Const(1),Const(1))
    x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
    x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x662),Vector(Set(b657, b543)))
    x481 = FixMul(b479,Const(3))
    x523 = FixLeq(x522,b520)
    x582 = VecApply(x581,0)
    x683 = FixSub(x679,x681)
    x655 = CounterChainNew(List(x654))
    x511 = RegWrite(x505,x510,Set())
    x614 = FixDiv(x613,x610)
    x677 = RegNew(Const(0))
    x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
    x533 = SRAMBankedWrite(x472,Vector(x529),Vector(List(Const(0))),Vector(x532),Vector(Set(x526, b521, b504)))
    x500 = FringeDenseLoad(x468,x474,x476)
    x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x708)))
    x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
    x698 = UnitPipe(Set(),Block(Const(())),None)
    x538 = UnitPipe(Set(),Block(Const(())),None)
    x670 = StreamOutNew(BurstFullDataBus())
    x709 = FixSub(b702,x704)
    x565 = FixAdd(x564,b561)
    x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)))
    x724 = UnitPipe(Set(),Block(Const(())),None)
    x570 = FixAdd(x569,b561)
    x719 = FringeDenseStore(x470,x669,x670,x671)
    x587 = FixAdd(x583,x586)
    x619 = SwitchCase(Block(x618))
    x559 = CounterNew(Const(0),Const(3),Const(1),Const(1))
    x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)))
    x475 = FIFONew(Const(16))
    x492 = DRAMAddress(x468)
    x591 = FixAdd(x587,x590)
    x623 = UnitPipe(Set(b552, b543),Block(Const(())),None)
    x485 = FixSub(x481,x483)
    x514 = FieldApply(x509,size)
    x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543)))
    x602 = Not(x601)
    x687 = FixSLA(x686,Const(4))
    x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)))
    x692 = SimpleStruct(ArrayBuffer((offset,x691), (size,x688), (isLoad,Const(false))))
    x734 = RegRead(x507)
    x507 = RegNew(Const(0))
    x527 = FixSub(b520,x522)
    x512 = FieldApply(x509,end)
    x678 = RegNew(Const(0))
    x529 = VecApply(x528,0)
    x661 = FixMul(b542,Const(3))
    x546 = CounterNew(Const(0),Const(100),Const(1),Const(1))
    x534 = SRAMBankedWrite(x471,Vector(x529),Vector(List(Const(0))),Vector(x532),Vector(Set(x526, b521, b504)))
    x714 = VecApply(x713,0)
    x598 = VecApply(x597,0)
    x693 = DRAMIsAlloc(x470)
    x630 = FixMul(x629,Const(0.099999904632568359375))
    x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(b562, b552, b543)),Vec[Fix[TRUE,_10,_22]])
    x484 = FixSLA(x483,Const(2))
    x625 = CounterChainNew(List(x624))
    x665 = FixAdd(x659,x664)
    x583 = FixMul(x582,x582)
    x522 = RegRead(x505)
    x493 = FixAdd(x491,x492)
    x682 = FixSLA(x681,Const(2))
    x519 = CounterChainNew(List(x518))
    x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543)))
    x697 = RegWrite(x678,x687,Set())
    x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)))
    x615 = FixDiv(x614,x610)
    x593 = UnitPipe(Set(b552, b543),Block(Const(())),None)
    x610 = VecApply(x609,0)
    x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None)
    x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
    x488 = FixDivSRA(x487,Const(4))
    x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
    x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None)
    x669 = StreamOutNew(BurstCmdBus)
    x686 = FixDivSRA(x685,Const(4))
    x476 = StreamInNew(BurstDataBus())
    x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
    x526 = And(x523,x525)
    x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)))
    x489 = FixSLA(x488,Const(4))
    x590 = FixMul(x589,x589)
    x679 = FixMul(b674,Const(3))
    x547 = CounterChainNew(List(x546))
    x706 = RegRead(x677)
    x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
    x647 = FixEql(b550,Const(0))
    x701 = CounterChainNew(List(x700))
    x515 = RegWrite(x507,x514,Set())
    x654 = CounterNew(Const(0),Const(3),Const(1),Const(1))
    x569 = FixMul(b550,Const(3))
    x605 = UnitPipe(Set(b552, b543),Block(Const(())),None)
    x633 = FixMul(x630,x632)
    x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
    x541 = CounterChainNew(List(x540))
    x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
    x586 = FixMul(x585,x585)
    x662 = FixAdd(x661,b656)
    x718 = UnitPipe(Set(b675),Block(Const(())),None)
    x618 = FixSub(x615,x617)
    x513 = RegWrite(x506,x512,Set())
    x573 = FixSub(x567,x572)
    x689 = FixToFix(x682,TRUE,_64,_0)
    x601 = And(x599,x600)
    x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
    x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x693)))
    x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543)))
    x711 = FixMul(b674,Const(3))
    x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None)
    x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
    x641 = VecApply(x640,0)
    x572 = VecApply(x571,0)
    x611 = FixDiv(Const(100),x610)
    x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x708, b703)),Vec[Fix[TRUE,_10,_22]])
    x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), b480)))
    x704 = RegRead(x676)
    x540 = CounterNew(Const(0),Const(100),Const(1),Const(1))
    x672 = CounterNew(Const(0),Const(100),Const(1),Const(1))
    x604 = RegWrite(x596,x602,Set())
    x681 = FixSLA(x680,Const(4))
    x736 = RegRead(x596)
    x567 = VecApply(x566,0)
    x737 = RegRead(x678)
    x509 = VecApply(x508,0)
    x649 = Mux(x647,x641,x648)
    x616 = FixDiv(Const(10),x610)
    x599 = FixLst(Const(0),x598)
    x477 = CounterNew(Const(0),Const(100),Const(1),Const(1))
    x494 = SimpleStruct(ArrayBuffer((offset,x493), (size,x490), (isLoad,Const(true))))
    x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]])
    x535 = SRAMBankedWrite(x473,Vector(x529),Vector(List(Const(0))),Vector(x532),Vector(Set(x526, b521, b504)))
    x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]])
    x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
    x621 = Switch(List(x735, x736),Block(x620))
    x483 = FixSLA(x482,Const(4))
    x700 = CounterNew(Const(0),x737,Const(1),Const(1))
    x668 = UnrolledForeach(Set(),x541,Block(Const(())),List(List(b542)),List(List(b543)),None)
    x685 = FixAdd(x683,Const(18))
    x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)))
    x695 = RegWrite(x676,x683,Set())
    x608 = RegRead(x595)
    x505 = RegNew(Const(0))
    x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None)
    x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
    x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
    x722 = UnitPipe(Set(b675),Block(Const(())),None)
    x490 = FixSLA(x489,Const(2))
    x589 = VecApply(x588,0)
    x531 = FixMul(b503,Const(3))
    x680 = FixDivSRA(x679,Const(4))
    x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]])
    x548 = CounterNew(Const(0),Const(3),Const(1),Const(1))
    x648 = FixAdd(x641,x643)
    x487 = FixAdd(x485,Const(18))
    x617 = FixDiv(x616,x610)
    x516 = UnitPipe(Set(b504),Block(Const(())),None)
    x525 = FixLst(b520,x524)
    x712 = FixAdd(x711,x709)
    x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
    x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
    x690 = DRAMAddress(x470)
    x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]])
    x705 = FixLeq(x704,b702)
    x707 = FixLst(b702,x706)
    x673 = CounterChainNew(List(x672))
    x585 = VecApply(x584,0)
    x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None)
    x502 = CounterChainNew(List(x501))
    x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543)))
    x643 = VecApply(x642,0)
    x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
    x613 = FixDiv(x612,x610)
    x600 = FixLst(Const(1),x598)
    x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(b562, b552, b543)),Vec[Fix[TRUE,_10,_22]])
    x595 = RegNew(Const(false))
    x612 = FixDiv(x611,x610)
    x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x485), (end,x486)))
    x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
    x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
    x482 = FixDivSRA(x481,Const(4))
    x671 = StreamInNew(BurstAckBus)
    x688 = FixSLA(x687,Const(2))
    x524 = RegRead(x506)
    x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
    x495 = DRAMIsAlloc(x468)
    x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
    x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None)
    x632 = VecApply(x631,0)
    x510 = FieldApply(x509,start)
    x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None)
    x478 = CounterChainNew(List(x477))
    x684 = FixAdd(x683,Const(3))
    x549 = CounterChainNew(Vector(x548))
    x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None)
    x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(b703)))
    x620 = SwitchCase(Block(Const(90)))
    x603 = RegWrite(x595,x601,Set())
    x735 = RegRead(x595)
    x564 = FixMul(b542,Const(3))
    x506 = RegNew(Const(0))
    x474 = StreamOutNew(BurstCmdBus)
    x664 = VecApply(x663,0)
    x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)))
    x532 = FixAdd(x531,x527)
    x696 = RegWrite(x677,x684,Set())
    x720 = StreamInBankedRead(x671,ArrayBuffer(Set()))
    x624 = CounterNew(Const(0),Const(3),Const(1),Const(1))
    x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543)))
    x596 = RegNew(Const(false))
    x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
    x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None)
    x691 = FixAdd(x689,x690)
    x501 = CounterNew(Const(0),Const(100),Const(1),Const(1))
    x486 = FixAdd(x485,Const(3))
    x659 = VecApply(x658,0)
    x560 = CounterChainNew(List(x559))
    x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None)
    x676 = RegNew(Const(0))
    x491 = FixToFix(x484,TRUE,_64,_0)
    x592 = SRAMBankedWrite(x580,Vector(x591),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
    x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x495, b480)))
    x708 = And(x705,x707)
  Used:
    x629 = VecApply(x628,0) [Made: true]
    b479 [Made: true]
    x628 = SRAMBankedRead(x557,Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x518 = CounterNew(Const(0),x734,Const(1),Const(1)) [Made: true]
    x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
    () [Made: false]
    x555 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    x666 = SRAMBankedWrite(x539,Vector(x665),Vector(List(Const(0))),Vector(x662),Vector(Set(b657, b543))) [Made: true]
    x481 = FixMul(b479,Const(3)) [Made: true]
    x523 = FixLeq(x522,b520) [Made: true]
    x582 = VecApply(x581,0) [Made: true]
    x683 = FixSub(x679,x681) [Made: true]
    x655 = CounterChainNew(List(x654)) [Made: true]
    x511 = RegWrite(x505,x510,Set()) [Made: true]
    x614 = FixDiv(x613,x610) [Made: true]
    x677 = RegNew(Const(0)) [Made: true]
    x597 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x533 = SRAMBankedWrite(x472,Vector(x529),Vector(List(Const(0))),Vector(x532),Vector(Set(x526, b521, b504))) [Made: true]
    b550 [Made: true]
    x500 = FringeDenseLoad(x468,x474,x476) [Made: true]
    x715 = SimpleStruct(ArrayBuffer((_1,x714), (_2,x708))) [Made: true]
    x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
    x698 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
    x670 = StreamOutNew(BurstFullDataBus()) [Made: true]
    x709 = FixSub(b702,x704) [Made: true]
    x565 = FixAdd(x564,b561) [Made: true]
    x651 = SRAMBankedWrite(x544,Vector(x649),Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543))) [Made: true]
    x570 = FixAdd(x569,b561) [Made: true]
    x719 = FringeDenseStore(x470,x669,x670,x671) [Made: true]
    b504 [Made: true]
    x587 = FixAdd(x583,x586) [Made: true]
    x619 = SwitchCase(Block(x618)) [Made: true]
    b702 [Made: true]
    b542 [Made: true]
    x559 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
    x638 = SRAMBankedWrite(x556,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543))) [Made: true]
    x475 = FIFONew(Const(16)) [Made: true]
    x492 = DRAMAddress(x468) [Made: true]
    x591 = FixAdd(x587,x590) [Made: true]
    x623 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
    x485 = FixSub(x481,x483) [Made: true]
    x514 = FieldApply(x509,size) [Made: true]
    x574 = SRAMBankedWrite(x555,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543))) [Made: true]
    b480 [Made: true]
    x602 = Not(x601) [Made: true]
    x687 = FixSLA(x686,Const(4)) [Made: true]
    x634 = SRAMBankedWrite(x555,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543))) [Made: true]
    x692 = SimpleStruct(ArrayBuffer((offset,x691), (size,x688), (isLoad,Const(false)))) [Made: true]
    x734 = RegRead(x507) [Made: true]
    x507 = RegNew(Const(0)) [Made: true]
    x527 = FixSub(b520,x522) [Made: true]
    x512 = FieldApply(x509,end) [Made: true]
    x678 = RegNew(Const(0)) [Made: true]
    x529 = VecApply(x528,0) [Made: true]
    x661 = FixMul(b542,Const(3)) [Made: true]
    x546 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
    x534 = SRAMBankedWrite(x471,Vector(x529),Vector(List(Const(0))),Vector(x532),Vector(Set(x526, b521, b504))) [Made: true]
    x714 = VecApply(x713,0) [Made: true]
    x598 = VecApply(x597,0) [Made: true]
    b561 [Made: true]
    x693 = DRAMIsAlloc(x470) [Made: true]
    x630 = FixMul(x629,Const(0.099999904632568359375)) [Made: true]
    x566 = SRAMBankedRead(x471,Vector(List(Const(0))),Vector(x565),Vector(Set(b562, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x484 = FixSLA(x483,Const(2)) [Made: true]
    x625 = CounterChainNew(List(x624)) [Made: true]
    x665 = FixAdd(x659,x664) [Made: true]
    x583 = FixMul(x582,x582) [Made: true]
    x522 = RegRead(x505) [Made: true]
    x493 = FixAdd(x491,x492) [Made: true]
    x682 = FixSLA(x681,Const(2)) [Made: true]
    b551 [Made: true]
    x519 = CounterChainNew(List(x518)) [Made: true]
    x578 = SRAMBankedWrite(x556,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543))) [Made: true]
    x697 = RegWrite(x678,x687,Set()) [Made: true]
    x650 = SRAMBankedWrite(x545,Vector(x649),Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543))) [Made: true]
    x615 = FixDiv(x614,x610) [Made: true]
    x593 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
    x610 = VecApply(x609,0) [Made: true]
    x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None) [Made: true]
    x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
    x488 = FixDivSRA(x487,Const(4)) [Made: true]
    x554 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    x537 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None) [Made: true]
    x669 = StreamOutNew(BurstCmdBus) [Made: true]
    x686 = FixDivSRA(x685,Const(4)) [Made: true]
    x476 = StreamInNew(BurstDataBus()) [Made: true]
    x642 = SRAMBankedRead(x544,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x526 = And(x523,x525) [Made: true]
    x637 = SRAMBankedWrite(x557,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543))) [Made: true]
    x489 = FixSLA(x488,Const(4)) [Made: true]
    x590 = FixMul(x589,x589) [Made: true]
    x679 = FixMul(b674,Const(3)) [Made: true]
    x547 = CounterChainNew(List(x546)) [Made: true]
    x706 = RegRead(x677) [Made: true]
    x622 = SRAMBankedWrite(x594,Vector(x621),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
    x647 = FixEql(b550,Const(0)) [Made: true]
    x701 = CounterChainNew(List(x700)) [Made: true]
    x515 = RegWrite(x507,x514,Set()) [Made: true]
    x654 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
    x569 = FixMul(b550,Const(3)) [Made: true]
    b503 [Made: true]
    x605 = UnitPipe(Set(b552, b543),Block(Const(())),None) [Made: true]
    x633 = FixMul(x630,x632) [Made: true]
    x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd]) [Made: true]
    x541 = CounterChainNew(List(x540)) [Made: true]
    b657 [Made: true]
    x558 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    b674 [Made: true]
    x586 = FixMul(x585,x585) [Made: true]
    x662 = FixAdd(x661,b656) [Made: true]
    x718 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
    x618 = FixSub(x615,x617) [Made: true]
    x513 = RegWrite(x506,x512,Set()) [Made: true]
    x573 = FixSub(x567,x572) [Made: true]
    x689 = FixToFix(x682,TRUE,_64,_0) [Made: true]
    x601 = And(x599,x600) [Made: true]
    x584 = SRAMBankedRead(x555,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    b562 [Made: true]
    x694 = StreamOutBankedWrite(x669,ArrayBuffer(x692),ArrayBuffer(Set(x693))) [Made: true]
    x577 = SRAMBankedWrite(x557,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543))) [Made: true]
    x711 = FixMul(b674,Const(3)) [Made: true]
    x579 = UnrolledForeach(Set(b552, b543),x560,Block(Const(())),List(List(b561)),List(List(b562)),None) [Made: true]
    x545 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    x641 = VecApply(x640,0) [Made: true]
    x572 = VecApply(x571,0) [Made: true]
    x611 = FixDiv(Const(100),x610) [Made: true]
    x713 = SRAMBankedRead(x539,Vector(List(Const(0))),Vector(x712),Vector(Set(x708, b703)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), b480))) [Made: true]
    x704 = RegRead(x676) [Made: true]
    x540 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
    x672 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
    x604 = RegWrite(x596,x602,Set()) [Made: true]
    x681 = FixSLA(x680,Const(4)) [Made: true]
    x736 = RegRead(x596) [Made: true]
    x567 = VecApply(x566,0) [Made: true]
    x737 = RegRead(x678) [Made: true]
    x509 = VecApply(x508,0) [Made: true]
    x649 = Mux(x647,x641,x648) [Made: true]
    x616 = FixDiv(Const(10),x610) [Made: true]
    x599 = FixLst(Const(0),x598) [Made: true]
    x477 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
    x494 = SimpleStruct(ArrayBuffer((offset,x493), (size,x490), (isLoad,Const(true)))) [Made: true]
    x631 = SRAMBankedRead(x594,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b627, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    b552 [Made: true]
    x535 = SRAMBankedWrite(x473,Vector(x529),Vector(List(Const(0))),Vector(x532),Vector(Set(x526, b521, b504))) [Made: true]
    x609 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x608)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x594 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    x621 = Switch(List(x735, x736),Block(x620)) [Made: true]
    x483 = FixSLA(x482,Const(4)) [Made: true]
    x700 = CounterNew(Const(0),x737,Const(1),Const(1)) [Made: true]
    b520 [Made: true]
    b626 [Made: true]
    x685 = FixAdd(x683,Const(18)) [Made: true]
    b521 [Made: true]
    x636 = SRAMBankedWrite(x558,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543))) [Made: true]
    x695 = RegWrite(x676,x683,Set()) [Made: true]
    x608 = RegRead(x595) [Made: true]
    x505 = RegNew(Const(0)) [Made: true]
    x653 = UnrolledReduce(Set(b543),x547,Block((x544) => Const(())),List(List(b550)),List(List(b552)),None) [Made: true]
    x658 = SRAMBankedRead(x545,Vector(List(Const(0))),Vector(b656),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
    x722 = UnitPipe(Set(b675),Block(Const(())),None) [Made: true]
    90 [Made: false]
    x490 = FixSLA(x489,Const(2)) [Made: true]
    b675 [Made: true]
    x589 = VecApply(x588,0) [Made: true]
    x531 = FixMul(b503,Const(3)) [Made: true]
    x680 = FixDivSRA(x679,Const(4)) [Made: true]
    x663 = SRAMBankedRead(x473,Vector(List(Const(0))),Vector(x662),Vector(Set(b657, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x548 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
    x648 = FixAdd(x641,x643) [Made: true]
    x487 = FixAdd(x485,Const(18)) [Made: true]
    x617 = FixDiv(x616,x610) [Made: true]
    x516 = UnitPipe(Set(b504),Block(Const(())),None) [Made: true]
    b553 [Made: true]
    x525 = FixLst(b520,x524) [Made: true]
    x712 = FixAdd(x711,x709) [Made: true]
    x557 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    x580 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    x690 = DRAMAddress(x470) [Made: true]
    x640 = SRAMBankedRead(x558,Vector(List(Const(0))),Vector(b551),Vector(Set(b553, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x705 = FixLeq(x704,b702) [Made: true]
    x707 = FixLst(b702,x706) [Made: true]
    x673 = CounterChainNew(List(x672)) [Made: true]
    x585 = VecApply(x584,0) [Made: true]
    x717 = UnrolledForeach(Set(),x701,Block(Const(())),List(List(b702)),List(List(b703)),None) [Made: true]
    x502 = CounterChainNew(List(x501)) [Made: true]
    x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0)) [Made: false]
    x576 = SRAMBankedWrite(x558,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543))) [Made: true]
    x643 = VecApply(x642,0) [Made: true]
    x544 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    b703 [Made: true]
    b656 [Made: true]
    x613 = FixDiv(x612,x610) [Made: true]
    x600 = FixLst(Const(1),x598) [Made: true]
    x571 = SRAMBankedRead(x472,Vector(List(Const(0))),Vector(x570),Vector(Set(b562, b552, b543)),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x595 = RegNew(Const(false)) [Made: true]
    x612 = FixDiv(x611,x610) [Made: true]
    x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x485), (end,x486))) [Made: true]
    b627 [Made: true]
    x556 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]]) [Made: true]
    x539 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]]) [Made: true]
    x482 = FixDivSRA(x481,Const(4)) [Made: true]
    x671 = StreamInNew(BurstAckBus) [Made: true]
    x688 = FixSLA(x687,Const(2)) [Made: true]
    x524 = RegRead(x506) [Made: true]
    x581 = SRAMBankedRead(x554,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x495 = DRAMIsAlloc(x468) [Made: true]
    x588 = SRAMBankedRead(x556,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]]) [Made: true]
    x652 = UnrolledForeach(Set(),x549,Block(Const(())),Vector(List(b551)),Vector(List(b553)),None) [Made: true]
    x632 = VecApply(x631,0) [Made: true]
    x510 = FieldApply(x509,start) [Made: true]
    x667 = UnrolledForeach(Set(b543),x655,Block(Const(())),List(List(b656)),List(List(b657)),None) [Made: true]
    x478 = CounterChainNew(List(x477)) [Made: true]
    x684 = FixAdd(x683,Const(3)) [Made: true]
    x549 = CounterChainNew(Vector(x548)) [Made: true]
    x536 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None) [Made: true]
    x716 = StreamOutBankedWrite(x670,ArrayBuffer(x715),ArrayBuffer(Set(b703))) [Made: true]
    x620 = SwitchCase(Block(Const(90))) [Made: true]
    x603 = RegWrite(x595,x601,Set()) [Made: true]
    x735 = RegRead(x595) [Made: true]
    x564 = FixMul(b542,Const(3)) [Made: true]
    x506 = RegNew(Const(0)) [Made: true]
    x474 = StreamOutNew(BurstCmdBus) [Made: true]
    x664 = VecApply(x663,0) [Made: true]
    x635 = SRAMBankedWrite(x554,Vector(x633),Vector(List(Const(0))),Vector(b626),Vector(Set(b627, b552, b543))) [Made: true]
    x532 = FixAdd(x531,x527) [Made: true]
    x696 = RegWrite(x677,x684,Set()) [Made: true]
    x720 = StreamInBankedRead(x671,ArrayBuffer(Set())) [Made: true]
    x624 = CounterNew(Const(0),Const(3),Const(1),Const(1)) [Made: true]
    x575 = SRAMBankedWrite(x554,Vector(x573),Vector(List(Const(0))),Vector(b561),Vector(Set(b562, b552, b543))) [Made: true]
    x596 = RegNew(Const(false)) [Made: true]
    x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504))) [Made: true]
    x723 = UnrolledForeach(Set(),x673,Block(Const(())),List(List(b674)),List(List(b675)),None) [Made: true]
    x691 = FixAdd(x689,x690) [Made: true]
    x501 = CounterNew(Const(0),Const(100),Const(1),Const(1)) [Made: true]
    x486 = FixAdd(x485,Const(3)) [Made: true]
    x659 = VecApply(x658,0) [Made: true]
    b543 [Made: true]
    x560 = CounterChainNew(List(x559)) [Made: true]
    x639 = UnrolledForeach(Set(b552, b543),x625,Block(Const(())),List(List(b626)),List(List(b627)),None) [Made: true]
    x676 = RegNew(Const(0)) [Made: true]
    x491 = FixToFix(x484,TRUE,_64,_0) [Made: true]
    x592 = SRAMBankedWrite(x580,Vector(x591),Vector(List(Const(0))),Vector(Const(0)),Vector(Set())) [Made: true]
    x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x495, b480))) [Made: true]
    x708 = And(x705,x707) [Made: true]
