

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue May 10 10:12:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.526 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176   |nnlayer_Pipeline_VITIS_LOOP_45_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184   |nnlayer_Pipeline_VITIS_LOOP_30_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193   |nnlayer_Pipeline_VITIS_LOOP_16_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202  |nnlayer_Pipeline_VITIS_LOOP_105_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211   |nnlayer_Pipeline_VITIS_LOOP_86_2   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224   |nnlayer_Pipeline_VITIS_LOOP_51_2   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235   |nnlayer_Pipeline_VITIS_LOOP_74_3   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 14 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 
14 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 15 'alloca' 'outNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation"   --->   Operation 16 'read' 'activation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutputNeurons"   --->   Operation 17 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%numOfInputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInputNeurons"   --->   Operation 18 'read' 'numOfInputNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 19 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%overflow_4_loc = alloca i64 1"   --->   Operation 20 'alloca' 'overflow_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_loc = alloca i64 1"   --->   Operation 21 'alloca' 'lhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInputNeurons"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInputNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInputNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutputNeurons"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%resArray_V = alloca i64 1" [HLS_Project/neural_layer.cpp:42]   --->   Operation 49 'alloca' 'resArray_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = trunc i16 %numOfInputNeurons_read"   --->   Operation 50 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln83 = icmp_eq  i16 %numOfOutputNeurons_read, i16 0" [HLS_Project/neural_layer.cpp:83]   --->   Operation 51 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln83 = store i16 0, i16 %outNeurons" [HLS_Project/neural_layer.cpp:83]   --->   Operation 52 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_Project/neural_layer.cpp:83]   --->   Operation 53 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.44>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%outNeurons_1 = load i16 %outNeurons"   --->   Operation 54 'load' 'outNeurons_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.42ns)   --->   "%icmp_ln83_1 = icmp_eq  i16 %outNeurons_1, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:83]   --->   Operation 55 'icmp' 'icmp_ln83_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.07ns)   --->   "%outNeurons_2 = add i16 %outNeurons_1, i16 1" [HLS_Project/neural_layer.cpp:83]   --->   Operation 56 'add' 'outNeurons_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83_1, void %.split19, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_tt.exit.loopexit" [HLS_Project/neural_layer.cpp:83]   --->   Operation 57 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_35 = trunc i16 %outNeurons_1"   --->   Operation 58 'trunc' 'empty_35' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_2 : Operation 59 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 59 'mul' 'mul_i' <Predicate = (!icmp_ln83_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln83 = store i16 %outNeurons_2, i16 %outNeurons" [HLS_Project/neural_layer.cpp:83]   --->   Operation 60 'store' 'store_ln83' <Predicate = (!icmp_ln83_1)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.30ns)   --->   "%switch_ln95 = switch i8 %activation_read, void %.lr.ph874.preheader, i8 1, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader, i8 2, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader, i8 3, void %._crit_edge" [HLS_Project/neural_layer.cpp:95]   --->   Operation 61 'switch' 'switch_ln95' <Predicate = (icmp_ln83_1)> <Delay = 1.30>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 0"   --->   Operation 62 'getelementptr' 'resArray_V_addr' <Predicate = (icmp_ln83_1 & activation_read == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln740 = store i32 0, i7 %resArray_V_addr"   --->   Operation 63 'store' 'store_ln740' <Predicate = (icmp_ln83_1 & activation_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 64 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i16 %numOfOutputNeurons_read, i8 %overflow_4_loc, i16 %output_V"   --->   Operation 64 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read == 3)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 65 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read == 2)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 66 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read == 1)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_105_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 68 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 68 'mul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 69 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 69 'mul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i16 %outNeurons_1" [HLS_Project/neural_layer.cpp:85]   --->   Operation 70 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i16 %bias, i64 0, i64 %zext_ln85" [HLS_Project/neural_layer.cpp:85]   --->   Operation 71 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%bias_load = load i7 %bias_addr" [HLS_Project/neural_layer.cpp:85]   --->   Operation 72 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 73 'mul' 'mul_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.32>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%bias_load = load i7 %bias_addr" [HLS_Project/neural_layer.cpp:85]   --->   Operation 74 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 75 [2/2] (5.06ns)   --->   "%call_ln85 = call void @nnlayer_Pipeline_VITIS_LOOP_86_2, i16 %bias_load, i16 %numOfInputNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc" [HLS_Project/neural_layer.cpp:85]   --->   Operation 75 'call' 'call_ln85' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln85 = call void @nnlayer_Pipeline_VITIS_LOOP_86_2, i16 %bias_load, i16 %numOfInputNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc" [HLS_Project/neural_layer.cpp:85]   --->   Operation 76 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Project/neural_layer.cpp:83]   --->   Operation 77 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln85" [HLS_Project/neural_layer.cpp:85]   --->   Operation 78 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_loc_load = load i16 %lhs_loc"   --->   Operation 79 'load' 'lhs_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln1318 = store i16 %lhs_loc_load, i7 %output_V_addr"   --->   Operation 80 'store' 'store_ln1318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i16 %numOfOutputNeurons_read, i8 %overflow_4_loc, i16 %output_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 3> <Delay = 4.01>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%overflow_4_loc_load = load i8 %overflow_4_loc"   --->   Operation 83 'load' 'overflow_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_loc_load, i8 0"   --->   Operation 84 'bitconcatenate' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln83, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i" [HLS_Project/neural_layer.cpp:51]   --->   Operation 85 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (4.01ns)   --->   "%call_ln1246 = call void @nnlayer_Pipeline_VITIS_LOOP_51_2, i16 %numOfOutputNeurons_read, i16 %rhs_2, i32 %resArray_V, i16 %rhs_2, i64 %sum_V_loc, i16 %output_V"   --->   Operation 86 'call' 'call_ln1246' <Predicate = (!icmp_ln83)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln1246 = call void @nnlayer_Pipeline_VITIS_LOOP_51_2, i16 %numOfOutputNeurons_read, i16 %rhs_2, i32 %resArray_V, i16 %rhs_2, i64 %sum_V_loc, i16 %output_V"   --->   Operation 87 'call' 'call_ln1246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 6.79>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i64 %sum_V_loc"   --->   Operation 88 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (2.77ns)   --->   "%icmp_ln1547 = icmp_eq  i64 %sum_V_loc_load, i64 0"   --->   Operation 89 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln1547, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i" [HLS_Project/neural_layer.cpp:73]   --->   Operation 90 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_74_3, i16 %numOfOutputNeurons_read, i32 %resArray_V, i64 %sum_V_loc_load, i16 %output_r"   --->   Operation 91 'call' 'call_ln0' <Predicate = (!icmp_ln1547)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_74_3, i16 %numOfOutputNeurons_read, i32 %resArray_V, i64 %sum_V_loc_load, i16 %output_r"   --->   Operation 92 'call' 'call_ln0' <Predicate = (activation_read == 3 & !icmp_ln83 & !icmp_ln1547)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = (activation_read == 3 & !icmp_ln83 & !icmp_ln1547)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln103 = br void %._crit_edge875.loopexit" [HLS_Project/neural_layer.cpp:103]   --->   Operation 94 'br' 'br_ln103' <Predicate = (activation_read == 3)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (activation_read != 1 & activation_read != 2)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (activation_read != 1)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [HLS_Project/neural_layer.cpp:133]   --->   Operation 97 'ret' 'ret_ln133' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 98 'call' 'call_ln0' <Predicate = (activation_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 99 'br' 'br_ln0' <Predicate = (activation_read == 2)> <Delay = 0.00>
ST_14 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 100 'call' 'call_ln0' <Predicate = (activation_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (activation_read == 1)> <Delay = 0.00>
ST_14 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_105_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 102 'call' 'call_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge875.loopexit"   --->   Operation 103 'br' 'br_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ numOfInputNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfOutputNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outNeurons              (alloca        ) [ 011111111000000]
activation_read         (read          ) [ 001111111111111]
numOfOutputNeurons_read (read          ) [ 001111111111111]
numOfInputNeurons_read  (read          ) [ 001111111000000]
sum_V_loc               (alloca        ) [ 001111111111100]
overflow_4_loc          (alloca        ) [ 001111111110000]
lhs_loc                 (alloca        ) [ 001111111000000]
spectopmodule_ln0       (spectopmodule ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specmemcore_ln0         (specmemcore   ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap   ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specmemcore_ln0         (specmemcore   ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap   ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specmemcore_ln0         (specmemcore   ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap   ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specmemcore_ln0         (specmemcore   ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap   ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap   ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap   ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
specinterface_ln0       (specinterface ) [ 000000000000000]
resArray_V              (alloca        ) [ 001111111111111]
empty                   (trunc         ) [ 001111111000000]
icmp_ln83               (icmp          ) [ 001111111111111]
store_ln83              (store         ) [ 000000000000000]
br_ln83                 (br            ) [ 000000000000000]
outNeurons_1            (load          ) [ 000111000000000]
icmp_ln83_1             (icmp          ) [ 001111111000000]
outNeurons_2            (add           ) [ 000000000000000]
br_ln83                 (br            ) [ 000000000000000]
empty_35                (trunc         ) [ 000111000000000]
store_ln83              (store         ) [ 000000000000000]
switch_ln95             (switch        ) [ 000000000000000]
resArray_V_addr         (getelementptr ) [ 000000000000000]
store_ln740             (store         ) [ 000000000000000]
zext_ln85               (zext          ) [ 000000111000000]
bias_addr               (getelementptr ) [ 000000100000000]
mul_i                   (mul           ) [ 000000110000000]
bias_load               (load          ) [ 000000010000000]
call_ln85               (call          ) [ 000000000000000]
specloopname_ln83       (specloopname  ) [ 000000000000000]
output_V_addr           (getelementptr ) [ 000000000000000]
lhs_loc_load            (load          ) [ 000000000000000]
store_ln1318            (store         ) [ 000000000000000]
br_ln0                  (br            ) [ 000000000000000]
call_ln0                (call          ) [ 000000000000000]
overflow_4_loc_load     (load          ) [ 000000000000000]
rhs_2                   (bitconcatenate) [ 000000000001000]
br_ln51                 (br            ) [ 000000000000000]
call_ln1246             (call          ) [ 000000000000000]
sum_V_loc_load          (load          ) [ 000000000000010]
icmp_ln1547             (icmp          ) [ 000000000000110]
br_ln73                 (br            ) [ 000000000000000]
call_ln0                (call          ) [ 000000000000000]
br_ln0                  (br            ) [ 000000000000000]
br_ln103                (br            ) [ 000000000000000]
br_ln0                  (br            ) [ 000000000000000]
br_ln0                  (br            ) [ 000000000000000]
ret_ln133               (ret           ) [ 000000000000000]
call_ln0                (call          ) [ 000000000000000]
br_ln0                  (br            ) [ 000000000000000]
call_ln0                (call          ) [ 000000000000000]
br_ln0                  (br            ) [ 000000000000000]
call_ln0                (call          ) [ 000000000000000]
br_ln0                  (br            ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numOfInputNeurons">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfInputNeurons"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numOfOutputNeurons">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutputNeurons"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_45_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_30_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_16_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_105_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_86_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_51_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_74_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="outNeurons_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outNeurons/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sum_V_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="overflow_4_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="overflow_4_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="lhs_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="resArray_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resArray_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="activation_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activation_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="numOfOutputNeurons_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutputNeurons_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="numOfInputNeurons_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfInputNeurons_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="resArray_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resArray_V_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln740_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln740/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bias_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="16" slack="3"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln1318_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1318/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="1"/>
<pin id="179" dir="0" index="2" bw="8" slack="1"/>
<pin id="180" dir="0" index="3" bw="16" slack="0"/>
<pin id="181" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="1"/>
<pin id="187" dir="0" index="2" bw="16" slack="0"/>
<pin id="188" dir="0" index="3" bw="16" slack="0"/>
<pin id="189" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="1"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="0" index="3" bw="16" slack="0"/>
<pin id="198" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="1"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="0" index="3" bw="16" slack="0"/>
<pin id="207" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="16" slack="5"/>
<pin id="215" dir="0" index="3" bw="14" slack="1"/>
<pin id="216" dir="0" index="4" bw="16" slack="0"/>
<pin id="217" dir="0" index="5" bw="16" slack="0"/>
<pin id="218" dir="0" index="6" bw="16" slack="5"/>
<pin id="219" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="3"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="16" slack="0"/>
<pin id="230" dir="0" index="5" bw="64" slack="3"/>
<pin id="231" dir="0" index="6" bw="16" slack="0"/>
<pin id="232" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1246/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="5"/>
<pin id="238" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="3" bw="64" slack="0"/>
<pin id="240" dir="0" index="4" bw="16" slack="0"/>
<pin id="241" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln83_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln83_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="outNeurons_1_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outNeurons_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln83_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="1"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="outNeurons_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outNeurons_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="empty_35_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln83_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="1"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln85_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="3"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="lhs_loc_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="7"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_loc_load/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="overflow_4_loc_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="3"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="overflow_4_loc_load/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="rhs_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_2/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sum_V_loc_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="5"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_loc_load/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1547_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/12 "/>
</bind>
</comp>

<comp id="313" class="1007" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="1"/>
<pin id="316" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="outNeurons_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="outNeurons "/>
</bind>
</comp>

<comp id="325" class="1005" name="activation_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="activation_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="numOfOutputNeurons_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="numOfOutputNeurons_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="numOfInputNeurons_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="5"/>
<pin id="342" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="numOfInputNeurons_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="sum_V_loc_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="3"/>
<pin id="347" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sum_V_loc "/>
</bind>
</comp>

<comp id="351" class="1005" name="overflow_4_loc_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="overflow_4_loc "/>
</bind>
</comp>

<comp id="357" class="1005" name="lhs_loc_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="5"/>
<pin id="359" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="lhs_loc "/>
</bind>
</comp>

<comp id="363" class="1005" name="empty_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="1"/>
<pin id="365" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln83_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="3"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="372" class="1005" name="outNeurons_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="3"/>
<pin id="374" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="outNeurons_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="empty_35_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln85_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="3"/>
<pin id="387" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="390" class="1005" name="bias_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="1"/>
<pin id="392" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="mul_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="1"/>
<pin id="397" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="bias_load_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="1"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="rhs_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln1547_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1547 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="74" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="157" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="211" pin=5"/></net>

<net id="233"><net_src comp="94" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="224" pin=6"/></net>

<net id="242"><net_src comp="96" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="247"><net_src comp="130" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="124" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="259" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="259" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="267" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="92" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="302"><net_src comp="293" pin="3"/><net_sink comp="224" pin=4"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="273" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="98" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="328"><net_src comp="118" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="124" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="343"><net_src comp="130" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="348"><net_src comp="102" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="224" pin=5"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="354"><net_src comp="106" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="360"><net_src comp="110" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="211" pin=6"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="366"><net_src comp="244" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="371"><net_src comp="248" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="259" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="383"><net_src comp="273" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="388"><net_src comp="282" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="393"><net_src comp="150" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="398"><net_src comp="313" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="211" pin=3"/></net>

<net id="403"><net_src comp="157" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="408"><net_src comp="293" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="417"><net_src comp="307" pin="2"/><net_sink comp="414" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 12 13 14 }
	Port: output_V | {8 10 11 }
 - Input state : 
	Port: nnlayer : input_r | {6 7 }
	Port: nnlayer : bias | {5 6 }
	Port: nnlayer : weights | {6 7 }
	Port: nnlayer : numOfInputNeurons | {1 }
	Port: nnlayer : numOfOutputNeurons | {1 }
	Port: nnlayer : activation | {1 }
	Port: nnlayer : output_V | {2 9 10 11 14 }
  - Chain level:
	State 1
		store_ln83 : 1
	State 2
		icmp_ln83_1 : 1
		outNeurons_2 : 1
		br_ln83 : 2
		empty_35 : 1
		mul_i : 2
		store_ln83 : 2
		store_ln740 : 1
	State 3
	State 4
	State 5
		bias_addr : 1
		bias_load : 2
	State 6
		call_ln85 : 1
	State 7
	State 8
		store_ln1318 : 1
	State 9
	State 10
		rhs_2 : 1
		call_ln1246 : 2
	State 11
	State 12
		icmp_ln1547 : 1
		br_ln73 : 2
		call_ln0 : 1
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |  grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176 |    0    |  1.588  |    48   |   112   |
|          |  grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184 |    0    |  4.764  |   1644  |   1268  |
|          |  grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193 |    0    |  1.588  |    87   |    60   |
|   call   | grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202 |    0    |  1.588  |    87   |    45   |
|          |  grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211 |    1    |  6.4713 |   126   |    94   |
|          |  grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224 |    5    |  3.176  |   2092  |   1810  |
|          |  grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235 |    0    |  3.176  |   8867  |   6661  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln83_fu_248               |    0    |    0    |    0    |    13   |
|   icmp   |              icmp_ln83_1_fu_262              |    0    |    0    |    0    |    13   |
|          |              icmp_ln1547_fu_307              |    0    |    0    |    0    |    29   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |              outNeurons_2_fu_267             |    0    |    0    |    0    |    23   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    mul   |                  grp_fu_313                  |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |          activation_read_read_fu_118         |    0    |    0    |    0    |    0    |
|   read   |      numOfOutputNeurons_read_read_fu_124     |    0    |    0    |    0    |    0    |
|          |      numOfInputNeurons_read_read_fu_130      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |                 empty_fu_244                 |    0    |    0    |    0    |    0    |
|          |                empty_35_fu_273               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   zext   |               zext_ln85_fu_282               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                 rhs_2_fu_293                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    7    | 22.3513 |  12951  |  10128  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| output_V |    1   |    0   |    0   |    0   |
|resArray_V|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    activation_read_reg_325    |    8   |
|       bias_addr_reg_390       |    7   |
|       bias_load_reg_400       |   16   |
|        empty_35_reg_380       |   14   |
|         empty_reg_363         |   14   |
|      icmp_ln1547_reg_414      |    1   |
|       icmp_ln83_reg_368       |    1   |
|        lhs_loc_reg_357        |   16   |
|         mul_i_reg_395         |   14   |
| numOfInputNeurons_read_reg_340|   16   |
|numOfOutputNeurons_read_reg_329|   16   |
|      outNeurons_1_reg_372     |   16   |
|       outNeurons_reg_318      |   16   |
|     overflow_4_loc_reg_351    |    8   |
|         rhs_2_reg_405         |   16   |
|       sum_V_loc_reg_345       |   64   |
|       zext_ln85_reg_385       |   64   |
+-------------------------------+--------+
|             Total             |   307  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_157              |  p0  |   2  |   7  |   14   ||    9    |
| grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211 |  p1  |   2  |  16  |   32   ||    9    |
| grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224 |  p2  |   2  |  16  |   32   ||    9    |
| grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224 |  p4  |   2  |  16  |   32   ||    9    |
|                  grp_fu_313                 |  p0  |   2  |  14  |   28   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   138  ||   7.94  ||    45   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   22   |  12951 |  10128 |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   307  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   30   |  13258 |  10173 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
