# Template configuration file for Aladdin simulations.
#
# We can specify multiple accelerators to simulate through this config file.
# Simply add a section with the name of the accelerator as the section name and
# specify the relevant parameters.
#
# Required parameters are shown in the final example section.
#
# If you omit any options in the default section, then they will be set to
# those values.
#
# DO NOT modify this file unless you intend to change the default values.
# Be careful: inline comments only work with semicolons, not pound signs!

[DEFAULT]
accelerator_type = aladdin
cycle_time: 6  ; In ns.
memory_type = spad  ; "spad" means scratchpad only.
                    ; "cache" means caches and/or scratchpads.


# =================== SCRATCHPAD DEFAULTS =======================
spad_ports: 1  ; Number of r/w ports per scratchpad.
invalidate_on_dma_store = True  ; Invalidate target memory region if storing
                                ; data back (if False, your data may not be
                                ; seen from a CPU correcty).
record_memory_trace = False ; Record memory traffic from spad and cache.


# ================== ADVANCED DMA OPTIONS =======================
max_dma_requests = 16  ; Max DMA requests in flight.
cacheline_flush_latency = 12 ; Latency of flushing a cacheline (ns).
cacheline_invalidate_latency = 12 ; Latency of invalidating a cacheline (ns).
dma_setup_overhead = 234  ; Additional overhead in invoking DMA (ns).
pipelined_dma = False  ; Overlap data cache flush with DMA transfer.
ignore_cache_flush = False  ; Ignore data cache flush overhead.
num_dma_channels = 1 ; Number of virtual DMA channels.
ready_mode = False  ; Enable full/empty bits on scratchpads.
dma_chunk_size = 64  ; Divide DMA requests into packets of this size.


# =================== CACHE DEFAULTS =======================
# Any of these can be overriden for a cache-type accelerator.
tlb_hit_latency: 0  ; In cycles.
tlb_miss_latency: 10  ; In cycles.
tlb_page_size: 4096  ; In bytes.
tlb_entries: 0
tlb_max_outstanding_walks: 4 ;
tlb_assoc: 4
load_bandwidth: 1  ; Number of r/w ports on load queue.
store_bandwidth: 1  ; Number of r/w ports on store queue.
tlb_bandwidth: 1  ; Number of r/w ports on TLB
cache_queue_size = 32  ; Max number of cache requests in flight.
cache_bandwidth = 4  ; Number of r/w cache ports.
cache_hit_latency = 1  ; In cycles.
cache_size = 32kB
cache_assoc = 1
enable_acp = False  ; Connect the ACP port (to L2).
acp_cache_size = 128B
acp_cache_latency = 1
acp_cache_mshrs = 16


# ================= RARELY USED OPTIONS ===================
use_db = False  ; Store simulation data to a MySQL database.
experiment_name = NULL  ; If use_db = True, tag the added data with this name.


# ================ ACCELERATOR OPTIONS ====================
#
# These are REQUIRED for simulation, so they are commented out. This is just
# for illustration.
#
# [example]
# bench_name: example
# trace_file_name: path/to/trace/file
# config_file_name: path/to/config/file
# cacti_cache_config = path/to/file
# cacti_tlb_config = path/to/file
# accelerator_id = 0  ; must match with a value in aladdin_sys_constants.cpp.
