{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-331,-428",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/pcie_bridge_0/xdma_0_axi_aclk:true|/pcie_bridge_0/util_ds_buf_0_IBUF_OUT:true|/pcie_bridge_0/util_ds_buf_0_IBUF_DS_ODIV2:true|/hbm_0/clock_buffer_IBUF_OUT:true|/sys_rst_n_0_1:true|/pcie_bridge_0/xdma_0_axi_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port SYSCLK2 -pg 1 -lvl 6 -x 1620 -y 210 -defaultsOSRD -right
preplace port PCIE_REFCLK0 -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD -left
preplace port port-id_PCIE_PERST_LS_65 -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace portBus HBM_CATTRIP_LS -pg 1 -lvl 6 -x 1620 -y 60 -defaultsOSRD
preplace inst pcie_bridge_0 -pg 1 -lvl 1 -x 150 -y 390 -defaultsOSRD -pinDir pcie_mgt_0 left -pinY pcie_mgt_0 0L -pinDir PCIE_REFCLK left -pinY PCIE_REFCLK 20L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir PCIE_PERST left -pinY PCIE_PERST 40L -pinDir axi_aclk right -pinY axi_aclk 20R -pinDir axi_aresetn right -pinY axi_aresetn 40R
preplace inst smartconnect -pg 1 -lvl 2 -x 440 -y 390 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst gnd -pg 1 -lvl 5 -x 1450 -y 60 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst hbm_0 -pg 1 -lvl 5 -x 1450 -y 210 -defaultsOSRD -pinDir HBM_REF_CLK right -pinY HBM_REF_CLK 0R -pinDir AXI_BANK_0 left -pinY AXI_BANK_0 0L -pinDir AXI_BANK_1 left -pinY AXI_BANK_1 20L -pinDir axi_clk left -pinY axi_clk 40L -pinDir axi_resetn left -pinY axi_resetn 60L
preplace inst axi4_traffic_gen -pg 1 -lvl 4 -x 1110 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 42 43 36 41 40 37 39 38} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 140R -pinDir clk left -pinY clk 120L -pinDir resetn left -pinY resetn 140L -pinDir start_write left -pinY start_write 0L -pinDir start_read left -pinY start_read 100L -pinBusDir write_time left -pinBusY write_time 80L -pinBusDir read_time left -pinBusY read_time 20L -pinDir read_busy left -pinY read_busy 60L -pinDir write_busy left -pinY write_busy 40L
preplace inst axi4_traffic_gen1 -pg 1 -lvl 4 -x 1110 -y 450 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 40 41 36 37 39 38 42 43} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L -pinDir start_write left -pinY start_write 0L -pinDir start_read left -pinY start_read 20L -pinBusDir write_time left -pinBusY write_time 60L -pinBusDir read_time left -pinBusY read_time 40L -pinDir read_busy right -pinY read_busy 20R -pinDir write_busy right -pinY write_busy 40R
preplace inst control -pg 1 -lvl 3 -x 750 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 27 23 26 28 29 25 24} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 320L -pinDir clk left -pinY clk 420L -pinDir resetn left -pinY resetn 440L -pinDir start_write right -pinY start_write 0R -pinDir start_read right -pinY start_read 100R -pinBusDir read_time_0 right -pinBusY read_time_0 20R -pinBusDir write_time_0 right -pinBusY write_time_0 80R -pinBusDir read_time_1 right -pinBusY read_time_1 420R -pinBusDir write_time_1 right -pinBusY write_time_1 440R -pinDir read_busy right -pinY read_busy 60R -pinDir write_busy right -pinY write_busy 40R
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1110 -y 330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 77 76} -defaultsOSRD -pinDir SLOT_0_AXI right -pinY SLOT_0_AXI 0R -pinDir SLOT_1_AXI right -pinY SLOT_1_AXI 20R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 0L
preplace netloc axi4_traffic_gen_read_busy 1 3 1 NJ 130
preplace netloc axi4_traffic_gen_write_busy 1 3 1 NJ 110
preplace netloc control_start_read 1 3 1 900 170n
preplace netloc control_start_write 1 3 1 940 70n
preplace netloc gnd_dout 1 5 1 N 60
preplace netloc pcie_bridge_0_axi_aclk 1 1 4 300 490 600 570 920 10 1280
preplace netloc pcie_bridge_0_axi_aresetn 1 1 4 280 510 580 590 960 270 N
preplace netloc sys_rst_n_0_1 1 0 1 N 430
preplace netloc axi4_traffic_gen_write_time1 1 3 1 NJ 150
preplace netloc axi4_traffic_gen_read_time1 1 3 1 NJ 90
preplace netloc axi4_traffic_gen1_write_time 1 3 1 NJ 510
preplace netloc axi4_traffic_gen1_read_time 1 3 1 NJ 490
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 410
preplace netloc SYSCLK2_1 1 5 1 NJ 210
preplace netloc axi4_traffic_gen1_M_AXI 1 4 1 1300 230n
preplace netloc axi4_traffic_gen_0_M_AXI 1 4 1 1260 210n
preplace netloc pcie_bridge_0_M_AXI_B 1 1 1 N 390
preplace netloc smartconnect_M00_AXI 1 2 1 N 390
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 390
levelinfo -pg 1 0 150 440 750 1110 1450 1620
pagesize -pg 1 -db -bbox -sgen -190 0 1830 610
",
   "No Loops_ScaleFactor":"0.597713",
   "No Loops_TopLeft":"-182,-139",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_HBM_REF_CLK_0 -pg 1 -lvl 0 -x -50 -y 370 -defaultsOSRD
preplace inst hbm_0 -pg 1 -lvl 1 -x 210 -y 710 -defaultsOSRD
preplace netloc HBM_REF_CLK_0_1 1 0 1 N 370
levelinfo -pg 1 -50 210 450
pagesize -pg 1 -db -bbox -sgen -220 -10 450 1430
"
}
0
