

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 18:56:05 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dft_256
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |          |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |+ dft                             |     -|  0.04|   342791|  3.428e+06|         -|   342792|     -|        no|  3 (1%)|  25 (11%)|  3981 (3%)|  5032 (9%)|    -|
    | + dft_Pipeline_VITIS_LOOP_12_1   |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|       -|         -|   21 (~0%)|   63 (~0%)|    -|
    |  o VITIS_LOOP_12_1               |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|         -|          -|          -|    -|
    | + dft_Pipeline_VITIS_LOOP_31_4   |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|       -|         -|   21 (~0%)|   63 (~0%)|    -|
    |  o VITIS_LOOP_31_4               |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|         -|          -|          -|    -|
    | o VITIS_LOOP_18_2                |     -|  7.30|   342272|  3.423e+06|      1337|        -|   256|        no|       -|         -|          -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_20_3  |     -|  0.04|     1333|  1.333e+04|         -|     1333|     -|        no|       -|  25 (11%)|  3848 (3%)|  4600 (8%)|    -|
    |   o VITIS_LOOP_20_3              |    II|  7.30|     1331|  1.331e+04|        53|        5|   256|       yes|       -|         -|          -|          -|    -|
    |    + sin_or_cos_float_s          |    II|  0.23|       19|    190.000|         -|        1|     -|       yes|       -|    9 (4%)|  2390 (2%)|  2828 (5%)|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| real_sample_address0 | 8        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                      | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------------+-----+--------+-------------+------+---------+---------+
| + dft                                     | 25  |        |             |      |         |         |
|   add_ln18_fu_149_p2                      | -   |        | add_ln18    | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_12_1           | 0   |        |             |      |         |         |
|    add_ln12_fu_114_p2                     | -   |        | add_ln12    | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_31_4           | 0   |        |             |      |         |         |
|    add_ln31_fu_110_p2                     | -   |        | add_ln31    | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_20_3           | 25  |        |             |      |         |         |
|    add_ln20_fu_245_p2                     | -   |        | add_ln20    | add  | fabric  | 0       |
|    add_ln21_fu_226_p2                     | -   |        | add_ln21    | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U30      | 11  |        | mul         | dmul | maxdsp  | 6       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U30      | 11  |        | div         | dmul | maxdsp  | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28      | 3   |        | mul1        | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U27 | 2   |        | add         | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28      | 3   |        | mul2        | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U27 | 2   |        | sub         | fadd | fulldsp | 4       |
|   + sin_or_cos_float_s                    | 9   |        |             |      |         |         |
|     Ex_V_fu_618_p2                        | -   |        | Ex_V        | add  | fabric  | 0       |
|     add_ln214_fu_276_p2                   | -   |        | add_ln214   | add  | fabric  | 0       |
|     mul_80s_24ns_80_5_1_U5                | 3   |        | ret_V       | mul  | auto    | 4       |
|     Mx_bits_V_1_fu_394_p2                 | -   |        | Mx_bits_V_1 | sub  | fabric  | 0       |
|     Ex_V_3_fu_651_p2                      | -   |        | Ex_V_3      | sub  | fabric  | 0       |
|     sub_ln1512_fu_669_p2                  | -   |        | sub_ln1512  | sub  | fabric  | 0       |
|     mul_mul_15ns_15ns_30_4_1_U11          | 1   |        | r_V_2       | mul  | dsp48   | 3       |
|     mul_23s_22ns_45_1_1_U9                | 1   |        | r_V_4       | mul  | auto    | 0       |
|     mul_mul_15ns_15s_30_4_1_U12           | 1   |        | r_V_6       | mul  | dsp48   | 3       |
|     mul_30s_29ns_58_2_1_U10               | 3   |        | r_V_8       | mul  | auto    | 1       |
|     add_ln319_fu_967_p2                   | -   |        | add_ln319   | add  | fabric  | 0       |
|     add_ln329_fu_981_p2                   | -   |        | add_ln329   | add  | fabric  | 0       |
|     newexp_fu_991_p2                      | -   |        | newexp      | sub  | fabric  | 0       |
+-------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable                        | Storage | Impl   | Latency |
+---------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+
| + dft                                 | 3    | 0    |        |                                 |         |        |         |
|   sum_r_U                             | 1    | -    |        | sum_r                           | ram_1p  | auto   | 1       |
|   sum_i_U                             | 1    | -    |        | sum_i                           | ram_1p  | auto   | 1       |
|   temp_U                              | 2    | -    |        | temp                            | ram_1p  | auto   | 1       |
|  + dft_Pipeline_VITIS_LOOP_20_3       | 0    | 0    |        |                                 |         |        |         |
|   + sin_or_cos_float_s                | 0    | 0    |        |                                 |         |        |         |
|     ref_4oPi_table_100_V_U            | -    | -    | pragma | ref_4oPi_table_100_V            | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K0_V_U | -    | -    | pragma | second_order_float_sin_cos_K0_V | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K1_V_U | -    | -    | pragma | second_order_float_sin_cos_K1_V | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K2_V_U | -    | -    | pragma | second_order_float_sin_cos_K2_V | rom_1p  | lutram | 1       |
+---------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

