$date
	Sat Oct 22 22:12:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#162525
b10 !
1"
#162526
b10 &
b10 %
1$
#162527
0"
#162530
b1 &
b1 %
1#
#162534
b0 &
0#
b0 %
0$
#1139423
b10011 !
1"
#1139426
b10011 &
b10011 %
1$
#1139427
0"
#1139430
b111010 &
b111010 %
#1139434
b11101 &
b11101 %
#1139438
b1011000 &
b1011000 %
#1139442
b101100 &
b101100 %
#1139446
b10110 &
b10110 %
#1139450
b1011 &
b1011 %
#1139454
b100010 &
b100010 %
#1139458
b10001 &
b10001 %
#1139462
b110100 &
b110100 %
#1139466
b11010 &
b11010 %
#1139470
b1101 &
b1101 %
#1139474
b101000 &
b101000 %
#1139478
b10100 &
b10100 %
#1139482
b1010 &
b1010 %
#1139486
b101 &
b101 %
#1139490
b10000 &
b10000 %
#1139494
b1000 &
b1000 %
#1139498
b100 &
b100 %
#1139502
b10 &
b10 %
#1139506
b1 &
b1 %
1#
#1139510
b0 &
0#
b0 %
0$
#2153414
b10000 &
b10000 %
1$
b10000 !
1"
#2153415
0"
#2153418
b1000 &
b1000 %
#2153422
b100 &
b100 %
#2153426
b10 &
b10 %
#2153430
b1 &
1#
b1 %
#2153434
b0 &
b0 %
0#
0$
#4500012
