
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.622817                       # Number of seconds simulated
sim_ticks                                1622816990500                       # Number of ticks simulated
final_tick                               1622816990500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194661                       # Simulator instruction rate (inst/s)
host_op_rate                                   320555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              631799457                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834036                       # Number of bytes of host memory used
host_seconds                                  2568.56                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          102528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536294208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536396736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       102528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534175168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534175168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8379597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8381199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8346487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8346487                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              63179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          330471157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330534336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         63179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       329165378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            329165378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       329165378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             63179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         330471157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            659699714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8381199                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8346487                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8381199                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8346487                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536388736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534173568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536396736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534175168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        16592                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521666                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1622804324500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8381199                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8346487                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8381073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1412091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    758.139740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   561.302517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.232143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       195387     13.84%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55454      3.93%     17.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61445      4.35%     22.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56074      3.97%     26.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45491      3.22%     29.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68255      4.83%     34.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43386      3.07%     37.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55086      3.90%     41.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831513     58.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1412091                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.094838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.055127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.453571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520724    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520730                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.252860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514028     98.71%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.00%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5308      1.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1386      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520730                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88365854000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245510991500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41905370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10543.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29293.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       330.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       329.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    329.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7616541                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7698904                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97013.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5345698680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2916799875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32687725200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27041707440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         105994075200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         396842806215                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         625578558000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1196407370610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            737.244054                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1033855137750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54189200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  534766147250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5329709280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2908075500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32684652000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27043366320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105994075200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         394843932495                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         627331964250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1196135775045                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.076686                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1036798596000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54189200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  531822702750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3245633981                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3245633981                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8431763                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.834800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263241760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8432787                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.216460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1752420500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.834800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2181829163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2181829163                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157099868                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157099868                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106141892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106141892                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263241760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263241760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263241760                       # number of overall hits
system.cpu.dcache.overall_hits::total       263241760                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       114510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        114510                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8318277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8318277                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8432787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8432787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8432787                       # number of overall misses
system.cpu.dcache.overall_misses::total       8432787                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7971343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7971343500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 676120161500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 676120161500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 684091505000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 684091505000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 684091505000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 684091505000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072674                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031040                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69612.640817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69612.640817                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81281.275137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81281.275137                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81122.825111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81122.825111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81122.825111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81122.825111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8394794                       # number of writebacks
system.cpu.dcache.writebacks::total           8394794                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       114510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       114510                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8318277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8318277                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8432787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8432787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8432787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8432787                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7856833500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7856833500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 667801884500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 667801884500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 675658718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 675658718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 675658718000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 675658718000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031040                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68612.640817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68612.640817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80281.275137                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80281.275137                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80122.825111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80122.825111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80122.825111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80122.825111                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                32                       # number of replacements
system.cpu.icache.tags.tagsinuse          1056.872610                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675352059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          421305.089832                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1056.872610                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.516051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.516051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1571                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1571                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767090                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5402830899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5402830899                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675352059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675352059                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675352059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675352059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675352059                       # number of overall hits
system.cpu.icache.overall_hits::total       675352059                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1603                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1603                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1603                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1603                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1603                       # number of overall misses
system.cpu.icache.overall_misses::total          1603                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    132163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    132163500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    132163500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    132163500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    132163500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    132163500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 82447.598253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82447.598253                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 82447.598253                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82447.598253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 82447.598253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82447.598253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1603                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1603                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    130560500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    130560500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    130560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    130560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    130560500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    130560500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81447.598253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81447.598253                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81447.598253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81447.598253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81447.598253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81447.598253                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8369438                       # number of replacements
system.l2.tags.tagsinuse                 15691.850704                       # Cycle average of tags in use
system.l2.tags.total_refs                      156733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8385646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.018691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10062.858981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         81.044712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5547.947012                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.614188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.338620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957755                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33570107                       # Number of tag accesses
system.l2.tags.data_accesses                 33570107                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8394794                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8394794                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              22195                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22195                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          30995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30995                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 53190                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53191                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                53190                       # number of overall hits
system.l2.overall_hits::total                   53191                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8296082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8296082                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1602                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        83515                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           83515                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1602                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8379597                       # number of demand (read+write) misses
system.l2.demand_misses::total                8381199                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1602                       # number of overall misses
system.l2.overall_misses::cpu.data            8379597                       # number of overall misses
system.l2.overall_misses::total               8381199                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655091420500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655091420500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    128137000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    128137000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7359620000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7359620000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     128137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  662451040500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662579177500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    128137000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 662451040500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662579177500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8394794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8394794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8318277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8318277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       114510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        114510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1603                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8432787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8434390                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1603                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8432787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8434390                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.997332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997332                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999376                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.729325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.729325                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993694                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993694                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78963.951959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78963.951959                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79985.642946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79985.642946                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88123.331138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88123.331138                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79985.642946                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79055.238635                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79055.416474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79985.642946                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79055.238635                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79055.416474                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8346487                       # number of writebacks
system.l2.writebacks::total                   8346487                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3134                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8296082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8296082                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1602                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1602                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        83515                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        83515                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8379597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8381199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8379597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8381199                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572130600500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572130600500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    112117000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112117000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6524470000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6524470000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    112117000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 578655070500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578767187500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    112117000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 578655070500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578767187500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.997332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.729325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.729325                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993694                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68963.951959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68963.951959                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69985.642946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69985.642946                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78123.331138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78123.331138                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69985.642946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69055.238635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69055.416474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69985.642946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69055.238635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69055.416474                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              85117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8346487                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16592                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8296082                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8296082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25125477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25125477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25125477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070571904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070571904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070571904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16744278                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16744278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16744278                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50130253500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44106044250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     16866185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8431795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9493                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         9493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            116113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16741281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8318277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8318277                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       114510                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25297336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25300574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1076965184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1077069824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8369438                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16803828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023763                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16794334     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9494      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16803828                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16827918500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2404500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12649180500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
