{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 11:13:59 2019 " "Info: Processing started: Wed Dec 04 11:13:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BX -c BX " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BX -c BX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BX-BX_body " "Info: Found design unit 1: BX-BX_body" {  } { { "BX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/BX.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 BX " "Info: Found entity 1: BX" {  } { { "BX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/BX.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-ACC_body " "Info: Found design unit 1: ACC-ACC_body" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/CX.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Info: Found entity 1: ACC" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/CX.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MDR .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-MDR_body " "Info: Found design unit 1: MDR-MDR_body" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/MDR .vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/MDR .vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MAR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR_body " "Info: Found design unit 1: MAR-MAR_body" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/MAR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info: Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/MAR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ACC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CX-CX_body " "Info: Found design unit 1: CX-CX_body" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ACC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 CX " "Info: Found entity 1: CX" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ACC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zongxian.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zongxian.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zongxian-B " "Info: Found design unit 1: zongxian-B" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 zongxian " "Info: Found entity 1: zongxian" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-A " "Info: Found design unit 1: ir-A" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/IR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Data-Sel2_1 " "Info: Found design unit 1: Sel_Data-Sel2_1" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Data " "Info: Found entity 1: Sel_Data" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-A " "Info: Found design unit 1: pc-A" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/PC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainStore-mainStore_body " "Info: Found design unit 1: mainStore-mainStore_body" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mainStore " "Info: Found entity 1: mainStore" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-aluu " "Info: Found design unit 1: alu-aluu" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zuheluoji.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zuheluoji.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mo-A " "Info: Found design unit 1: mo-A" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zuheluoji.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mo " "Info: Found entity 1: mo" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zuheluoji.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel_ACC .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel_ACC .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_ACC-Sel2_1 " "Info: Found design unit 1: Sel_ACC-Sel2_1" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_ACC " "Info: Found entity 1: Sel_ACC" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel_C.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel_C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_C-Sel2_1 " "Info: Found design unit 1: Sel_C-Sel2_1" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_C " "Info: Found entity 1: Sel_C" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEL_q.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SEL_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Q-Sel2_1 " "Info: Found design unit 1: Sel_Q-Sel2_1" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Q " "Info: Found entity 1: Sel_Q" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-A " "Info: Found design unit 1: decode-A" {  } { { "decode.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/decode.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/decode.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kong.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kong-forming_part_body " "Info: Found design unit 1: kong-forming_part_body" {  } { { "kong.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/kong.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 kong " "Info: Found entity 1: kong" {  } { { "kong.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/kong.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weimingling.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file weimingling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weimingling-register_set_body " "Info: Found design unit 1: weimingling-register_set_body" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 weimingling " "Info: Found entity 1: weimingling" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "Sel_c_a\[7..0\] " "Warning: Pin \"Sel_c_a\[7..0\]\" overlaps another pin, block, or symbol" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1520 1040 1216 1536 "Sel_c_a\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "" 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "zongxian inst1 " "Warning: Block or symbol \"zongxian\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 672 1288 1440 896 "inst1" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pc inst7 " "Warning: Block or symbol \"pc\" of instance \"inst7\" overlaps another block or symbol" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 904 712 848 1000 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "acc_bus " "Warning: Pin \"acc_bus\" is missing source" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 800 1384 1560 816 "acc_bus" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weimingling weimingling:inst3 " "Info: Elaborating entity \"weimingling\" for hierarchy \"weimingling:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 576 920 1104 1024 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(86) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(86): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(87) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(87): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(88) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(88): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(89) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(89): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(90) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(90): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(91) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(91): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(92) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(92): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(94) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(94): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(95) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(95): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(96) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(96): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(97) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(97): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(98) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(98): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(100) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(100): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(101) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(101): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(102) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(102): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(103) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(103): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(104) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(104): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(106) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(106): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(108) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(108): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(109) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(109): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(110) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(110): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(111) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(111): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(112) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(112): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg weimingling.vhd(113) " "Warning (10492): VHDL Process Statement warning at weimingling.vhd(113): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg weimingling.vhd(50) " "Warning (10631): VHDL Process Statement warning at weimingling.vhd(50): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[0\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[1\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[2\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[3\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[4\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[5\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[6\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[7\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[8\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[9\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[10\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[11\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[12\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[13\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[14\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[15\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[16\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[17\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[18\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[19\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[0\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[0\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[1\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[1\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[2\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[2\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[3\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[3\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[4\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[4\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[5\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[5\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[6\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[6\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[7\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[7\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[8\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[8\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[9\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[9\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[10\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[10\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[11\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[11\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[12\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[12\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[13\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[13\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[14\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[14\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[15\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[15\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[16\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[16\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[17\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[17\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[18\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[18\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[19\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[19\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[20\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[20\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[21\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[21\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[22\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[22\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[23\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[23\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[24\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[24\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[25\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[25\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[26\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[26\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[27\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[27\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[28\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[28\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[29\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[29\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[30\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[30\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[31\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[31\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[32\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[32\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[33\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[33\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[34\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[34\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[35\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[35\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[36\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[36\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[37\] weimingling.vhd(50) " "Info (10041): Inferred latch for \"reg\[20\]\[37\]\" at weimingling.vhd(50)" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/weimingling.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kong kong:inst16 " "Info: Elaborating entity \"kong\" for hierarchy \"kong:inst16\"" {  } { { "Block1.bdf" "inst16" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1032 -448 -256 1192 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1280 1280 1440 1408 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o ALU.vhd(20) " "Info (10041): Inferred latch for \"o\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU.vhd(20) " "Info (10041): Inferred latch for \"c\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_Q Sel_Q:inst15 " "Info: Elaborating entity \"Sel_Q\" for hierarchy \"Sel_Q:inst15\"" {  } { { "Block1.bdf" "inst15" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1384 1696 1848 1480 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CX CX:inst2 " "Info: Elaborating entity \"CX\" for hierarchy \"CX:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1080 1112 1312 1208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ACC.vhd(20) " "Warning (10492): VHDL Process Statement warning at ACC.vhd(20): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ACC.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_C Sel_C:inst14 " "Info: Elaborating entity \"Sel_C\" for hierarchy \"Sel_C:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1248 1000 1152 1344 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zongxian zongxian:inst1 " "Info: Elaborating entity \"zongxian\" for hierarchy \"zongxian:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 672 1288 1440 896 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data zongxian.vhd(14) " "Warning (10631): VHDL Process Statement warning at zongxian.vhd(14): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[0\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[1\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[2\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[3\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[4\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[5\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[6\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[7\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst10 " "Info: Elaborating entity \"ACC\" for hierarchy \"ACC:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 952 1704 1920 1080 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk CX.vhd(20) " "Warning (10492): VHDL Process Statement warning at CX.vhd(20): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/CX.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_ACC Sel_ACC:inst11 " "Info: Elaborating entity \"Sel_ACC\" for hierarchy \"Sel_ACC:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1144 1496 1648 1240 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BX BX:inst8 " "Info: Elaborating entity \"BX\" for hierarchy \"BX:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 704 1704 1904 832 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst9 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1144 712 872 1240 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst5 " "Info: Elaborating entity \"MDR\" for hierarchy \"MDR:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 336 1480 1704 464 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk MDR .vhd(19) " "Warning (10492): VHDL Process Statement warning at MDR .vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/MDR .vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_Data Sel_Data:inst4 " "Info: Elaborating entity \"Sel_Data\" for hierarchy \"Sel_Data:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 344 1192 1344 440 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainStore mainStore:inst " "Info: Elaborating entity \"mainStore\" for hierarchy \"mainStore:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 336 688 872 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst6 " "Info: Elaborating entity \"MAR\" for hierarchy \"MAR:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 688 680 896 816 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk MAR.vhd(19) " "Warning (10492): VHDL Process Statement warning at MAR.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/MAR.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst7 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 904 712 848 1000 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PC.vhd(17) " "Warning (10492): VHDL Process Statement warning at PC.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/PC.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[0\]~1016 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[0\]~1016\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[1\]~1017 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[1\]~1017\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[2\]~1018 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[2\]~1018\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[3\]~1019 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[3\]~1019\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[4\]~1020 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[4\]~1020\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[0\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[0\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[1\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[1\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[2\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[2\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[3\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[3\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[4\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[4\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[5\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[5\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[6\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[6\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[7\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[7\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[7\]\[5\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[7\]\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[5\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[5\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[63\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[63\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[63\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[63\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[62\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[62\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[62\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[62\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[61\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[61\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[61\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[61\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[60\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[60\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[60\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[60\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[59\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[59\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[59\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[59\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[58\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[58\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[58\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[58\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[57\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[57\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[57\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[57\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[56\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[56\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[56\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[56\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[55\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[55\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[55\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[55\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[54\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[54\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[54\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[54\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[53\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[53\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[53\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[53\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[52\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[52\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[52\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[52\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[51\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[51\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[51\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[51\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[50\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[50\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[50\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[50\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[49\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[49\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[49\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[49\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[48\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[48\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[48\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[48\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[47\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[47\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[47\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[47\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[46\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[46\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[46\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[46\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[45\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[45\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[45\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[45\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[44\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[44\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[44\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[44\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[43\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[43\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[43\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[43\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[42\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[42\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[42\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[42\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[41\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[41\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[41\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[41\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[40\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[40\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[40\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[40\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[39\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[39\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[39\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[39\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[38\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[38\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[38\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[38\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[37\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[37\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[37\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[37\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[36\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[36\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[36\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[36\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[35\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[35\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[35\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[35\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[34\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[34\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[34\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[34\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[33\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[33\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[33\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[33\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[32\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[32\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[32\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[32\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[31\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[31\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[31\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[31\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[30\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[30\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[30\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[30\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[29\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[29\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[29\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[29\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[28\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[28\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[28\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[28\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[27\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[27\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[27\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[27\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[26\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[26\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[26\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[26\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[25\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[25\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[25\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[25\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[24\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[24\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[24\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[24\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[23\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[23\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[23\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[23\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[22\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[22\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[22\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[22\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[21\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[21\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[21\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[21\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[20\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[20\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[20\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[20\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[19\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[19\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[19\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[19\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[18\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[18\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[18\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[18\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[17\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[17\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[17\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[17\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[16\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[16\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[16\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[16\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[15\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[15\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[15\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[15\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[14\]\[2\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[14\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[2\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[14\]\[0\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[14\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[14\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[14\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[14\]\[0\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[14\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[13\]\[2\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[13\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[2\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[13\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[13\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[13\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[13\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[12\]\[1\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[12\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[1\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[12\]\[0\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[12\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[12\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[12\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[12\]\[0\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[12\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[11\]\[1\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[11\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[1\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[11\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[11\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[11\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[11\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[10\]\[0\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[10\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[10\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[10\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[10\]\[0\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[10\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[9\]\[3\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[9\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[3\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[9\]\[1\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[9\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[1\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[9\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[9\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[9\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[9\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[8\]\[2\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[8\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[2\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[8\]\[0\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[8\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[8\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[8\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[8\]\[0\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[8\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[7\]\[7\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[7\]\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[7\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[7\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[7\]\[6\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[7\]\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[6\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[6\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[6\]\[7\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[6\]\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[7\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[7\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[6\]\[3\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[6\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[3\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[6\]\[2\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[6\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[2\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[6\]\[1\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[6\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[1\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[6\]\[0\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[6\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[6\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[6\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[6\]\[0\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[6\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[5\]\[7\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[5\]\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[7\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[7\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[5\]\[5\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[5\]\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[5\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[5\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[5\]\[2\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[5\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[2\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[5\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[5\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[5\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[5\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[4\]\[7\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[4\]\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[7\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[7\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[4\]\[6\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[4\]\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[6\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[6\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[4\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[4\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[4\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[4\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[3\]\[6\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[3\]\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[6\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[6\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[3\]\[5\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[3\]\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[5\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[5\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[3\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[3\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[3\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[3\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[2\]\[6\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[2\]\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[6\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[6\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[2\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[2\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[2\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[2\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[1\]\[3\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[1\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[3\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[1\]\[0\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[1\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[1\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[1\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[1\]\[0\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[1\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[7\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[7\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[6\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[6\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[0\]\[5\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[0\]\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[5\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[5\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[5\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[5\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "mainStore:inst\|reg\[0\]\[3\] High " "Info: Power-up level of register \"mainStore:inst\|reg\[0\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[3\] clock_enable VCC " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[0\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[0\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[0\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[0\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[4\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[4\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[3\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[3\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[2\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[2\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[1\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[1\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "mainStore:inst\|reg\[7\]\[0\] " "Warning (14110): No clock transition on \"mainStore:inst\|reg\[7\]\[0\]\" register due to stuck clock or clock enable" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|reg\[7\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"mainStore:inst\|reg\[7\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "mainStore:inst\|tempOutput\[4\] data_in GND " "Warning (14130): Reduced register \"mainStore:inst\|tempOutput\[4\]\" with stuck data_in port to stuck value GND" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/M.vhd" 47 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[7\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[7\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[6\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[6\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[5\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[5\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[4\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[4\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[3\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[3\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[2\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[2\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[1\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[1\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[0\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[0\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[7\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[7\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[6\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[6\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[5\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[5\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[4\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[4\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[3\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[3\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[2\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[2\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[1\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[1\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[0\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[0\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[7\] " "Warning: Converting TRI node \"alu:inst12\|cout\[7\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[6\] " "Warning: Converting TRI node \"alu:inst12\|cout\[6\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[5\] " "Warning: Converting TRI node \"alu:inst12\|cout\[5\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[4\] " "Warning: Converting TRI node \"alu:inst12\|cout\[4\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[3\] " "Warning: Converting TRI node \"alu:inst12\|cout\[3\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[2\] " "Warning: Converting TRI node \"alu:inst12\|cout\[2\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[1\] " "Warning: Converting TRI node \"alu:inst12\|cout\[1\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[0\] " "Warning: Converting TRI node \"alu:inst12\|cout\[0\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[7\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[7\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[6\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[6\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[5\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[5\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[4\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[4\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[3\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[3\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[2\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[2\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[1\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[1\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[0\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[0\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[0\] " "Warning: Latch alu:inst12\|result\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[1\] " "Warning: Latch alu:inst12\|result\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[2\] " "Warning: Latch alu:inst12\|result\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[3\] " "Warning: Latch alu:inst12\|result\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[4\] " "Warning: Latch alu:inst12\|result\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[5\] " "Warning: Latch alu:inst12\|result\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[6\] " "Warning: Latch alu:inst12\|result\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[7\] " "Warning: Latch alu:inst12\|result\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|result\[8\] " "Warning: Latch alu:inst12\|result\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[7\] " "Warning: Latch zongxian:inst1\|data\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR reset " "Warning: Ports ENA and CLR on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[6\] " "Warning: Latch zongxian:inst1\|data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR reset " "Warning: Ports ENA and CLR on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[5\] " "Warning: Latch zongxian:inst1\|data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR reset " "Warning: Ports ENA and CLR on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[4\] " "Warning: Latch zongxian:inst1\|data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[3\] " "Warning: Latch zongxian:inst1\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[2\] " "Warning: Latch zongxian:inst1\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[1\] " "Warning: Latch zongxian:inst1\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[0\] " "Warning: Latch zongxian:inst1\|data\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 392 360 528 408 "reset" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/tiny/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "acc_bus GND " "Warning (13410): Pin \"acc_bus\" stuck at GND" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 800 1384 1560 816 "acc_bus" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DataOut\[4\] GND " "Warning (13410): Pin \"DataOut\[4\]\" stuck at GND" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 208 1056 1232 224 "DataOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "sign\[0\] GND " "Warning (13410): Pin \"sign\[0\]\" stuck at GND" {  } { { "Block1.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/tiny/Block1.bdf" { { 1160 -144 32 1176 "sign\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[0\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[1\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[2\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[3\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[4\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Info: Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Info: Implemented 146 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Info: Implemented 220 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1150 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Allocated 235 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 11:14:02 2019 " "Info: Processing ended: Wed Dec 04 11:14:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
