// Seed: 1517774430
module module_0 #(
    parameter id_2 = 32'd6
);
  always @(negedge id_1) begin : LABEL_0
    if (1) begin : LABEL_0
      if (1) begin : LABEL_0$display
        ;
      end else id_1 = "";
    end
  end
  defparam module_0.id_2 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd1,
    parameter id_13 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  defparam id_12.id_13 = 1'b0;
  module_0 modCall_1 ();
endmodule
