\section{R\+C\+C\+\_\+\+Type\+Def Struct Reference}
\label{structRCC__TypeDef}\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+L\+L\+C\+F\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+F\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+IR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B1\+R\+S\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B2\+R\+S\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B3\+R\+S\+TR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B1\+R\+S\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B2\+R\+S\+TR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B1\+E\+NR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B2\+E\+NR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B3\+E\+NR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B1\+E\+NR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B2\+E\+NR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B1\+L\+P\+E\+NR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B2\+L\+P\+E\+NR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+H\+B3\+L\+P\+E\+NR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B1\+L\+P\+E\+NR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B2\+L\+P\+E\+NR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D5} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+D\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+SR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D6} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+S\+C\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+L\+L\+I2\+S\+C\+F\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+L\+L\+S\+A\+I\+C\+F\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+C\+K\+C\+F\+GR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Reset and Clock Control. 

Definition at line \textbf{ 735} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structRCC__TypeDef_a1e9c75b06c99d0611535f38c7b4aa845}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}}
\index{A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B1\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B1\+E\+NR}

R\+CC A\+H\+B1 peripheral clock register, Address offset\+: 0x30 

Definition at line \textbf{ 748} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_aae70b1922167eb58d564cb82d39fd10b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}}
\index{A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B1\+L\+P\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B1\+L\+P\+E\+NR}

R\+CC A\+H\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x50 

Definition at line \textbf{ 755} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a46c20c598e9e12f919f0ea47ebcbc90f}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}}
\index{A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B1\+R\+S\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B1\+R\+S\+TR}

R\+CC A\+H\+B1 peripheral reset register, Address offset\+: 0x10 

Definition at line \textbf{ 741} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a5e92ed32c33c92e7ebf6919400ad535b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}}
\index{A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B2\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B2\+E\+NR}

R\+CC A\+H\+B2 peripheral clock register, Address offset\+: 0x34 

Definition at line \textbf{ 749} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a2b30982547fae7d545d260312771b5c9}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}}
\index{A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B2\+L\+P\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B2\+L\+P\+E\+NR}

R\+CC A\+H\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x54 

Definition at line \textbf{ 756} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a78a5aa9dd5694c48a7d8e66888a46450}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}}
\index{A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B2\+R\+S\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B2\+R\+S\+TR}

R\+CC A\+H\+B2 peripheral reset register, Address offset\+: 0x14 

Definition at line \textbf{ 742} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_acdaa650fcd63730825479f6e8f70d4c0}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}}
\index{A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B3\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B3\+E\+NR}

R\+CC A\+H\+B3 peripheral clock register, Address offset\+: 0x38 

Definition at line \textbf{ 750} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a2ff82b9bf0231645108965aa0febd766}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}}
\index{A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B3\+L\+P\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B3\+L\+P\+E\+NR}

R\+CC A\+H\+B3 peripheral clock enable in low power mode register, Address offset\+: 0x58 

Definition at line \textbf{ 757} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a28560c5bfeb45326ea7f2019dba57bea}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}}
\index{A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+H\+B3\+R\+S\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+H\+B3\+R\+S\+TR}

R\+CC A\+H\+B3 peripheral reset register, Address offset\+: 0x18 

Definition at line \textbf{ 743} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_ac88901e2eb35079b7b58a185e6bf554c}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}}
\index{A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B1\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B1\+E\+NR}

R\+CC A\+P\+B1 peripheral clock enable register, Address offset\+: 0x40 

Definition at line \textbf{ 752} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_ad85a9951a7be79fe08ffc90f796f071b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}}
\index{A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B1\+L\+P\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B1\+L\+P\+E\+NR}

R\+CC A\+P\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x60 

Definition at line \textbf{ 759} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a7da5d372374bc59e9b9af750b01d6a78}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}}
\index{A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B1\+R\+S\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B1\+R\+S\+TR}

R\+CC A\+P\+B1 peripheral reset register, Address offset\+: 0x20 

Definition at line \textbf{ 745} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_acc7bb47dddd2d94de124f74886d919be}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}}
\index{A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B2\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B2\+E\+NR}

R\+CC A\+P\+B2 peripheral clock enable register, Address offset\+: 0x44 

Definition at line \textbf{ 753} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_aba51c57f9506e14a6f5983526c78943b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}}
\index{A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B2\+L\+P\+E\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B2\+L\+P\+E\+NR}

R\+CC A\+P\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x64 

Definition at line \textbf{ 760} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_ab2c5389c9ff4ac188cd498b8f7170968}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}}
\index{A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B2\+R\+S\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B2\+R\+S\+TR}

R\+CC A\+P\+B2 peripheral reset register, Address offset\+: 0x24 

Definition at line \textbf{ 746} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a0b9a3ced775287c8585a6a61af4b40e9}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!B\+D\+CR@{B\+D\+CR}}
\index{B\+D\+CR@{B\+D\+CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{B\+D\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+D\+CR}

R\+CC Backup domain control register, Address offset\+: 0x70 

Definition at line \textbf{ 762} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+F\+GR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+F\+GR}

R\+CC clock configuration register, Address offset\+: 0x08 

Definition at line \textbf{ 739} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a907d8154c80b7e385478943f90b17a3b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+IR@{C\+IR}}
\index{C\+IR@{C\+IR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+IR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+IR}

R\+CC clock interrupt register, Address offset\+: 0x0C 

Definition at line \textbf{ 740} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

R\+CC clock control register, Address offset\+: 0x00 

Definition at line \textbf{ 737} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a876dd0a8546697065f406b7543e27af2}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+SR}

R\+CC clock control \& status register, Address offset\+: 0x74 

Definition at line \textbf{ 763} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a0a5d6d20b17d55b2e892a924b6e70296}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!D\+C\+K\+C\+F\+GR@{D\+C\+K\+C\+F\+GR}}
\index{D\+C\+K\+C\+F\+GR@{D\+C\+K\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{D\+C\+K\+C\+F\+GR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+C\+K\+C\+F\+GR}

R\+CC Dedicated Clocks configuration register, Address offset\+: 0x8C 

Definition at line \textbf{ 745} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structRCC__TypeDef_ae6ff257862eba6b4b367feea786bf1fd}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}}
\index{P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{P\+L\+L\+C\+F\+GR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+L\+L\+C\+F\+GR}

R\+CC P\+LL configuration register, Address offset\+: 0x04 

Definition at line \textbf{ 738} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a2d08d5f995ed77228eb56741184a1bb6}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}}
\index{P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{P\+L\+L\+I2\+S\+C\+F\+GR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+L\+L\+I2\+S\+C\+F\+GR}

R\+CC P\+L\+L\+I2S configuration register, Address offset\+: 0x84 

Definition at line \textbf{ 766} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_ac93962b2d41007abdda922a3f23d7ede}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+S\+A\+I\+C\+F\+GR@{P\+L\+L\+S\+A\+I\+C\+F\+GR}}
\index{P\+L\+L\+S\+A\+I\+C\+F\+GR@{P\+L\+L\+S\+A\+I\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{P\+L\+L\+S\+A\+I\+C\+F\+GR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+L\+L\+S\+A\+I\+C\+F\+GR}

R\+CC P\+L\+L\+S\+AI configuration register, Address offset\+: 0x88 

Definition at line \textbf{ 744} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structRCC__TypeDef_af86c61a5d38a4fc9cef942a12744486b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x1C 

Definition at line \textbf{ 744} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a3c50f8698052818ea3024b4b52d65886}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x28-\/0x2C 

Definition at line \textbf{ 747} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x3C 

Definition at line \textbf{ 751} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a955c57c5240e03f2f51ab7d6d033f59d}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x48-\/0x4C 

Definition at line \textbf{ 754} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D4}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x5C 

Definition at line \textbf{ 758} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_a99d0f80afb3d4e8ea9c465096498c327}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D5}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x68-\/0x6C 

Definition at line \textbf{ 761} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_ac2f0dff647e768676abe64fb2bde63be}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D6}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x78-\/0x7C 

Definition at line \textbf{ 764} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structRCC__TypeDef_aaef3da59eaf7c6dfdf9a12fd60ce58a8}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!S\+S\+C\+GR@{S\+S\+C\+GR}}
\index{S\+S\+C\+GR@{S\+S\+C\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+S\+C\+GR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+S\+C\+GR}

R\+CC spread spectrum clock generation register, Address offset\+: 0x80 

Definition at line \textbf{ 765} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
