head	1.17;
access;
symbols
	OPENBSD_6_2:1.17.0.6
	OPENBSD_6_2_BASE:1.17
	OPENBSD_6_1:1.17.0.4
	OPENBSD_6_1_BASE:1.17
	OPENBSD_6_0:1.16.0.36
	OPENBSD_6_0_BASE:1.16
	OPENBSD_5_9:1.16.0.30
	OPENBSD_5_9_BASE:1.16
	OPENBSD_5_8:1.16.0.32
	OPENBSD_5_8_BASE:1.16
	OPENBSD_5_7:1.16.0.24
	OPENBSD_5_7_BASE:1.16
	OPENBSD_5_6:1.16.0.28
	OPENBSD_5_6_BASE:1.16
	OPENBSD_5_5:1.16.0.26
	OPENBSD_5_5_BASE:1.16
	OPENBSD_5_4:1.16.0.22
	OPENBSD_5_4_BASE:1.16
	OPENBSD_5_3:1.16.0.20
	OPENBSD_5_3_BASE:1.16
	OPENBSD_5_2:1.16.0.16
	OPENBSD_5_2_BASE:1.16
	OPENBSD_5_1_BASE:1.16
	OPENBSD_5_1:1.16.0.18
	OPENBSD_5_0:1.16.0.14
	OPENBSD_5_0_BASE:1.16
	OPENBSD_4_9:1.16.0.12
	OPENBSD_4_9_BASE:1.16
	OPENBSD_4_8:1.16.0.10
	OPENBSD_4_8_BASE:1.16
	OPENBSD_4_7:1.16.0.6
	OPENBSD_4_7_BASE:1.16
	OPENBSD_4_6:1.16.0.8
	OPENBSD_4_6_BASE:1.16
	OPENBSD_4_5:1.16.0.4
	OPENBSD_4_5_BASE:1.16
	OPENBSD_4_4:1.16.0.2
	OPENBSD_4_4_BASE:1.16
	OPENBSD_4_3:1.15.0.8
	OPENBSD_4_3_BASE:1.15
	OPENBSD_4_2:1.15.0.6
	OPENBSD_4_2_BASE:1.15
	OPENBSD_4_1:1.15.0.4
	OPENBSD_4_1_BASE:1.15
	OPENBSD_4_0:1.15.0.2
	OPENBSD_4_0_BASE:1.15
	OPENBSD_3_9:1.14.0.4
	OPENBSD_3_9_BASE:1.14
	OPENBSD_3_8:1.14.0.2
	OPENBSD_3_8_BASE:1.14
	OPENBSD_3_7:1.12.0.2
	OPENBSD_3_7_BASE:1.12
	OPENBSD_3_6:1.11.0.6
	OPENBSD_3_6_BASE:1.11
	SMP_SYNC_A:1.11
	SMP_SYNC_B:1.11
	OPENBSD_3_5:1.11.0.4
	OPENBSD_3_5_BASE:1.11
	OPENBSD_3_4:1.11.0.2
	OPENBSD_3_4_BASE:1.11
	UBC_SYNC_A:1.9
	OPENBSD_3_3:1.9.0.24
	OPENBSD_3_3_BASE:1.9
	OPENBSD_3_2:1.9.0.22
	OPENBSD_3_2_BASE:1.9
	OPENBSD_3_1:1.9.0.20
	OPENBSD_3_1_BASE:1.9
	UBC_SYNC_B:1.9
	UBC:1.9.0.18
	UBC_BASE:1.9
	OPENBSD_3_0:1.9.0.16
	OPENBSD_3_0_BASE:1.9
	OPENBSD_2_9_BASE:1.9
	OPENBSD_2_9:1.9.0.14
	OPENBSD_2_8:1.9.0.12
	OPENBSD_2_8_BASE:1.9
	OPENBSD_2_7:1.9.0.10
	OPENBSD_2_7_BASE:1.9
	SMP:1.9.0.8
	SMP_BASE:1.9
	kame_19991208:1.9
	OPENBSD_2_6:1.9.0.6
	OPENBSD_2_6_BASE:1.9
	OPENBSD_2_5:1.9.0.4
	OPENBSD_2_5_BASE:1.9
	OPENBSD_2_4:1.9.0.2
	OPENBSD_2_4_BASE:1.9
	OPENBSD_2_3:1.8.0.2
	OPENBSD_2_3_BASE:1.8
	OPENBSD_2_2:1.7.0.2
	OPENBSD_2_2_BASE:1.7
	OPENBSD_2_1:1.6.0.2
	OPENBSD_2_1_BASE:1.6;
locks; strict;
comment	@ * @;


1.17
date	2016.09.03.14.43.37;	author jsg;	state Exp;
branches;
next	1.16;
commitid	kmy1dtXauhpMnPAS;

1.16
date	2008.06.08.13.55.06;	author kettenis;	state Exp;
branches;
next	1.15;

1.15
date	2006.07.31.11.06.30;	author mickey;	state Exp;
branches;
next	1.14;

1.14
date	2005.07.03.19.46.45;	author deraadt;	state Exp;
branches;
next	1.13;

1.13
date	2005.05.27.18.42.15;	author uwe;	state Exp;
branches;
next	1.12;

1.12
date	2004.12.23.17.50.24;	author markus;	state Exp;
branches;
next	1.11;

1.11
date	2003.06.03.21.09.02;	author deraadt;	state Exp;
branches;
next	1.10;

1.10
date	2003.06.02.23.28.02;	author millert;	state Exp;
branches;
next	1.9;

1.9
date	98.05.14.05.59.42;	author downsj;	state Exp;
branches
	1.9.8.1;
next	1.8;

1.8
date	98.02.23.11.41.25;	author downsj;	state Exp;
branches;
next	1.7;

1.7
date	97.10.15.14.04.18;	author pefo;	state Exp;
branches;
next	1.6;

1.6
date	96.12.10.22.28.30;	author deraadt;	state Exp;
branches;
next	1.5;

1.5
date	96.11.25.23.09.35;	author niklas;	state Exp;
branches;
next	1.4;

1.4
date	96.03.08.16.42.52;	author niklas;	state Exp;
branches;
next	1.3;

1.3
date	96.01.02.09.56.56;	author deraadt;	state Exp;
branches;
next	1.2;

1.2
date	95.12.15.02.37.18;	author deraadt;	state Exp;
branches;
next	1.1;

1.1
date	95.10.18.08.52.34;	author deraadt;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	95.10.18.08.52.34;	author deraadt;	state Exp;
branches;
next	;

1.9.8.1
date	2003.06.07.11.02.28;	author ho;	state Exp;
branches;
next	;


desc
@@


1.17
log
@de-zaurus com.c
"looks correct" deraadt@@ guenther@@ on an earlier rev
@
text
@/*	$OpenBSD: comreg.h,v 1.16 2008/06/08 13:55:06 kettenis Exp $	*/
/*	$NetBSD: comreg.h,v 1.8 1996/02/05 23:01:50 scottr Exp $	*/

/*
 * Copyright (c) 1997 - 1998, Jason Downs.  All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR(S) ``AS IS'' AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR(S) BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */
/*-
 * Copyright (c) 1991 The Regents of the University of California.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@@(#)comreg.h	7.2 (Berkeley) 5/9/91
 */

#include <dev/ic/ns16550reg.h>

#ifndef COM_FREQ		/* allow to be set externally */
#define	COM_FREQ	1843200	/* 16-bit baud rate divisor */
#endif
#define	COM_TOLERANCE	30	/* baud rate tolerance, in 0.1% units */

/* interrupt enable register */
#define	IER_ERXRDY	0x1	/* Enable receiver interrupt */
#define	IER_ETXRDY	0x2	/* Enable transmitter empty interrupt */
#define	IER_ERLS	0x4	/* Enable line status interrupt */
#define	IER_EMSC	0x8	/* Enable modem status interrupt */
#define IER_SLEEP	0x10	/* Enable sleep mode */
/* PXA2X0's ns16550 ports have extra bits in this register */
#define	IER_ERXTOUT	0x10	/* Enable rx timeout interrupt */
#define	IER_EUART	0x40	/* Enable UART */

/* interrupt identification register */
#define	IIR_IMASK	0xf
#define	IIR_RXTOUT	0xc
#define	IIR_RLS		0x6	/* Line status change */
#define	IIR_RXRDY	0x4	/* Receiver ready */
#define	IIR_TXRDY	0x2	/* Transmitter ready */
#define	IIR_MLSC	0x0	/* Modem status */
#define	IIR_NOPEND	0x1	/* No pending interrupts */
#define	IIR_FIFO_MASK	0xc0	/* set if FIFOs are enabled */

/* fifo control register */
#define	FIFO_ENABLE	0x01	/* Turn the FIFO on */
#define	FIFO_RCV_RST	0x02	/* Reset RX FIFO */
#define	FIFO_XMT_RST	0x04	/* Reset TX FIFO */
#define	FIFO_DMA_MODE	0x08
#define	FIFO_TRIGGER_1	0x00	/* Trigger RXRDY intr on 1 character */
#define	FIFO_TRIGGER_4	0x40	/* ibid 4 */
#define	FIFO_TRIGGER_8	0x80	/* ibid 8 */
#define	FIFO_TRIGGER_14	0xc0	/* ibid 14 */
/* ST16650 fifo control register */
#define FIFO_RCV_TRIGGER_8	0x00
#define FIFO_RCV_TRIGGER_16	0x40
#define FIFO_RCV_TRIGGER_24	0x80
#define FIFO_RCV_TRIGGER_28	0xc0
#define FIFO_XMT_TRIGGER_16	0x00
#define FIFO_XMT_TRIGGER_8	0x10
#define FIFO_XMT_TRIGGER_24	0x20
#define FIFO_XMT_TRIGGER_30	0x30
/* XR16850 fifo control register */
#define FIFO_RCV3_TRIGGER_8	FIFO_RCV_TRIGGER_8
#define FIFO_RCV3_TRIGGER_16	FIFO_RCV_TRIGGER_16
#define FIFO_RCV3_TRIGGER_56	0x80
#define FIFO_RCV3_TRIGGER_60	0xc0
#define FIFO_XMT3_TRIGGER_8	0x00
#define FIFO_XMT3_TRIGGER_16	0x10
#define FIFO_XMT3_TRIGGER_32	0x20
#define FIFO_XMT3_TRIGGER_56	0x30
/* TI16750 fifo control register */
#define FIFO_ENABLE_64BYTE	0x20

/* line control register */
#define	LCR_DLAB	0x80	/* Divisor latch access enable */
#define	LCR_SBREAK	0x40	/* Break Control */
#define	LCR_PZERO	0x38	/* Space parity */
#define	LCR_PONE	0x28	/* Mark parity */
#define	LCR_PEVEN	0x18	/* Even parity */
#define	LCR_PODD	0x08	/* Odd parity */
#define	LCR_PNONE	0x00	/* No parity */
#define	LCR_PENAB	0x08	/* XXX - low order bit of all parity */
#define	LCR_STOPB	0x04	/* 2 stop bits per serial word */
#define	LCR_8BITS	0x03	/* 8 bits per serial word */
#define	LCR_7BITS	0x02	/* 7 bits */
#define	LCR_6BITS	0x01	/* 6 bits */
#define	LCR_5BITS	0x00	/* 5 bits */
#define LCR_EFR		0xbf	/* ST16650/XR16850/OX16C950 EFR access enable */

/* modem control register */
#define	MCR_AFE		0x20	/* auto flow control */
#define	MCR_LOOPBACK	0x10	/* Loop test: echos from TX to RX */
#define	MCR_IENABLE	0x08	/* Out2: enables UART interrupts */
#define	MCR_DRS		0x04	/* Out1: resets some internal modems */
#define	MCR_RTS		0x02	/* Request To Send */
#define	MCR_DTR		0x01	/* Data Terminal Ready */

/* line status register */
#define	LSR_RCV_FIFO	0x80
#define	LSR_TSRE	0x40	/* Transmitter empty: byte sent */
#define	LSR_TXRDY	0x20	/* Transmitter buffer empty */
#define	LSR_BI		0x10	/* Break detected */
#define	LSR_FE		0x08	/* Framing error: bad stop bit */
#define	LSR_PE		0x04	/* Parity error */
#define	LSR_OE		0x02	/* Overrun, lost incoming byte */
#define	LSR_RXRDY	0x01	/* Byte ready in Receive Buffer */
#define	LSR_RCV_MASK	0x1f	/* Mask for incoming data or error */

/* modem status register */
/* All deltas are from the last read of the MSR. */
#define	MSR_DCD		0x80	/* Current Data Carrier Detect */
#define	MSR_RI		0x40	/* Current Ring Indicator */
#define	MSR_DSR		0x20	/* Current Data Set Ready */
#define	MSR_CTS		0x10	/* Current Clear to Send */
#define	MSR_DDCD	0x08	/* DCD has changed state */
#define	MSR_TERI	0x04	/* RI has toggled low to high */
#define	MSR_DDSR	0x02	/* DSR has changed state */
#define	MSR_DCTS	0x01	/* CTS has changed state */

/* enhanced features register */
#define EFR_ECB		0x10	/* enhanced control bit */
#define EFR_SCD		0x20	/* special character detect */
#define EFR_RTS		0x40	/* RTS flow control */
#define EFR_CTS		0x80	/* CTS flow control */

/* enhanced FIFO control register */
#define FCTL_MODE	0x80
#define FCTL_SWAP	0x40
#define FCTL_RS485	0x08
#define FCTL_IrRxInv	0x04
#define FCTL_TRIGGER2	0x10
#define FCTL_TRIGGER3	0x20

/* infrared selection register */
#define ISR_XMITIR	0x01	/* transmitter SIR enable */
#define ISR_RCVEIR	0x02	/* receiver SIR enable */
#define ISR_XMODE	0x04	/* 1.6us transmit pulse width */
#define ISR_TXPL	0x08	/* negative transmit data polarity */
#define ISR_RXPL	0x10	/* negative receive data polarity */

#define	COM_NPORTS	8

/*
 * WARNING: Serial console is assumed to be at COM1 address
 */
#ifndef CONADDR
#define	CONADDR	(0x3f8)
#else
#define CONADDR_OVERRIDE
#endif
@


1.16
log
@Make serial console on non-primary ports work to on i386.

tested by jbg@@, "it is right" deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.15 2006/07/31 11:06:30 mickey Exp $	*/
a182 3
#ifdef COM_PXA2X0
#define	COM_NPORTS	9
#else
a183 1
#endif
@


1.15
log
@puc@@cardbus (only added (commented out) to whom has puc@@pci enabled)
tested on puc@@pci by fkr and meself on the cardbus.
still needs a bit more work but generally works.
deraadt@@ ok and some input from miod@@
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.14 2005/07/03 19:46:45 deraadt Exp $	*/
a190 1
 * and CONUNIT must be 0.
a195 3
#endif
#ifndef CONUNIT
#define	CONUNIT	(0)
@


1.14
log
@MCR_AFE, found on some chips
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.13 2005/05/27 18:42:15 uwe Exp $	*/
d130 1
a130 1
#define LCR_EFR		0xbf	/* ST16650/XR16850 EFR access enable */
@


1.13
log
@- Merge changes from pxacom back into the common com driver.

Changes to the common com driver (partly from NetBSD):
- Multiply before divide in comspeed() to avoid overflow (from NetBSD).
- Don't call getc() and send -1 if the output queue is empty.
- Take UART clock frequency as a parameter instead of using COM_FREQ.

ok deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.12 2004/12/23 17:50:24 markus Exp $	*/
d133 1
@


1.12
log
@make com[123] work for console on i386, but allow override with CONADDR/CONUNIT
ok mickey, deraadt
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.11 2003/06/03 21:09:02 deraadt Exp $	*/
d72 3
d175 10
d186 1
@


1.11
log
@terms 3 & 4 cleanup based on "terms" file
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.10 2003/06/02 23:28:02 millert Exp $	*/
d180 2
@


1.10
log
@Remove the advertising clause in the UCB license which Berkeley
rescinded 22 July 1999.  Proofed by myself and Theo.
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.9 1998/05/14 05:59:42 downsj Exp $	*/
a14 7
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *      This product includes software developed by Jason Downs for the
 *      OpenBSD system.
 * 4. Neither the name(s) of the author(s) nor the name OpenBSD
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
@


1.9
log
@* Better support for XR16C850.
* Copyright.
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.8 1998/02/23 11:41:25 downsj Exp $	*/
d47 1
a47 5
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by the University of
 *	California, Berkeley and its contributors.
 * 4. Neither the name of the University nor the names of its contributors
@


1.9.8.1
log
@Sync SMP branch to -current
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.9 1998/05/14 05:59:42 downsj Exp $	*/
d15 7
d47 5
a51 1
 * 3. Neither the name of the University nor the names of its contributors
@


1.8
log
@New probe routine and support for ST16650.

Compiles, but completely untested.
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.7 1997/10/15 14:04:18 pefo Exp $	*/
d4 31
d112 9
d138 1
d174 8
@


1.7
log
@Allow setting the baud rate base from an external def
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.6 1996/12/10 22:28:30 deraadt Exp $	*/
d51 1
d72 11
d127 6
@


1.6
log
@the real changes by niklas... I did not merge correctly
@
text
@d1 1
a1 1
/*	$OpenBSD: comreg.h,v 1.1 1996/11/30 13:39:30 niklas Exp $	*/
d41 1
d43 1
@


1.5
log
@Make CONADDR and CONUNIT overrideable
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
@


1.4
log
@From NetBSD: merge of 960217
@
text
@d120 1
d122 2
d125 1
@


1.3
log
@add comments; from banshee@@gabriella.resort.com; netbsd pr#1864
@
text
@d1 2
a2 1
/*	$NetBSD: comreg.h,v 1.7 1995/10/15 19:43:07 mycroft Exp $	*/
d45 4
a48 4
#define	IER_ERXRDY	0x1	/* Character received */
#define	IER_ETXRDY	0x2	/* Transmitter empty */
#define	IER_ERLS	0x4	/* Error condition */
#define	IER_EMSC	0x8	/* RS-232 line state change */
d53 4
a56 3
#define	IIR_RLS		0x6
#define	IIR_RXRDY	0x4
#define	IIR_TXRDY	0x2
a57 1
#define	IIR_MLSC	0x0
d64 2
a65 2
#define	FIFO_DMA_MODE	0x08	/* DMA mode? */
#define	FIFO_TRIGGER_1	0x00	/* Trigger RXRDY Interrupt on 1 character */
d87 3
a89 3
#define	MCR_IENABLE	0x08	/* Output 2: enables UART interrupts */
#define	MCR_DRS		0x04	/* Output 1: resets some internal modems */
#define	MCR_RTS		0x02	/* RTS: ready to receive data */
@


1.2
log
@update from netbsd
@
text
@d44 4
a47 4
#define	IER_ERXRDY	0x1
#define	IER_ETXRDY	0x2
#define	IER_ERLS	0x4
#define	IER_EMSC	0x8
d55 1
a55 1
#define	IIR_NOPEND	0x1
d60 8
a67 8
#define	FIFO_ENABLE	0x01
#define	FIFO_RCV_RST	0x02
#define	FIFO_XMT_RST	0x04
#define	FIFO_DMA_MODE	0x08
#define	FIFO_TRIGGER_1	0x00
#define	FIFO_TRIGGER_4	0x40
#define	FIFO_TRIGGER_8	0x80
#define	FIFO_TRIGGER_14	0xc0
d70 13
a82 12
#define	LCR_DLAB	0x80
#define	LCR_SBREAK	0x40
#define	LCR_PZERO	0x30
#define	LCR_PONE	0x20
#define	LCR_PEVEN	0x10
#define	LCR_PODD	0x00
#define	LCR_PENAB	0x08
#define	LCR_STOPB	0x04
#define	LCR_8BITS	0x03
#define	LCR_7BITS	0x02
#define	LCR_6BITS	0x01
#define	LCR_5BITS	0x00
d85 5
a89 5
#define	MCR_LOOPBACK	0x10
#define	MCR_IENABLE	0x08
#define	MCR_DRS		0x04
#define	MCR_RTS		0x02
#define	MCR_DTR		0x01
d93 8
a100 8
#define	LSR_TSRE	0x40
#define	LSR_TXRDY	0x20
#define	LSR_BI		0x10
#define	LSR_FE		0x08
#define	LSR_PE		0x04
#define	LSR_OE		0x02
#define	LSR_RXRDY	0x01
#define	LSR_RCV_MASK	0x1f
d103 9
a111 8
#define	MSR_DCD		0x80
#define	MSR_RI		0x40
#define	MSR_DSR		0x20
#define	MSR_CTS		0x10
#define	MSR_DDCD	0x08
#define	MSR_TERI	0x04
#define	MSR_DDSR	0x02
#define	MSR_DCTS	0x01
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
/*	$NetBSD: comreg.h,v 1.6 1995/06/28 04:31:30 cgd Exp $	*/
d69 13
a81 13
/* character format control register */
#define	CFCR_DLAB	0x80
#define	CFCR_SBREAK	0x40
#define	CFCR_PZERO	0x30
#define	CFCR_PONE	0x20
#define	CFCR_PEVEN	0x10
#define	CFCR_PODD	0x00
#define	CFCR_PENAB	0x08
#define	CFCR_STOPB	0x04
#define	CFCR_8BITS	0x03
#define	CFCR_7BITS	0x02
#define	CFCR_6BITS	0x01
#define	CFCR_5BITS	0x00
@


1.1.1.1
log
@initial import of NetBSD tree
@
text
@@
