
RP_Plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c06c  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  0800c244  0800c244  0000d244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c654  0800c654  0000e25c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c654  0800c654  0000d654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c65c  0800c65c  0000e25c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c65c  0800c65c  0000d65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c660  0800c660  0000d660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000025c  20000000  0800c664  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001184  20000260  0800c8c0  0000e260  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200013e4  0800c8c0  0000e3e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e25c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017768  00000000  00000000  0000e28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ce1  00000000  00000000  000259f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  000286d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e9c  00000000  00000000  00029968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002743b  00000000  00000000  0002a804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016778  00000000  00000000  00051c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffcfe  00000000  00000000  000683b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001680b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a4  00000000  00000000  001680f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  0016d59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000260 	.word	0x20000260
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800c22c 	.word	0x0800c22c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000264 	.word	0x20000264
 8000214:	0800c22c 	.word	0x0800c22c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_frsub>:
 8000ba4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ba8:	e002      	b.n	8000bb0 <__addsf3>
 8000baa:	bf00      	nop

08000bac <__aeabi_fsub>:
 8000bac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bb0 <__addsf3>:
 8000bb0:	0042      	lsls	r2, r0, #1
 8000bb2:	bf1f      	itttt	ne
 8000bb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb8:	ea92 0f03 	teqne	r2, r3
 8000bbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc4:	d06a      	beq.n	8000c9c <__addsf3+0xec>
 8000bc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bce:	bfc1      	itttt	gt
 8000bd0:	18d2      	addgt	r2, r2, r3
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	4048      	eorgt	r0, r1
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	bfb8      	it	lt
 8000bda:	425b      	neglt	r3, r3
 8000bdc:	2b19      	cmp	r3, #25
 8000bde:	bf88      	it	hi
 8000be0:	4770      	bxhi	lr
 8000be2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000be6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bee:	bf18      	it	ne
 8000bf0:	4240      	negne	r0, r0
 8000bf2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bfa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bfe:	bf18      	it	ne
 8000c00:	4249      	negne	r1, r1
 8000c02:	ea92 0f03 	teq	r2, r3
 8000c06:	d03f      	beq.n	8000c88 <__addsf3+0xd8>
 8000c08:	f1a2 0201 	sub.w	r2, r2, #1
 8000c0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c10:	eb10 000c 	adds.w	r0, r0, ip
 8000c14:	f1c3 0320 	rsb	r3, r3, #32
 8000c18:	fa01 f103 	lsl.w	r1, r1, r3
 8000c1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c20:	d502      	bpl.n	8000c28 <__addsf3+0x78>
 8000c22:	4249      	negs	r1, r1
 8000c24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c2c:	d313      	bcc.n	8000c56 <__addsf3+0xa6>
 8000c2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c32:	d306      	bcc.n	8000c42 <__addsf3+0x92>
 8000c34:	0840      	lsrs	r0, r0, #1
 8000c36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3a:	f102 0201 	add.w	r2, r2, #1
 8000c3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000c40:	d251      	bcs.n	8000ce6 <__addsf3+0x136>
 8000c42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4a:	bf08      	it	eq
 8000c4c:	f020 0001 	biceq.w	r0, r0, #1
 8000c50:	ea40 0003 	orr.w	r0, r0, r3
 8000c54:	4770      	bx	lr
 8000c56:	0049      	lsls	r1, r1, #1
 8000c58:	eb40 0000 	adc.w	r0, r0, r0
 8000c5c:	3a01      	subs	r2, #1
 8000c5e:	bf28      	it	cs
 8000c60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c64:	d2ed      	bcs.n	8000c42 <__addsf3+0x92>
 8000c66:	fab0 fc80 	clz	ip, r0
 8000c6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c76:	bfaa      	itet	ge
 8000c78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c7c:	4252      	neglt	r2, r2
 8000c7e:	4318      	orrge	r0, r3
 8000c80:	bfbc      	itt	lt
 8000c82:	40d0      	lsrlt	r0, r2
 8000c84:	4318      	orrlt	r0, r3
 8000c86:	4770      	bx	lr
 8000c88:	f092 0f00 	teq	r2, #0
 8000c8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c90:	bf06      	itte	eq
 8000c92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c96:	3201      	addeq	r2, #1
 8000c98:	3b01      	subne	r3, #1
 8000c9a:	e7b5      	b.n	8000c08 <__addsf3+0x58>
 8000c9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca4:	bf18      	it	ne
 8000ca6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000caa:	d021      	beq.n	8000cf0 <__addsf3+0x140>
 8000cac:	ea92 0f03 	teq	r2, r3
 8000cb0:	d004      	beq.n	8000cbc <__addsf3+0x10c>
 8000cb2:	f092 0f00 	teq	r2, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	4608      	moveq	r0, r1
 8000cba:	4770      	bx	lr
 8000cbc:	ea90 0f01 	teq	r0, r1
 8000cc0:	bf1c      	itt	ne
 8000cc2:	2000      	movne	r0, #0
 8000cc4:	4770      	bxne	lr
 8000cc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cca:	d104      	bne.n	8000cd6 <__addsf3+0x126>
 8000ccc:	0040      	lsls	r0, r0, #1
 8000cce:	bf28      	it	cs
 8000cd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cda:	bf3c      	itt	cc
 8000cdc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ce0:	4770      	bxcc	lr
 8000ce2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ce6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cee:	4770      	bx	lr
 8000cf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf4:	bf16      	itet	ne
 8000cf6:	4608      	movne	r0, r1
 8000cf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cfc:	4601      	movne	r1, r0
 8000cfe:	0242      	lsls	r2, r0, #9
 8000d00:	bf06      	itte	eq
 8000d02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d06:	ea90 0f01 	teqeq	r0, r1
 8000d0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_ui2f>:
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	e004      	b.n	8000d20 <__aeabi_i2f+0x8>
 8000d16:	bf00      	nop

08000d18 <__aeabi_i2f>:
 8000d18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d1c:	bf48      	it	mi
 8000d1e:	4240      	negmi	r0, r0
 8000d20:	ea5f 0c00 	movs.w	ip, r0
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	f04f 0000 	mov.w	r0, #0
 8000d32:	e01c      	b.n	8000d6e <__aeabi_l2f+0x2a>

08000d34 <__aeabi_ul2f>:
 8000d34:	ea50 0201 	orrs.w	r2, r0, r1
 8000d38:	bf08      	it	eq
 8000d3a:	4770      	bxeq	lr
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e00a      	b.n	8000d58 <__aeabi_l2f+0x14>
 8000d42:	bf00      	nop

08000d44 <__aeabi_l2f>:
 8000d44:	ea50 0201 	orrs.w	r2, r0, r1
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d50:	d502      	bpl.n	8000d58 <__aeabi_l2f+0x14>
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	ea5f 0c01 	movs.w	ip, r1
 8000d5c:	bf02      	ittt	eq
 8000d5e:	4684      	moveq	ip, r0
 8000d60:	4601      	moveq	r1, r0
 8000d62:	2000      	moveq	r0, #0
 8000d64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d68:	bf08      	it	eq
 8000d6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d72:	fabc f28c 	clz	r2, ip
 8000d76:	3a08      	subs	r2, #8
 8000d78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d7c:	db10      	blt.n	8000da0 <__aeabi_l2f+0x5c>
 8000d7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d82:	4463      	add	r3, ip
 8000d84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d88:	f1c2 0220 	rsb	r2, r2, #32
 8000d8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d90:	fa20 f202 	lsr.w	r2, r0, r2
 8000d94:	eb43 0002 	adc.w	r0, r3, r2
 8000d98:	bf08      	it	eq
 8000d9a:	f020 0001 	biceq.w	r0, r0, #1
 8000d9e:	4770      	bx	lr
 8000da0:	f102 0220 	add.w	r2, r2, #32
 8000da4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da8:	f1c2 0220 	rsb	r2, r2, #32
 8000dac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db0:	fa21 f202 	lsr.w	r2, r1, r2
 8000db4:	eb43 0002 	adc.w	r0, r3, r2
 8000db8:	bf08      	it	eq
 8000dba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_uldivmod>:
 8000dc0:	b953      	cbnz	r3, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc2:	b94a      	cbnz	r2, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc4:	2900      	cmp	r1, #0
 8000dc6:	bf08      	it	eq
 8000dc8:	2800      	cmpeq	r0, #0
 8000dca:	bf1c      	itt	ne
 8000dcc:	f04f 31ff 	movne.w	r1, #4294967295
 8000dd0:	f04f 30ff 	movne.w	r0, #4294967295
 8000dd4:	f000 b988 	b.w	80010e8 <__aeabi_idiv0>
 8000dd8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ddc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000de0:	f000 f806 	bl	8000df0 <__udivmoddi4>
 8000de4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000de8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dec:	b004      	add	sp, #16
 8000dee:	4770      	bx	lr

08000df0 <__udivmoddi4>:
 8000df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df4:	9d08      	ldr	r5, [sp, #32]
 8000df6:	468e      	mov	lr, r1
 8000df8:	4604      	mov	r4, r0
 8000dfa:	4688      	mov	r8, r1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d14a      	bne.n	8000e96 <__udivmoddi4+0xa6>
 8000e00:	428a      	cmp	r2, r1
 8000e02:	4617      	mov	r7, r2
 8000e04:	d962      	bls.n	8000ecc <__udivmoddi4+0xdc>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	b14e      	cbz	r6, 8000e20 <__udivmoddi4+0x30>
 8000e0c:	f1c6 0320 	rsb	r3, r6, #32
 8000e10:	fa01 f806 	lsl.w	r8, r1, r6
 8000e14:	fa20 f303 	lsr.w	r3, r0, r3
 8000e18:	40b7      	lsls	r7, r6
 8000e1a:	ea43 0808 	orr.w	r8, r3, r8
 8000e1e:	40b4      	lsls	r4, r6
 8000e20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e24:	fa1f fc87 	uxth.w	ip, r7
 8000e28:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e2c:	0c23      	lsrs	r3, r4, #16
 8000e2e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e36:	fb01 f20c 	mul.w	r2, r1, ip
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x62>
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e44:	f080 80ea 	bcs.w	800101c <__udivmoddi4+0x22c>
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	f240 80e7 	bls.w	800101c <__udivmoddi4+0x22c>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	443b      	add	r3, r7
 8000e52:	1a9a      	subs	r2, r3, r2
 8000e54:	b2a3      	uxth	r3, r4
 8000e56:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e5a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e62:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e66:	459c      	cmp	ip, r3
 8000e68:	d909      	bls.n	8000e7e <__udivmoddi4+0x8e>
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e70:	f080 80d6 	bcs.w	8001020 <__udivmoddi4+0x230>
 8000e74:	459c      	cmp	ip, r3
 8000e76:	f240 80d3 	bls.w	8001020 <__udivmoddi4+0x230>
 8000e7a:	443b      	add	r3, r7
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e82:	eba3 030c 	sub.w	r3, r3, ip
 8000e86:	2100      	movs	r1, #0
 8000e88:	b11d      	cbz	r5, 8000e92 <__udivmoddi4+0xa2>
 8000e8a:	40f3      	lsrs	r3, r6
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d905      	bls.n	8000ea6 <__udivmoddi4+0xb6>
 8000e9a:	b10d      	cbz	r5, 8000ea0 <__udivmoddi4+0xb0>
 8000e9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4608      	mov	r0, r1
 8000ea4:	e7f5      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ea6:	fab3 f183 	clz	r1, r3
 8000eaa:	2900      	cmp	r1, #0
 8000eac:	d146      	bne.n	8000f3c <__udivmoddi4+0x14c>
 8000eae:	4573      	cmp	r3, lr
 8000eb0:	d302      	bcc.n	8000eb8 <__udivmoddi4+0xc8>
 8000eb2:	4282      	cmp	r2, r0
 8000eb4:	f200 8105 	bhi.w	80010c2 <__udivmoddi4+0x2d2>
 8000eb8:	1a84      	subs	r4, r0, r2
 8000eba:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	4690      	mov	r8, r2
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	d0e5      	beq.n	8000e92 <__udivmoddi4+0xa2>
 8000ec6:	e9c5 4800 	strd	r4, r8, [r5]
 8000eca:	e7e2      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ecc:	2a00      	cmp	r2, #0
 8000ece:	f000 8090 	beq.w	8000ff2 <__udivmoddi4+0x202>
 8000ed2:	fab2 f682 	clz	r6, r2
 8000ed6:	2e00      	cmp	r6, #0
 8000ed8:	f040 80a4 	bne.w	8001024 <__udivmoddi4+0x234>
 8000edc:	1a8a      	subs	r2, r1, r2
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee4:	b280      	uxth	r0, r0
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	2101      	movs	r1, #1
 8000eea:	fbb2 fcfe 	udiv	ip, r2, lr
 8000eee:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ef2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ef6:	fb04 f20c 	mul.w	r2, r4, ip
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x11e>
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f04:	d202      	bcs.n	8000f0c <__udivmoddi4+0x11c>
 8000f06:	429a      	cmp	r2, r3
 8000f08:	f200 80e0 	bhi.w	80010cc <__udivmoddi4+0x2dc>
 8000f0c:	46c4      	mov	ip, r8
 8000f0e:	1a9b      	subs	r3, r3, r2
 8000f10:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f14:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f18:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f1c:	fb02 f404 	mul.w	r4, r2, r4
 8000f20:	429c      	cmp	r4, r3
 8000f22:	d907      	bls.n	8000f34 <__udivmoddi4+0x144>
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f2a:	d202      	bcs.n	8000f32 <__udivmoddi4+0x142>
 8000f2c:	429c      	cmp	r4, r3
 8000f2e:	f200 80ca 	bhi.w	80010c6 <__udivmoddi4+0x2d6>
 8000f32:	4602      	mov	r2, r0
 8000f34:	1b1b      	subs	r3, r3, r4
 8000f36:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f3a:	e7a5      	b.n	8000e88 <__udivmoddi4+0x98>
 8000f3c:	f1c1 0620 	rsb	r6, r1, #32
 8000f40:	408b      	lsls	r3, r1
 8000f42:	fa22 f706 	lsr.w	r7, r2, r6
 8000f46:	431f      	orrs	r7, r3
 8000f48:	fa0e f401 	lsl.w	r4, lr, r1
 8000f4c:	fa20 f306 	lsr.w	r3, r0, r6
 8000f50:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f54:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f58:	4323      	orrs	r3, r4
 8000f5a:	fa00 f801 	lsl.w	r8, r0, r1
 8000f5e:	fa1f fc87 	uxth.w	ip, r7
 8000f62:	fbbe f0f9 	udiv	r0, lr, r9
 8000f66:	0c1c      	lsrs	r4, r3, #16
 8000f68:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f6c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f70:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f74:	45a6      	cmp	lr, r4
 8000f76:	fa02 f201 	lsl.w	r2, r2, r1
 8000f7a:	d909      	bls.n	8000f90 <__udivmoddi4+0x1a0>
 8000f7c:	193c      	adds	r4, r7, r4
 8000f7e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f82:	f080 809c 	bcs.w	80010be <__udivmoddi4+0x2ce>
 8000f86:	45a6      	cmp	lr, r4
 8000f88:	f240 8099 	bls.w	80010be <__udivmoddi4+0x2ce>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	443c      	add	r4, r7
 8000f90:	eba4 040e 	sub.w	r4, r4, lr
 8000f94:	fa1f fe83 	uxth.w	lr, r3
 8000f98:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f9c:	fb09 4413 	mls	r4, r9, r3, r4
 8000fa0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fa4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fa8:	45a4      	cmp	ip, r4
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x1ce>
 8000fac:	193c      	adds	r4, r7, r4
 8000fae:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fb2:	f080 8082 	bcs.w	80010ba <__udivmoddi4+0x2ca>
 8000fb6:	45a4      	cmp	ip, r4
 8000fb8:	d97f      	bls.n	80010ba <__udivmoddi4+0x2ca>
 8000fba:	3b02      	subs	r3, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fc2:	eba4 040c 	sub.w	r4, r4, ip
 8000fc6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fca:	4564      	cmp	r4, ip
 8000fcc:	4673      	mov	r3, lr
 8000fce:	46e1      	mov	r9, ip
 8000fd0:	d362      	bcc.n	8001098 <__udivmoddi4+0x2a8>
 8000fd2:	d05f      	beq.n	8001094 <__udivmoddi4+0x2a4>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x1fe>
 8000fd6:	ebb8 0203 	subs.w	r2, r8, r3
 8000fda:	eb64 0409 	sbc.w	r4, r4, r9
 8000fde:	fa04 f606 	lsl.w	r6, r4, r6
 8000fe2:	fa22 f301 	lsr.w	r3, r2, r1
 8000fe6:	431e      	orrs	r6, r3
 8000fe8:	40cc      	lsrs	r4, r1
 8000fea:	e9c5 6400 	strd	r6, r4, [r5]
 8000fee:	2100      	movs	r1, #0
 8000ff0:	e74f      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ff2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ff6:	0c01      	lsrs	r1, r0, #16
 8000ff8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ffc:	b280      	uxth	r0, r0
 8000ffe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001002:	463b      	mov	r3, r7
 8001004:	4638      	mov	r0, r7
 8001006:	463c      	mov	r4, r7
 8001008:	46b8      	mov	r8, r7
 800100a:	46be      	mov	lr, r7
 800100c:	2620      	movs	r6, #32
 800100e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001012:	eba2 0208 	sub.w	r2, r2, r8
 8001016:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800101a:	e766      	b.n	8000eea <__udivmoddi4+0xfa>
 800101c:	4601      	mov	r1, r0
 800101e:	e718      	b.n	8000e52 <__udivmoddi4+0x62>
 8001020:	4610      	mov	r0, r2
 8001022:	e72c      	b.n	8000e7e <__udivmoddi4+0x8e>
 8001024:	f1c6 0220 	rsb	r2, r6, #32
 8001028:	fa2e f302 	lsr.w	r3, lr, r2
 800102c:	40b7      	lsls	r7, r6
 800102e:	40b1      	lsls	r1, r6
 8001030:	fa20 f202 	lsr.w	r2, r0, r2
 8001034:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001038:	430a      	orrs	r2, r1
 800103a:	fbb3 f8fe 	udiv	r8, r3, lr
 800103e:	b2bc      	uxth	r4, r7
 8001040:	fb0e 3318 	mls	r3, lr, r8, r3
 8001044:	0c11      	lsrs	r1, r2, #16
 8001046:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800104a:	fb08 f904 	mul.w	r9, r8, r4
 800104e:	40b0      	lsls	r0, r6
 8001050:	4589      	cmp	r9, r1
 8001052:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001056:	b280      	uxth	r0, r0
 8001058:	d93e      	bls.n	80010d8 <__udivmoddi4+0x2e8>
 800105a:	1879      	adds	r1, r7, r1
 800105c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001060:	d201      	bcs.n	8001066 <__udivmoddi4+0x276>
 8001062:	4589      	cmp	r9, r1
 8001064:	d81f      	bhi.n	80010a6 <__udivmoddi4+0x2b6>
 8001066:	eba1 0109 	sub.w	r1, r1, r9
 800106a:	fbb1 f9fe 	udiv	r9, r1, lr
 800106e:	fb09 f804 	mul.w	r8, r9, r4
 8001072:	fb0e 1119 	mls	r1, lr, r9, r1
 8001076:	b292      	uxth	r2, r2
 8001078:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800107c:	4542      	cmp	r2, r8
 800107e:	d229      	bcs.n	80010d4 <__udivmoddi4+0x2e4>
 8001080:	18ba      	adds	r2, r7, r2
 8001082:	f109 31ff 	add.w	r1, r9, #4294967295
 8001086:	d2c4      	bcs.n	8001012 <__udivmoddi4+0x222>
 8001088:	4542      	cmp	r2, r8
 800108a:	d2c2      	bcs.n	8001012 <__udivmoddi4+0x222>
 800108c:	f1a9 0102 	sub.w	r1, r9, #2
 8001090:	443a      	add	r2, r7
 8001092:	e7be      	b.n	8001012 <__udivmoddi4+0x222>
 8001094:	45f0      	cmp	r8, lr
 8001096:	d29d      	bcs.n	8000fd4 <__udivmoddi4+0x1e4>
 8001098:	ebbe 0302 	subs.w	r3, lr, r2
 800109c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010a0:	3801      	subs	r0, #1
 80010a2:	46e1      	mov	r9, ip
 80010a4:	e796      	b.n	8000fd4 <__udivmoddi4+0x1e4>
 80010a6:	eba7 0909 	sub.w	r9, r7, r9
 80010aa:	4449      	add	r1, r9
 80010ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80010b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80010b4:	fb09 f804 	mul.w	r8, r9, r4
 80010b8:	e7db      	b.n	8001072 <__udivmoddi4+0x282>
 80010ba:	4673      	mov	r3, lr
 80010bc:	e77f      	b.n	8000fbe <__udivmoddi4+0x1ce>
 80010be:	4650      	mov	r0, sl
 80010c0:	e766      	b.n	8000f90 <__udivmoddi4+0x1a0>
 80010c2:	4608      	mov	r0, r1
 80010c4:	e6fd      	b.n	8000ec2 <__udivmoddi4+0xd2>
 80010c6:	443b      	add	r3, r7
 80010c8:	3a02      	subs	r2, #2
 80010ca:	e733      	b.n	8000f34 <__udivmoddi4+0x144>
 80010cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80010d0:	443b      	add	r3, r7
 80010d2:	e71c      	b.n	8000f0e <__udivmoddi4+0x11e>
 80010d4:	4649      	mov	r1, r9
 80010d6:	e79c      	b.n	8001012 <__udivmoddi4+0x222>
 80010d8:	eba1 0109 	sub.w	r1, r1, r9
 80010dc:	46c4      	mov	ip, r8
 80010de:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e2:	fb09 f804 	mul.w	r8, r9, r4
 80010e6:	e7c4      	b.n	8001072 <__udivmoddi4+0x282>

080010e8 <__aeabi_idiv0>:
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <modbus_1t5_Timeout>:
void ModbusErrorReply(uint8_t);
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef *huart);

// function for interrupt
void modbus_1t5_Timeout() {
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 80010f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001128 <modbus_1t5_Timeout+0x3c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2201      	movs	r2, #1
 80010f6:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim, 0);
 80010f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <modbus_1t5_Timeout+0x3c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	691b      	ldr	r3, [r3, #16]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2200      	movs	r2, #0
 8001102:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <modbus_1t5_Timeout+0x3c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <modbus_1t5_Timeout+0x3c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f042 0201 	orr.w	r2, r2, #1
 800111a:	601a      	str	r2, [r3, #0]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	2000027c 	.word	0x2000027c

0800112c <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim) {
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001134:	4b04      	ldr	r3, [pc, #16]	@ (8001148 <modbus_3t5_Timeout+0x1c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2201      	movs	r2, #1
 800113a:	755a      	strb	r2, [r3, #21]

}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	2000027c 	.word	0x2000027c

0800114c <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef *huart) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	if (HAL_UART_GetError(huart) == HAL_UART_ERROR_RTO) {
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f009 f939 	bl	800a3cc <HAL_UART_GetError>
 800115a:	4603      	mov	r3, r0
 800115c:	2b20      	cmp	r3, #32
 800115e:	d101      	bne.n	8001164 <modbus_ErrorTimeout+0x18>
		modbus_1t5_Timeout();
 8001160:	f7ff ffc4 	bl	80010ec <modbus_1t5_Timeout>

	}
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <Modbus_init>:

void Modbus_init(ModbusHandleTypedef *hmodbus, u16u8_t *RegisterStartAddress) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8001176:	4a25      	ldr	r2, [pc, #148]	@ (800120c <Modbus_init+0xa0>)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 800117c:	4b23      	ldr	r3, [pc, #140]	@ (800120c <Modbus_init+0xa0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim, HAL_TIM_PERIOD_ELAPSED_CB_ID,
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	691b      	ldr	r3, [r3, #16]
 8001188:	4a21      	ldr	r2, [pc, #132]	@ (8001210 <Modbus_init+0xa4>)
 800118a:	210e      	movs	r1, #14
 800118c:	4618      	mov	r0, r3
 800118e:	f007 f937 	bl	8008400 <HAL_TIM_RegisterCallback>
			(void*) modbus_3t5_Timeout);

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	2110      	movs	r1, #16
 8001198:	4618      	mov	r0, r3
 800119a:	f009 f8c1 	bl	800a320 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f009 f8d8 	bl	800a358 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID,
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	4a19      	ldr	r2, [pc, #100]	@ (8001214 <Modbus_init+0xa8>)
 80011ae:	2104      	movs	r1, #4
 80011b0:	4618      	mov	r0, r3
 80011b2:	f008 fb7f 	bl	80098b4 <HAL_UART_RegisterCallback>
			(void*) modbus_ErrorTimeout);
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
	HAL_UART_Receive_DMA(hModbus->huart,
 80011b6:	4b15      	ldr	r3, [pc, #84]	@ (800120c <Modbus_init+0xa0>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	68d8      	ldr	r0, [r3, #12]
			&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80011bc:	4b13      	ldr	r3, [pc, #76]	@ (800120c <Modbus_init+0xa0>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4b12      	ldr	r3, [pc, #72]	@ (800120c <Modbus_init+0xa0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
	HAL_UART_Receive_DMA(hModbus->huart,
 80011c8:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80011cc:	4413      	add	r3, r2
 80011ce:	3302      	adds	r3, #2
 80011d0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80011d4:	4619      	mov	r1, r3
 80011d6:	f008 fca7 	bl	8009b28 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE);

	if (hModbus->htim->State == HAL_TIM_STATE_READY) {
 80011da:	4b0c      	ldr	r3, [pc, #48]	@ (800120c <Modbus_init+0xa0>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d10c      	bne.n	8001204 <Modbus_init+0x98>
		HAL_TIM_Base_Start_IT(hModbus->htim);
 80011ea:	4b08      	ldr	r3, [pc, #32]	@ (800120c <Modbus_init+0xa0>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f005 fe91 	bl	8006f18 <HAL_TIM_Base_Start_IT>
		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80011f6:	4b05      	ldr	r3, [pc, #20]	@ (800120c <Modbus_init+0xa0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	691b      	ldr	r3, [r3, #16]
 80011fc:	2100      	movs	r1, #0
 80011fe:	4618      	mov	r0, r3
 8001200:	f006 fa52 	bl	80076a8 <HAL_TIM_OnePulse_Start_IT>
	}

}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	2000027c 	.word	0x2000027c
 8001210:	0800112d 	.word	0x0800112d
 8001214:	0800114d 	.word	0x0800114d

08001218 <CRC16>:

unsigned short CRC16(puchMsg, usDataLen)
	/* The function returns the CRC as a unsigned short type */
	unsigned char *puchMsg; /* message to calculate CRC upon */
	unsigned short usDataLen; /* quantity of bytes in message */
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF; /* high byte of CRC initialized */
 8001224:	23ff      	movs	r3, #255	@ 0xff
 8001226:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF; /* low byte of CRC initialized */
 8001228:	23ff      	movs	r3, #255	@ 0xff
 800122a:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 800122c:	e013      	b.n	8001256 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++; /* calculate the CRC */
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	607a      	str	r2, [r7, #4]
 8001234:	781a      	ldrb	r2, [r3, #0]
 8001236:	7bbb      	ldrb	r3, [r7, #14]
 8001238:	4053      	eors	r3, r2
 800123a:	b2db      	uxtb	r3, r3
 800123c:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex];
 800123e:	4a10      	ldr	r2, [pc, #64]	@ (8001280 <CRC16+0x68>)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	4413      	add	r3, r2
 8001244:	781a      	ldrb	r2, [r3, #0]
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	4053      	eors	r3, r2
 800124a:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex];
 800124c:	4a0d      	ldr	r2, [pc, #52]	@ (8001284 <CRC16+0x6c>)
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	4413      	add	r3, r2
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001256:	883b      	ldrh	r3, [r7, #0]
 8001258:	1e5a      	subs	r2, r3, #1
 800125a:	803a      	strh	r2, [r7, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1e6      	bne.n	800122e <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo);
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	b21b      	sxth	r3, r3
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	b21a      	sxth	r2, r3
 8001268:	7bbb      	ldrb	r3, [r7, #14]
 800126a:	b21b      	sxth	r3, r3
 800126c:	4313      	orrs	r3, r2
 800126e:	b21b      	sxth	r3, r3
 8001270:	b29b      	uxth	r3, r3
}
 8001272:	4618      	mov	r0, r3
 8001274:	3714      	adds	r7, #20
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000100 	.word	0x20000100
 8001284:	20000000 	.word	0x20000000

08001288 <ResetAllTargets>:

void ResetAllTargets(void) {
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++) {
 800128e:	2300      	movs	r3, #0
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	e020      	b.n	80012d6 <ResetAllTargets+0x4e>
		SET_TARGET(i, 0, 0);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b04      	cmp	r3, #4
 8001298:	dc03      	bgt.n	80012a2 <ResetAllTargets+0x1a>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3310      	adds	r3, #16
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	e002      	b.n	80012a8 <ResetAllTargets+0x20>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	3313      	adds	r3, #19
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	4a10      	ldr	r2, [pc, #64]	@ (80012ec <ResetAllTargets+0x64>)
 80012aa:	2100      	movs	r1, #0
 80012ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	dc04      	bgt.n	80012c0 <ResetAllTargets+0x38>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3310      	adds	r3, #16
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	3301      	adds	r3, #1
 80012be:	e003      	b.n	80012c8 <ResetAllTargets+0x40>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3313      	adds	r3, #19
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	3301      	adds	r3, #1
 80012c8:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <ResetAllTargets+0x64>)
 80012ca:	2100      	movs	r1, #0
 80012cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 10; i++) {
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3301      	adds	r3, #1
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b09      	cmp	r3, #9
 80012da:	dddb      	ble.n	8001294 <ResetAllTargets+0xc>
	}
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	200010d8 	.word	0x200010d8

080012f0 <Modbus_Protocal_Worker>:

void Modbus_Protocal_Worker() {
 80012f0:	b590      	push	{r4, r7, lr}
 80012f2:	b08d      	sub	sp, #52	@ 0x34
 80012f4:	af02      	add	r7, sp, #8
//	//-- value

	REG16(HEART_BEAT) = 22881;
 80012f6:	4bb4      	ldr	r3, [pc, #720]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 80012f8:	f645 1261 	movw	r2, #22881	@ 0x5961
 80012fc:	801a      	strh	r2, [r3, #0]
	REG16(REG_SERVO_LIMIT_SWITCH) = Pen_Status ? 2 : 1;
 80012fe:	4bb3      	ldr	r3, [pc, #716]	@ (80015cc <Modbus_Protocal_Worker+0x2dc>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <Modbus_Protocal_Worker+0x1a>
 8001306:	2202      	movs	r2, #2
 8001308:	e000      	b.n	800130c <Modbus_Protocal_Worker+0x1c>
 800130a:	2201      	movs	r2, #1
 800130c:	4bae      	ldr	r3, [pc, #696]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 800130e:	80da      	strh	r2, [r3, #6]
	Pen_BaseSystem = REG16(REG_SERVO_CMD_DOWN) ? 1 : 0;
 8001310:	4bad      	ldr	r3, [pc, #692]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001312:	895b      	ldrh	r3, [r3, #10]
 8001314:	2b00      	cmp	r3, #0
 8001316:	bf14      	ite	ne
 8001318:	2301      	movne	r3, #1
 800131a:	2300      	moveq	r3, #0
 800131c:	b2db      	uxtb	r3, r3
 800131e:	461a      	mov	r2, r3
 8001320:	4bab      	ldr	r3, [pc, #684]	@ (80015d0 <Modbus_Protocal_Worker+0x2e0>)
 8001322:	701a      	strb	r2, [r3, #0]
	TargetR_BaseSystem = REG16(REG_TARGET_GOAL_R) * 0.1f;
 8001324:	4ba8      	ldr	r3, [pc, #672]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001326:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001332:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 80015d4 <Modbus_Protocal_Worker+0x2e4>
 8001336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133a:	4ba7      	ldr	r3, [pc, #668]	@ (80015d8 <Modbus_Protocal_Worker+0x2e8>)
 800133c:	edc3 7a00 	vstr	s15, [r3]
	TargetP_BaseSystem = REG16(REG_TARGET_GOAL_THETA) * 0.1f;
 8001340:	4ba1      	ldr	r3, [pc, #644]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001342:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134e:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 80015d4 <Modbus_Protocal_Worker+0x2e4>
 8001352:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001356:	4ba1      	ldr	r3, [pc, #644]	@ (80015dc <Modbus_Protocal_Worker+0x2ec>)
 8001358:	edc3 7a00 	vstr	s15, [r3]

	uint16_t base_status = REG16(REG_BASE_STATUS);
 800135c:	4b9a      	ldr	r3, [pc, #616]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 800135e:	885b      	ldrh	r3, [r3, #2]
 8001360:	84fb      	strh	r3, [r7, #38]	@ 0x26
	REG16(REG_MOTION_STATUS) = base_status;
 8001362:	4a99      	ldr	r2, [pc, #612]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001364:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001366:	8413      	strh	r3, [r2, #32]

	static int currentSlot = 0;
	switch (base_status) {
 8001368:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800136a:	2b08      	cmp	r3, #8
 800136c:	d01d      	beq.n	80013aa <Modbus_Protocal_Worker+0xba>
 800136e:	2b08      	cmp	r3, #8
 8001370:	dc55      	bgt.n	800141e <Modbus_Protocal_Worker+0x12e>
 8001372:	2b01      	cmp	r3, #1
 8001374:	d002      	beq.n	800137c <Modbus_Protocal_Worker+0x8c>
 8001376:	2b02      	cmp	r3, #2
 8001378:	d013      	beq.n	80013a2 <Modbus_Protocal_Worker+0xb2>
 800137a:	e050      	b.n	800141e <Modbus_Protocal_Worker+0x12e>
	case 1:  // Home
		State_BaseSystem = 3;
 800137c:	4b98      	ldr	r3, [pc, #608]	@ (80015e0 <Modbus_Protocal_Worker+0x2f0>)
 800137e:	2203      	movs	r2, #3
 8001380:	701a      	strb	r2, [r3, #0]
		// if either of the first two target registers is non-zero
		if (REG16(REG_TARGET_BASE_ADDR) || REG16(REG_TARGET_BASE_ADDR + 1)) {
 8001382:	4b91      	ldr	r3, [pc, #580]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001384:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001388:	2b00      	cmp	r3, #0
 800138a:	d104      	bne.n	8001396 <Modbus_Protocal_Worker+0xa6>
 800138c:	4b8e      	ldr	r3, [pc, #568]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 800138e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001392:	2b00      	cmp	r3, #0
 8001394:	d047      	beq.n	8001426 <Modbus_Protocal_Worker+0x136>
			ResetAllTargets();
 8001396:	f7ff ff77 	bl	8001288 <ResetAllTargets>
			currentSlot = 0;
 800139a:	4b92      	ldr	r3, [pc, #584]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
		}
		break;
 80013a0:	e041      	b.n	8001426 <Modbus_Protocal_Worker+0x136>

	case 2:  // Run Jog Mode
		State_BaseSystem = 1;
 80013a2:	4b8f      	ldr	r3, [pc, #572]	@ (80015e0 <Modbus_Protocal_Worker+0x2f0>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	701a      	strb	r2, [r3, #0]
		break;
 80013a8:	e040      	b.n	800142c <Modbus_Protocal_Worker+0x13c>

	case 8:  // Go To Target
		State_BaseSystem = 2;
 80013aa:	4b8d      	ldr	r3, [pc, #564]	@ (80015e0 <Modbus_Protocal_Worker+0x2f0>)
 80013ac:	2202      	movs	r2, #2
 80013ae:	701a      	strb	r2, [r3, #0]
		// enqueue the next target
		SET_TARGET(currentSlot, REG16(REG_TARGET_GOAL_R),
 80013b0:	4b8c      	ldr	r3, [pc, #560]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	dc04      	bgt.n	80013c2 <Modbus_Protocal_Worker+0xd2>
 80013b8:	4b8a      	ldr	r3, [pc, #552]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3310      	adds	r3, #16
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	e003      	b.n	80013ca <Modbus_Protocal_Worker+0xda>
 80013c2:	4b88      	ldr	r3, [pc, #544]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	3313      	adds	r3, #19
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	4a7f      	ldr	r2, [pc, #508]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 80013cc:	f8b2 1080 	ldrh.w	r1, [r2, #128]	@ 0x80
 80013d0:	4a7d      	ldr	r2, [pc, #500]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 80013d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80013d6:	4b83      	ldr	r3, [pc, #524]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2b04      	cmp	r3, #4
 80013dc:	dc05      	bgt.n	80013ea <Modbus_Protocal_Worker+0xfa>
 80013de:	4b81      	ldr	r3, [pc, #516]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	3310      	adds	r3, #16
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	3301      	adds	r3, #1
 80013e8:	e004      	b.n	80013f4 <Modbus_Protocal_Worker+0x104>
 80013ea:	4b7e      	ldr	r3, [pc, #504]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3313      	adds	r3, #19
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	3301      	adds	r3, #1
 80013f4:	4a74      	ldr	r2, [pc, #464]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 80013f6:	f8b2 1082 	ldrh.w	r1, [r2, #130]	@ 0x82
 80013fa:	4a73      	ldr	r2, [pc, #460]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 80013fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				REG16(REG_TARGET_GOAL_THETA));

		// increment _and_ wrap+reset in one go
		if (++currentSlot >= 10) {
 8001400:	4b78      	ldr	r3, [pc, #480]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	3301      	adds	r3, #1
 8001406:	4a77      	ldr	r2, [pc, #476]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 8001408:	6013      	str	r3, [r2, #0]
 800140a:	4b76      	ldr	r3, [pc, #472]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2b09      	cmp	r3, #9
 8001410:	dd0b      	ble.n	800142a <Modbus_Protocal_Worker+0x13a>
			currentSlot = 0;
 8001412:	4b74      	ldr	r3, [pc, #464]	@ (80015e4 <Modbus_Protocal_Worker+0x2f4>)
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
			ResetAllTargets();
 8001418:	f7ff ff36 	bl	8001288 <ResetAllTargets>
		}
		break;
 800141c:	e005      	b.n	800142a <Modbus_Protocal_Worker+0x13a>

	default: // Run Point Mode
		State_BaseSystem = 0;
 800141e:	4b70      	ldr	r3, [pc, #448]	@ (80015e0 <Modbus_Protocal_Worker+0x2f0>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
		break;
 8001424:	e002      	b.n	800142c <Modbus_Protocal_Worker+0x13c>
		break;
 8001426:	bf00      	nop
 8001428:	e000      	b.n	800142c <Modbus_Protocal_Worker+0x13c>
		break;
 800142a:	bf00      	nop
	}

	float Velocity_mm, Acceleration_mm, mmPosition, AngularVelocity_rad,
			AngularAcceleration_rad, RadPosition;
	Get_QRIdata(&Velocity_mm, &Acceleration_mm, &mmPosition,
 800142c:	f107 0410 	add.w	r4, r7, #16
 8001430:	f107 0214 	add.w	r2, r7, #20
 8001434:	f107 0118 	add.w	r1, r7, #24
 8001438:	f107 001c 	add.w	r0, r7, #28
 800143c:	f107 0308 	add.w	r3, r7, #8
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	4623      	mov	r3, r4
 800144a:	f003 fa0f 	bl	800486c <Get_QRIdata>
			&AngularVelocity_rad, &AngularAcceleration_rad, &RadPosition);

// Position remap: [-π/2, 3π/2] → [0, 360]
	float mappedDeg = RAD_TO_DEG(RadPosition + (M_PI / 2.0f));
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff f845 	bl	80004e0 <__aeabi_f2d>
 8001456:	a358      	add	r3, pc, #352	@ (adr r3, 80015b8 <Modbus_Protocal_Worker+0x2c8>)
 8001458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145c:	f7fe fee2 	bl	8000224 <__adddf3>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	a355      	add	r3, pc, #340	@ (adr r3, 80015c0 <Modbus_Protocal_Worker+0x2d0>)
 800146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146e:	f7ff f88f 	bl	8000590 <__aeabi_dmul>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f7ff fb43 	bl	8000b04 <__aeabi_d2f>
 800147e:	4603      	mov	r3, r0
 8001480:	623b      	str	r3, [r7, #32]
	REG16(REG_POSITION_THETA) = (int16_t) (mappedDeg * 10.0f);
 8001482:	edd7 7a08 	vldr	s15, [r7, #32]
 8001486:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800148a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800148e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001492:	ee17 3a90 	vmov	r3, s15
 8001496:	b21b      	sxth	r3, r3
 8001498:	b29a      	uxth	r2, r3
 800149a:	4b4b      	ldr	r3, [pc, #300]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 800149c:	849a      	strh	r2, [r3, #36]	@ 0x24

// Speed and acceleration: normal conversion
	REG16(REG_SPEED_THETA) = (int16_t)(fabsf(RAD_TO_DEG(AngularVelocity_rad)) * 10.0f);
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff f81d 	bl	80004e0 <__aeabi_f2d>
 80014a6:	a346      	add	r3, pc, #280	@ (adr r3, 80015c0 <Modbus_Protocal_Worker+0x2d0>)
 80014a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ac:	f7ff f870 	bl	8000590 <__aeabi_dmul>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	f7ff fb24 	bl	8000b04 <__aeabi_d2f>
 80014bc:	ee07 0a90 	vmov	s15, r0
 80014c0:	eef0 7ae7 	vabs.f32	s15, s15
 80014c4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80014c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014d0:	ee17 3a90 	vmov	r3, s15
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	4b3b      	ldr	r3, [pc, #236]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 80014da:	851a      	strh	r2, [r3, #40]	@ 0x28
	REG16(REG_ACCELERATION_THETA) = (int16_t)(fabsf(RAD_TO_DEG(AngularAcceleration_rad)) * 10.0f);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7fe fffe 	bl	80004e0 <__aeabi_f2d>
 80014e4:	a336      	add	r3, pc, #216	@ (adr r3, 80015c0 <Modbus_Protocal_Worker+0x2d0>)
 80014e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ea:	f7ff f851 	bl	8000590 <__aeabi_dmul>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	4610      	mov	r0, r2
 80014f4:	4619      	mov	r1, r3
 80014f6:	f7ff fb05 	bl	8000b04 <__aeabi_d2f>
 80014fa:	ee07 0a90 	vmov	s15, r0
 80014fe:	eef0 7ae7 	vabs.f32	s15, s15
 8001502:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800150e:	ee17 3a90 	vmov	r3, s15
 8001512:	b21b      	sxth	r3, r3
 8001514:	b29a      	uxth	r2, r3
 8001516:	4b2c      	ldr	r3, [pc, #176]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001518:	859a      	strh	r2, [r3, #44]	@ 0x2c

	REG16(REG_SPEED_R) = (int16_t)(fabsf(Velocity_mm) * 10.0f);
 800151a:	edd7 7a07 	vldr	s15, [r7, #28]
 800151e:	eef0 7ae7 	vabs.f32	s15, s15
 8001522:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001526:	ee67 7a87 	vmul.f32	s15, s15, s14
 800152a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800152e:	ee17 3a90 	vmov	r3, s15
 8001532:	b21b      	sxth	r3, r3
 8001534:	b29a      	uxth	r2, r3
 8001536:	4b24      	ldr	r3, [pc, #144]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001538:	84da      	strh	r2, [r3, #38]	@ 0x26
	REG16(REG_ACCELERATION_R) = (int16_t)(fabsf(Acceleration_mm) * 10.0f);
 800153a:	edd7 7a06 	vldr	s15, [r7, #24]
 800153e:	eef0 7ae7 	vabs.f32	s15, s15
 8001542:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001546:	ee67 7a87 	vmul.f32	s15, s15, s14
 800154a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800154e:	ee17 3a90 	vmov	r3, s15
 8001552:	b21b      	sxth	r3, r3
 8001554:	b29a      	uxth	r2, r3
 8001556:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001558:	855a      	strh	r2, [r3, #42]	@ 0x2a
	REG16(REG_POSITION_R) = (int16_t) mmPosition * 10.0f;
 800155a:	edd7 7a05 	vldr	s15, [r7, #20]
 800155e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001562:	ee17 3a90 	vmov	r3, s15
 8001566:	b21b      	sxth	r3, r3
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001570:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001574:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001578:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800157c:	ee17 3a90 	vmov	r3, s15
 8001580:	b29a      	uxth	r2, r3
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <Modbus_Protocal_Worker+0x2d8>)
 8001584:	845a      	strh	r2, [r3, #34]	@ 0x22

	//--Modbus
	switch (hModbus->Mstatus) {
 8001586:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <Modbus_Protocal_Worker+0x2f8>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	7ddb      	ldrb	r3, [r3, #23]
 800158c:	3b01      	subs	r3, #1
 800158e:	2b03      	cmp	r3, #3
 8001590:	d80a      	bhi.n	80015a8 <Modbus_Protocal_Worker+0x2b8>
 8001592:	a201      	add	r2, pc, #4	@ (adr r2, 8001598 <Modbus_Protocal_Worker+0x2a8>)
 8001594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001598:	080015ed 	.word	0x080015ed
 800159c:	08001781 	.word	0x08001781
 80015a0:	08001679 	.word	0x08001679
 80015a4:	080016bd 	.word	0x080016bd
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	@ (80015e8 <Modbus_Protocal_Worker+0x2f8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2201      	movs	r2, #1
 80015ae:	75da      	strb	r2, [r3, #23]
		break;
 80015b0:	e0fe      	b.n	80017b0 <Modbus_Protocal_Worker+0x4c0>
 80015b2:	bf00      	nop
 80015b4:	f3af 8000 	nop.w
 80015b8:	54442d18 	.word	0x54442d18
 80015bc:	3ff921fb 	.word	0x3ff921fb
 80015c0:	1a63c1f8 	.word	0x1a63c1f8
 80015c4:	404ca5dc 	.word	0x404ca5dc
 80015c8:	200010d8 	.word	0x200010d8
 80015cc:	20000b7f 	.word	0x20000b7f
 80015d0:	20000bfd 	.word	0x20000bfd
 80015d4:	3dcccccd 	.word	0x3dcccccd
 80015d8:	20000bf4 	.word	0x20000bf4
 80015dc:	20000bf8 	.word	0x20000bf8
 80015e0:	20000bfc 	.word	0x20000bfc
 80015e4:	20000280 	.word	0x20000280
 80015e8:	2000027c 	.word	0x2000027c
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if (hModbus->TxCount) {
 80015ec:	4b72      	ldr	r3, [pc, #456]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d006      	beq.n	8001606 <Modbus_Protocal_Worker+0x316>
			/*set state*/
			hModbus->Mstatus = Modbus_state_Emission;
 80015f8:	4b6f      	ldr	r3, [pc, #444]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2202      	movs	r2, #2
 80015fe:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8001600:	f000 f9cc 	bl	800199c <Modbus_Emission>
 8001604:	e018      	b.n	8001638 <Modbus_Protocal_Worker+0x348>
		}

		// Received character
		else if (hModbus->huart->RxXferSize != hModbus->huart->RxXferCount) {
 8001606:	4b6c      	ldr	r3, [pc, #432]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8001610:	4b69      	ldr	r3, [pc, #420]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800161a:	b29b      	uxth	r3, r3
 800161c:	429a      	cmp	r2, r3
 800161e:	d00b      	beq.n	8001638 <Modbus_Protocal_Worker+0x348>
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001620:	4b65      	ldr	r3, [pc, #404]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2200      	movs	r2, #0
 8001626:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8001628:	4b63      	ldr	r3, [pc, #396]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2200      	movs	r2, #0
 800162e:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus = Modbus_state_Reception;
 8001630:	4b61      	ldr	r3, [pc, #388]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2203      	movs	r2, #3
 8001636:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if (hModbus->huart->RxState == HAL_UART_STATE_READY) {
 8001638:	4b5f      	ldr	r3, [pc, #380]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001642:	2b20      	cmp	r3, #32
 8001644:	f040 80ad 	bne.w	80017a2 <Modbus_Protocal_Worker+0x4b2>
			hModbus->modbusUartStructure.RxTail = 0;
 8001648:	4b5b      	ldr	r3, [pc, #364]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2200      	movs	r2, #0
 800164e:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
			HAL_UART_Receive_DMA(hModbus->huart,
 8001652:	4b59      	ldr	r3, [pc, #356]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	68d8      	ldr	r0, [r3, #12]
					&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001658:	4b57      	ldr	r3, [pc, #348]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b56      	ldr	r3, [pc, #344]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
			HAL_UART_Receive_DMA(hModbus->huart,
 8001664:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001668:	4413      	add	r3, r2
 800166a:	3302      	adds	r3, #2
 800166c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001670:	4619      	mov	r1, r3
 8001672:	f008 fa59 	bl	8009b28 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE);

		}
		break;
 8001676:	e094      	b.n	80017a2 <Modbus_Protocal_Worker+0x4b2>
	case Modbus_state_Reception:

		if (hModbus->Flag_T15TimeOut) {
 8001678:	4b4f      	ldr	r3, [pc, #316]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	7d1b      	ldrb	r3, [r3, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	f000 8091 	beq.w	80017a6 <Modbus_Protocal_Worker+0x4b6>
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001684:	4b4c      	ldr	r3, [pc, #304]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	22fe      	movs	r2, #254	@ 0xfe
 800168a:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail = hModbus->huart->RxXferSize
 800168c:	4b4a      	ldr	r3, [pc, #296]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
					- __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); /*compute CRC and Slave address*/
 8001696:	4b48      	ldr	r3, [pc, #288]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail = hModbus->huart->RxXferSize
 80016a6:	4b44      	ldr	r3, [pc, #272]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016a8:	681b      	ldr	r3, [r3, #0]
					- __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); /*compute CRC and Slave address*/
 80016aa:	1a8a      	subs	r2, r1, r2
 80016ac:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail = hModbus->huart->RxXferSize
 80016ae:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2

			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80016b2:	4b41      	ldr	r3, [pc, #260]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2204      	movs	r2, #4
 80016b8:	75da      	strb	r2, [r3, #23]
		}
		break;
 80016ba:	e074      	b.n	80017a6 <Modbus_Protocal_Worker+0x4b6>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if (hModbus->RecvStatus == Modbus_RecvFrame_Null) {
 80016bc:	4b3e      	ldr	r3, [pc, #248]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80016c4:	f113 0f02 	cmn.w	r3, #2
 80016c8:	d150      	bne.n	800176c <Modbus_Protocal_Worker+0x47c>
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80016ca:	4b3b      	ldr	r3, [pc, #236]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2200      	movs	r2, #0
 80016d0:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(
					hModbus->modbusUartStructure.MessageBufferRx,
 80016d2:	4b39      	ldr	r3, [pc, #228]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f203 2272 	addw	r2, r3, #626	@ 0x272
					hModbus->modbusUartStructure.RxTail - 2);
 80016da:	4b37      	ldr	r3, [pc, #220]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
			CalculateCRC.U16 = CRC16(
 80016e2:	3b02      	subs	r3, #2
 80016e4:	4619      	mov	r1, r3
 80016e6:	4610      	mov	r0, r2
 80016e8:	f7ff fd96 	bl	8001218 <CRC16>
 80016ec:	4603      	mov	r3, r0
 80016ee:	80bb      	strh	r3, [r7, #4]

			if (!(CalculateCRC.U8[0]
 80016f0:	793a      	ldrb	r2, [r7, #4]
					== hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail
 80016f2:	4b31      	ldr	r3, [pc, #196]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016f4:	6819      	ldr	r1, [r3, #0]
 80016f6:	4b30      	ldr	r3, [pc, #192]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
							- 2]
 80016fe:	3b02      	subs	r3, #2
					== hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail
 8001700:	440b      	add	r3, r1
 8001702:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if (!(CalculateCRC.U8[0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d10c      	bne.n	8001724 <Modbus_Protocal_Worker+0x434>
					&& CalculateCRC.U8[1]
 800170a:	797a      	ldrb	r2, [r7, #5]
							== hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail
 800170c:	4b2a      	ldr	r3, [pc, #168]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800170e:	6819      	ldr	r1, [r3, #0]
 8001710:	4b29      	ldr	r3, [pc, #164]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
									- 1])) {
 8001718:	3b01      	subs	r3, #1
							== hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail
 800171a:	440b      	add	r3, r1
 800171c:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if (!(CalculateCRC.U8[0]
 8001720:	429a      	cmp	r2, r3
 8001722:	d004      	beq.n	800172e <Modbus_Protocal_Worker+0x43e>
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001724:	4b24      	ldr	r3, [pc, #144]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	22ff      	movs	r2, #255	@ 0xff
 800172a:	759a      	strb	r2, [r3, #22]
				break;
 800172c:	e040      	b.n	80017b0 <Modbus_Protocal_Worker+0x4c0>
			}

			//check Slave Address
			if (hModbus->modbusUartStructure.MessageBufferRx[0]
 800172e:	4b22      	ldr	r3, [pc, #136]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
					!= hModbus->slaveAddress)
 8001736:	4b20      	ldr	r3, [pc, #128]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	781b      	ldrb	r3, [r3, #0]
			if (hModbus->modbusUartStructure.MessageBufferRx[0]
 800173c:	429a      	cmp	r2, r3
 800173e:	d113      	bne.n	8001768 <Modbus_Protocal_Worker+0x478>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001740:	4b1d      	ldr	r3, [pc, #116]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx + 1,
 8001748:	4b1b      	ldr	r3, [pc, #108]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001750:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail - 3);
 8001752:	4b19      	ldr	r3, [pc, #100]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800175a:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800175c:	461a      	mov	r2, r3
 800175e:	f009 ffc1 	bl	800b6e4 <memcpy>

			//execute command
			Modbus_frame_response();
 8001762:	f000 f903 	bl	800196c <Modbus_frame_response>
 8001766:	e001      	b.n	800176c <Modbus_Protocal_Worker+0x47c>
				break;
 8001768:	bf00      	nop
			hModbus->Mstatus = Modbus_state_Idle;
		}
		break;

	}
}
 800176a:	e021      	b.n	80017b0 <Modbus_Protocal_Worker+0x4c0>
		if (hModbus->Flag_T35TimeOut) {
 800176c:	4b12      	ldr	r3, [pc, #72]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	7d5b      	ldrb	r3, [r3, #21]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d019      	beq.n	80017aa <Modbus_Protocal_Worker+0x4ba>
			hModbus->Mstatus = Modbus_state_Idle;
 8001776:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2201      	movs	r2, #1
 800177c:	75da      	strb	r2, [r3, #23]
		break;
 800177e:	e014      	b.n	80017aa <Modbus_Protocal_Worker+0x4ba>
		if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 8001780:	4b0d      	ldr	r3, [pc, #52]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800178a:	2b20      	cmp	r3, #32
 800178c:	d10f      	bne.n	80017ae <Modbus_Protocal_Worker+0x4be>
			hModbus->TxCount = 0;
 800178e:	4b0a      	ldr	r3, [pc, #40]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 8001798:	4b07      	ldr	r3, [pc, #28]	@ (80017b8 <Modbus_Protocal_Worker+0x4c8>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2201      	movs	r2, #1
 800179e:	75da      	strb	r2, [r3, #23]
		break;
 80017a0:	e005      	b.n	80017ae <Modbus_Protocal_Worker+0x4be>
		break;
 80017a2:	bf00      	nop
 80017a4:	e004      	b.n	80017b0 <Modbus_Protocal_Worker+0x4c0>
		break;
 80017a6:	bf00      	nop
 80017a8:	e002      	b.n	80017b0 <Modbus_Protocal_Worker+0x4c0>
		break;
 80017aa:	bf00      	nop
 80017ac:	e000      	b.n	80017b0 <Modbus_Protocal_Worker+0x4c0>
		break;
 80017ae:	bf00      	nop
}
 80017b0:	bf00      	nop
 80017b2:	372c      	adds	r7, #44	@ 0x2c
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd90      	pop	{r4, r7, pc}
 80017b8:	2000027c 	.word	0x2000027c

080017bc <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1] << 8) + (hModbus->Rxframe[2]);
 80017c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001838 <modbusWrite1Register+0x7c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	7e5b      	ldrb	r3, [r3, #25]
 80017c8:	021b      	lsls	r3, r3, #8
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001838 <modbusWrite1Register+0x7c>)
 80017ce:	6812      	ldr	r2, [r2, #0]
 80017d0:	7e92      	ldrb	r2, [r2, #26]
 80017d2:	4413      	add	r3, r2
 80017d4:	80fb      	strh	r3, [r7, #6]

	if (startAddress > hModbus->RegisterSize) {
 80017d6:	88fa      	ldrh	r2, [r7, #6]
 80017d8:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <modbusWrite1Register+0x7c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d903      	bls.n	80017ea <modbusWrite1Register+0x2e>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80017e2:	2002      	movs	r0, #2
 80017e4:	f000 f8a0 	bl	8001928 <ModbusErrorReply>
		return;
 80017e8:	e023      	b.n	8001832 <modbusWrite1Register+0x76>
	}

	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80017ea:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <modbusWrite1Register+0x7c>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <modbusWrite1Register+0x7c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6859      	ldr	r1, [r3, #4]
 80017f4:	88fb      	ldrh	r3, [r7, #6]
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	440b      	add	r3, r1
 80017fa:	7ed2      	ldrb	r2, [r2, #27]
 80017fc:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80017fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <modbusWrite1Register+0x7c>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <modbusWrite1Register+0x7c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6859      	ldr	r1, [r3, #4]
 8001808:	88fb      	ldrh	r3, [r7, #6]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	440b      	add	r3, r1
 800180e:	7f12      	ldrb	r2, [r2, #28]
 8001810:	701a      	strb	r2, [r3, #0]

	//generate response
	memcpy(hModbus->Txframe, hModbus->Rxframe, 8);
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <modbusWrite1Register+0x7c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
 800181a:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <modbusWrite1Register+0x7c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	3318      	adds	r3, #24
 8001820:	2208      	movs	r2, #8
 8001822:	4619      	mov	r1, r3
 8001824:	f009 ff5e 	bl	800b6e4 <memcpy>
	//set number of byte to sent
	hModbus->TxCount = 5;
 8001828:	4b03      	ldr	r3, [pc, #12]	@ (8001838 <modbusWrite1Register+0x7c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2205      	movs	r2, #5
 800182e:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	2000027c 	.word	0x2000027c

0800183c <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0

	uint16_t numberOfDataToRead = ((hModbus->Rxframe[3] << 8)
 8001842:	4b38      	ldr	r3, [pc, #224]	@ (8001924 <modbusRead1Register+0xe8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	7edb      	ldrb	r3, [r3, #27]
 8001848:	021b      	lsls	r3, r3, #8
 800184a:	b29b      	uxth	r3, r3
			+ (hModbus->Rxframe[4]));
 800184c:	4a35      	ldr	r2, [pc, #212]	@ (8001924 <modbusRead1Register+0xe8>)
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	7f12      	ldrb	r2, [r2, #28]
	uint16_t numberOfDataToRead = ((hModbus->Rxframe[3] << 8)
 8001852:	4413      	add	r3, r2
 8001854:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress = ((hModbus->Rxframe[1] << 8) + (hModbus->Rxframe[2]));
 8001856:	4b33      	ldr	r3, [pc, #204]	@ (8001924 <modbusRead1Register+0xe8>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	7e5b      	ldrb	r3, [r3, #25]
 800185c:	021b      	lsls	r3, r3, #8
 800185e:	b29b      	uxth	r3, r3
 8001860:	4a30      	ldr	r2, [pc, #192]	@ (8001924 <modbusRead1Register+0xe8>)
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	7e92      	ldrb	r2, [r2, #26]
 8001866:	4413      	add	r3, r2
 8001868:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if (numberOfDataToRead < 1 || numberOfDataToRead > 0x7D) {
 800186a:	88fb      	ldrh	r3, [r7, #6]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d002      	beq.n	8001876 <modbusRead1Register+0x3a>
 8001870:	88fb      	ldrh	r3, [r7, #6]
 8001872:	2b7d      	cmp	r3, #125	@ 0x7d
 8001874:	d903      	bls.n	800187e <modbusRead1Register+0x42>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001876:	2003      	movs	r0, #3
 8001878:	f000 f856 	bl	8001928 <ModbusErrorReply>
		return;
 800187c:	e04e      	b.n	800191c <modbusRead1Register+0xe0>
	}

	if (startAddress > hModbus->RegisterSize
 800187e:	88ba      	ldrh	r2, [r7, #4]
 8001880:	4b28      	ldr	r3, [pc, #160]	@ (8001924 <modbusRead1Register+0xe8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	429a      	cmp	r2, r3
 8001888:	d808      	bhi.n	800189c <modbusRead1Register+0x60>
			|| (startAddress + numberOfDataToRead) > hModbus->RegisterSize) {
 800188a:	88ba      	ldrh	r2, [r7, #4]
 800188c:	88fb      	ldrh	r3, [r7, #6]
 800188e:	4413      	add	r3, r2
 8001890:	461a      	mov	r2, r3
 8001892:	4b24      	ldr	r3, [pc, #144]	@ (8001924 <modbusRead1Register+0xe8>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	429a      	cmp	r2, r3
 800189a:	d903      	bls.n	80018a4 <modbusRead1Register+0x68>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800189c:	2002      	movs	r0, #2
 800189e:	f000 f843 	bl	8001928 <ModbusErrorReply>
		return;
 80018a2:	e03b      	b.n	800191c <modbusRead1Register+0xe0>
	}

	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80018a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001924 <modbusRead1Register+0xe8>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2203      	movs	r2, #3
 80018aa:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2 * numberOfDataToRead) & 0xFF;
 80018ae:	88fb      	ldrh	r3, [r7, #6]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <modbusRead1Register+0xe8>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	0052      	lsls	r2, r2, #1
 80018b8:	b2d2      	uxtb	r2, r2
 80018ba:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for (i = 0; i < numberOfDataToRead; i++) {
 80018be:	2400      	movs	r4, #0
 80018c0:	e020      	b.n	8001904 <modbusRead1Register+0xc8>
		hModbus->Txframe[2 * i + 2] =
				hModbus->RegisterAddress[startAddress + i].U8[1];
 80018c2:	4b18      	ldr	r3, [pc, #96]	@ (8001924 <modbusRead1Register+0xe8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	88bb      	ldrh	r3, [r7, #4]
 80018ca:	4423      	add	r3, r4
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	18d1      	adds	r1, r2, r3
		hModbus->Txframe[2 * i + 2] =
 80018d0:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <modbusRead1Register+0xe8>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	1c63      	adds	r3, r4, #1
 80018d6:	005b      	lsls	r3, r3, #1
				hModbus->RegisterAddress[startAddress + i].U8[1];
 80018d8:	7849      	ldrb	r1, [r1, #1]
		hModbus->Txframe[2 * i + 2] =
 80018da:	4413      	add	r3, r2
 80018dc:	460a      	mov	r2, r1
 80018de:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2 * i + 3] =
				hModbus->RegisterAddress[startAddress + i].U8[0];
 80018e2:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <modbusRead1Register+0xe8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	88bb      	ldrh	r3, [r7, #4]
 80018ea:	4423      	add	r3, r4
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	18d1      	adds	r1, r2, r3
		hModbus->Txframe[2 * i + 3] =
 80018f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001924 <modbusRead1Register+0xe8>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	0063      	lsls	r3, r4, #1
 80018f6:	3303      	adds	r3, #3
				hModbus->RegisterAddress[startAddress + i].U8[0];
 80018f8:	7809      	ldrb	r1, [r1, #0]
		hModbus->Txframe[2 * i + 3] =
 80018fa:	4413      	add	r3, r2
 80018fc:	460a      	mov	r2, r1
 80018fe:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for (i = 0; i < numberOfDataToRead; i++) {
 8001902:	3401      	adds	r4, #1
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	429c      	cmp	r4, r3
 8001908:	dbdb      	blt.n	80018c2 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2 + 2 * numberOfDataToRead;
 800190a:	88fb      	ldrh	r3, [r7, #6]
 800190c:	3301      	adds	r3, #1
 800190e:	b2da      	uxtb	r2, r3
 8001910:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <modbusRead1Register+0xe8>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	0052      	lsls	r2, r2, #1
 8001916:	b2d2      	uxtb	r2, r2
 8001918:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bd90      	pop	{r4, r7, pc}
 8001922:	bf00      	nop
 8001924:	2000027c 	.word	0x2000027c

08001928 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode) {
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001932:	4b0d      	ldr	r3, [pc, #52]	@ (8001968 <ModbusErrorReply+0x40>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	7e1a      	ldrb	r2, [r3, #24]
 8001938:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <ModbusErrorReply+0x40>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001940:	b2d2      	uxtb	r2, r2
 8001942:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8001946:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <ModbusErrorReply+0x40>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	79fa      	ldrb	r2, [r7, #7]
 800194c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001950:	4b05      	ldr	r3, [pc, #20]	@ (8001968 <ModbusErrorReply+0x40>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2202      	movs	r2, #2
 8001956:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	2000027c 	.word	0x2000027c

0800196c <Modbus_frame_response>:

void Modbus_frame_response() {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	switch (hModbus->Rxframe[0]) //check funcion
 8001970:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <Modbus_frame_response+0x2c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	7e1b      	ldrb	r3, [r3, #24]
 8001976:	2b03      	cmp	r3, #3
 8001978:	d004      	beq.n	8001984 <Modbus_frame_response+0x18>
 800197a:	2b06      	cmp	r3, #6
 800197c:	d105      	bne.n	800198a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800197e:	f7ff ff1d 	bl	80017bc <modbusWrite1Register>
		break;
 8001982:	e006      	b.n	8001992 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001984:	f7ff ff5a 	bl	800183c <modbusRead1Register>
		break;
 8001988:	e003      	b.n	8001992 <Modbus_frame_response+0x26>
	default:
		ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800198a:	2001      	movs	r0, #1
 800198c:	f7ff ffcc 	bl	8001928 <ModbusErrorReply>
		break;
 8001990:	bf00      	nop

	}
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	2000027c 	.word	0x2000027c

0800199c <Modbus_Emission>:

void Modbus_Emission() {
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
	if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 80019a2:	4b38      	ldr	r3, [pc, #224]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ac:	2b20      	cmp	r3, #32
 80019ae:	d15d      	bne.n	8001a6c <Modbus_Emission+0xd0>
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80019b0:	4b34      	ldr	r3, [pc, #208]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b33      	ldr	r3, [pc, #204]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	7812      	ldrb	r2, [r2, #0]
 80019ba:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy(hModbus->modbusUartStructure.MessageBufferTx + 1,
 80019be:	4b31      	ldr	r3, [pc, #196]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
 80019c6:	1c58      	adds	r0, r3, #1
				hModbus->Txframe, hModbus->TxCount);
 80019c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
 80019d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy(hModbus->modbusUartStructure.MessageBufferTx + 1,
 80019d8:	461a      	mov	r2, r3
 80019da:	f009 fe83 	bl	800b6e4 <memcpy>

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount + 3;
 80019de:	4b29      	ldr	r3, [pc, #164]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b26      	ldr	r3, [pc, #152]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	3203      	adds	r2, #3
 80019ee:	b292      	uxth	r2, r2
 80019f0:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80019f4:	4b23      	ldr	r3, [pc, #140]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80019fc:	4b21      	ldr	r3, [pc, #132]	@ (8001a84 <Modbus_Emission+0xe8>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001a04:	3b02      	subs	r3, #2
 8001a06:	4619      	mov	r1, r3
 8001a08:	4610      	mov	r0, r2
 8001a0a:	f7ff fc05 	bl	8001218 <CRC16>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail
 8001a12:	4b1c      	ldr	r3, [pc, #112]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	4b1b      	ldr	r3, [pc, #108]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
				- 2] = CalculateCRC.U8[0];
 8001a1e:	3b02      	subs	r3, #2
 8001a20:	7939      	ldrb	r1, [r7, #4]
 8001a22:	4413      	add	r3, r2
 8001a24:	460a      	mov	r2, r1
 8001a26:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail
 8001a2a:	4b16      	ldr	r3, [pc, #88]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
				- 1] = CalculateCRC.U8[1];
 8001a36:	3b01      	subs	r3, #1
 8001a38:	7979      	ldrb	r1, [r7, #5]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	460a      	mov	r2, r1
 8001a3e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		//sent modbus

		if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 8001a42:	4b10      	ldr	r3, [pc, #64]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a4c:	2b20      	cmp	r3, #32
 8001a4e:	d10d      	bne.n	8001a6c <Modbus_Emission+0xd0>
			HAL_UART_Transmit_DMA(hModbus->huart,
 8001a50:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	68d8      	ldr	r0, [r3, #12]
					hModbus->modbusUartStructure.MessageBufferTx,
 8001a56:	4b0b      	ldr	r3, [pc, #44]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					hModbus->modbusUartStructure.TxTail);
 8001a5e:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart,
 8001a62:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001a66:	461a      	mov	r2, r3
 8001a68:	f007 ffde 	bl	8009a28 <HAL_UART_Transmit_DMA>
		}

	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001a6c:	4b05      	ldr	r3, [pc, #20]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2200      	movs	r2, #0
 8001a72:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001a74:	4b03      	ldr	r3, [pc, #12]	@ (8001a84 <Modbus_Emission+0xe8>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	755a      	strb	r2, [r3, #21]

}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000027c 	.word	0x2000027c

08001a88 <Trapezoidal_Init>:

#include "math.h"
#include "Trapezoidal.h"

void Trapezoidal_Init(VELO_PROFILE *profile, float distance_total, float v_max,
		float a_max) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a94:	edc7 0a01 	vstr	s1, [r7, #4]
 8001a98:	ed87 1a00 	vstr	s2, [r7]
	profile->distance_total = fabsf(distance_total);
 8001a9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aa0:	eef0 7ae7 	vabs.f32	s15, s15
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	edc3 7a00 	vstr	s15, [r3]
	profile->v_max = fabsf(v_max);
 8001aaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aae:	eef0 7ae7 	vabs.f32	s15, s15
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	edc3 7a01 	vstr	s15, [r3, #4]
	profile->a_max = fabsf(a_max);
 8001ab8:	edd7 7a00 	vldr	s15, [r7]
 8001abc:	eef0 7ae7 	vabs.f32	s15, s15
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	edc3 7a03 	vstr	s15, [r3, #12]
	profile->current_position = 0.0f;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	611a      	str	r2, [r3, #16]
	profile->current_velocity = 0.0f;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	615a      	str	r2, [r3, #20]
	profile->target_position = distance_total;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	68ba      	ldr	r2, [r7, #8]
 8001ada:	619a      	str	r2, [r3, #24]
	profile->direction = (distance_total >= 0) ? 1.0f : -1.0f;
 8001adc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ae0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae8:	db02      	blt.n	8001af0 <Trapezoidal_Init+0x68>
 8001aea:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001aee:	e000      	b.n	8001af2 <Trapezoidal_Init+0x6a>
 8001af0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b70 <Trapezoidal_Init+0xe8>)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	61da      	str	r2, [r3, #28]
	profile->finished = 0;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	2200      	movs	r2, #0
 8001afa:	621a      	str	r2, [r3, #32]

	// Check if triangular or trapezoidal
	float d_total_min = (profile->v_max * profile->v_max) / profile->a_max;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b08:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b16:	edc7 7a05 	vstr	s15, [r7, #20]
	if (profile->distance_total < d_total_min) {
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	edd3 7a00 	vldr	s15, [r3]
 8001b20:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2c:	dd14      	ble.n	8001b58 <Trapezoidal_Init+0xd0>
		// Triangular profile
		profile->is_triangular = 1;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2201      	movs	r2, #1
 8001b32:	625a      	str	r2, [r3, #36]	@ 0x24
		profile->v_peak = sqrtf(profile->a_max * profile->distance_total);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	edd3 7a00 	vldr	s15, [r3]
 8001b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b44:	eeb0 0a67 	vmov.f32	s0, s15
 8001b48:	f009 fdda 	bl	800b700 <sqrtf>
 8001b4c:	eef0 7a40 	vmov.f32	s15, s0
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	edc3 7a02 	vstr	s15, [r3, #8]
	} else {
		// Full trapezoidal profile
		profile->is_triangular = 0;
		profile->v_peak = profile->v_max;
	}
}
 8001b56:	e006      	b.n	8001b66 <Trapezoidal_Init+0xde>
		profile->is_triangular = 0;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	@ 0x24
		profile->v_peak = profile->v_max;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	609a      	str	r2, [r3, #8]
}
 8001b66:	bf00      	nop
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	bf800000 	.word	0xbf800000

08001b74 <Trapezoidal_Update>:

void Trapezoidal_Update(VELO_PROFILE *profile, float dt) {
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	ed87 0a00 	vstr	s0, [r7]
	profile->direction = (profile->target_position - profile->current_position >= 0) ? 1.0f : -1.0f;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	ed93 7a06 	vldr	s14, [r3, #24]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b98:	db02      	blt.n	8001ba0 <Trapezoidal_Update+0x2c>
 8001b9a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001b9e:	e000      	b.n	8001ba2 <Trapezoidal_Update+0x2e>
 8001ba0:	4a6d      	ldr	r2, [pc, #436]	@ (8001d58 <Trapezoidal_Update+0x1e4>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	61da      	str	r2, [r3, #28]
    if (profile->finished) return;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a1b      	ldr	r3, [r3, #32]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	f040 80ce 	bne.w	8001d4c <Trapezoidal_Update+0x1d8>

    float remaining_distance = profile->target_position - profile->current_position;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	ed93 7a06 	vldr	s14, [r3, #24]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	edd3 7a04 	vldr	s15, [r3, #16]
 8001bbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bc0:	edc7 7a03 	vstr	s15, [r7, #12]
    float stopping_distance = (profile->current_velocity * profile->current_velocity) / (2.0f * profile->a_max);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	ed93 7a05 	vldr	s14, [r3, #20]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001bd0:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001bda:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001bde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001be2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (fabsf(remaining_distance) <= stopping_distance) {
 8001be6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bea:	eef0 7ae7 	vabs.f32	s15, s15
 8001bee:	ed97 7a02 	vldr	s14, [r7, #8]
 8001bf2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfa:	db3c      	blt.n	8001c76 <Trapezoidal_Update+0x102>
        // Decelerate
        profile->current_velocity -= profile->a_max * dt * profile->direction;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c08:	edd7 7a00 	vldr	s15, [r7]
 8001c0c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	edc3 7a05 	vstr	s15, [r3, #20]
        if (profile->direction > 0 && profile->current_velocity < 0.0f) profile->current_velocity = 0.0f;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c32:	dd0b      	ble.n	8001c4c <Trapezoidal_Update+0xd8>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c42:	d503      	bpl.n	8001c4c <Trapezoidal_Update+0xd8>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
        if (profile->direction < 0 && profile->current_velocity > 0.0f) profile->current_velocity = 0.0f;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5a:	d545      	bpl.n	8001ce8 <Trapezoidal_Update+0x174>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6a:	dd3d      	ble.n	8001ce8 <Trapezoidal_Update+0x174>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	615a      	str	r2, [r3, #20]
 8001c74:	e038      	b.n	8001ce8 <Trapezoidal_Update+0x174>
    } else {
        // Accelerate
        if (fabsf(profile->current_velocity) < profile->v_peak) {
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c7c:	eeb0 7ae7 	vabs.f32	s14, s15
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c8e:	d52b      	bpl.n	8001ce8 <Trapezoidal_Update+0x174>
            profile->current_velocity += profile->a_max * dt * profile->direction;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c9c:	edd7 7a00 	vldr	s15, [r7]
 8001ca0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	edd3 7a07 	vldr	s15, [r3, #28]
 8001caa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	edc3 7a05 	vstr	s15, [r3, #20]
            if (fabsf(profile->current_velocity) > profile->v_peak) {
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	edd3 7a05 	vldr	s15, [r3, #20]
 8001cbe:	eeb0 7ae7 	vabs.f32	s14, s15
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd0:	dd0a      	ble.n	8001ce8 <Trapezoidal_Update+0x174>
                profile->current_velocity = profile->v_peak * profile->direction;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	edd3 7a07 	vldr	s15, [r3, #28]
 8001cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	edc3 7a05 	vstr	s15, [r3, #20]

    // Update position
    // profile->current_position += profile->current_velocity * dt;

    // Check if finished
    if ((profile->direction > 0 && profile->current_position >= profile->target_position) ||
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	edd3 7a07 	vldr	s15, [r3, #28]
 8001cee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf6:	dd0a      	ble.n	8001d0e <Trapezoidal_Update+0x19a>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	ed93 7a04 	vldr	s14, [r3, #16]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0c:	da12      	bge.n	8001d34 <Trapezoidal_Update+0x1c0>
        (profile->direction < 0 && profile->current_position <= profile->target_position)) {
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	edd3 7a07 	vldr	s15, [r3, #28]
    if ((profile->direction > 0 && profile->current_position >= profile->target_position) ||
 8001d14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1c:	d517      	bpl.n	8001d4e <Trapezoidal_Update+0x1da>
        (profile->direction < 0 && profile->current_position <= profile->target_position)) {
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	ed93 7a04 	vldr	s14, [r3, #16]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d32:	d80c      	bhi.n	8001d4e <Trapezoidal_Update+0x1da>
        profile->current_position = profile->target_position;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	699a      	ldr	r2, [r3, #24]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	611a      	str	r2, [r3, #16]
        profile->current_velocity = 0.0f;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	615a      	str	r2, [r3, #20]
        profile->finished = 1;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	621a      	str	r2, [r3, #32]
 8001d4a:	e000      	b.n	8001d4e <Trapezoidal_Update+0x1da>
    if (profile->finished) return;
 8001d4c:	bf00      	nop
    }
}
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	bf800000 	.word	0xbf800000
 8001d5c:	00000000 	.word	0x00000000

08001d60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d64:	ed2d 8b02 	vpush	{d8}
 8001d68:	b0bf      	sub	sp, #252	@ 0xfc
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d6c:	f003 f953 	bl	8005016 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d70:	f001 fbdc 	bl	800352c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d74:	f002 f836 	bl	8003de4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d78:	f002 f802 	bl	8003d80 <MX_DMA_Init>
  MX_TIM4_Init();
 8001d7c:	f001 fd7e 	bl	800387c <MX_TIM4_Init>
  MX_TIM5_Init();
 8001d80:	f001 fdd2 	bl	8003928 <MX_TIM5_Init>
  MX_TIM3_Init();
 8001d84:	f001 fd24 	bl	80037d0 <MX_TIM3_Init>
  MX_TIM8_Init();
 8001d88:	f001 fe1c 	bl	80039c4 <MX_TIM8_Init>
  MX_TIM15_Init();
 8001d8c:	f001 fed6 	bl	8003b3c <MX_TIM15_Init>
  MX_TIM1_Init();
 8001d90:	f001 fc18 	bl	80035c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001d94:	f001 fc9c 	bl	80036d0 <MX_TIM2_Init>
  MX_TIM16_Init();
 8001d98:	f001 ff74 	bl	8003c84 <MX_TIM16_Init>
  MX_USART2_UART_Init();
 8001d9c:	f001 ffa2 	bl	8003ce4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim1);
 8001da0:	48bf      	ldr	r0, [pc, #764]	@ (80020a0 <main+0x340>)
 8001da2:	f005 f849 	bl	8006e38 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_1);
 8001da6:	2100      	movs	r1, #0
 8001da8:	48bd      	ldr	r0, [pc, #756]	@ (80020a0 <main+0x340>)
 8001daa:	f005 fb11 	bl	80073d0 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);
 8001dae:	2104      	movs	r1, #4
 8001db0:	48bb      	ldr	r0, [pc, #748]	@ (80020a0 <main+0x340>)
 8001db2:	f005 fb0d 	bl	80073d0 <HAL_TIM_IC_Start>
	HAL_TIM_Base_Start(&htim2);
 8001db6:	48bb      	ldr	r0, [pc, #748]	@ (80020a4 <main+0x344>)
 8001db8:	f005 f83e 	bl	8006e38 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	48b9      	ldr	r0, [pc, #740]	@ (80020a4 <main+0x344>)
 8001dc0:	f005 fb06 	bl	80073d0 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8001dc4:	2104      	movs	r1, #4
 8001dc6:	48b7      	ldr	r0, [pc, #732]	@ (80020a4 <main+0x344>)
 8001dc8:	f005 fb02 	bl	80073d0 <HAL_TIM_IC_Start>

	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001dcc:	213c      	movs	r1, #60	@ 0x3c
 8001dce:	48b6      	ldr	r0, [pc, #728]	@ (80020a8 <main+0x348>)
 8001dd0:	f005 fdac 	bl	800792c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001dd4:	213c      	movs	r1, #60	@ 0x3c
 8001dd6:	48b5      	ldr	r0, [pc, #724]	@ (80020ac <main+0x34c>)
 8001dd8:	f005 fda8 	bl	800792c <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8001ddc:	48b4      	ldr	r0, [pc, #720]	@ (80020b0 <main+0x350>)
 8001dde:	f005 f89b 	bl	8006f18 <HAL_TIM_Base_Start_IT>

	HAL_TIM_Base_Start(&htim8);
 8001de2:	48b4      	ldr	r0, [pc, #720]	@ (80020b4 <main+0x354>)
 8001de4:	f005 f828 	bl	8006e38 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001de8:	2108      	movs	r1, #8
 8001dea:	48b2      	ldr	r0, [pc, #712]	@ (80020b4 <main+0x354>)
 8001dec:	f005 f97a 	bl	80070e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8001df0:	210c      	movs	r1, #12
 8001df2:	48b0      	ldr	r0, [pc, #704]	@ (80020b4 <main+0x354>)
 8001df4:	f005 f976 	bl	80070e4 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim15);
 8001df8:	48af      	ldr	r0, [pc, #700]	@ (80020b8 <main+0x358>)
 8001dfa:	f005 f81d 	bl	8006e38 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8001dfe:	2100      	movs	r1, #0
 8001e00:	48ad      	ldr	r0, [pc, #692]	@ (80020b8 <main+0x358>)
 8001e02:	f005 f96f 	bl	80070e4 <HAL_TIM_PWM_Start>
//  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
//  HAL_ADC_Start_DMA(&hadc1, ADC_RawRead, 300);
	DWT_Init();
 8001e06:	f002 f915 	bl	8004034 <DWT_Init>

	PID.Kp = 0.1;
 8001e0a:	4aac      	ldr	r2, [pc, #688]	@ (80020bc <main+0x35c>)
 8001e0c:	4bac      	ldr	r3, [pc, #688]	@ (80020c0 <main+0x360>)
 8001e0e:	6193      	str	r3, [r2, #24]
	PID.Ki = 0.00001;
 8001e10:	4aaa      	ldr	r2, [pc, #680]	@ (80020bc <main+0x35c>)
 8001e12:	4bac      	ldr	r3, [pc, #688]	@ (80020c4 <main+0x364>)
 8001e14:	61d3      	str	r3, [r2, #28]
	PID.Kd = 0.1;
 8001e16:	4aa9      	ldr	r2, [pc, #676]	@ (80020bc <main+0x35c>)
 8001e18:	4ba9      	ldr	r3, [pc, #676]	@ (80020c0 <main+0x360>)
 8001e1a:	6213      	str	r3, [r2, #32]
	arm_pid_init_f32(&PID, 0);
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	48a7      	ldr	r0, [pc, #668]	@ (80020bc <main+0x35c>)
 8001e20:	f009 fbf8 	bl	800b614 <arm_pid_init_f32>

	Reset_R();
 8001e24:	f002 fd00 	bl	8004828 <Reset_R>
	Reset_P();
 8001e28:	f002 fd0e 	bl	8004848 <Reset_P>
	calibState = CALIB_IDLE;
 8001e2c:	4aa6      	ldr	r2, [pc, #664]	@ (80020c8 <main+0x368>)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	7013      	strb	r3, [r2, #0]

	Set_Servo(0);
 8001e32:	2000      	movs	r0, #0
 8001e34:	f002 fcce 	bl	80047d4 <Set_Servo>

	//BaseSystem//////////
	hmodbus.huart = &huart2;
 8001e38:	4aa4      	ldr	r2, [pc, #656]	@ (80020cc <main+0x36c>)
 8001e3a:	4ba5      	ldr	r3, [pc, #660]	@ (80020d0 <main+0x370>)
 8001e3c:	60d3      	str	r3, [r2, #12]
	hmodbus.htim = &htim16;
 8001e3e:	4aa3      	ldr	r2, [pc, #652]	@ (80020cc <main+0x36c>)
 8001e40:	4ba4      	ldr	r3, [pc, #656]	@ (80020d4 <main+0x374>)
 8001e42:	6113      	str	r3, [r2, #16]
	hmodbus.slaveAddress = 0x15;
 8001e44:	4aa1      	ldr	r2, [pc, #644]	@ (80020cc <main+0x36c>)
 8001e46:	2315      	movs	r3, #21
 8001e48:	7013      	strb	r3, [r2, #0]
	hmodbus.RegisterSize = 200;
 8001e4a:	4aa0      	ldr	r2, [pc, #640]	@ (80020cc <main+0x36c>)
 8001e4c:	23c8      	movs	r3, #200	@ 0xc8
 8001e4e:	6093      	str	r3, [r2, #8]
	Modbus_init(&hmodbus, registerFrame);
 8001e50:	49a1      	ldr	r1, [pc, #644]	@ (80020d8 <main+0x378>)
 8001e52:	489e      	ldr	r0, [pc, #632]	@ (80020cc <main+0x36c>)
 8001e54:	f7ff f98a 	bl	800116c <Modbus_init>
	//////////////////////

	//////////////////////
	VELO_PROFILE revolute;
	VELO_PROFILE prismatic;
	Trapezoidal_Init(&revolute, M_PI * 2.00f, 1.40f, 4.00f);
 8001e58:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001e5c:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 8001e60:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 80020dc <main+0x37c>
 8001e64:	ed9f 0a9e 	vldr	s0, [pc, #632]	@ 80020e0 <main+0x380>
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fe0d 	bl	8001a88 <Trapezoidal_Init>
	Trapezoidal_Init(&prismatic, 300.00f, 600.00f, 3200.00f);
 8001e6e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001e72:	ed9f 1a9c 	vldr	s2, [pc, #624]	@ 80020e4 <main+0x384>
 8001e76:	eddf 0a9c 	vldr	s1, [pc, #624]	@ 80020e8 <main+0x388>
 8001e7a:	ed9f 0a9c 	vldr	s0, [pc, #624]	@ 80020ec <main+0x38c>
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff fe02 	bl	8001a88 <Trapezoidal_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		//BaseSystem//////////
		Modbus_Protocal_Worker();
 8001e84:	f7ff fa34 	bl	80012f0 <Modbus_Protocal_Worker>
		//////////////////////

		//////////////////////// <<ENCODER>> /////////////////////////
		revolute_raw = __HAL_TIM_GET_COUNTER(&htim4);
 8001e88:	4b88      	ldr	r3, [pc, #544]	@ (80020ac <main+0x34c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e8e:	4b98      	ldr	r3, [pc, #608]	@ (80020f0 <main+0x390>)
 8001e90:	601a      	str	r2, [r3, #0]
		prismatic_raw = __HAL_TIM_GET_COUNTER(&htim3);
 8001e92:	4b85      	ldr	r3, [pc, #532]	@ (80020a8 <main+0x348>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e98:	4b96      	ldr	r3, [pc, #600]	@ (80020f4 <main+0x394>)
 8001e9a:	601a      	str	r2, [r3, #0]
		//Call every 0.001 s
		static uint64_t timestamp = 0;
		int64_t currentTime = micros();
 8001e9c:	f002 f9c0 	bl	8004220 <micros>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
		if (currentTime > timestamp) {
 8001ea8:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
 8001eac:	4b92      	ldr	r3, [pc, #584]	@ (80020f8 <main+0x398>)
 8001eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb2:	4282      	cmp	r2, r0
 8001eb4:	418b      	sbcs	r3, r1
 8001eb6:	d20e      	bcs.n	8001ed6 <main+0x176>
			timestamp = currentTime + 1000;  //us
 8001eb8:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	@ 0xf0
 8001ebc:	f512 717a 	adds.w	r1, r2, #1000	@ 0x3e8
 8001ec0:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001ec2:	f143 0300 	adc.w	r3, r3, #0
 8001ec6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001ec8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001ecc:	4b8a      	ldr	r3, [pc, #552]	@ (80020f8 <main+0x398>)
 8001ece:	e9c3 0100 	strd	r0, r1, [r3]
			Prismatic_PosVel_Update();
 8001ed2:	f002 fb57 	bl	8004584 <Prismatic_PosVel_Update>
		}
		//Call every 0.01 s
		static uint64_t timestamp1 = 0;
		int64_t currentTime1 = micros();
 8001ed6:	f002 f9a3 	bl	8004220 <micros>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
		if (currentTime1 > timestamp1) {
 8001ee2:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8001ee6:	4b85      	ldr	r3, [pc, #532]	@ (80020fc <main+0x39c>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	4282      	cmp	r2, r0
 8001eee:	418b      	sbcs	r3, r1
 8001ef0:	d20f      	bcs.n	8001f12 <main+0x1b2>
			timestamp1 = currentTime1 + 10000;  //us
 8001ef2:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 8001ef6:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001efa:	1851      	adds	r1, r2, r1
 8001efc:	6639      	str	r1, [r7, #96]	@ 0x60
 8001efe:	f143 0300 	adc.w	r3, r3, #0
 8001f02:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f04:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001f08:	4b7c      	ldr	r3, [pc, #496]	@ (80020fc <main+0x39c>)
 8001f0a:	e9c3 0100 	strd	r0, r1, [r3]
			Revolute_PosVel_Update();
 8001f0e:	f002 fa6b 	bl	80043e8 <Revolute_PosVel_Update>
		}
		//Call every 0.1 s
		static uint64_t timestamp2 = 0;
		int64_t currentTime2 = micros();
 8001f12:	f002 f985 	bl	8004220 <micros>
 8001f16:	4602      	mov	r2, r0
 8001f18:	460b      	mov	r3, r1
 8001f1a:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
		if (currentTime2 > timestamp2) {
 8001f1e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001f22:	4b77      	ldr	r3, [pc, #476]	@ (8002100 <main+0x3a0>)
 8001f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f28:	4282      	cmp	r2, r0
 8001f2a:	418b      	sbcs	r3, r1
 8001f2c:	d20c      	bcs.n	8001f48 <main+0x1e8>
			timestamp2 = currentTime2 + 100000;  //us
 8001f2e:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 8001f32:	4974      	ldr	r1, [pc, #464]	@ (8002104 <main+0x3a4>)
 8001f34:	1851      	adds	r1, r2, r1
 8001f36:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001f38:	f143 0300 	adc.w	r3, r3, #0
 8001f3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f3e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001f42:	4b6f      	ldr	r3, [pc, #444]	@ (8002100 <main+0x3a0>)
 8001f44:	e9c3 0100 	strd	r0, r1, [r3]

		}
		End_x = Prismatic_QEIdata.mmPosition
 8001f48:	4b6f      	ldr	r3, [pc, #444]	@ (8002108 <main+0x3a8>)
 8001f4a:	ed93 8a0c 	vldr	s16, [r3, #48]	@ 0x30
				* cosf(Revolute_QEIdata.RadPosition * -1);
 8001f4e:	4b6f      	ldr	r3, [pc, #444]	@ (800210c <main+0x3ac>)
 8001f50:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001f54:	eef1 7a67 	vneg.f32	s15, s15
 8001f58:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5c:	f009 fbee 	bl	800b73c <cosf>
 8001f60:	eef0 7a40 	vmov.f32	s15, s0
 8001f64:	ee68 7a27 	vmul.f32	s15, s16, s15
		End_x = Prismatic_QEIdata.mmPosition
 8001f68:	4b69      	ldr	r3, [pc, #420]	@ (8002110 <main+0x3b0>)
 8001f6a:	edc3 7a00 	vstr	s15, [r3]
		End_y = Prismatic_QEIdata.mmPosition
 8001f6e:	4b66      	ldr	r3, [pc, #408]	@ (8002108 <main+0x3a8>)
 8001f70:	ed93 8a0c 	vldr	s16, [r3, #48]	@ 0x30
				* sinf(Revolute_QEIdata.RadPosition);
 8001f74:	4b65      	ldr	r3, [pc, #404]	@ (800210c <main+0x3ac>)
 8001f76:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f7e:	f009 fc21 	bl	800b7c4 <sinf>
 8001f82:	eef0 7a40 	vmov.f32	s15, s0
 8001f86:	ee68 7a27 	vmul.f32	s15, s16, s15
		End_y = Prismatic_QEIdata.mmPosition
 8001f8a:	4b62      	ldr	r3, [pc, #392]	@ (8002114 <main+0x3b4>)
 8001f8c:	edc3 7a00 	vstr	s15, [r3]
		//////////////////////////////////////////////////////////////

		//////////////////////// <<RECEIVER>> ////////////////////////
		Receiver_Period[0] = __HAL_TIM_GET_COMPARE(&htim2, TIM_CHANNEL_1);
 8001f90:	4b44      	ldr	r3, [pc, #272]	@ (80020a4 <main+0x344>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f96:	461a      	mov	r2, r3
 8001f98:	4b5f      	ldr	r3, [pc, #380]	@ (8002118 <main+0x3b8>)
 8001f9a:	601a      	str	r2, [r3, #0]
		Receiver_Period[1] = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2);
 8001f9c:	4b40      	ldr	r3, [pc, #256]	@ (80020a0 <main+0x340>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	4b5c      	ldr	r3, [pc, #368]	@ (8002118 <main+0x3b8>)
 8001fa6:	605a      	str	r2, [r3, #4]
		float RX_temp = map(
		__HAL_TIM_GET_COMPARE(&htim2,TIM_CHANNEL_2) - 1500.00, -500.00, 500.00,
 8001fa8:	4b3e      	ldr	r3, [pc, #248]	@ (80020a4 <main+0x344>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe fa74 	bl	800049c <__aeabi_ui2d>
 8001fb4:	a336      	add	r3, pc, #216	@ (adr r3, 8002090 <main+0x330>)
 8001fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fba:	f7fe f931 	bl	8000220 <__aeabi_dsub>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
		float RX_temp = map(
 8001fc2:	4610      	mov	r0, r2
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f7fe fd9d 	bl	8000b04 <__aeabi_d2f>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	ed9f 2a53 	vldr	s4, [pc, #332]	@ 800211c <main+0x3bc>
 8001fd0:	eddf 1a53 	vldr	s3, [pc, #332]	@ 8002120 <main+0x3c0>
 8001fd4:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 8002124 <main+0x3c4>
 8001fd8:	eddf 0a53 	vldr	s1, [pc, #332]	@ 8002128 <main+0x3c8>
 8001fdc:	ee00 3a10 	vmov	s0, r3
 8001fe0:	f001 fffa 	bl	8003fd8 <map>
 8001fe4:	ed87 0a37 	vstr	s0, [r7, #220]	@ 0xdc
				-100.00, 100.00);
		float RY_temp = map(
		__HAL_TIM_GET_COMPARE(&htim1,TIM_CHANNEL_1) - 18530.00, -500.00, 500.00,
 8001fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80020a0 <main+0x340>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe fa54 	bl	800049c <__aeabi_ui2d>
 8001ff4:	a328      	add	r3, pc, #160	@ (adr r3, 8002098 <main+0x338>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f7fe f911 	bl	8000220 <__aeabi_dsub>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
		float RY_temp = map(
 8002002:	4610      	mov	r0, r2
 8002004:	4619      	mov	r1, r3
 8002006:	f7fe fd7d 	bl	8000b04 <__aeabi_d2f>
 800200a:	4603      	mov	r3, r0
 800200c:	ed9f 2a43 	vldr	s4, [pc, #268]	@ 800211c <main+0x3bc>
 8002010:	eddf 1a43 	vldr	s3, [pc, #268]	@ 8002120 <main+0x3c0>
 8002014:	ed9f 1a43 	vldr	s2, [pc, #268]	@ 8002124 <main+0x3c4>
 8002018:	eddf 0a43 	vldr	s1, [pc, #268]	@ 8002128 <main+0x3c8>
 800201c:	ee00 3a10 	vmov	s0, r3
 8002020:	f001 ffda 	bl	8003fd8 <map>
 8002024:	ed87 0a36 	vstr	s0, [r7, #216]	@ 0xd8
				-100.00, 100.00);

		if (RX_temp >= -4 && RX_temp <= 4)
 8002028:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 800202c:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 8002030:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002038:	db0d      	blt.n	8002056 <main+0x2f6>
 800203a:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 800203e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204a:	d804      	bhi.n	8002056 <main+0x2f6>
			Receiver[0] = 0.00;
 800204c:	4a37      	ldr	r2, [pc, #220]	@ (800212c <main+0x3cc>)
 800204e:	f04f 0300 	mov.w	r3, #0
 8002052:	6013      	str	r3, [r2, #0]
 8002054:	e074      	b.n	8002140 <main+0x3e0>
		else if (RX_temp > 100)
 8002056:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 800205a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800211c <main+0x3bc>
 800205e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002066:	dd03      	ble.n	8002070 <main+0x310>
			Receiver[0] = 100.00;
 8002068:	4a30      	ldr	r2, [pc, #192]	@ (800212c <main+0x3cc>)
 800206a:	4b31      	ldr	r3, [pc, #196]	@ (8002130 <main+0x3d0>)
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	e067      	b.n	8002140 <main+0x3e0>
		else if (RX_temp < -100)
 8002070:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8002074:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002120 <main+0x3c0>
 8002078:	eef4 7ac7 	vcmpe.f32	s15, s14
 800207c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002080:	d55a      	bpl.n	8002138 <main+0x3d8>
			Receiver[0] = -100.00;
 8002082:	4a2a      	ldr	r2, [pc, #168]	@ (800212c <main+0x3cc>)
 8002084:	4b2b      	ldr	r3, [pc, #172]	@ (8002134 <main+0x3d4>)
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	e05a      	b.n	8002140 <main+0x3e0>
 800208a:	bf00      	nop
 800208c:	f3af 8000 	nop.w
 8002090:	00000000 	.word	0x00000000
 8002094:	40977000 	.word	0x40977000
 8002098:	00000000 	.word	0x00000000
 800209c:	40d21880 	.word	0x40d21880
 80020a0:	20000284 	.word	0x20000284
 80020a4:	20000350 	.word	0x20000350
 80020a8:	2000041c 	.word	0x2000041c
 80020ac:	200004e8 	.word	0x200004e8
 80020b0:	200005b4 	.word	0x200005b4
 80020b4:	20000680 	.word	0x20000680
 80020b8:	2000074c 	.word	0x2000074c
 80020bc:	20000b90 	.word	0x20000b90
 80020c0:	3dcccccd 	.word	0x3dcccccd
 80020c4:	3727c5ac 	.word	0x3727c5ac
 80020c8:	20000bd4 	.word	0x20000bd4
 80020cc:	20000c00 	.word	0x20000c00
 80020d0:	200008e4 	.word	0x200008e4
 80020d4:	20000818 	.word	0x20000818
 80020d8:	200010d8 	.word	0x200010d8
 80020dc:	3fb33333 	.word	0x3fb33333
 80020e0:	40c90fdb 	.word	0x40c90fdb
 80020e4:	45480000 	.word	0x45480000
 80020e8:	44160000 	.word	0x44160000
 80020ec:	43960000 	.word	0x43960000
 80020f0:	20000ab8 	.word	0x20000ab8
 80020f4:	20000abc 	.word	0x20000abc
 80020f8:	20001268 	.word	0x20001268
 80020fc:	20001270 	.word	0x20001270
 8002100:	20001278 	.word	0x20001278
 8002104:	000186a0 	.word	0x000186a0
 8002108:	20000b00 	.word	0x20000b00
 800210c:	20000ac0 	.word	0x20000ac0
 8002110:	20000b44 	.word	0x20000b44
 8002114:	20000b48 	.word	0x20000b48
 8002118:	20000a8c 	.word	0x20000a8c
 800211c:	42c80000 	.word	0x42c80000
 8002120:	c2c80000 	.word	0xc2c80000
 8002124:	43fa0000 	.word	0x43fa0000
 8002128:	c3fa0000 	.word	0xc3fa0000
 800212c:	20000a78 	.word	0x20000a78
 8002130:	42c80000 	.word	0x42c80000
 8002134:	c2c80000 	.word	0xc2c80000
		else
			Receiver[0] = RX_temp;
 8002138:	4ac5      	ldr	r2, [pc, #788]	@ (8002450 <main+0x6f0>)
 800213a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800213e:	6013      	str	r3, [r2, #0]
		if (RY_temp >= -4 && RY_temp <= 4)
 8002140:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8002144:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 8002148:	eef4 7ac7 	vcmpe.f32	s15, s14
 800214c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002150:	db0d      	blt.n	800216e <main+0x40e>
 8002152:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8002156:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800215a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800215e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002162:	d804      	bhi.n	800216e <main+0x40e>
			Receiver[1] = 0.00;
 8002164:	4aba      	ldr	r2, [pc, #744]	@ (8002450 <main+0x6f0>)
 8002166:	f04f 0300 	mov.w	r3, #0
 800216a:	6053      	str	r3, [r2, #4]
 800216c:	e01d      	b.n	80021aa <main+0x44a>
		else if (RY_temp > 100)
 800216e:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8002172:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8002454 <main+0x6f4>
 8002176:	eef4 7ac7 	vcmpe.f32	s15, s14
 800217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217e:	dd03      	ble.n	8002188 <main+0x428>
			Receiver[1] = 100.00;
 8002180:	4ab3      	ldr	r2, [pc, #716]	@ (8002450 <main+0x6f0>)
 8002182:	4bb5      	ldr	r3, [pc, #724]	@ (8002458 <main+0x6f8>)
 8002184:	6053      	str	r3, [r2, #4]
 8002186:	e010      	b.n	80021aa <main+0x44a>
		else if (RY_temp < -100)
 8002188:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 800218c:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 800245c <main+0x6fc>
 8002190:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002198:	d503      	bpl.n	80021a2 <main+0x442>
			Receiver[1] = -100.00;
 800219a:	4aad      	ldr	r2, [pc, #692]	@ (8002450 <main+0x6f0>)
 800219c:	4bb0      	ldr	r3, [pc, #704]	@ (8002460 <main+0x700>)
 800219e:	6053      	str	r3, [r2, #4]
 80021a0:	e003      	b.n	80021aa <main+0x44a>
		else
			Receiver[1] = RY_temp;
 80021a2:	4aab      	ldr	r2, [pc, #684]	@ (8002450 <main+0x6f0>)
 80021a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80021a8:	6053      	str	r3, [r2, #4]

		if (pulse_width_us[0] > 4000.00) pulse_width_us[0] = pulse_width_us[0] - 4900.00;
 80021aa:	4bae      	ldr	r3, [pc, #696]	@ (8002464 <main+0x704>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80021b2:	d912      	bls.n	80021da <main+0x47a>
 80021b4:	4bab      	ldr	r3, [pc, #684]	@ (8002464 <main+0x704>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7fe f96f 	bl	800049c <__aeabi_ui2d>
 80021be:	a3a0      	add	r3, pc, #640	@ (adr r3, 8002440 <main+0x6e0>)
 80021c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c4:	f7fe f82c 	bl	8000220 <__aeabi_dsub>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4610      	mov	r0, r2
 80021ce:	4619      	mov	r1, r3
 80021d0:	f7fe fc78 	bl	8000ac4 <__aeabi_d2uiz>
 80021d4:	4602      	mov	r2, r0
 80021d6:	4ba3      	ldr	r3, [pc, #652]	@ (8002464 <main+0x704>)
 80021d8:	601a      	str	r2, [r3, #0]
		if (pulse_width_us[1] > 4000.00) pulse_width_us[1] = pulse_width_us[1] - 4900.00;
 80021da:	4ba2      	ldr	r3, [pc, #648]	@ (8002464 <main+0x704>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80021e2:	d912      	bls.n	800220a <main+0x4aa>
 80021e4:	4b9f      	ldr	r3, [pc, #636]	@ (8002464 <main+0x704>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe f957 	bl	800049c <__aeabi_ui2d>
 80021ee:	a394      	add	r3, pc, #592	@ (adr r3, 8002440 <main+0x6e0>)
 80021f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f4:	f7fe f814 	bl	8000220 <__aeabi_dsub>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4610      	mov	r0, r2
 80021fe:	4619      	mov	r1, r3
 8002200:	f7fe fc60 	bl	8000ac4 <__aeabi_d2uiz>
 8002204:	4602      	mov	r2, r0
 8002206:	4b97      	ldr	r3, [pc, #604]	@ (8002464 <main+0x704>)
 8002208:	605a      	str	r2, [r3, #4]
		if (pulse_width_us[2] > 4000.00) pulse_width_us[2] = pulse_width_us[2] - 4900.00;
 800220a:	4b96      	ldr	r3, [pc, #600]	@ (8002464 <main+0x704>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002212:	d912      	bls.n	800223a <main+0x4da>
 8002214:	4b93      	ldr	r3, [pc, #588]	@ (8002464 <main+0x704>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe f93f 	bl	800049c <__aeabi_ui2d>
 800221e:	a388      	add	r3, pc, #544	@ (adr r3, 8002440 <main+0x6e0>)
 8002220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002224:	f7fd fffc 	bl	8000220 <__aeabi_dsub>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	f7fe fc48 	bl	8000ac4 <__aeabi_d2uiz>
 8002234:	4602      	mov	r2, r0
 8002236:	4b8b      	ldr	r3, [pc, #556]	@ (8002464 <main+0x704>)
 8002238:	609a      	str	r2, [r3, #8]

		Receiver[2] = map((float) pulse_width_us[0] - 1500.00, -500.00, 500.00,
 800223a:	4b8a      	ldr	r3, [pc, #552]	@ (8002464 <main+0x704>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	ee07 3a90 	vmov	s15, r3
 8002242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002246:	ee17 0a90 	vmov	r0, s15
 800224a:	f7fe f949 	bl	80004e0 <__aeabi_f2d>
 800224e:	a37e      	add	r3, pc, #504	@ (adr r3, 8002448 <main+0x6e8>)
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	f7fd ffe4 	bl	8000220 <__aeabi_dsub>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	f7fe fc50 	bl	8000b04 <__aeabi_d2f>
 8002264:	4603      	mov	r3, r0
 8002266:	ed9f 2a7b 	vldr	s4, [pc, #492]	@ 8002454 <main+0x6f4>
 800226a:	eddf 1a7c 	vldr	s3, [pc, #496]	@ 800245c <main+0x6fc>
 800226e:	ed9f 1a7e 	vldr	s2, [pc, #504]	@ 8002468 <main+0x708>
 8002272:	eddf 0a7e 	vldr	s1, [pc, #504]	@ 800246c <main+0x70c>
 8002276:	ee00 3a10 	vmov	s0, r3
 800227a:	f001 fead 	bl	8003fd8 <map>
 800227e:	eef0 7a40 	vmov.f32	s15, s0
 8002282:	4b73      	ldr	r3, [pc, #460]	@ (8002450 <main+0x6f0>)
 8002284:	edc3 7a02 	vstr	s15, [r3, #8]
				-100.00, 100.00);
		Receiver[3] = map((float) pulse_width_us[1] - 1500.00, -500.00, 500.00,
 8002288:	4b76      	ldr	r3, [pc, #472]	@ (8002464 <main+0x704>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	ee07 3a90 	vmov	s15, r3
 8002290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002294:	ee17 0a90 	vmov	r0, s15
 8002298:	f7fe f922 	bl	80004e0 <__aeabi_f2d>
 800229c:	a36a      	add	r3, pc, #424	@ (adr r3, 8002448 <main+0x6e8>)
 800229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a2:	f7fd ffbd 	bl	8000220 <__aeabi_dsub>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	4610      	mov	r0, r2
 80022ac:	4619      	mov	r1, r3
 80022ae:	f7fe fc29 	bl	8000b04 <__aeabi_d2f>
 80022b2:	4603      	mov	r3, r0
 80022b4:	ed9f 2a67 	vldr	s4, [pc, #412]	@ 8002454 <main+0x6f4>
 80022b8:	eddf 1a68 	vldr	s3, [pc, #416]	@ 800245c <main+0x6fc>
 80022bc:	ed9f 1a6a 	vldr	s2, [pc, #424]	@ 8002468 <main+0x708>
 80022c0:	eddf 0a6a 	vldr	s1, [pc, #424]	@ 800246c <main+0x70c>
 80022c4:	ee00 3a10 	vmov	s0, r3
 80022c8:	f001 fe86 	bl	8003fd8 <map>
 80022cc:	eef0 7a40 	vmov.f32	s15, s0
 80022d0:	4b5f      	ldr	r3, [pc, #380]	@ (8002450 <main+0x6f0>)
 80022d2:	edc3 7a03 	vstr	s15, [r3, #12]
				-100.00, 100.00);
		Receiver[4] = map((float) pulse_width_us[2] - 1500.00, -500.00, 500.00,
 80022d6:	4b63      	ldr	r3, [pc, #396]	@ (8002464 <main+0x704>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	ee07 3a90 	vmov	s15, r3
 80022de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022e2:	ee17 0a90 	vmov	r0, s15
 80022e6:	f7fe f8fb 	bl	80004e0 <__aeabi_f2d>
 80022ea:	a357      	add	r3, pc, #348	@ (adr r3, 8002448 <main+0x6e8>)
 80022ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f0:	f7fd ff96 	bl	8000220 <__aeabi_dsub>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	4610      	mov	r0, r2
 80022fa:	4619      	mov	r1, r3
 80022fc:	f7fe fc02 	bl	8000b04 <__aeabi_d2f>
 8002300:	4603      	mov	r3, r0
 8002302:	ed9f 2a54 	vldr	s4, [pc, #336]	@ 8002454 <main+0x6f4>
 8002306:	eddf 1a55 	vldr	s3, [pc, #340]	@ 800245c <main+0x6fc>
 800230a:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 8002468 <main+0x708>
 800230e:	eddf 0a57 	vldr	s1, [pc, #348]	@ 800246c <main+0x70c>
 8002312:	ee00 3a10 	vmov	s0, r3
 8002316:	f001 fe5f 	bl	8003fd8 <map>
 800231a:	eef0 7a40 	vmov.f32	s15, s0
 800231e:	4b4c      	ldr	r3, [pc, #304]	@ (8002450 <main+0x6f0>)
 8002320:	edc3 7a04 	vstr	s15, [r3, #16]
//		if(Receiver[2] > 1500.00) Receiver[2] = Receiver[2] - 3400.00;
//		if(Receiver[3] > 1500.00) Receiver[3] = Receiver[3] - 3400.00;
//		if(Receiver[4] > 1500.00) Receiver[4] = Receiver[4] - 3400.00;

		//Adjust as needed
		vx = map((float) Receiver[0], -100.00, 100.00, -300.00, 300.00);
 8002324:	4b4a      	ldr	r3, [pc, #296]	@ (8002450 <main+0x6f0>)
 8002326:	edd3 7a00 	vldr	s15, [r3]
 800232a:	ed9f 2a51 	vldr	s4, [pc, #324]	@ 8002470 <main+0x710>
 800232e:	eddf 1a51 	vldr	s3, [pc, #324]	@ 8002474 <main+0x714>
 8002332:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 8002454 <main+0x6f4>
 8002336:	eddf 0a49 	vldr	s1, [pc, #292]	@ 800245c <main+0x6fc>
 800233a:	eeb0 0a67 	vmov.f32	s0, s15
 800233e:	f001 fe4b 	bl	8003fd8 <map>
 8002342:	eef0 7a40 	vmov.f32	s15, s0
 8002346:	4b4c      	ldr	r3, [pc, #304]	@ (8002478 <main+0x718>)
 8002348:	edc3 7a00 	vstr	s15, [r3]
		vy = map((float) Receiver[1], -100.00, 100.00, -300.00, 300.00);
 800234c:	4b40      	ldr	r3, [pc, #256]	@ (8002450 <main+0x6f0>)
 800234e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002352:	ed9f 2a47 	vldr	s4, [pc, #284]	@ 8002470 <main+0x710>
 8002356:	eddf 1a47 	vldr	s3, [pc, #284]	@ 8002474 <main+0x714>
 800235a:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 8002454 <main+0x6f4>
 800235e:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 800245c <main+0x6fc>
 8002362:	eeb0 0a67 	vmov.f32	s0, s15
 8002366:	f001 fe37 	bl	8003fd8 <map>
 800236a:	eef0 7a40 	vmov.f32	s15, s0
 800236e:	4b43      	ldr	r3, [pc, #268]	@ (800247c <main+0x71c>)
 8002370:	edc3 7a00 	vstr	s15, [r3]
		//////////////////////////////////////////////////////////////

		//////////////////////// <<MODE>> ///////////////////////////
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10) == 1) {
 8002374:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002378:	4841      	ldr	r0, [pc, #260]	@ (8002480 <main+0x720>)
 800237a:	f003 fc81 	bl	8005c80 <HAL_GPIO_ReadPin>
 800237e:	4603      	mov	r3, r0
 8002380:	2b01      	cmp	r3, #1
 8002382:	d10e      	bne.n	80023a2 <main+0x642>
			Mode = 0;
 8002384:	4a3f      	ldr	r2, [pc, #252]	@ (8002484 <main+0x724>)
 8002386:	2300      	movs	r3, #0
 8002388:	7013      	strb	r3, [r2, #0]
			EmergencyState = 1;
 800238a:	4a3f      	ldr	r2, [pc, #252]	@ (8002488 <main+0x728>)
 800238c:	2301      	movs	r3, #1
 800238e:	7013      	strb	r3, [r2, #0]
			Set_Servo(0);
 8002390:	2000      	movs	r0, #0
 8002392:	f002 fa1f 	bl	80047d4 <Set_Servo>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 8002396:	2201      	movs	r2, #1
 8002398:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800239c:	4838      	ldr	r0, [pc, #224]	@ (8002480 <main+0x720>)
 800239e:	f003 fc87 	bl	8005cb0 <HAL_GPIO_WritePin>
		}
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == 1) {
 80023a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023a6:	4839      	ldr	r0, [pc, #228]	@ (800248c <main+0x72c>)
 80023a8:	f003 fc6a 	bl	8005c80 <HAL_GPIO_ReadPin>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d108      	bne.n	80023c4 <main+0x664>
			EmergencyState = 0;
 80023b2:	4a35      	ldr	r2, [pc, #212]	@ (8002488 <main+0x728>)
 80023b4:	2300      	movs	r3, #0
 80023b6:	7013      	strb	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 0);
 80023b8:	2200      	movs	r2, #0
 80023ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80023be:	4830      	ldr	r0, [pc, #192]	@ (8002480 <main+0x720>)
 80023c0:	f003 fc76 	bl	8005cb0 <HAL_GPIO_WritePin>
		}

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == 1) {
 80023c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023c8:	4830      	ldr	r0, [pc, #192]	@ (800248c <main+0x72c>)
 80023ca:	f003 fc59 	bl	8005c80 <HAL_GPIO_ReadPin>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d102      	bne.n	80023da <main+0x67a>
			Pen_Status = 0;
 80023d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002490 <main+0x730>)
 80023d6:	2300      	movs	r3, #0
 80023d8:	7013      	strb	r3, [r2, #0]
		}
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1) {
 80023da:	2104      	movs	r1, #4
 80023dc:	482b      	ldr	r0, [pc, #172]	@ (800248c <main+0x72c>)
 80023de:	f003 fc4f 	bl	8005c80 <HAL_GPIO_ReadPin>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d102      	bne.n	80023ee <main+0x68e>
			Pen_Status = 1;
 80023e8:	4a29      	ldr	r2, [pc, #164]	@ (8002490 <main+0x730>)
 80023ea:	2301      	movs	r3, #1
 80023ec:	7013      	strb	r3, [r2, #0]
		}

		if (EmergencyState == 1) {
 80023ee:	4b26      	ldr	r3, [pc, #152]	@ (8002488 <main+0x728>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d103      	bne.n	80023fe <main+0x69e>
			Mode = 0;
 80023f6:	4a23      	ldr	r2, [pc, #140]	@ (8002484 <main+0x724>)
 80023f8:	2300      	movs	r3, #0
 80023fa:	7013      	strb	r3, [r2, #0]
 80023fc:	e1a3      	b.n	8002746 <main+0x9e6>
		} else if (Receiver[2] < -30 && Receiver[4] < -30) {
 80023fe:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <main+0x6f0>)
 8002400:	edd3 7a02 	vldr	s15, [r3, #8]
 8002404:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8002408:	eef4 7ac7 	vcmpe.f32	s15, s14
 800240c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002410:	d540      	bpl.n	8002494 <main+0x734>
 8002412:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <main+0x6f0>)
 8002414:	edd3 7a04 	vldr	s15, [r3, #16]
 8002418:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800241c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002424:	d536      	bpl.n	8002494 <main+0x734>
			Mode = 0;
 8002426:	4a17      	ldr	r2, [pc, #92]	@ (8002484 <main+0x724>)
 8002428:	2300      	movs	r3, #0
 800242a:	7013      	strb	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 0);
 800242c:	2200      	movs	r2, #0
 800242e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002432:	4813      	ldr	r0, [pc, #76]	@ (8002480 <main+0x720>)
 8002434:	f003 fc3c 	bl	8005cb0 <HAL_GPIO_WritePin>
 8002438:	e185      	b.n	8002746 <main+0x9e6>
 800243a:	bf00      	nop
 800243c:	f3af 8000 	nop.w
 8002440:	00000000 	.word	0x00000000
 8002444:	40b32400 	.word	0x40b32400
 8002448:	00000000 	.word	0x00000000
 800244c:	40977000 	.word	0x40977000
 8002450:	20000a78 	.word	0x20000a78
 8002454:	42c80000 	.word	0x42c80000
 8002458:	42c80000 	.word	0x42c80000
 800245c:	c2c80000 	.word	0xc2c80000
 8002460:	c2c80000 	.word	0xc2c80000
 8002464:	20000aac 	.word	0x20000aac
 8002468:	43fa0000 	.word	0x43fa0000
 800246c:	c3fa0000 	.word	0xc3fa0000
 8002470:	43960000 	.word	0x43960000
 8002474:	c3960000 	.word	0xc3960000
 8002478:	20000b3c 	.word	0x20000b3c
 800247c:	20000b40 	.word	0x20000b40
 8002480:	48000800 	.word	0x48000800
 8002484:	20000b7c 	.word	0x20000b7c
 8002488:	20000b7d 	.word	0x20000b7d
 800248c:	48000400 	.word	0x48000400
 8002490:	20000b7f 	.word	0x20000b7f
		} else if (Receiver[3] > 0 && IsPress == 0) {
 8002494:	4b9b      	ldr	r3, [pc, #620]	@ (8002704 <main+0x9a4>)
 8002496:	edd3 7a03 	vldr	s15, [r3, #12]
 800249a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800249e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a2:	f340 814d 	ble.w	8002740 <main+0x9e0>
 80024a6:	4b98      	ldr	r3, [pc, #608]	@ (8002708 <main+0x9a8>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f040 8148 	bne.w	8002740 <main+0x9e0>
			IsPress = 1;
 80024b0:	4a95      	ldr	r2, [pc, #596]	@ (8002708 <main+0x9a8>)
 80024b2:	2301      	movs	r3, #1
 80024b4:	7013      	strb	r3, [r2, #0]
			calibState = CALIB_IDLE;
 80024b6:	4a95      	ldr	r2, [pc, #596]	@ (800270c <main+0x9ac>)
 80024b8:	2300      	movs	r3, #0
 80024ba:	7013      	strb	r3, [r2, #0]
			if (Receiver[2] > -30 && Receiver[2] < 30 && Receiver[4] < -30) {
 80024bc:	4b91      	ldr	r3, [pc, #580]	@ (8002704 <main+0x9a4>)
 80024be:	edd3 7a02 	vldr	s15, [r3, #8]
 80024c2:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80024c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ce:	dd2c      	ble.n	800252a <main+0x7ca>
 80024d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002704 <main+0x9a4>)
 80024d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80024d6:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80024da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e2:	d522      	bpl.n	800252a <main+0x7ca>
 80024e4:	4b87      	ldr	r3, [pc, #540]	@ (8002704 <main+0x9a4>)
 80024e6:	edd3 7a04 	vldr	s15, [r3, #16]
 80024ea:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80024ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f6:	d518      	bpl.n	800252a <main+0x7ca>
				if (Mode != 1) {
 80024f8:	4b85      	ldr	r3, [pc, #532]	@ (8002710 <main+0x9b0>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d003      	beq.n	8002508 <main+0x7a8>
					Mode = 1;
 8002500:	4a83      	ldr	r2, [pc, #524]	@ (8002710 <main+0x9b0>)
 8002502:	2301      	movs	r3, #1
 8002504:	7013      	strb	r3, [r2, #0]
				if (Mode != 1) {
 8002506:	e0fb      	b.n	8002700 <main+0x9a0>
				} else {
					TargetX = End_x;
 8002508:	4b82      	ldr	r3, [pc, #520]	@ (8002714 <main+0x9b4>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b82      	ldr	r3, [pc, #520]	@ (8002718 <main+0x9b8>)
 800250e:	601a      	str	r2, [r3, #0]
					TargetY = End_y;
 8002510:	4b82      	ldr	r3, [pc, #520]	@ (800271c <main+0x9bc>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b82      	ldr	r3, [pc, #520]	@ (8002720 <main+0x9c0>)
 8002516:	601a      	str	r2, [r3, #0]
					TargetR = Revolute_QEIdata.RadPosition;
 8002518:	4b82      	ldr	r3, [pc, #520]	@ (8002724 <main+0x9c4>)
 800251a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800251c:	4b82      	ldr	r3, [pc, #520]	@ (8002728 <main+0x9c8>)
 800251e:	601a      	str	r2, [r3, #0]
					TargetP = Prismatic_QEIdata.mmPosition;
 8002520:	4b82      	ldr	r3, [pc, #520]	@ (800272c <main+0x9cc>)
 8002522:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002524:	4b82      	ldr	r3, [pc, #520]	@ (8002730 <main+0x9d0>)
 8002526:	601a      	str	r2, [r3, #0]
				if (Mode != 1) {
 8002528:	e0ea      	b.n	8002700 <main+0x9a0>
				}
			} else if (Receiver[2] > 30 && Receiver[4] < -30) {
 800252a:	4b76      	ldr	r3, [pc, #472]	@ (8002704 <main+0x9a4>)
 800252c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002530:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002534:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253c:	dd13      	ble.n	8002566 <main+0x806>
 800253e:	4b71      	ldr	r3, [pc, #452]	@ (8002704 <main+0x9a4>)
 8002540:	edd3 7a04 	vldr	s15, [r3, #16]
 8002544:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8002548:	eef4 7ac7 	vcmpe.f32	s15, s14
 800254c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002550:	d509      	bpl.n	8002566 <main+0x806>
				revolute.finished = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
				prismatic.finished = 0;
 8002558:	2300      	movs	r3, #0
 800255a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
				Mode = 2;
 800255e:	4a6c      	ldr	r2, [pc, #432]	@ (8002710 <main+0x9b0>)
 8002560:	2302      	movs	r3, #2
 8002562:	7013      	strb	r3, [r2, #0]
 8002564:	e0cc      	b.n	8002700 <main+0x9a0>
			} else if (Receiver[2] < -30 && Receiver[4] > -30
 8002566:	4b67      	ldr	r3, [pc, #412]	@ (8002704 <main+0x9a4>)
 8002568:	edd3 7a02 	vldr	s15, [r3, #8]
 800256c:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8002570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002578:	d517      	bpl.n	80025aa <main+0x84a>
 800257a:	4b62      	ldr	r3, [pc, #392]	@ (8002704 <main+0x9a4>)
 800257c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002580:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8002584:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258c:	dd0d      	ble.n	80025aa <main+0x84a>
					&& Receiver[4] < 30) {
 800258e:	4b5d      	ldr	r3, [pc, #372]	@ (8002704 <main+0x9a4>)
 8002590:	edd3 7a04 	vldr	s15, [r3, #16]
 8002594:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800259c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a0:	d503      	bpl.n	80025aa <main+0x84a>
				Mode = 3;
 80025a2:	4a5b      	ldr	r2, [pc, #364]	@ (8002710 <main+0x9b0>)
 80025a4:	2303      	movs	r3, #3
 80025a6:	7013      	strb	r3, [r2, #0]
 80025a8:	e0aa      	b.n	8002700 <main+0x9a0>
			} else if (Receiver[2] > -30 && Receiver[2] < 30
 80025aa:	4b56      	ldr	r3, [pc, #344]	@ (8002704 <main+0x9a4>)
 80025ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80025b0:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80025b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025bc:	dd21      	ble.n	8002602 <main+0x8a2>
 80025be:	4b51      	ldr	r3, [pc, #324]	@ (8002704 <main+0x9a4>)
 80025c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80025c4:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80025c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d0:	d517      	bpl.n	8002602 <main+0x8a2>
					&& Receiver[4] > -30 && Receiver[4] < 30) {
 80025d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002704 <main+0x9a4>)
 80025d4:	edd3 7a04 	vldr	s15, [r3, #16]
 80025d8:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80025dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e4:	dd0d      	ble.n	8002602 <main+0x8a2>
 80025e6:	4b47      	ldr	r3, [pc, #284]	@ (8002704 <main+0x9a4>)
 80025e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80025ec:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80025f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f8:	d503      	bpl.n	8002602 <main+0x8a2>
				Mode = 4;
 80025fa:	4a45      	ldr	r2, [pc, #276]	@ (8002710 <main+0x9b0>)
 80025fc:	2304      	movs	r3, #4
 80025fe:	7013      	strb	r3, [r2, #0]
 8002600:	e07e      	b.n	8002700 <main+0x9a0>
			} else if (Receiver[2] > 30 && Receiver[4] > -30
 8002602:	4b40      	ldr	r3, [pc, #256]	@ (8002704 <main+0x9a4>)
 8002604:	edd3 7a02 	vldr	s15, [r3, #8]
 8002608:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800260c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002614:	dd17      	ble.n	8002646 <main+0x8e6>
 8002616:	4b3b      	ldr	r3, [pc, #236]	@ (8002704 <main+0x9a4>)
 8002618:	edd3 7a04 	vldr	s15, [r3, #16]
 800261c:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8002620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002628:	dd0d      	ble.n	8002646 <main+0x8e6>
					&& Receiver[4] < 30) {
 800262a:	4b36      	ldr	r3, [pc, #216]	@ (8002704 <main+0x9a4>)
 800262c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002630:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263c:	d503      	bpl.n	8002646 <main+0x8e6>
				Mode = 5;
 800263e:	4a34      	ldr	r2, [pc, #208]	@ (8002710 <main+0x9b0>)
 8002640:	2305      	movs	r3, #5
 8002642:	7013      	strb	r3, [r2, #0]
 8002644:	e05c      	b.n	8002700 <main+0x9a0>
			} else if (Receiver[2] < -30 && Receiver[4] > 30) {
 8002646:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <main+0x9a4>)
 8002648:	edd3 7a02 	vldr	s15, [r3, #8]
 800264c:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8002650:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002658:	d50d      	bpl.n	8002676 <main+0x916>
 800265a:	4b2a      	ldr	r3, [pc, #168]	@ (8002704 <main+0x9a4>)
 800265c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002660:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002664:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266c:	dd03      	ble.n	8002676 <main+0x916>
				Mode = 6;
 800266e:	4a28      	ldr	r2, [pc, #160]	@ (8002710 <main+0x9b0>)
 8002670:	2306      	movs	r3, #6
 8002672:	7013      	strb	r3, [r2, #0]
 8002674:	e044      	b.n	8002700 <main+0x9a0>
			} else if (Receiver[2] > -30 && Receiver[2] < 30
 8002676:	4b23      	ldr	r3, [pc, #140]	@ (8002704 <main+0x9a4>)
 8002678:	edd3 7a02 	vldr	s15, [r3, #8]
 800267c:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8002680:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002688:	dd17      	ble.n	80026ba <main+0x95a>
 800268a:	4b1e      	ldr	r3, [pc, #120]	@ (8002704 <main+0x9a4>)
 800268c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002690:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002694:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800269c:	d50d      	bpl.n	80026ba <main+0x95a>
					&& Receiver[4] > 30) {
 800269e:	4b19      	ldr	r3, [pc, #100]	@ (8002704 <main+0x9a4>)
 80026a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80026a4:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80026a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b0:	dd03      	ble.n	80026ba <main+0x95a>
				Mode = 7;
 80026b2:	4a17      	ldr	r2, [pc, #92]	@ (8002710 <main+0x9b0>)
 80026b4:	2307      	movs	r3, #7
 80026b6:	7013      	strb	r3, [r2, #0]
 80026b8:	e022      	b.n	8002700 <main+0x9a0>
			} else if (Receiver[2] > 30 && Receiver[4] > 30) {
 80026ba:	4b12      	ldr	r3, [pc, #72]	@ (8002704 <main+0x9a4>)
 80026bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80026c0:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80026c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026cc:	dc00      	bgt.n	80026d0 <main+0x970>
			if (Receiver[2] > -30 && Receiver[2] < 30 && Receiver[4] < -30) {
 80026ce:	e03a      	b.n	8002746 <main+0x9e6>
			} else if (Receiver[2] > 30 && Receiver[4] > 30) {
 80026d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002704 <main+0x9a4>)
 80026d2:	edd3 7a04 	vldr	s15, [r3, #16]
 80026d6:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80026da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e2:	dc00      	bgt.n	80026e6 <main+0x986>
			if (Receiver[2] > -30 && Receiver[2] < 30 && Receiver[4] < -30) {
 80026e4:	e02f      	b.n	8002746 <main+0x9e6>
				loop_counter = 0;
 80026e6:	4a13      	ldr	r2, [pc, #76]	@ (8002734 <main+0x9d4>)
 80026e8:	2300      	movs	r3, #0
 80026ea:	6013      	str	r3, [r2, #0]
				TargetR = 4.18879;
 80026ec:	4a0e      	ldr	r2, [pc, #56]	@ (8002728 <main+0x9c8>)
 80026ee:	4b12      	ldr	r3, [pc, #72]	@ (8002738 <main+0x9d8>)
 80026f0:	6013      	str	r3, [r2, #0]
				TargetP = 50;
 80026f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002730 <main+0x9d0>)
 80026f4:	4b11      	ldr	r3, [pc, #68]	@ (800273c <main+0x9dc>)
 80026f6:	6013      	str	r3, [r2, #0]
				Mode = 8;
 80026f8:	4a05      	ldr	r2, [pc, #20]	@ (8002710 <main+0x9b0>)
 80026fa:	2308      	movs	r3, #8
 80026fc:	7013      	strb	r3, [r2, #0]
			if (Receiver[2] > -30 && Receiver[2] < 30 && Receiver[4] < -30) {
 80026fe:	e022      	b.n	8002746 <main+0x9e6>
 8002700:	e021      	b.n	8002746 <main+0x9e6>
 8002702:	bf00      	nop
 8002704:	20000a78 	.word	0x20000a78
 8002708:	20000b7e 	.word	0x20000b7e
 800270c:	20000bd4 	.word	0x20000bd4
 8002710:	20000b7c 	.word	0x20000b7c
 8002714:	20000b44 	.word	0x20000b44
 8002718:	20000b4c 	.word	0x20000b4c
 800271c:	20000b48 	.word	0x20000b48
 8002720:	20000b50 	.word	0x20000b50
 8002724:	20000ac0 	.word	0x20000ac0
 8002728:	20000b54 	.word	0x20000b54
 800272c:	20000b00 	.word	0x20000b00
 8002730:	20000b58 	.word	0x20000b58
 8002734:	20000bf0 	.word	0x20000bf0
 8002738:	40860a91 	.word	0x40860a91
 800273c:	42480000 	.word	0x42480000
			}
		} else {
			IsPress = 0;
 8002740:	4acb      	ldr	r2, [pc, #812]	@ (8002a70 <main+0xd10>)
 8002742:	2300      	movs	r3, #0
 8002744:	7013      	strb	r3, [r2, #0]
//			__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, 500);
//		}
		//////////////////////////////////////////////////////////////

		//////////////////////// <<STOP>> ////////////////////////////
		if (Mode == 0) {
 8002746:	4bcb      	ldr	r3, [pc, #812]	@ (8002a74 <main+0xd14>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10c      	bne.n	8002768 <main+0xa08>
			Set_Motor(0, 0);
 800274e:	ed9f 0aca 	vldr	s0, [pc, #808]	@ 8002a78 <main+0xd18>
 8002752:	2000      	movs	r0, #0
 8002754:	f001 ffc0 	bl	80046d8 <Set_Motor>
			Set_Motor(1, 0);
 8002758:	ed9f 0ac7 	vldr	s0, [pc, #796]	@ 8002a78 <main+0xd18>
 800275c:	2001      	movs	r0, #1
 800275e:	f001 ffbb 	bl	80046d8 <Set_Motor>
			Set_Servo(0);
 8002762:	2000      	movs	r0, #0
 8002764:	f002 f836 	bl	80047d4 <Set_Servo>
		}
		//////////////////////////////////////////////////////////////

		//////////////////////// <<MANUAL>> //////////////////////////
		if (Mode == 1) {
 8002768:	4bc2      	ldr	r3, [pc, #776]	@ (8002a74 <main+0xd14>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	2b01      	cmp	r3, #1
 800276e:	f040 8100 	bne.w	8002972 <main+0xc12>
			//////////////////////// <<CONTROL>> /////////////////////////
//		inv_L = (Prismatic_QEIdata.mmPosition > 1.0f) ? (1.0f / Prismatic_QEIdata.mmPosition) : 0.0f;
//		TargetRVel 	= (-sinf(Revolute_QEIdata.RadPosition) * vx + cosf(Revolute_QEIdata.RadPosition) * vy) / inv_L;
//		TargetPVel  =  cosf(Revolute_QEIdata.RadPosition) * vx + sinf(Revolute_QEIdata.RadPosition) * vy;
			TargetRVel = (map((float) Receiver[0], -100.00, 100.00, -1.00, 1.00)) * -1;
 8002772:	4bc2      	ldr	r3, [pc, #776]	@ (8002a7c <main+0xd1c>)
 8002774:	edd3 7a00 	vldr	s15, [r3]
 8002778:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 800277c:	eeff 1a00 	vmov.f32	s3, #240	@ 0xbf800000 -1.0
 8002780:	ed9f 1abf 	vldr	s2, [pc, #764]	@ 8002a80 <main+0xd20>
 8002784:	eddf 0abf 	vldr	s1, [pc, #764]	@ 8002a84 <main+0xd24>
 8002788:	eeb0 0a67 	vmov.f32	s0, s15
 800278c:	f001 fc24 	bl	8003fd8 <map>
 8002790:	eef0 7a40 	vmov.f32	s15, s0
 8002794:	eef1 7a67 	vneg.f32	s15, s15
 8002798:	4bbb      	ldr	r3, [pc, #748]	@ (8002a88 <main+0xd28>)
 800279a:	edc3 7a00 	vstr	s15, [r3]
			TargetPVel = map((float) Receiver[1], -100.00, 100.00, -500.00, 500.00);
 800279e:	4bb7      	ldr	r3, [pc, #732]	@ (8002a7c <main+0xd1c>)
 80027a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80027a4:	ed9f 2ab9 	vldr	s4, [pc, #740]	@ 8002a8c <main+0xd2c>
 80027a8:	eddf 1ab9 	vldr	s3, [pc, #740]	@ 8002a90 <main+0xd30>
 80027ac:	ed9f 1ab4 	vldr	s2, [pc, #720]	@ 8002a80 <main+0xd20>
 80027b0:	eddf 0ab4 	vldr	s1, [pc, #720]	@ 8002a84 <main+0xd24>
 80027b4:	eeb0 0a67 	vmov.f32	s0, s15
 80027b8:	f001 fc0e 	bl	8003fd8 <map>
 80027bc:	eef0 7a40 	vmov.f32	s15, s0
 80027c0:	4bb4      	ldr	r3, [pc, #720]	@ (8002a94 <main+0xd34>)
 80027c2:	edc3 7a00 	vstr	s15, [r3]
			//////////////////////////////////////////////////////////////

			//////////////////////// <<MOTOR>> ///////////////////////////
			R_Velo_Error = (TargetRVel - Revolute_QEIdata.Velocity);
 80027c6:	4bb0      	ldr	r3, [pc, #704]	@ (8002a88 <main+0xd28>)
 80027c8:	ed93 7a00 	vldr	s14, [r3]
 80027cc:	4bb2      	ldr	r3, [pc, #712]	@ (8002a98 <main+0xd38>)
 80027ce:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80027d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027d6:	4bb1      	ldr	r3, [pc, #708]	@ (8002a9c <main+0xd3c>)
 80027d8:	edc3 7a00 	vstr	s15, [r3]
			P_Velo_Error = TargetPVel - Prismatic_QEIdata.Velocity;
 80027dc:	4bad      	ldr	r3, [pc, #692]	@ (8002a94 <main+0xd34>)
 80027de:	ed93 7a00 	vldr	s14, [r3]
 80027e2:	4baf      	ldr	r3, [pc, #700]	@ (8002aa0 <main+0xd40>)
 80027e4:	edd3 7a08 	vldr	s15, [r3, #32]
 80027e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ec:	4bad      	ldr	r3, [pc, #692]	@ (8002aa4 <main+0xd44>)
 80027ee:	edc3 7a00 	vstr	s15, [r3]
//			PID.Kd = 0.0;
//			arm_pid_init_f32(&PID, 1);
//			P_PWM = arm_pid_f32(&PID, P_Velo_Error);

			static uint64_t timestampState1 = 0;
			int64_t currentTimeState1 = micros();
 80027f2:	f001 fd15 	bl	8004220 <micros>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
			if (currentTimeState1 > timestampState1) {
 80027fe:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8002802:	4ba9      	ldr	r3, [pc, #676]	@ (8002aa8 <main+0xd48>)
 8002804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002808:	4282      	cmp	r2, r0
 800280a:	418b      	sbcs	r3, r1
 800280c:	d23f      	bcs.n	800288e <main+0xb2e>
				timestampState1 = currentTimeState1 + 10000;		//us
 800280e:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 8002812:	f242 7110 	movw	r1, #10000	@ 0x2710
 8002816:	1851      	adds	r1, r2, r1
 8002818:	6539      	str	r1, [r7, #80]	@ 0x50
 800281a:	f143 0300 	adc.w	r3, r3, #0
 800281e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002820:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002824:	4ba0      	ldr	r3, [pc, #640]	@ (8002aa8 <main+0xd48>)
 8002826:	e9c3 0100 	strd	r0, r1, [r3]
				R_PWM = PID_Update(R_Velo_Error, 100.00f, 0.10f, 0.00f, 0.01f,
 800282a:	4b9c      	ldr	r3, [pc, #624]	@ (8002a9c <main+0xd3c>)
 800282c:	edd3 7a00 	vldr	s15, [r3]
 8002830:	489e      	ldr	r0, [pc, #632]	@ (8002aac <main+0xd4c>)
 8002832:	ed9f 3a93 	vldr	s6, [pc, #588]	@ 8002a80 <main+0xd20>
 8002836:	eddf 2a93 	vldr	s5, [pc, #588]	@ 8002a84 <main+0xd24>
 800283a:	ed9f 2a9d 	vldr	s4, [pc, #628]	@ 8002ab0 <main+0xd50>
 800283e:	eddf 1a8e 	vldr	s3, [pc, #568]	@ 8002a78 <main+0xd18>
 8002842:	ed9f 1a9c 	vldr	s2, [pc, #624]	@ 8002ab4 <main+0xd54>
 8002846:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 8002a80 <main+0xd20>
 800284a:	eeb0 0a67 	vmov.f32	s0, s15
 800284e:	f001 fd01 	bl	8004254 <PID_Update>
 8002852:	eef0 7a40 	vmov.f32	s15, s0
 8002856:	4b98      	ldr	r3, [pc, #608]	@ (8002ab8 <main+0xd58>)
 8002858:	edc3 7a00 	vstr	s15, [r3]
						-100.0f, 100.0f, &pid_r_v);
				P_PWM = PID_Update(P_Velo_Error, 0.2f, 1.5f, 0.00f, 0.01f,
 800285c:	4b91      	ldr	r3, [pc, #580]	@ (8002aa4 <main+0xd44>)
 800285e:	edd3 7a00 	vldr	s15, [r3]
 8002862:	4896      	ldr	r0, [pc, #600]	@ (8002abc <main+0xd5c>)
 8002864:	ed9f 3a86 	vldr	s6, [pc, #536]	@ 8002a80 <main+0xd20>
 8002868:	eddf 2a86 	vldr	s5, [pc, #536]	@ 8002a84 <main+0xd24>
 800286c:	ed9f 2a90 	vldr	s4, [pc, #576]	@ 8002ab0 <main+0xd50>
 8002870:	eddf 1a81 	vldr	s3, [pc, #516]	@ 8002a78 <main+0xd18>
 8002874:	eeb7 1a08 	vmov.f32	s2, #120	@ 0x3fc00000  1.5
 8002878:	eddf 0a91 	vldr	s1, [pc, #580]	@ 8002ac0 <main+0xd60>
 800287c:	eeb0 0a67 	vmov.f32	s0, s15
 8002880:	f001 fce8 	bl	8004254 <PID_Update>
 8002884:	eef0 7a40 	vmov.f32	s15, s0
 8002888:	4b8e      	ldr	r3, [pc, #568]	@ (8002ac4 <main+0xd64>)
 800288a:	edc3 7a00 	vstr	s15, [r3]
						-100.0f, 100.0f, &pid_p_v);
			}

			R_PWM = Receiver[0];
 800288e:	4b7b      	ldr	r3, [pc, #492]	@ (8002a7c <main+0xd1c>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	4b89      	ldr	r3, [pc, #548]	@ (8002ab8 <main+0xd58>)
 8002894:	601a      	str	r2, [r3, #0]
//			P_PWM = Receiver[1];

			if (Revolute_QEIdata.RadPosition < -1.91986 && R_PWM > 0) {
 8002896:	4b80      	ldr	r3, [pc, #512]	@ (8002a98 <main+0xd38>)
 8002898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800289a:	4618      	mov	r0, r3
 800289c:	f7fd fe20 	bl	80004e0 <__aeabi_f2d>
 80028a0:	a36f      	add	r3, pc, #444	@ (adr r3, 8002a60 <main+0xd00>)
 80028a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a6:	f7fe f8e5 	bl	8000a74 <__aeabi_dcmplt>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00b      	beq.n	80028c8 <main+0xb68>
 80028b0:	4b81      	ldr	r3, [pc, #516]	@ (8002ab8 <main+0xd58>)
 80028b2:	edd3 7a00 	vldr	s15, [r3]
 80028b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028be:	dd03      	ble.n	80028c8 <main+0xb68>
				R_PWM = 0;
 80028c0:	4a7d      	ldr	r2, [pc, #500]	@ (8002ab8 <main+0xd58>)
 80028c2:	f04f 0300 	mov.w	r3, #0
 80028c6:	6013      	str	r3, [r2, #0]
			}
			if (Revolute_QEIdata.RadPosition > 5.06145 && R_PWM < 0) {
 80028c8:	4b73      	ldr	r3, [pc, #460]	@ (8002a98 <main+0xd38>)
 80028ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7fd fe07 	bl	80004e0 <__aeabi_f2d>
 80028d2:	a365      	add	r3, pc, #404	@ (adr r3, 8002a68 <main+0xd08>)
 80028d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d8:	f7fe f8ea 	bl	8000ab0 <__aeabi_dcmpgt>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00b      	beq.n	80028fa <main+0xb9a>
 80028e2:	4b75      	ldr	r3, [pc, #468]	@ (8002ab8 <main+0xd58>)
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f0:	d503      	bpl.n	80028fa <main+0xb9a>
				R_PWM = 0;
 80028f2:	4a71      	ldr	r2, [pc, #452]	@ (8002ab8 <main+0xd58>)
 80028f4:	f04f 0300 	mov.w	r3, #0
 80028f8:	6013      	str	r3, [r2, #0]
			}
			if (Prismatic_QEIdata.mmPosition > 305 && P_PWM > 0) {
 80028fa:	4b69      	ldr	r3, [pc, #420]	@ (8002aa0 <main+0xd40>)
 80028fc:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002900:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8002ac8 <main+0xd68>
 8002904:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290c:	dd0b      	ble.n	8002926 <main+0xbc6>
 800290e:	4b6d      	ldr	r3, [pc, #436]	@ (8002ac4 <main+0xd64>)
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291c:	dd03      	ble.n	8002926 <main+0xbc6>
				P_PWM = 0;
 800291e:	4a69      	ldr	r2, [pc, #420]	@ (8002ac4 <main+0xd64>)
 8002920:	f04f 0300 	mov.w	r3, #0
 8002924:	6013      	str	r3, [r2, #0]
			}
			if (Prismatic_QEIdata.mmPosition < -1 && P_PWM < 0) {
 8002926:	4b5e      	ldr	r3, [pc, #376]	@ (8002aa0 <main+0xd40>)
 8002928:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800292c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8002930:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002938:	d50b      	bpl.n	8002952 <main+0xbf2>
 800293a:	4b62      	ldr	r3, [pc, #392]	@ (8002ac4 <main+0xd64>)
 800293c:	edd3 7a00 	vldr	s15, [r3]
 8002940:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002948:	d503      	bpl.n	8002952 <main+0xbf2>
				P_PWM = 0;
 800294a:	4a5e      	ldr	r2, [pc, #376]	@ (8002ac4 <main+0xd64>)
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	6013      	str	r3, [r2, #0]
			}

			Set_Motor(0, R_PWM);
 8002952:	4b59      	ldr	r3, [pc, #356]	@ (8002ab8 <main+0xd58>)
 8002954:	edd3 7a00 	vldr	s15, [r3]
 8002958:	eeb0 0a67 	vmov.f32	s0, s15
 800295c:	2000      	movs	r0, #0
 800295e:	f001 febb 	bl	80046d8 <Set_Motor>
			Set_Motor(1, P_PWM);
 8002962:	4b58      	ldr	r3, [pc, #352]	@ (8002ac4 <main+0xd64>)
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	eeb0 0a67 	vmov.f32	s0, s15
 800296c:	2001      	movs	r0, #1
 800296e:	f001 feb3 	bl	80046d8 <Set_Motor>
			//////////////////////////////////////////////////////////////
		}
		//////////////////////////////////////////////////////////////

		//////////////////////// <<GOTO>> ////////////////////////////
		if (Mode == 2) {
 8002972:	4b40      	ldr	r3, [pc, #256]	@ (8002a74 <main+0xd14>)
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	2b02      	cmp	r3, #2
 8002978:	f040 816e 	bne.w	8002c58 <main+0xef8>
			R_Pos_Error = (TargetR - Revolute_QEIdata.RadPosition);
 800297c:	4b53      	ldr	r3, [pc, #332]	@ (8002acc <main+0xd6c>)
 800297e:	ed93 7a00 	vldr	s14, [r3]
 8002982:	4b45      	ldr	r3, [pc, #276]	@ (8002a98 <main+0xd38>)
 8002984:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800298c:	4b50      	ldr	r3, [pc, #320]	@ (8002ad0 <main+0xd70>)
 800298e:	edc3 7a00 	vstr	s15, [r3]
			revolute.target_position = TargetR;
 8002992:	4b4e      	ldr	r3, [pc, #312]	@ (8002acc <main+0xd6c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
//			PID.Ki = 10;
//			PID.Kd = 0.1;
//			arm_pid_init_f32(&PID, 1);
//			R_PWM = arm_pid_f32(&PID, R_Pos_Error);
//
			P_Pos_Error = TargetP - Prismatic_QEIdata.mmPosition;
 800299a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ad4 <main+0xd74>)
 800299c:	ed93 7a00 	vldr	s14, [r3]
 80029a0:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa0 <main+0xd40>)
 80029a2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80029a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029aa:	4b4b      	ldr	r3, [pc, #300]	@ (8002ad8 <main+0xd78>)
 80029ac:	edc3 7a00 	vstr	s15, [r3]
			prismatic.target_position = TargetP;
 80029b0:	4b48      	ldr	r3, [pc, #288]	@ (8002ad4 <main+0xd74>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
//			arm_pid_init_f32(&PID, 1);
//			P_PWM = arm_pid_f32(&PID, P_Pos_Error);

			//Call every 0.01 s
			static uint64_t timestampState2 = 0;
			int64_t currentTimeState2 = micros();
 80029b8:	f001 fc32 	bl	8004220 <micros>
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
			if (currentTimeState2 > timestampState2) {
 80029c4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80029c8:	4b44      	ldr	r3, [pc, #272]	@ (8002adc <main+0xd7c>)
 80029ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ce:	4282      	cmp	r2, r0
 80029d0:	418b      	sbcs	r3, r1
 80029d2:	f080 80ef 	bcs.w	8002bb4 <main+0xe54>
				timestampState2 = currentTimeState2 + 10000;		//us
 80029d6:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 80029da:	f242 7110 	movw	r1, #10000	@ 0x2710
 80029de:	1851      	adds	r1, r2, r1
 80029e0:	64b9      	str	r1, [r7, #72]	@ 0x48
 80029e2:	f143 0300 	adc.w	r3, r3, #0
 80029e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029e8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80029ec:	4b3b      	ldr	r3, [pc, #236]	@ (8002adc <main+0xd7c>)
 80029ee:	e9c3 0100 	strd	r0, r1, [r3]

//				R_PWM = PID_Update(R_Pos_Error, 16.00f, 5.00f, 8.00f, 0.01f, -100.0f, 100.0f, &pid_r);
//				P_PWM = PID_Update(P_Pos_Error, 0.333f, 1.20f, 0.15f, 0.01f, -100.0f, 100.0f, &pid_p);

				if (revolute.finished == 0) {
 80029f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d175      	bne.n	8002ae6 <main+0xd86>
					revolute.current_position = Revolute_QEIdata.RadPosition;
 80029fa:	4b27      	ldr	r3, [pc, #156]	@ (8002a98 <main+0xd38>)
 80029fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
					Trapezoidal_Update(&revolute, 0.01);
 8002a02:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002a06:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8002ab0 <main+0xd50>
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff f8b2 	bl	8001b74 <Trapezoidal_Update>
					R_Velo_Error = (Revolute_QEIdata.Velocity
 8002a10:	4b21      	ldr	r3, [pc, #132]	@ (8002a98 <main+0xd38>)
 8002a12:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
							- revolute.current_velocity) * -1;
 8002a16:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8002a1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a1e:	eef1 7a67 	vneg.f32	s15, s15
					R_Velo_Error = (Revolute_QEIdata.Velocity
 8002a22:	4b1e      	ldr	r3, [pc, #120]	@ (8002a9c <main+0xd3c>)
 8002a24:	edc3 7a00 	vstr	s15, [r3]
					R_PWM = PID_Update(R_Velo_Error, 71.42f, 0.10f, 0.00f, 0.01f, -100.0f, 100.0f, &pid_r_v);
 8002a28:	4b1c      	ldr	r3, [pc, #112]	@ (8002a9c <main+0xd3c>)
 8002a2a:	edd3 7a00 	vldr	s15, [r3]
 8002a2e:	481f      	ldr	r0, [pc, #124]	@ (8002aac <main+0xd4c>)
 8002a30:	ed9f 3a13 	vldr	s6, [pc, #76]	@ 8002a80 <main+0xd20>
 8002a34:	eddf 2a13 	vldr	s5, [pc, #76]	@ 8002a84 <main+0xd24>
 8002a38:	ed9f 2a1d 	vldr	s4, [pc, #116]	@ 8002ab0 <main+0xd50>
 8002a3c:	eddf 1a0e 	vldr	s3, [pc, #56]	@ 8002a78 <main+0xd18>
 8002a40:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 8002ab4 <main+0xd54>
 8002a44:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8002ae0 <main+0xd80>
 8002a48:	eeb0 0a67 	vmov.f32	s0, s15
 8002a4c:	f001 fc02 	bl	8004254 <PID_Update>
 8002a50:	eef0 7a40 	vmov.f32	s15, s0
 8002a54:	4b18      	ldr	r3, [pc, #96]	@ (8002ab8 <main+0xd58>)
 8002a56:	edc3 7a00 	vstr	s15, [r3]
 8002a5a:	e043      	b.n	8002ae4 <main+0xd84>
 8002a5c:	f3af 8000 	nop.w
 8002a60:	1e8e6080 	.word	0x1e8e6080
 8002a64:	bffeb7bf 	.word	0xbffeb7bf
 8002a68:	bfb15b57 	.word	0xbfb15b57
 8002a6c:	40143eec 	.word	0x40143eec
 8002a70:	20000b7e 	.word	0x20000b7e
 8002a74:	20000b7c 	.word	0x20000b7c
 8002a78:	00000000 	.word	0x00000000
 8002a7c:	20000a78 	.word	0x20000a78
 8002a80:	42c80000 	.word	0x42c80000
 8002a84:	c2c80000 	.word	0xc2c80000
 8002a88:	20000b5c 	.word	0x20000b5c
 8002a8c:	43fa0000 	.word	0x43fa0000
 8002a90:	c3fa0000 	.word	0xc3fa0000
 8002a94:	20000b60 	.word	0x20000b60
 8002a98:	20000ac0 	.word	0x20000ac0
 8002a9c:	20000b6c 	.word	0x20000b6c
 8002aa0:	20000b00 	.word	0x20000b00
 8002aa4:	20000b70 	.word	0x20000b70
 8002aa8:	20001280 	.word	0x20001280
 8002aac:	20000bc4 	.word	0x20000bc4
 8002ab0:	3c23d70a 	.word	0x3c23d70a
 8002ab4:	3dcccccd 	.word	0x3dcccccd
 8002ab8:	20000b74 	.word	0x20000b74
 8002abc:	20000bcc 	.word	0x20000bcc
 8002ac0:	3e4ccccd 	.word	0x3e4ccccd
 8002ac4:	20000b78 	.word	0x20000b78
 8002ac8:	43988000 	.word	0x43988000
 8002acc:	20000b54 	.word	0x20000b54
 8002ad0:	20000b64 	.word	0x20000b64
 8002ad4:	20000b58 	.word	0x20000b58
 8002ad8:	20000b68 	.word	0x20000b68
 8002adc:	20001288 	.word	0x20001288
 8002ae0:	428ed70a 	.word	0x428ed70a
 8002ae4:	e018      	b.n	8002b18 <main+0xdb8>
				}
				else{
					R_PWM = PID_Update(R_Pos_Error, 16.00f, 32.00f, 8.00f, 0.01f, -100.0f, 100.0f, &pid_r);
 8002ae6:	4bc8      	ldr	r3, [pc, #800]	@ (8002e08 <main+0x10a8>)
 8002ae8:	edd3 7a00 	vldr	s15, [r3]
 8002aec:	48c7      	ldr	r0, [pc, #796]	@ (8002e0c <main+0x10ac>)
 8002aee:	ed9f 3ac8 	vldr	s6, [pc, #800]	@ 8002e10 <main+0x10b0>
 8002af2:	eddf 2ac8 	vldr	s5, [pc, #800]	@ 8002e14 <main+0x10b4>
 8002af6:	ed9f 2ac8 	vldr	s4, [pc, #800]	@ 8002e18 <main+0x10b8>
 8002afa:	eef2 1a00 	vmov.f32	s3, #32	@ 0x41000000  8.0
 8002afe:	ed9f 1ac7 	vldr	s2, [pc, #796]	@ 8002e1c <main+0x10bc>
 8002b02:	eef3 0a00 	vmov.f32	s1, #48	@ 0x41800000  16.0
 8002b06:	eeb0 0a67 	vmov.f32	s0, s15
 8002b0a:	f001 fba3 	bl	8004254 <PID_Update>
 8002b0e:	eef0 7a40 	vmov.f32	s15, s0
 8002b12:	4bc3      	ldr	r3, [pc, #780]	@ (8002e20 <main+0x10c0>)
 8002b14:	edc3 7a00 	vstr	s15, [r3]
				}

				if (prismatic.finished == 0) {
 8002b18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d130      	bne.n	8002b82 <main+0xe22>
					prismatic.current_position = Prismatic_QEIdata.mmPosition;
 8002b20:	4bc0      	ldr	r3, [pc, #768]	@ (8002e24 <main+0x10c4>)
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
					Trapezoidal_Update(&prismatic, 0.01);
 8002b28:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002b2c:	ed9f 0aba 	vldr	s0, [pc, #744]	@ 8002e18 <main+0x10b8>
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff f81f 	bl	8001b74 <Trapezoidal_Update>
					P_Velo_Error = (Prismatic_QEIdata.Velocity
 8002b36:	4bbb      	ldr	r3, [pc, #748]	@ (8002e24 <main+0x10c4>)
 8002b38:	ed93 7a08 	vldr	s14, [r3, #32]
							- prismatic.current_velocity) * -1;
 8002b3c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002b40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b44:	eef1 7a67 	vneg.f32	s15, s15
					P_Velo_Error = (Prismatic_QEIdata.Velocity
 8002b48:	4bb7      	ldr	r3, [pc, #732]	@ (8002e28 <main+0x10c8>)
 8002b4a:	edc3 7a00 	vstr	s15, [r3]
					P_PWM = PID_Update(P_Velo_Error, 0.2f, 1.5f, 0.00f, 0.01f, -100.0f, 100.0f, &pid_p_v);
 8002b4e:	4bb6      	ldr	r3, [pc, #728]	@ (8002e28 <main+0x10c8>)
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	48b5      	ldr	r0, [pc, #724]	@ (8002e2c <main+0x10cc>)
 8002b56:	ed9f 3aae 	vldr	s6, [pc, #696]	@ 8002e10 <main+0x10b0>
 8002b5a:	eddf 2aae 	vldr	s5, [pc, #696]	@ 8002e14 <main+0x10b4>
 8002b5e:	ed9f 2aae 	vldr	s4, [pc, #696]	@ 8002e18 <main+0x10b8>
 8002b62:	eddf 1ac8 	vldr	s3, [pc, #800]	@ 8002e84 <main+0x1124>
 8002b66:	eeb7 1a08 	vmov.f32	s2, #120	@ 0x3fc00000  1.5
 8002b6a:	eddf 0ab1 	vldr	s1, [pc, #708]	@ 8002e30 <main+0x10d0>
 8002b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b72:	f001 fb6f 	bl	8004254 <PID_Update>
 8002b76:	eef0 7a40 	vmov.f32	s15, s0
 8002b7a:	4bae      	ldr	r3, [pc, #696]	@ (8002e34 <main+0x10d4>)
 8002b7c:	edc3 7a00 	vstr	s15, [r3]
 8002b80:	e018      	b.n	8002bb4 <main+0xe54>
				}
				else{
					P_PWM = PID_Update(P_Pos_Error, 0.333f, 1.20f, 0.15f, 0.01f, -100.0f, 100.0f, &pid_p);
 8002b82:	4bad      	ldr	r3, [pc, #692]	@ (8002e38 <main+0x10d8>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	48ac      	ldr	r0, [pc, #688]	@ (8002e3c <main+0x10dc>)
 8002b8a:	ed9f 3aa1 	vldr	s6, [pc, #644]	@ 8002e10 <main+0x10b0>
 8002b8e:	eddf 2aa1 	vldr	s5, [pc, #644]	@ 8002e14 <main+0x10b4>
 8002b92:	ed9f 2aa1 	vldr	s4, [pc, #644]	@ 8002e18 <main+0x10b8>
 8002b96:	eddf 1aaa 	vldr	s3, [pc, #680]	@ 8002e40 <main+0x10e0>
 8002b9a:	ed9f 1aaa 	vldr	s2, [pc, #680]	@ 8002e44 <main+0x10e4>
 8002b9e:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 8002e48 <main+0x10e8>
 8002ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ba6:	f001 fb55 	bl	8004254 <PID_Update>
 8002baa:	eef0 7a40 	vmov.f32	s15, s0
 8002bae:	4ba1      	ldr	r3, [pc, #644]	@ (8002e34 <main+0x10d4>)
 8002bb0:	edc3 7a00 	vstr	s15, [r3]
				}
			}

			Set_Motor(0, R_PWM);
 8002bb4:	4b9a      	ldr	r3, [pc, #616]	@ (8002e20 <main+0x10c0>)
 8002bb6:	edd3 7a00 	vldr	s15, [r3]
 8002bba:	eeb0 0a67 	vmov.f32	s0, s15
 8002bbe:	2000      	movs	r0, #0
 8002bc0:	f001 fd8a 	bl	80046d8 <Set_Motor>
			Set_Motor(1, P_PWM);
 8002bc4:	4b9b      	ldr	r3, [pc, #620]	@ (8002e34 <main+0x10d4>)
 8002bc6:	edd3 7a00 	vldr	s15, [r3]
 8002bca:	eeb0 0a67 	vmov.f32	s0, s15
 8002bce:	2001      	movs	r0, #1
 8002bd0:	f001 fd82 	bl	80046d8 <Set_Motor>
			if (fabsf(R_Pos_Error) < R_ERR_TOL_RAD
 8002bd4:	4b8c      	ldr	r3, [pc, #560]	@ (8002e08 <main+0x10a8>)
 8002bd6:	edd3 7a00 	vldr	s15, [r3]
 8002bda:	eef0 7ae7 	vabs.f32	s15, s15
 8002bde:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8002e4c <main+0x10ec>
 8002be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bea:	d52c      	bpl.n	8002c46 <main+0xee6>
					&& fabsf(P_Pos_Error) < P_ERR_TOL_MM) {
 8002bec:	4b92      	ldr	r3, [pc, #584]	@ (8002e38 <main+0x10d8>)
 8002bee:	edd3 7a00 	vldr	s15, [r3]
 8002bf2:	eef0 7ae7 	vabs.f32	s15, s15
 8002bf6:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8002e30 <main+0x10d0>
 8002bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c02:	d520      	bpl.n	8002c46 <main+0xee6>
				/* within window —— start or continue timer */
				if (lock_timer_us == 0)
 8002c04:	4b92      	ldr	r3, [pc, #584]	@ (8002e50 <main+0x10f0>)
 8002c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	d107      	bne.n	8002c1e <main+0xebe>
					lock_timer_us = micros(); /* start timing */
 8002c0e:	f001 fb07 	bl	8004220 <micros>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	498e      	ldr	r1, [pc, #568]	@ (8002e50 <main+0x10f0>)
 8002c18:	e9c1 2300 	strd	r2, r3, [r1]
				if (lock_timer_us == 0)
 8002c1c:	e01b      	b.n	8002c56 <main+0xef6>

				else if ((micros() - lock_timer_us) >= HOLD_TIME_US) {
 8002c1e:	f001 faff 	bl	8004220 <micros>
 8002c22:	4b8b      	ldr	r3, [pc, #556]	@ (8002e50 <main+0x10f0>)
 8002c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c28:	1a84      	subs	r4, r0, r2
 8002c2a:	eb61 0503 	sbc.w	r5, r1, r3
 8002c2e:	4b89      	ldr	r3, [pc, #548]	@ (8002e54 <main+0x10f4>)
 8002c30:	429c      	cmp	r4, r3
 8002c32:	f175 0300 	sbcs.w	r3, r5, #0
 8002c36:	d30e      	bcc.n	8002c56 <main+0xef6>
					Set_Servo(1);
 8002c38:	2001      	movs	r0, #1
 8002c3a:	f001 fdcb 	bl	80047d4 <Set_Servo>
					Mode = 1;
 8002c3e:	4a86      	ldr	r2, [pc, #536]	@ (8002e58 <main+0x10f8>)
 8002c40:	2301      	movs	r3, #1
 8002c42:	7013      	strb	r3, [r2, #0]
				if (lock_timer_us == 0)
 8002c44:	e007      	b.n	8002c56 <main+0xef6>
				}
			} else {
				lock_timer_us = 0;
 8002c46:	4982      	ldr	r1, [pc, #520]	@ (8002e50 <main+0x10f0>)
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	e9c1 2300 	strd	r2, r3, [r1]
 8002c54:	e000      	b.n	8002c58 <main+0xef8>
				if (lock_timer_us == 0)
 8002c56:	bf00      	nop
			}
		}
		//////////////////////////////////////////////////////////////

		//////////////////////// <<CALIBRATING>> /////////////////////
		if (Mode == 3) {
 8002c58:	4b7f      	ldr	r3, [pc, #508]	@ (8002e58 <main+0x10f8>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b03      	cmp	r3, #3
 8002c5e:	f040 828a 	bne.w	8003176 <main+0x1416>
			switch (calibState) {
 8002c62:	4b7e      	ldr	r3, [pc, #504]	@ (8002e5c <main+0x10fc>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2b0c      	cmp	r3, #12
 8002c68:	f200 8285 	bhi.w	8003176 <main+0x1416>
 8002c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c74 <main+0xf14>)
 8002c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c72:	bf00      	nop
 8002c74:	08002ca9 	.word	0x08002ca9
 8002c78:	08002cdf 	.word	0x08002cdf
 8002c7c:	08002d25 	.word	0x08002d25
 8002c80:	08002d6f 	.word	0x08002d6f
 8002c84:	08002db9 	.word	0x08002db9
 8002c88:	08002e89 	.word	0x08002e89
 8002c8c:	08002ee1 	.word	0x08002ee1
 8002c90:	08002f21 	.word	0x08002f21
 8002c94:	08002f7f 	.word	0x08002f7f
 8002c98:	08002feb 	.word	0x08002feb
 8002c9c:	08003057 	.word	0x08003057
 8002ca0:	080030c7 	.word	0x080030c7
 8002ca4:	08003109 	.word	0x08003109
			case CALIB_IDLE:
				Set_Motor(0, 0);
 8002ca8:	ed9f 0a76 	vldr	s0, [pc, #472]	@ 8002e84 <main+0x1124>
 8002cac:	2000      	movs	r0, #0
 8002cae:	f001 fd13 	bl	80046d8 <Set_Motor>
				Set_Motor(1, 0);
 8002cb2:	ed9f 0a74 	vldr	s0, [pc, #464]	@ 8002e84 <main+0x1124>
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	f001 fd0e 	bl	80046d8 <Set_Motor>
				P_Limit = 0;
 8002cbc:	4a68      	ldr	r2, [pc, #416]	@ (8002e60 <main+0x1100>)
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	7013      	strb	r3, [r2, #0]
				R_Limit = 0;
 8002cc2:	4a68      	ldr	r2, [pc, #416]	@ (8002e64 <main+0x1104>)
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	7013      	strb	r3, [r2, #0]
				calibState = CALIB_WAIT_REMOTE;
 8002cc8:	4a64      	ldr	r2, [pc, #400]	@ (8002e5c <main+0x10fc>)
 8002cca:	2301      	movs	r3, #1
 8002ccc:	7013      	strb	r3, [r2, #0]
				calib_timer = micros();
 8002cce:	f001 faa7 	bl	8004220 <micros>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	4964      	ldr	r1, [pc, #400]	@ (8002e68 <main+0x1108>)
 8002cd8:	e9c1 2300 	strd	r2, r3, [r1]
				break;
 8002cdc:	e24b      	b.n	8003176 <main+0x1416>

			case CALIB_WAIT_REMOTE:
				if (Receiver[0] > 80) {
 8002cde:	4b63      	ldr	r3, [pc, #396]	@ (8002e6c <main+0x110c>)
 8002ce0:	edd3 7a00 	vldr	s15, [r3]
 8002ce4:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8002e70 <main+0x1110>
 8002ce8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf0:	dd06      	ble.n	8002d00 <main+0xfa0>
					Cal_Side = 1;
 8002cf2:	4a60      	ldr	r2, [pc, #384]	@ (8002e74 <main+0x1114>)
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_MOVE_P_TO_LIMIT;
 8002cf8:	4a58      	ldr	r2, [pc, #352]	@ (8002e5c <main+0x10fc>)
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	7013      	strb	r3, [r2, #0]
				} else if (Receiver[0] < -80) {
					Cal_Side = 2;
					calibState = CALIB_MOVE_P_TO_LIMIT;
				}
				break;
 8002cfe:	e23a      	b.n	8003176 <main+0x1416>
				} else if (Receiver[0] < -80) {
 8002d00:	4b5a      	ldr	r3, [pc, #360]	@ (8002e6c <main+0x110c>)
 8002d02:	edd3 7a00 	vldr	s15, [r3]
 8002d06:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8002e78 <main+0x1118>
 8002d0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d12:	d400      	bmi.n	8002d16 <main+0xfb6>
				break;
 8002d14:	e22f      	b.n	8003176 <main+0x1416>
					Cal_Side = 2;
 8002d16:	4a57      	ldr	r2, [pc, #348]	@ (8002e74 <main+0x1114>)
 8002d18:	2302      	movs	r3, #2
 8002d1a:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_MOVE_P_TO_LIMIT;
 8002d1c:	4a4f      	ldr	r2, [pc, #316]	@ (8002e5c <main+0x10fc>)
 8002d1e:	2302      	movs	r3, #2
 8002d20:	7013      	strb	r3, [r2, #0]
				break;
 8002d22:	e228      	b.n	8003176 <main+0x1416>

			case CALIB_MOVE_P_TO_LIMIT:
				Set_Motor(1, -15);
 8002d24:	eeba 0a0e 	vmov.f32	s0, #174	@ 0xc1700000 -15.0
 8002d28:	2001      	movs	r0, #1
 8002d2a:	f001 fcd5 	bl	80046d8 <Set_Motor>

				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1 || P_Limit > 0) {
 8002d2e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002d32:	4852      	ldr	r0, [pc, #328]	@ (8002e7c <main+0x111c>)
 8002d34:	f002 ffa4 	bl	8005c80 <HAL_GPIO_ReadPin>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d004      	beq.n	8002d48 <main+0xfe8>
 8002d3e:	4b48      	ldr	r3, [pc, #288]	@ (8002e60 <main+0x1100>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 81f0 	beq.w	8003128 <main+0x13c8>
					Set_Motor(1, 0);
 8002d48:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 8002e84 <main+0x1124>
 8002d4c:	2001      	movs	r0, #1
 8002d4e:	f001 fcc3 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 8002d52:	f001 fa65 	bl	8004220 <micros>
 8002d56:	4602      	mov	r2, r0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	4943      	ldr	r1, [pc, #268]	@ (8002e68 <main+0x1108>)
 8002d5c:	e9c1 2300 	strd	r2, r3, [r1]
					P_Limit = 0;
 8002d60:	4a3f      	ldr	r2, [pc, #252]	@ (8002e60 <main+0x1100>)
 8002d62:	2300      	movs	r3, #0
 8002d64:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_BACKOFF_P;
 8002d66:	4a3d      	ldr	r2, [pc, #244]	@ (8002e5c <main+0x10fc>)
 8002d68:	2303      	movs	r3, #3
 8002d6a:	7013      	strb	r3, [r2, #0]
				}
				break;
 8002d6c:	e1dc      	b.n	8003128 <main+0x13c8>

			case CALIB_WAIT_BACKOFF_P:
				Set_Motor(1, 0);
 8002d6e:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 8002e84 <main+0x1124>
 8002d72:	2001      	movs	r0, #1
 8002d74:	f001 fcb0 	bl	80046d8 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 8002d78:	f001 fa52 	bl	8004220 <micros>
 8002d7c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e68 <main+0x1108>)
 8002d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d82:	ebb0 0802 	subs.w	r8, r0, r2
 8002d86:	eb61 0903 	sbc.w	r9, r1, r3
 8002d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e80 <main+0x1120>)
 8002d8c:	4598      	cmp	r8, r3
 8002d8e:	f179 0300 	sbcs.w	r3, r9, #0
 8002d92:	d311      	bcc.n	8002db8 <main+0x1058>
					Set_Motor(1, 15);
 8002d94:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8002d98:	2001      	movs	r0, #1
 8002d9a:	f001 fc9d 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 8002d9e:	f001 fa3f 	bl	8004220 <micros>
 8002da2:	4602      	mov	r2, r0
 8002da4:	460b      	mov	r3, r1
 8002da6:	4930      	ldr	r1, [pc, #192]	@ (8002e68 <main+0x1108>)
 8002da8:	e9c1 2300 	strd	r2, r3, [r1]
					P_Limit = 0;
 8002dac:	4a2c      	ldr	r2, [pc, #176]	@ (8002e60 <main+0x1100>)
 8002dae:	2300      	movs	r3, #0
 8002db0:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_BACKOFF_P;
 8002db2:	4a2a      	ldr	r2, [pc, #168]	@ (8002e5c <main+0x10fc>)
 8002db4:	2304      	movs	r3, #4
 8002db6:	7013      	strb	r3, [r2, #0]
				}

			case CALIB_BACKOFF_P:
				Set_Motor(1, 15);
 8002db8:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	f001 fc8b 	bl	80046d8 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 8002dc2:	f001 fa2d 	bl	8004220 <micros>
 8002dc6:	4b28      	ldr	r3, [pc, #160]	@ (8002e68 <main+0x1108>)
 8002dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dcc:	ebb0 0a02 	subs.w	sl, r0, r2
 8002dd0:	eb61 0b03 	sbc.w	fp, r1, r3
 8002dd4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e80 <main+0x1120>)
 8002dd6:	459a      	cmp	sl, r3
 8002dd8:	f17b 0300 	sbcs.w	r3, fp, #0
 8002ddc:	f0c0 81a6 	bcc.w	800312c <main+0x13cc>
					Set_Motor(1, 0);
 8002de0:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8002e84 <main+0x1124>
 8002de4:	2001      	movs	r0, #1
 8002de6:	f001 fc77 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 8002dea:	f001 fa19 	bl	8004220 <micros>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	491d      	ldr	r1, [pc, #116]	@ (8002e68 <main+0x1108>)
 8002df4:	e9c1 2300 	strd	r2, r3, [r1]
					P_Limit = 0;
 8002df8:	4a19      	ldr	r2, [pc, #100]	@ (8002e60 <main+0x1100>)
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_RETOUCH_P;
 8002dfe:	4a17      	ldr	r2, [pc, #92]	@ (8002e5c <main+0x10fc>)
 8002e00:	2305      	movs	r3, #5
 8002e02:	7013      	strb	r3, [r2, #0]
				}
				break;
 8002e04:	e192      	b.n	800312c <main+0x13cc>
 8002e06:	bf00      	nop
 8002e08:	20000b64 	.word	0x20000b64
 8002e0c:	20000bb4 	.word	0x20000bb4
 8002e10:	42c80000 	.word	0x42c80000
 8002e14:	c2c80000 	.word	0xc2c80000
 8002e18:	3c23d70a 	.word	0x3c23d70a
 8002e1c:	42000000 	.word	0x42000000
 8002e20:	20000b74 	.word	0x20000b74
 8002e24:	20000b00 	.word	0x20000b00
 8002e28:	20000b70 	.word	0x20000b70
 8002e2c:	20000bcc 	.word	0x20000bcc
 8002e30:	3e4ccccd 	.word	0x3e4ccccd
 8002e34:	20000b78 	.word	0x20000b78
 8002e38:	20000b68 	.word	0x20000b68
 8002e3c:	20000bbc 	.word	0x20000bbc
 8002e40:	3e19999a 	.word	0x3e19999a
 8002e44:	3f99999a 	.word	0x3f99999a
 8002e48:	3eaa7efa 	.word	0x3eaa7efa
 8002e4c:	3d0b4396 	.word	0x3d0b4396
 8002e50:	20000b88 	.word	0x20000b88
 8002e54:	000f4240 	.word	0x000f4240
 8002e58:	20000b7c 	.word	0x20000b7c
 8002e5c:	20000bd4 	.word	0x20000bd4
 8002e60:	20000b81 	.word	0x20000b81
 8002e64:	20000b82 	.word	0x20000b82
 8002e68:	20000bd8 	.word	0x20000bd8
 8002e6c:	20000a78 	.word	0x20000a78
 8002e70:	42a00000 	.word	0x42a00000
 8002e74:	20000be0 	.word	0x20000be0
 8002e78:	c2a00000 	.word	0xc2a00000
 8002e7c:	48000400 	.word	0x48000400
 8002e80:	000186a1 	.word	0x000186a1
 8002e84:	00000000 	.word	0x00000000

			case CALIB_WAIT_RETOUCH_P:
				Set_Motor(1, 0);
 8002e88:	ed1f 0a02 	vldr	s0, [pc, #-8]	@ 8002e84 <main+0x1124>
 8002e8c:	2001      	movs	r0, #1
 8002e8e:	f001 fc23 	bl	80046d8 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 8002e92:	f001 f9c5 	bl	8004220 <micros>
 8002e96:	4bac      	ldr	r3, [pc, #688]	@ (8003148 <main+0x13e8>)
 8002e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9c:	1a86      	subs	r6, r0, r2
 8002e9e:	643e      	str	r6, [r7, #64]	@ 0x40
 8002ea0:	eb61 0303 	sbc.w	r3, r1, r3
 8002ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ea6:	4ba9      	ldr	r3, [pc, #676]	@ (800314c <main+0x13ec>)
 8002ea8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002eac:	4602      	mov	r2, r0
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	f173 0300 	sbcs.w	r3, r3, #0
 8002eb6:	f0c0 813b 	bcc.w	8003130 <main+0x13d0>
					Set_Motor(1, -5);
 8002eba:	eeb9 0a04 	vmov.f32	s0, #148	@ 0xc0a00000 -5.0
 8002ebe:	2001      	movs	r0, #1
 8002ec0:	f001 fc0a 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 8002ec4:	f001 f9ac 	bl	8004220 <micros>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	499e      	ldr	r1, [pc, #632]	@ (8003148 <main+0x13e8>)
 8002ece:	e9c1 2300 	strd	r2, r3, [r1]
					P_Limit = 0;
 8002ed2:	4a9f      	ldr	r2, [pc, #636]	@ (8003150 <main+0x13f0>)
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_RETOUCH_P;
 8002ed8:	4a9e      	ldr	r2, [pc, #632]	@ (8003154 <main+0x13f4>)
 8002eda:	2306      	movs	r3, #6
 8002edc:	7013      	strb	r3, [r2, #0]
				}
				break;
 8002ede:	e127      	b.n	8003130 <main+0x13d0>

			case CALIB_RETOUCH_P:
				Set_Motor(1, -5);
 8002ee0:	eeb9 0a04 	vmov.f32	s0, #148	@ 0xc0a00000 -5.0
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	f001 fbf7 	bl	80046d8 <Set_Motor>

				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1 || P_Limit > 0) {
 8002eea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002eee:	489a      	ldr	r0, [pc, #616]	@ (8003158 <main+0x13f8>)
 8002ef0:	f002 fec6 	bl	8005c80 <HAL_GPIO_ReadPin>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d004      	beq.n	8002f04 <main+0x11a4>
 8002efa:	4b95      	ldr	r3, [pc, #596]	@ (8003150 <main+0x13f0>)
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 8118 	beq.w	8003134 <main+0x13d4>
					Set_Motor(1, 0);
 8002f04:	ed9f 0a95 	vldr	s0, [pc, #596]	@ 800315c <main+0x13fc>
 8002f08:	2001      	movs	r0, #1
 8002f0a:	f001 fbe5 	bl	80046d8 <Set_Motor>
					Reset_P();
 8002f0e:	f001 fc9b 	bl	8004848 <Reset_P>
					P_Limit = 0;
 8002f12:	4a8f      	ldr	r2, [pc, #572]	@ (8003150 <main+0x13f0>)
 8002f14:	2300      	movs	r3, #0
 8002f16:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_MOVE_R_TO_LIMIT;
 8002f18:	4a8e      	ldr	r2, [pc, #568]	@ (8003154 <main+0x13f4>)
 8002f1a:	2307      	movs	r3, #7
 8002f1c:	7013      	strb	r3, [r2, #0]
				}
				break;
 8002f1e:	e109      	b.n	8003134 <main+0x13d4>

			case CALIB_MOVE_R_TO_LIMIT:
				if (Cal_Side == 1)
 8002f20:	4b8f      	ldr	r3, [pc, #572]	@ (8003160 <main+0x1400>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d105      	bne.n	8002f34 <main+0x11d4>
					Set_Motor(0, -30);
 8002f28:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8002f2c:	2000      	movs	r0, #0
 8002f2e:	f001 fbd3 	bl	80046d8 <Set_Motor>
 8002f32:	e004      	b.n	8002f3e <main+0x11de>
				else
					Set_Motor(0, 30);
 8002f34:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8002f38:	2000      	movs	r0, #0
 8002f3a:	f001 fbcd 	bl	80046d8 <Set_Motor>

				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1 || R_Limit > 0) {
 8002f3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002f42:	4885      	ldr	r0, [pc, #532]	@ (8003158 <main+0x13f8>)
 8002f44:	f002 fe9c 	bl	8005c80 <HAL_GPIO_ReadPin>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d004      	beq.n	8002f58 <main+0x11f8>
 8002f4e:	4b85      	ldr	r3, [pc, #532]	@ (8003164 <main+0x1404>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 80f0 	beq.w	8003138 <main+0x13d8>
					Set_Motor(0, 0);
 8002f58:	ed9f 0a80 	vldr	s0, [pc, #512]	@ 800315c <main+0x13fc>
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	f001 fbbb 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 8002f62:	f001 f95d 	bl	8004220 <micros>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4977      	ldr	r1, [pc, #476]	@ (8003148 <main+0x13e8>)
 8002f6c:	e9c1 2300 	strd	r2, r3, [r1]
					R_Limit = 0;
 8002f70:	4a7c      	ldr	r2, [pc, #496]	@ (8003164 <main+0x1404>)
 8002f72:	2300      	movs	r3, #0
 8002f74:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_BACKOFF_R;
 8002f76:	4a77      	ldr	r2, [pc, #476]	@ (8003154 <main+0x13f4>)
 8002f78:	2308      	movs	r3, #8
 8002f7a:	7013      	strb	r3, [r2, #0]
				}
				break;
 8002f7c:	e0dc      	b.n	8003138 <main+0x13d8>

			case CALIB_WAIT_BACKOFF_R:
				Set_Motor(0, 0);
 8002f7e:	ed9f 0a77 	vldr	s0, [pc, #476]	@ 800315c <main+0x13fc>
 8002f82:	2000      	movs	r0, #0
 8002f84:	f001 fba8 	bl	80046d8 <Set_Motor>

				if (micros() - calib_timer > 100000) {
 8002f88:	f001 f94a 	bl	8004220 <micros>
 8002f8c:	4b6e      	ldr	r3, [pc, #440]	@ (8003148 <main+0x13e8>)
 8002f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f92:	1a86      	subs	r6, r0, r2
 8002f94:	63be      	str	r6, [r7, #56]	@ 0x38
 8002f96:	eb61 0303 	sbc.w	r3, r1, r3
 8002f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f9c:	4b6b      	ldr	r3, [pc, #428]	@ (800314c <main+0x13ec>)
 8002f9e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	f173 0300 	sbcs.w	r3, r3, #0
 8002fac:	f0c0 80c6 	bcc.w	800313c <main+0x13dc>
					if (Cal_Side == 1)
 8002fb0:	4b6b      	ldr	r3, [pc, #428]	@ (8003160 <main+0x1400>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d105      	bne.n	8002fc4 <main+0x1264>
						Set_Motor(0, 30);
 8002fb8:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	f001 fb8b 	bl	80046d8 <Set_Motor>
 8002fc2:	e004      	b.n	8002fce <main+0x126e>
					else
						Set_Motor(0, -30);
 8002fc4:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8002fc8:	2000      	movs	r0, #0
 8002fca:	f001 fb85 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 8002fce:	f001 f927 	bl	8004220 <micros>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	495c      	ldr	r1, [pc, #368]	@ (8003148 <main+0x13e8>)
 8002fd8:	e9c1 2300 	strd	r2, r3, [r1]
					R_Limit = 0;
 8002fdc:	4a61      	ldr	r2, [pc, #388]	@ (8003164 <main+0x1404>)
 8002fde:	2300      	movs	r3, #0
 8002fe0:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_BACKOFF_R;
 8002fe2:	4a5c      	ldr	r2, [pc, #368]	@ (8003154 <main+0x13f4>)
 8002fe4:	2309      	movs	r3, #9
 8002fe6:	7013      	strb	r3, [r2, #0]
				}
				break;
 8002fe8:	e0a8      	b.n	800313c <main+0x13dc>

			case CALIB_BACKOFF_R:
				if (Cal_Side == 1)
 8002fea:	4b5d      	ldr	r3, [pc, #372]	@ (8003160 <main+0x1400>)
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d105      	bne.n	8002ffe <main+0x129e>
					Set_Motor(0, 30);
 8002ff2:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f001 fb6e 	bl	80046d8 <Set_Motor>
 8002ffc:	e004      	b.n	8003008 <main+0x12a8>
				else
					Set_Motor(0, -30);
 8002ffe:	eebb 0a0e 	vmov.f32	s0, #190	@ 0xc1f00000 -30.0
 8003002:	2000      	movs	r0, #0
 8003004:	f001 fb68 	bl	80046d8 <Set_Motor>

				if (micros() - calib_timer > 200000) {
 8003008:	f001 f90a 	bl	8004220 <micros>
 800300c:	4b4e      	ldr	r3, [pc, #312]	@ (8003148 <main+0x13e8>)
 800300e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003012:	1a86      	subs	r6, r0, r2
 8003014:	633e      	str	r6, [r7, #48]	@ 0x30
 8003016:	eb61 0303 	sbc.w	r3, r1, r3
 800301a:	637b      	str	r3, [r7, #52]	@ 0x34
 800301c:	4b52      	ldr	r3, [pc, #328]	@ (8003168 <main+0x1408>)
 800301e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003022:	4602      	mov	r2, r0
 8003024:	429a      	cmp	r2, r3
 8003026:	460b      	mov	r3, r1
 8003028:	f173 0300 	sbcs.w	r3, r3, #0
 800302c:	f0c0 8088 	bcc.w	8003140 <main+0x13e0>
					Set_Motor(0, 0);
 8003030:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 800315c <main+0x13fc>
 8003034:	2000      	movs	r0, #0
 8003036:	f001 fb4f 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 800303a:	f001 f8f1 	bl	8004220 <micros>
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4941      	ldr	r1, [pc, #260]	@ (8003148 <main+0x13e8>)
 8003044:	e9c1 2300 	strd	r2, r3, [r1]
					R_Limit = 0;
 8003048:	4a46      	ldr	r2, [pc, #280]	@ (8003164 <main+0x1404>)
 800304a:	2300      	movs	r3, #0
 800304c:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_WAIT_RETOUCH_R;
 800304e:	4a41      	ldr	r2, [pc, #260]	@ (8003154 <main+0x13f4>)
 8003050:	230a      	movs	r3, #10
 8003052:	7013      	strb	r3, [r2, #0]
				}
				break;
 8003054:	e074      	b.n	8003140 <main+0x13e0>

			case CALIB_WAIT_RETOUCH_R:
				Set_Motor(0, 0);
 8003056:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 800315c <main+0x13fc>
 800305a:	2000      	movs	r0, #0
 800305c:	f001 fb3c 	bl	80046d8 <Set_Motor>
				Z_index_R = 0;
 8003060:	4a42      	ldr	r2, [pc, #264]	@ (800316c <main+0x140c>)
 8003062:	2300      	movs	r3, #0
 8003064:	7013      	strb	r3, [r2, #0]

				if (micros() - calib_timer > 100000) {
 8003066:	f001 f8db 	bl	8004220 <micros>
 800306a:	4b37      	ldr	r3, [pc, #220]	@ (8003148 <main+0x13e8>)
 800306c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003070:	1a86      	subs	r6, r0, r2
 8003072:	62be      	str	r6, [r7, #40]	@ 0x28
 8003074:	eb61 0303 	sbc.w	r3, r1, r3
 8003078:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800307a:	4b34      	ldr	r3, [pc, #208]	@ (800314c <main+0x13ec>)
 800307c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003080:	4602      	mov	r2, r0
 8003082:	429a      	cmp	r2, r3
 8003084:	460b      	mov	r3, r1
 8003086:	f173 0300 	sbcs.w	r3, r3, #0
 800308a:	d35b      	bcc.n	8003144 <main+0x13e4>
					if (Cal_Side == 1)
 800308c:	4b34      	ldr	r3, [pc, #208]	@ (8003160 <main+0x1400>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d105      	bne.n	80030a0 <main+0x1340>
						Set_Motor(0, -15);
 8003094:	eeba 0a0e 	vmov.f32	s0, #174	@ 0xc1700000 -15.0
 8003098:	2000      	movs	r0, #0
 800309a:	f001 fb1d 	bl	80046d8 <Set_Motor>
 800309e:	e004      	b.n	80030aa <main+0x134a>
					else
						Set_Motor(0, 15);
 80030a0:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 80030a4:	2000      	movs	r0, #0
 80030a6:	f001 fb17 	bl	80046d8 <Set_Motor>
					calib_timer = micros();
 80030aa:	f001 f8b9 	bl	8004220 <micros>
 80030ae:	4602      	mov	r2, r0
 80030b0:	460b      	mov	r3, r1
 80030b2:	4925      	ldr	r1, [pc, #148]	@ (8003148 <main+0x13e8>)
 80030b4:	e9c1 2300 	strd	r2, r3, [r1]
					R_Limit = 0;
 80030b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003164 <main+0x1404>)
 80030ba:	2300      	movs	r3, #0
 80030bc:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_RETOUCH_R;
 80030be:	4a25      	ldr	r2, [pc, #148]	@ (8003154 <main+0x13f4>)
 80030c0:	230b      	movs	r3, #11
 80030c2:	7013      	strb	r3, [r2, #0]
				}
				break;
 80030c4:	e03e      	b.n	8003144 <main+0x13e4>

			case CALIB_RETOUCH_R:
				if (Cal_Side == 1)
 80030c6:	4b26      	ldr	r3, [pc, #152]	@ (8003160 <main+0x1400>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d105      	bne.n	80030da <main+0x137a>
					Set_Motor(0, -15);
 80030ce:	eeba 0a0e 	vmov.f32	s0, #174	@ 0xc1700000 -15.0
 80030d2:	2000      	movs	r0, #0
 80030d4:	f001 fb00 	bl	80046d8 <Set_Motor>
 80030d8:	e004      	b.n	80030e4 <main+0x1384>
				else
					Set_Motor(0, 15);
 80030da:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 80030de:	2000      	movs	r0, #0
 80030e0:	f001 fafa 	bl	80046d8 <Set_Motor>

//				if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1 || R_Limit > 0) {
				if (Z_index_R > 0) {
 80030e4:	4b21      	ldr	r3, [pc, #132]	@ (800316c <main+0x140c>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d043      	beq.n	8003174 <main+0x1414>
					Set_Motor(0, 0);
 80030ec:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 800315c <main+0x13fc>
 80030f0:	2000      	movs	r0, #0
 80030f2:	f001 faf1 	bl	80046d8 <Set_Motor>
					Reset_R();
 80030f6:	f001 fb97 	bl	8004828 <Reset_R>
					R_Limit = 0;
 80030fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003164 <main+0x1404>)
 80030fc:	2300      	movs	r3, #0
 80030fe:	7013      	strb	r3, [r2, #0]
					calibState = CALIB_DONE;
 8003100:	4a14      	ldr	r2, [pc, #80]	@ (8003154 <main+0x13f4>)
 8003102:	230c      	movs	r3, #12
 8003104:	7013      	strb	r3, [r2, #0]
				}
				break;
 8003106:	e035      	b.n	8003174 <main+0x1414>

			case CALIB_DONE:
				Cal_Side = 0;
 8003108:	4a15      	ldr	r2, [pc, #84]	@ (8003160 <main+0x1400>)
 800310a:	2300      	movs	r3, #0
 800310c:	7013      	strb	r3, [r2, #0]
				Mode = 0;
 800310e:	4a18      	ldr	r2, [pc, #96]	@ (8003170 <main+0x1410>)
 8003110:	2300      	movs	r3, #0
 8003112:	7013      	strb	r3, [r2, #0]
				P_Limit = 0;
 8003114:	4a0e      	ldr	r2, [pc, #56]	@ (8003150 <main+0x13f0>)
 8003116:	2300      	movs	r3, #0
 8003118:	7013      	strb	r3, [r2, #0]
				R_Limit = 0;
 800311a:	4a12      	ldr	r2, [pc, #72]	@ (8003164 <main+0x1404>)
 800311c:	2300      	movs	r3, #0
 800311e:	7013      	strb	r3, [r2, #0]
				calibState = CALIB_IDLE;
 8003120:	4a0c      	ldr	r2, [pc, #48]	@ (8003154 <main+0x13f4>)
 8003122:	2300      	movs	r3, #0
 8003124:	7013      	strb	r3, [r2, #0]
				break;
 8003126:	e026      	b.n	8003176 <main+0x1416>
				break;
 8003128:	bf00      	nop
 800312a:	e024      	b.n	8003176 <main+0x1416>
				break;
 800312c:	bf00      	nop
 800312e:	e022      	b.n	8003176 <main+0x1416>
				break;
 8003130:	bf00      	nop
 8003132:	e020      	b.n	8003176 <main+0x1416>
				break;
 8003134:	bf00      	nop
 8003136:	e01e      	b.n	8003176 <main+0x1416>
				break;
 8003138:	bf00      	nop
 800313a:	e01c      	b.n	8003176 <main+0x1416>
				break;
 800313c:	bf00      	nop
 800313e:	e01a      	b.n	8003176 <main+0x1416>
				break;
 8003140:	bf00      	nop
 8003142:	e018      	b.n	8003176 <main+0x1416>
				break;
 8003144:	bf00      	nop
 8003146:	e016      	b.n	8003176 <main+0x1416>
 8003148:	20000bd8 	.word	0x20000bd8
 800314c:	000186a1 	.word	0x000186a1
 8003150:	20000b81 	.word	0x20000b81
 8003154:	20000bd4 	.word	0x20000bd4
 8003158:	48000400 	.word	0x48000400
 800315c:	00000000 	.word	0x00000000
 8003160:	20000be0 	.word	0x20000be0
 8003164:	20000b82 	.word	0x20000b82
 8003168:	00030d41 	.word	0x00030d41
 800316c:	20000b38 	.word	0x20000b38
 8003170:	20000b7c 	.word	0x20000b7c
				break;
 8003174:	bf00      	nop
			}
		}
		//////////////////////////////////////////////////////////////

		//////////////////////////////////////////////////////////////
		if (Mode == 6) {
 8003176:	4bb2      	ldr	r3, [pc, #712]	@ (8003440 <main+0x16e0>)
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b06      	cmp	r3, #6
 800317c:	d102      	bne.n	8003184 <main+0x1424>
			Set_Servo(0);
 800317e:	2000      	movs	r0, #0
 8003180:	f001 fb28 	bl	80047d4 <Set_Servo>
		}
		//////////////////////////////////////////////////////////////

		//////////////////////////////////////////////////////////////
		if (Mode == 7) {
 8003184:	4bae      	ldr	r3, [pc, #696]	@ (8003440 <main+0x16e0>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b07      	cmp	r3, #7
 800318a:	d102      	bne.n	8003192 <main+0x1432>
			Set_Servo(1);
 800318c:	2001      	movs	r0, #1
 800318e:	f001 fb21 	bl	80047d4 <Set_Servo>
		}
		//////////////////////////////////////////////////////////////

		//////////////////////////////////////////////////////////////
		if (Mode == 8) {
 8003192:	4bab      	ldr	r3, [pc, #684]	@ (8003440 <main+0x16e0>)
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b08      	cmp	r3, #8
 8003198:	f47e ae74 	bne.w	8001e84 <main+0x124>
			static uint64_t pen_delay_timer;
			if (loop_counter == 1 && micros() - pen_delay_timer < 300000) {
 800319c:	4ba9      	ldr	r3, [pc, #676]	@ (8003444 <main+0x16e4>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d120      	bne.n	80031e6 <main+0x1486>
 80031a4:	f001 f83c 	bl	8004220 <micros>
 80031a8:	4ba7      	ldr	r3, [pc, #668]	@ (8003448 <main+0x16e8>)
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	1a86      	subs	r6, r0, r2
 80031b0:	623e      	str	r6, [r7, #32]
 80031b2:	eb61 0303 	sbc.w	r3, r1, r3
 80031b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80031b8:	4ba4      	ldr	r3, [pc, #656]	@ (800344c <main+0x16ec>)
 80031ba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80031be:	4602      	mov	r2, r0
 80031c0:	429a      	cmp	r2, r3
 80031c2:	460b      	mov	r3, r1
 80031c4:	f173 0300 	sbcs.w	r3, r3, #0
 80031c8:	d20d      	bcs.n	80031e6 <main+0x1486>
				Set_Motor(0, 0);
 80031ca:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8003450 <main+0x16f0>
 80031ce:	2000      	movs	r0, #0
 80031d0:	f001 fa82 	bl	80046d8 <Set_Motor>
				Set_Motor(1, 0);
 80031d4:	ed9f 0a9e 	vldr	s0, [pc, #632]	@ 8003450 <main+0x16f0>
 80031d8:	2001      	movs	r0, #1
 80031da:	f001 fa7d 	bl	80046d8 <Set_Motor>
				Set_Servo(1);
 80031de:	2001      	movs	r0, #1
 80031e0:	f001 faf8 	bl	80047d4 <Set_Servo>
 80031e4:	e197      	b.n	8003516 <main+0x17b6>
			} else if (loop_counter == 1
 80031e6:	4b97      	ldr	r3, [pc, #604]	@ (8003444 <main+0x16e4>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d116      	bne.n	800321c <main+0x14bc>
					&& micros() - pen_delay_timer < 500000) {
 80031ee:	f001 f817 	bl	8004220 <micros>
 80031f2:	4b95      	ldr	r3, [pc, #596]	@ (8003448 <main+0x16e8>)
 80031f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f8:	1a86      	subs	r6, r0, r2
 80031fa:	61be      	str	r6, [r7, #24]
 80031fc:	eb61 0303 	sbc.w	r3, r1, r3
 8003200:	61fb      	str	r3, [r7, #28]
 8003202:	4b94      	ldr	r3, [pc, #592]	@ (8003454 <main+0x16f4>)
 8003204:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003208:	4602      	mov	r2, r0
 800320a:	429a      	cmp	r2, r3
 800320c:	460b      	mov	r3, r1
 800320e:	f173 0300 	sbcs.w	r3, r3, #0
 8003212:	d203      	bcs.n	800321c <main+0x14bc>
				Set_Servo(0);
 8003214:	2000      	movs	r0, #0
 8003216:	f001 fadd 	bl	80047d4 <Set_Servo>
 800321a:	e17c      	b.n	8003516 <main+0x17b6>
			} else if (loop_counter < 100) {
 800321c:	4b89      	ldr	r3, [pc, #548]	@ (8003444 <main+0x16e4>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b63      	cmp	r3, #99	@ 0x63
 8003222:	f300 814d 	bgt.w	80034c0 <main+0x1760>
				static uint16_t loop_temp = 0;
				Set_Servo(0);
 8003226:	2000      	movs	r0, #0
 8003228:	f001 fad4 	bl	80047d4 <Set_Servo>

				R_Pos_Error = TargetR - Revolute_QEIdata.RadPosition;
 800322c:	4b8a      	ldr	r3, [pc, #552]	@ (8003458 <main+0x16f8>)
 800322e:	ed93 7a00 	vldr	s14, [r3]
 8003232:	4b8a      	ldr	r3, [pc, #552]	@ (800345c <main+0x16fc>)
 8003234:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003238:	ee77 7a67 	vsub.f32	s15, s14, s15
 800323c:	4b88      	ldr	r3, [pc, #544]	@ (8003460 <main+0x1700>)
 800323e:	edc3 7a00 	vstr	s15, [r3]
				P_Pos_Error = TargetP - Prismatic_QEIdata.mmPosition;
 8003242:	4b88      	ldr	r3, [pc, #544]	@ (8003464 <main+0x1704>)
 8003244:	ed93 7a00 	vldr	s14, [r3]
 8003248:	4b87      	ldr	r3, [pc, #540]	@ (8003468 <main+0x1708>)
 800324a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800324e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003252:	4b86      	ldr	r3, [pc, #536]	@ (800346c <main+0x170c>)
 8003254:	edc3 7a00 	vstr	s15, [r3]

				static uint64_t timestampState8 = 0;
				int64_t currentTimeState8 = micros();
 8003258:	f000 ffe2 	bl	8004220 <micros>
 800325c:	4602      	mov	r2, r0
 800325e:	460b      	mov	r3, r1
 8003260:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
				if (currentTimeState8 > timestampState8) {
 8003264:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8003268:	4b81      	ldr	r3, [pc, #516]	@ (8003470 <main+0x1710>)
 800326a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326e:	4282      	cmp	r2, r0
 8003270:	418b      	sbcs	r3, r1
 8003272:	d23f      	bcs.n	80032f4 <main+0x1594>
					timestampState8 = currentTimeState8 + 10000;		//us
 8003274:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8003278:	f242 7110 	movw	r1, #10000	@ 0x2710
 800327c:	1851      	adds	r1, r2, r1
 800327e:	6139      	str	r1, [r7, #16]
 8003280:	f143 0300 	adc.w	r3, r3, #0
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800328a:	4b79      	ldr	r3, [pc, #484]	@ (8003470 <main+0x1710>)
 800328c:	e9c3 0100 	strd	r0, r1, [r3]
					R_PWM = (PID_Update(R_Pos_Error, 16.00f, 5.00f, 8.00f,
 8003290:	4b73      	ldr	r3, [pc, #460]	@ (8003460 <main+0x1700>)
 8003292:	edd3 7a00 	vldr	s15, [r3]
 8003296:	4877      	ldr	r0, [pc, #476]	@ (8003474 <main+0x1714>)
 8003298:	ed9f 3a77 	vldr	s6, [pc, #476]	@ 8003478 <main+0x1718>
 800329c:	eddf 2a77 	vldr	s5, [pc, #476]	@ 800347c <main+0x171c>
 80032a0:	ed9f 2a77 	vldr	s4, [pc, #476]	@ 8003480 <main+0x1720>
 80032a4:	eef2 1a00 	vmov.f32	s3, #32	@ 0x41000000  8.0
 80032a8:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 80032ac:	eef3 0a00 	vmov.f32	s1, #48	@ 0x41800000  16.0
 80032b0:	eeb0 0a67 	vmov.f32	s0, s15
 80032b4:	f000 ffce 	bl	8004254 <PID_Update>
 80032b8:	eef0 7a40 	vmov.f32	s15, s0
 80032bc:	4b71      	ldr	r3, [pc, #452]	@ (8003484 <main+0x1724>)
 80032be:	edc3 7a00 	vstr	s15, [r3]
									0.01f, -100.0f, 100.0f, &pid_r));
					P_PWM = PID_Update(P_Pos_Error, 0.333f, 1.20f, 0.15f,
 80032c2:	4b6a      	ldr	r3, [pc, #424]	@ (800346c <main+0x170c>)
 80032c4:	edd3 7a00 	vldr	s15, [r3]
 80032c8:	486f      	ldr	r0, [pc, #444]	@ (8003488 <main+0x1728>)
 80032ca:	ed9f 3a6b 	vldr	s6, [pc, #428]	@ 8003478 <main+0x1718>
 80032ce:	eddf 2a6b 	vldr	s5, [pc, #428]	@ 800347c <main+0x171c>
 80032d2:	ed9f 2a6b 	vldr	s4, [pc, #428]	@ 8003480 <main+0x1720>
 80032d6:	eddf 1a6d 	vldr	s3, [pc, #436]	@ 800348c <main+0x172c>
 80032da:	ed9f 1a6d 	vldr	s2, [pc, #436]	@ 8003490 <main+0x1730>
 80032de:	eddf 0a6d 	vldr	s1, [pc, #436]	@ 8003494 <main+0x1734>
 80032e2:	eeb0 0a67 	vmov.f32	s0, s15
 80032e6:	f000 ffb5 	bl	8004254 <PID_Update>
 80032ea:	eef0 7a40 	vmov.f32	s15, s0
 80032ee:	4b6a      	ldr	r3, [pc, #424]	@ (8003498 <main+0x1738>)
 80032f0:	edc3 7a00 	vstr	s15, [r3]
							0.01f, -100.0f, 100.0f, &pid_p);
				}

				Set_Motor(0, R_PWM);
 80032f4:	4b63      	ldr	r3, [pc, #396]	@ (8003484 <main+0x1724>)
 80032f6:	edd3 7a00 	vldr	s15, [r3]
 80032fa:	eeb0 0a67 	vmov.f32	s0, s15
 80032fe:	2000      	movs	r0, #0
 8003300:	f001 f9ea 	bl	80046d8 <Set_Motor>
				Set_Motor(1, P_PWM);
 8003304:	4b64      	ldr	r3, [pc, #400]	@ (8003498 <main+0x1738>)
 8003306:	edd3 7a00 	vldr	s15, [r3]
 800330a:	eeb0 0a67 	vmov.f32	s0, s15
 800330e:	2001      	movs	r0, #1
 8003310:	f001 f9e2 	bl	80046d8 <Set_Motor>
				if (fabsf(R_Pos_Error) < R_ERR_TOL_RAD
 8003314:	4b52      	ldr	r3, [pc, #328]	@ (8003460 <main+0x1700>)
 8003316:	edd3 7a00 	vldr	s15, [r3]
 800331a:	eef0 7ae7 	vabs.f32	s15, s15
 800331e:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 800349c <main+0x173c>
 8003322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332a:	d57f      	bpl.n	800342c <main+0x16cc>
						&& fabsf(P_Pos_Error) < P_ERR_TOL_MM) {
 800332c:	4b4f      	ldr	r3, [pc, #316]	@ (800346c <main+0x170c>)
 800332e:	edd3 7a00 	vldr	s15, [r3]
 8003332:	eef0 7ae7 	vabs.f32	s15, s15
 8003336:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80034a0 <main+0x1740>
 800333a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800333e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003342:	d573      	bpl.n	800342c <main+0x16cc>
					/* within window —— start or continue timer */
					if (lock_timer_us == 0)
 8003344:	4b57      	ldr	r3, [pc, #348]	@ (80034a4 <main+0x1744>)
 8003346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334a:	4313      	orrs	r3, r2
 800334c:	d107      	bne.n	800335e <main+0x15fe>
						lock_timer_us = micros(); /* start timing */
 800334e:	f000 ff67 	bl	8004220 <micros>
 8003352:	4602      	mov	r2, r0
 8003354:	460b      	mov	r3, r1
 8003356:	4953      	ldr	r1, [pc, #332]	@ (80034a4 <main+0x1744>)
 8003358:	e9c1 2300 	strd	r2, r3, [r1]
					if (lock_timer_us == 0)
 800335c:	e0da      	b.n	8003514 <main+0x17b4>

					else if ((micros() - lock_timer_us) >= HOLD_TIME_US) {
 800335e:	f000 ff5f 	bl	8004220 <micros>
 8003362:	4b50      	ldr	r3, [pc, #320]	@ (80034a4 <main+0x1744>)
 8003364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003368:	1a86      	subs	r6, r0, r2
 800336a:	60be      	str	r6, [r7, #8]
 800336c:	eb61 0303 	sbc.w	r3, r1, r3
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	4b4d      	ldr	r3, [pc, #308]	@ (80034a8 <main+0x1748>)
 8003374:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003378:	4602      	mov	r2, r0
 800337a:	429a      	cmp	r2, r3
 800337c:	460b      	mov	r3, r1
 800337e:	f173 0300 	sbcs.w	r3, r3, #0
 8003382:	f0c0 80c7 	bcc.w	8003514 <main+0x17b4>
						if (loop_temp == 0) {
 8003386:	4b49      	ldr	r3, [pc, #292]	@ (80034ac <main+0x174c>)
 8003388:	881b      	ldrh	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d119      	bne.n	80033c2 <main+0x1662>
							pid_r.integ = 0;
 800338e:	4a39      	ldr	r2, [pc, #228]	@ (8003474 <main+0x1714>)
 8003390:	f04f 0300 	mov.w	r3, #0
 8003394:	6013      	str	r3, [r2, #0]
							pid_r.prevError = 0;
 8003396:	4a37      	ldr	r2, [pc, #220]	@ (8003474 <main+0x1714>)
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	6053      	str	r3, [r2, #4]
							pid_p.integ = 0;
 800339e:	4a3a      	ldr	r2, [pc, #232]	@ (8003488 <main+0x1728>)
 80033a0:	f04f 0300 	mov.w	r3, #0
 80033a4:	6013      	str	r3, [r2, #0]
							pid_p.prevError = 0;
 80033a6:	4a38      	ldr	r2, [pc, #224]	@ (8003488 <main+0x1728>)
 80033a8:	f04f 0300 	mov.w	r3, #0
 80033ac:	6053      	str	r3, [r2, #4]
							TargetR = -1.0472;
 80033ae:	4a2a      	ldr	r2, [pc, #168]	@ (8003458 <main+0x16f8>)
 80033b0:	4b3f      	ldr	r3, [pc, #252]	@ (80034b0 <main+0x1750>)
 80033b2:	6013      	str	r3, [r2, #0]
							TargetP = 250;
 80033b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003464 <main+0x1704>)
 80033b6:	4b3f      	ldr	r3, [pc, #252]	@ (80034b4 <main+0x1754>)
 80033b8:	6013      	str	r3, [r2, #0]
							loop_temp = 1;
 80033ba:	4a3c      	ldr	r2, [pc, #240]	@ (80034ac <main+0x174c>)
 80033bc:	2301      	movs	r3, #1
 80033be:	8013      	strh	r3, [r2, #0]
					if (lock_timer_us == 0)
 80033c0:	e0a8      	b.n	8003514 <main+0x17b4>
						} else {
							pid_r.integ = 0;
 80033c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003474 <main+0x1714>)
 80033c4:	f04f 0300 	mov.w	r3, #0
 80033c8:	6013      	str	r3, [r2, #0]
							pid_r.prevError = 0;
 80033ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003474 <main+0x1714>)
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	6053      	str	r3, [r2, #4]
							pid_p.integ = 0;
 80033d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003488 <main+0x1728>)
 80033d4:	f04f 0300 	mov.w	r3, #0
 80033d8:	6013      	str	r3, [r2, #0]
							pid_p.prevError = 0;
 80033da:	4a2b      	ldr	r2, [pc, #172]	@ (8003488 <main+0x1728>)
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	6053      	str	r3, [r2, #4]
							TargetR = 4.18879;
 80033e2:	4a1d      	ldr	r2, [pc, #116]	@ (8003458 <main+0x16f8>)
 80033e4:	4b34      	ldr	r3, [pc, #208]	@ (80034b8 <main+0x1758>)
 80033e6:	6013      	str	r3, [r2, #0]
							TargetP = 50;
 80033e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003464 <main+0x1704>)
 80033ea:	4b34      	ldr	r3, [pc, #208]	@ (80034bc <main+0x175c>)
 80033ec:	6013      	str	r3, [r2, #0]
							loop_temp = 0;
 80033ee:	4a2f      	ldr	r2, [pc, #188]	@ (80034ac <main+0x174c>)
 80033f0:	2300      	movs	r3, #0
 80033f2:	8013      	strh	r3, [r2, #0]
							loop_counter++;
 80033f4:	4b13      	ldr	r3, [pc, #76]	@ (8003444 <main+0x16e4>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	4b12      	ldr	r3, [pc, #72]	@ (8003444 <main+0x16e4>)
 80033fc:	601a      	str	r2, [r3, #0]
							if (loop_counter == 1) {
 80033fe:	4b11      	ldr	r3, [pc, #68]	@ (8003444 <main+0x16e4>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d106      	bne.n	8003414 <main+0x16b4>
								pen_delay_timer = micros();
 8003406:	f000 ff0b 	bl	8004220 <micros>
 800340a:	4602      	mov	r2, r0
 800340c:	460b      	mov	r3, r1
 800340e:	490e      	ldr	r1, [pc, #56]	@ (8003448 <main+0x16e8>)
 8003410:	e9c1 2300 	strd	r2, r3, [r1]
							}
							if (loop_counter == 100) {
 8003414:	4b0b      	ldr	r3, [pc, #44]	@ (8003444 <main+0x16e4>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2b64      	cmp	r3, #100	@ 0x64
 800341a:	d17b      	bne.n	8003514 <main+0x17b4>
								pen_delay_timer = micros();
 800341c:	f000 ff00 	bl	8004220 <micros>
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	4908      	ldr	r1, [pc, #32]	@ (8003448 <main+0x16e8>)
 8003426:	e9c1 2300 	strd	r2, r3, [r1]
					if (lock_timer_us == 0)
 800342a:	e073      	b.n	8003514 <main+0x17b4>
							}
						}
					}
				} else {
					lock_timer_us = 0;
 800342c:	491d      	ldr	r1, [pc, #116]	@ (80034a4 <main+0x1744>)
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	f04f 0300 	mov.w	r3, #0
 8003436:	e9c1 2300 	strd	r2, r3, [r1]
 800343a:	f7fe bd23 	b.w	8001e84 <main+0x124>
 800343e:	bf00      	nop
 8003440:	20000b7c 	.word	0x20000b7c
 8003444:	20000bf0 	.word	0x20000bf0
 8003448:	20001290 	.word	0x20001290
 800344c:	000493e0 	.word	0x000493e0
 8003450:	00000000 	.word	0x00000000
 8003454:	0007a120 	.word	0x0007a120
 8003458:	20000b54 	.word	0x20000b54
 800345c:	20000ac0 	.word	0x20000ac0
 8003460:	20000b64 	.word	0x20000b64
 8003464:	20000b58 	.word	0x20000b58
 8003468:	20000b00 	.word	0x20000b00
 800346c:	20000b68 	.word	0x20000b68
 8003470:	20001298 	.word	0x20001298
 8003474:	20000bb4 	.word	0x20000bb4
 8003478:	42c80000 	.word	0x42c80000
 800347c:	c2c80000 	.word	0xc2c80000
 8003480:	3c23d70a 	.word	0x3c23d70a
 8003484:	20000b74 	.word	0x20000b74
 8003488:	20000bbc 	.word	0x20000bbc
 800348c:	3e19999a 	.word	0x3e19999a
 8003490:	3f99999a 	.word	0x3f99999a
 8003494:	3eaa7efa 	.word	0x3eaa7efa
 8003498:	20000b78 	.word	0x20000b78
 800349c:	3d0b4396 	.word	0x3d0b4396
 80034a0:	3e4ccccd 	.word	0x3e4ccccd
 80034a4:	20000b88 	.word	0x20000b88
 80034a8:	000f4240 	.word	0x000f4240
 80034ac:	200012a0 	.word	0x200012a0
 80034b0:	bf860aa6 	.word	0xbf860aa6
 80034b4:	437a0000 	.word	0x437a0000
 80034b8:	40860a91 	.word	0x40860a91
 80034bc:	42480000 	.word	0x42480000
				}
			} else {
				if (micros() - pen_delay_timer < 500000) {
 80034c0:	f000 feae 	bl	8004220 <micros>
 80034c4:	4b15      	ldr	r3, [pc, #84]	@ (800351c <main+0x17bc>)
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	1a86      	subs	r6, r0, r2
 80034cc:	603e      	str	r6, [r7, #0]
 80034ce:	eb61 0303 	sbc.w	r3, r1, r3
 80034d2:	607b      	str	r3, [r7, #4]
 80034d4:	4b12      	ldr	r3, [pc, #72]	@ (8003520 <main+0x17c0>)
 80034d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80034da:	4602      	mov	r2, r0
 80034dc:	429a      	cmp	r2, r3
 80034de:	460b      	mov	r3, r1
 80034e0:	f173 0300 	sbcs.w	r3, r3, #0
 80034e4:	d20e      	bcs.n	8003504 <main+0x17a4>
					Set_Motor(0, 0);
 80034e6:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8003524 <main+0x17c4>
 80034ea:	2000      	movs	r0, #0
 80034ec:	f001 f8f4 	bl	80046d8 <Set_Motor>
					Set_Motor(1, 0);
 80034f0:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8003524 <main+0x17c4>
 80034f4:	2001      	movs	r0, #1
 80034f6:	f001 f8ef 	bl	80046d8 <Set_Motor>
					Set_Servo(1);
 80034fa:	2001      	movs	r0, #1
 80034fc:	f001 f96a 	bl	80047d4 <Set_Servo>
 8003500:	f7fe bcc0 	b.w	8001e84 <main+0x124>
				} else {
					Set_Servo(0);
 8003504:	2000      	movs	r0, #0
 8003506:	f001 f965 	bl	80047d4 <Set_Servo>
					Mode = 0;
 800350a:	4a07      	ldr	r2, [pc, #28]	@ (8003528 <main+0x17c8>)
 800350c:	2300      	movs	r3, #0
 800350e:	7013      	strb	r3, [r2, #0]
 8003510:	f7fe bcb8 	b.w	8001e84 <main+0x124>
					if (lock_timer_us == 0)
 8003514:	bf00      	nop
	while (1) {
 8003516:	f7fe bcb5 	b.w	8001e84 <main+0x124>
 800351a:	bf00      	nop
 800351c:	20001290 	.word	0x20001290
 8003520:	0007a120 	.word	0x0007a120
 8003524:	00000000 	.word	0x00000000
 8003528:	20000b7c 	.word	0x20000b7c

0800352c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b094      	sub	sp, #80	@ 0x50
 8003530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003532:	f107 0318 	add.w	r3, r7, #24
 8003536:	2238      	movs	r2, #56	@ 0x38
 8003538:	2100      	movs	r1, #0
 800353a:	4618      	mov	r0, r3
 800353c:	f008 f8a0 	bl	800b680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003540:	1d3b      	adds	r3, r7, #4
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	605a      	str	r2, [r3, #4]
 8003548:	609a      	str	r2, [r3, #8]
 800354a:	60da      	str	r2, [r3, #12]
 800354c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800354e:	2000      	movs	r0, #0
 8003550:	f002 fbde 	bl	8005d10 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003554:	2302      	movs	r3, #2
 8003556:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003558:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800355c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800355e:	2340      	movs	r3, #64	@ 0x40
 8003560:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003562:	2302      	movs	r3, #2
 8003564:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003566:	2302      	movs	r3, #2
 8003568:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800356a:	2304      	movs	r3, #4
 800356c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800356e:	2355      	movs	r3, #85	@ 0x55
 8003570:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003572:	2302      	movs	r3, #2
 8003574:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003576:	2302      	movs	r3, #2
 8003578:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800357a:	2302      	movs	r3, #2
 800357c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800357e:	f107 0318 	add.w	r3, r7, #24
 8003582:	4618      	mov	r0, r3
 8003584:	f002 fc78 	bl	8005e78 <HAL_RCC_OscConfig>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800358e:	f001 f9a9 	bl	80048e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003592:	230f      	movs	r3, #15
 8003594:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003596:	2303      	movs	r3, #3
 8003598:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80035a6:	1d3b      	adds	r3, r7, #4
 80035a8:	2104      	movs	r1, #4
 80035aa:	4618      	mov	r0, r3
 80035ac:	f002 ff76 	bl	800649c <HAL_RCC_ClockConfig>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80035b6:	f001 f995 	bl	80048e4 <Error_Handler>
  }
}
 80035ba:	bf00      	nop
 80035bc:	3750      	adds	r7, #80	@ 0x50
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08c      	sub	sp, #48	@ 0x30
 80035c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80035ca:	f107 031c 	add.w	r3, r7, #28
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	605a      	str	r2, [r3, #4]
 80035d4:	609a      	str	r2, [r3, #8]
 80035d6:	60da      	str	r2, [r3, #12]
 80035d8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80035da:	f107 030c 	add.w	r3, r7, #12
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	605a      	str	r2, [r3, #4]
 80035e4:	609a      	str	r2, [r3, #8]
 80035e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035e8:	463b      	mov	r3, r7
 80035ea:	2200      	movs	r2, #0
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	605a      	str	r2, [r3, #4]
 80035f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80035f2:	4b35      	ldr	r3, [pc, #212]	@ (80036c8 <MX_TIM1_Init+0x104>)
 80035f4:	4a35      	ldr	r2, [pc, #212]	@ (80036cc <MX_TIM1_Init+0x108>)
 80035f6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 80035f8:	4b33      	ldr	r3, [pc, #204]	@ (80036c8 <MX_TIM1_Init+0x104>)
 80035fa:	22a9      	movs	r2, #169	@ 0xa9
 80035fc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035fe:	4b32      	ldr	r3, [pc, #200]	@ (80036c8 <MX_TIM1_Init+0x104>)
 8003600:	2200      	movs	r2, #0
 8003602:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003604:	4b30      	ldr	r3, [pc, #192]	@ (80036c8 <MX_TIM1_Init+0x104>)
 8003606:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800360a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800360c:	4b2e      	ldr	r3, [pc, #184]	@ (80036c8 <MX_TIM1_Init+0x104>)
 800360e:	2200      	movs	r2, #0
 8003610:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003612:	4b2d      	ldr	r3, [pc, #180]	@ (80036c8 <MX_TIM1_Init+0x104>)
 8003614:	2200      	movs	r2, #0
 8003616:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003618:	4b2b      	ldr	r3, [pc, #172]	@ (80036c8 <MX_TIM1_Init+0x104>)
 800361a:	2200      	movs	r2, #0
 800361c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800361e:	482a      	ldr	r0, [pc, #168]	@ (80036c8 <MX_TIM1_Init+0x104>)
 8003620:	f003 fe72 	bl	8007308 <HAL_TIM_IC_Init>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800362a:	f001 f95b 	bl	80048e4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800362e:	2304      	movs	r3, #4
 8003630:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8003632:	2360      	movs	r3, #96	@ 0x60
 8003634:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003636:	2302      	movs	r3, #2
 8003638:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800363a:	2300      	movs	r3, #0
 800363c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8003642:	f107 031c 	add.w	r3, r7, #28
 8003646:	4619      	mov	r1, r3
 8003648:	481f      	ldr	r0, [pc, #124]	@ (80036c8 <MX_TIM1_Init+0x104>)
 800364a:	f004 fe3d 	bl	80082c8 <HAL_TIM_SlaveConfigSynchro>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8003654:	f001 f946 	bl	80048e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003658:	2300      	movs	r3, #0
 800365a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800365c:	2302      	movs	r3, #2
 800365e:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003660:	2300      	movs	r3, #0
 8003662:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8003664:	2300      	movs	r3, #0
 8003666:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003668:	f107 030c 	add.w	r3, r7, #12
 800366c:	2200      	movs	r2, #0
 800366e:	4619      	mov	r1, r3
 8003670:	4815      	ldr	r0, [pc, #84]	@ (80036c8 <MX_TIM1_Init+0x104>)
 8003672:	f004 fb62 	bl	8007d3a <HAL_TIM_IC_ConfigChannel>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800367c:	f001 f932 	bl	80048e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003680:	2302      	movs	r3, #2
 8003682:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003684:	2301      	movs	r3, #1
 8003686:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003688:	f107 030c 	add.w	r3, r7, #12
 800368c:	2204      	movs	r2, #4
 800368e:	4619      	mov	r1, r3
 8003690:	480d      	ldr	r0, [pc, #52]	@ (80036c8 <MX_TIM1_Init+0x104>)
 8003692:	f004 fb52 	bl	8007d3a <HAL_TIM_IC_ConfigChannel>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 800369c:	f001 f922 	bl	80048e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036a0:	2300      	movs	r3, #0
 80036a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80036a4:	2300      	movs	r3, #0
 80036a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036a8:	2300      	movs	r3, #0
 80036aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80036ac:	463b      	mov	r3, r7
 80036ae:	4619      	mov	r1, r3
 80036b0:	4805      	ldr	r0, [pc, #20]	@ (80036c8 <MX_TIM1_Init+0x104>)
 80036b2:	f005 ff25 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80036bc:	f001 f912 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80036c0:	bf00      	nop
 80036c2:	3730      	adds	r7, #48	@ 0x30
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	20000284 	.word	0x20000284
 80036cc:	40012c00 	.word	0x40012c00

080036d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b08c      	sub	sp, #48	@ 0x30
 80036d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80036d6:	f107 031c 	add.w	r3, r7, #28
 80036da:	2200      	movs	r2, #0
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	605a      	str	r2, [r3, #4]
 80036e0:	609a      	str	r2, [r3, #8]
 80036e2:	60da      	str	r2, [r3, #12]
 80036e4:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80036e6:	f107 030c 	add.w	r3, r7, #12
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	605a      	str	r2, [r3, #4]
 80036f0:	609a      	str	r2, [r3, #8]
 80036f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036f4:	463b      	mov	r3, r7
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	605a      	str	r2, [r3, #4]
 80036fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80036fe:	4b33      	ldr	r3, [pc, #204]	@ (80037cc <MX_TIM2_Init+0xfc>)
 8003700:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003704:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8003706:	4b31      	ldr	r3, [pc, #196]	@ (80037cc <MX_TIM2_Init+0xfc>)
 8003708:	22a9      	movs	r2, #169	@ 0xa9
 800370a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800370c:	4b2f      	ldr	r3, [pc, #188]	@ (80037cc <MX_TIM2_Init+0xfc>)
 800370e:	2200      	movs	r2, #0
 8003710:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003712:	4b2e      	ldr	r3, [pc, #184]	@ (80037cc <MX_TIM2_Init+0xfc>)
 8003714:	f04f 32ff 	mov.w	r2, #4294967295
 8003718:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800371a:	4b2c      	ldr	r3, [pc, #176]	@ (80037cc <MX_TIM2_Init+0xfc>)
 800371c:	2200      	movs	r2, #0
 800371e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003720:	4b2a      	ldr	r3, [pc, #168]	@ (80037cc <MX_TIM2_Init+0xfc>)
 8003722:	2200      	movs	r2, #0
 8003724:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003726:	4829      	ldr	r0, [pc, #164]	@ (80037cc <MX_TIM2_Init+0xfc>)
 8003728:	f003 fdee 	bl	8007308 <HAL_TIM_IC_Init>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8003732:	f001 f8d7 	bl	80048e4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8003736:	2304      	movs	r3, #4
 8003738:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800373a:	2350      	movs	r3, #80	@ 0x50
 800373c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800373e:	2300      	movs	r3, #0
 8003740:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8003742:	2300      	movs	r3, #0
 8003744:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8003746:	2300      	movs	r3, #0
 8003748:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800374a:	f107 031c 	add.w	r3, r7, #28
 800374e:	4619      	mov	r1, r3
 8003750:	481e      	ldr	r0, [pc, #120]	@ (80037cc <MX_TIM2_Init+0xfc>)
 8003752:	f004 fdb9 	bl	80082c8 <HAL_TIM_SlaveConfigSynchro>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800375c:	f001 f8c2 	bl	80048e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003764:	2301      	movs	r3, #1
 8003766:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800376c:	2300      	movs	r3, #0
 800376e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003770:	f107 030c 	add.w	r3, r7, #12
 8003774:	2200      	movs	r2, #0
 8003776:	4619      	mov	r1, r3
 8003778:	4814      	ldr	r0, [pc, #80]	@ (80037cc <MX_TIM2_Init+0xfc>)
 800377a:	f004 fade 	bl	8007d3a <HAL_TIM_IC_ConfigChannel>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8003784:	f001 f8ae 	bl	80048e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003788:	2302      	movs	r3, #2
 800378a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800378c:	2302      	movs	r3, #2
 800378e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003790:	f107 030c 	add.w	r3, r7, #12
 8003794:	2204      	movs	r2, #4
 8003796:	4619      	mov	r1, r3
 8003798:	480c      	ldr	r0, [pc, #48]	@ (80037cc <MX_TIM2_Init+0xfc>)
 800379a:	f004 face 	bl	8007d3a <HAL_TIM_IC_ConfigChannel>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80037a4:	f001 f89e 	bl	80048e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037a8:	2300      	movs	r3, #0
 80037aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037ac:	2300      	movs	r3, #0
 80037ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037b0:	463b      	mov	r3, r7
 80037b2:	4619      	mov	r1, r3
 80037b4:	4805      	ldr	r0, [pc, #20]	@ (80037cc <MX_TIM2_Init+0xfc>)
 80037b6:	f005 fea3 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 80037c0:	f001 f890 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80037c4:	bf00      	nop
 80037c6:	3730      	adds	r7, #48	@ 0x30
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	20000350 	.word	0x20000350

080037d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08c      	sub	sp, #48	@ 0x30
 80037d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80037d6:	f107 030c 	add.w	r3, r7, #12
 80037da:	2224      	movs	r2, #36	@ 0x24
 80037dc:	2100      	movs	r1, #0
 80037de:	4618      	mov	r0, r3
 80037e0:	f007 ff4e 	bl	800b680 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037e4:	463b      	mov	r3, r7
 80037e6:	2200      	movs	r2, #0
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	605a      	str	r2, [r3, #4]
 80037ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80037ee:	4b21      	ldr	r3, [pc, #132]	@ (8003874 <MX_TIM3_Init+0xa4>)
 80037f0:	4a21      	ldr	r2, [pc, #132]	@ (8003878 <MX_TIM3_Init+0xa8>)
 80037f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80037f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003874 <MX_TIM3_Init+0xa4>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003874 <MX_TIM3_Init+0xa4>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003800:	4b1c      	ldr	r3, [pc, #112]	@ (8003874 <MX_TIM3_Init+0xa4>)
 8003802:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003806:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003808:	4b1a      	ldr	r3, [pc, #104]	@ (8003874 <MX_TIM3_Init+0xa4>)
 800380a:	2200      	movs	r2, #0
 800380c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800380e:	4b19      	ldr	r3, [pc, #100]	@ (8003874 <MX_TIM3_Init+0xa4>)
 8003810:	2200      	movs	r2, #0
 8003812:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003814:	2303      	movs	r3, #3
 8003816:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003818:	2300      	movs	r3, #0
 800381a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800381c:	2301      	movs	r3, #1
 800381e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003820:	2300      	movs	r3, #0
 8003822:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003824:	2304      	movs	r3, #4
 8003826:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003828:	2300      	movs	r3, #0
 800382a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800382c:	2301      	movs	r3, #1
 800382e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003830:	2300      	movs	r3, #0
 8003832:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003834:	2304      	movs	r3, #4
 8003836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003838:	f107 030c 	add.w	r3, r7, #12
 800383c:	4619      	mov	r1, r3
 800383e:	480d      	ldr	r0, [pc, #52]	@ (8003874 <MX_TIM3_Init+0xa4>)
 8003840:	f003 ffc0 	bl	80077c4 <HAL_TIM_Encoder_Init>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800384a:	f001 f84b 	bl	80048e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800384e:	2300      	movs	r3, #0
 8003850:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003852:	2300      	movs	r3, #0
 8003854:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003856:	463b      	mov	r3, r7
 8003858:	4619      	mov	r1, r3
 800385a:	4806      	ldr	r0, [pc, #24]	@ (8003874 <MX_TIM3_Init+0xa4>)
 800385c:	f005 fe50 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003866:	f001 f83d 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800386a:	bf00      	nop
 800386c:	3730      	adds	r7, #48	@ 0x30
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	2000041c 	.word	0x2000041c
 8003878:	40000400 	.word	0x40000400

0800387c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b08c      	sub	sp, #48	@ 0x30
 8003880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003882:	f107 030c 	add.w	r3, r7, #12
 8003886:	2224      	movs	r2, #36	@ 0x24
 8003888:	2100      	movs	r1, #0
 800388a:	4618      	mov	r0, r3
 800388c:	f007 fef8 	bl	800b680 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003890:	463b      	mov	r3, r7
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]
 8003896:	605a      	str	r2, [r3, #4]
 8003898:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800389a:	4b21      	ldr	r3, [pc, #132]	@ (8003920 <MX_TIM4_Init+0xa4>)
 800389c:	4a21      	ldr	r2, [pc, #132]	@ (8003924 <MX_TIM4_Init+0xa8>)
 800389e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80038a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003920 <MX_TIM4_Init+0xa4>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003920 <MX_TIM4_Init+0xa4>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80038ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003920 <MX_TIM4_Init+0xa4>)
 80038ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038b2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003920 <MX_TIM4_Init+0xa4>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ba:	4b19      	ldr	r3, [pc, #100]	@ (8003920 <MX_TIM4_Init+0xa4>)
 80038bc:	2200      	movs	r2, #0
 80038be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80038c0:	2303      	movs	r3, #3
 80038c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80038c4:	2300      	movs	r3, #0
 80038c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038c8:	2301      	movs	r3, #1
 80038ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80038cc:	2300      	movs	r3, #0
 80038ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 80038d0:	2304      	movs	r3, #4
 80038d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80038d4:	2300      	movs	r3, #0
 80038d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80038d8:	2301      	movs	r3, #1
 80038da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80038dc:	2300      	movs	r3, #0
 80038de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 80038e0:	2304      	movs	r3, #4
 80038e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80038e4:	f107 030c 	add.w	r3, r7, #12
 80038e8:	4619      	mov	r1, r3
 80038ea:	480d      	ldr	r0, [pc, #52]	@ (8003920 <MX_TIM4_Init+0xa4>)
 80038ec:	f003 ff6a 	bl	80077c4 <HAL_TIM_Encoder_Init>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80038f6:	f000 fff5 	bl	80048e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038fa:	2300      	movs	r3, #0
 80038fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038fe:	2300      	movs	r3, #0
 8003900:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003902:	463b      	mov	r3, r7
 8003904:	4619      	mov	r1, r3
 8003906:	4806      	ldr	r0, [pc, #24]	@ (8003920 <MX_TIM4_Init+0xa4>)
 8003908:	f005 fdfa 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003912:	f000 ffe7 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003916:	bf00      	nop
 8003918:	3730      	adds	r7, #48	@ 0x30
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	200004e8 	.word	0x200004e8
 8003924:	40000800 	.word	0x40000800

08003928 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b088      	sub	sp, #32
 800392c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800392e:	f107 0310 	add.w	r3, r7, #16
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	605a      	str	r2, [r3, #4]
 8003938:	609a      	str	r2, [r3, #8]
 800393a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800393c:	1d3b      	adds	r3, r7, #4
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	605a      	str	r2, [r3, #4]
 8003944:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003946:	4b1d      	ldr	r3, [pc, #116]	@ (80039bc <MX_TIM5_Init+0x94>)
 8003948:	4a1d      	ldr	r2, [pc, #116]	@ (80039c0 <MX_TIM5_Init+0x98>)
 800394a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 800394c:	4b1b      	ldr	r3, [pc, #108]	@ (80039bc <MX_TIM5_Init+0x94>)
 800394e:	22a9      	movs	r2, #169	@ 0xa9
 8003950:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003952:	4b1a      	ldr	r3, [pc, #104]	@ (80039bc <MX_TIM5_Init+0x94>)
 8003954:	2200      	movs	r2, #0
 8003956:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003958:	4b18      	ldr	r3, [pc, #96]	@ (80039bc <MX_TIM5_Init+0x94>)
 800395a:	f04f 32ff 	mov.w	r2, #4294967295
 800395e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003960:	4b16      	ldr	r3, [pc, #88]	@ (80039bc <MX_TIM5_Init+0x94>)
 8003962:	2200      	movs	r2, #0
 8003964:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003966:	4b15      	ldr	r3, [pc, #84]	@ (80039bc <MX_TIM5_Init+0x94>)
 8003968:	2200      	movs	r2, #0
 800396a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800396c:	4813      	ldr	r0, [pc, #76]	@ (80039bc <MX_TIM5_Init+0x94>)
 800396e:	f003 f9ff 	bl	8006d70 <HAL_TIM_Base_Init>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003978:	f000 ffb4 	bl	80048e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800397c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003980:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003982:	f107 0310 	add.w	r3, r7, #16
 8003986:	4619      	mov	r1, r3
 8003988:	480c      	ldr	r0, [pc, #48]	@ (80039bc <MX_TIM5_Init+0x94>)
 800398a:	f004 fb87 	bl	800809c <HAL_TIM_ConfigClockSource>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003994:	f000 ffa6 	bl	80048e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003998:	2300      	movs	r3, #0
 800399a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800399c:	2300      	movs	r3, #0
 800399e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80039a0:	1d3b      	adds	r3, r7, #4
 80039a2:	4619      	mov	r1, r3
 80039a4:	4805      	ldr	r0, [pc, #20]	@ (80039bc <MX_TIM5_Init+0x94>)
 80039a6:	f005 fdab 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80039b0:	f000 ff98 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80039b4:	bf00      	nop
 80039b6:	3720      	adds	r7, #32
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	200005b4 	.word	0x200005b4
 80039c0:	40000c00 	.word	0x40000c00

080039c4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b09c      	sub	sp, #112	@ 0x70
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ca:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	605a      	str	r2, [r3, #4]
 80039d4:	609a      	str	r2, [r3, #8]
 80039d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	605a      	str	r2, [r3, #4]
 80039e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039e4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	605a      	str	r2, [r3, #4]
 80039ee:	609a      	str	r2, [r3, #8]
 80039f0:	60da      	str	r2, [r3, #12]
 80039f2:	611a      	str	r2, [r3, #16]
 80039f4:	615a      	str	r2, [r3, #20]
 80039f6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80039f8:	1d3b      	adds	r3, r7, #4
 80039fa:	2234      	movs	r2, #52	@ 0x34
 80039fc:	2100      	movs	r1, #0
 80039fe:	4618      	mov	r0, r3
 8003a00:	f007 fe3e 	bl	800b680 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003a04:	4b4b      	ldr	r3, [pc, #300]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a06:	4a4c      	ldr	r2, [pc, #304]	@ (8003b38 <MX_TIM8_Init+0x174>)
 8003a08:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 8003a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a0c:	22a9      	movs	r2, #169	@ 0xa9
 8003a0e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a10:	4b48      	ldr	r3, [pc, #288]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8003a16:	4b47      	ldr	r3, [pc, #284]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a18:	2264      	movs	r2, #100	@ 0x64
 8003a1a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a1c:	4b45      	ldr	r3, [pc, #276]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003a22:	4b44      	ldr	r3, [pc, #272]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a28:	4b42      	ldr	r3, [pc, #264]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003a2e:	4841      	ldr	r0, [pc, #260]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a30:	f003 f99e 	bl	8006d70 <HAL_TIM_Base_Init>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8003a3a:	f000 ff53 	bl	80048e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a42:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003a44:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003a48:	4619      	mov	r1, r3
 8003a4a:	483a      	ldr	r0, [pc, #232]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a4c:	f004 fb26 	bl	800809c <HAL_TIM_ConfigClockSource>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8003a56:	f000 ff45 	bl	80048e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003a5a:	4836      	ldr	r0, [pc, #216]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a5c:	f003 fad4 	bl	8007008 <HAL_TIM_PWM_Init>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8003a66:	f000 ff3d 	bl	80048e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a72:	2300      	movs	r3, #0
 8003a74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003a76:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	482d      	ldr	r0, [pc, #180]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003a7e:	f005 fd3f 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d001      	beq.n	8003a8c <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8003a88:	f000 ff2c 	bl	80048e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a8c:	2360      	movs	r3, #96	@ 0x60
 8003a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 100;
 8003a90:	2364      	movs	r3, #100	@ 0x64
 8003a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a94:	2300      	movs	r3, #0
 8003a96:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003aa8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003aac:	2208      	movs	r2, #8
 8003aae:	4619      	mov	r1, r3
 8003ab0:	4820      	ldr	r0, [pc, #128]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003ab2:	f004 f9df 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8003abc:	f000 ff12 	bl	80048e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003ac0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003ac4:	220c      	movs	r2, #12
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	481a      	ldr	r0, [pc, #104]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003aca:	f004 f9d3 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <MX_TIM8_Init+0x114>
  {
    Error_Handler();
 8003ad4:	f000 ff06 	bl	80048e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003aec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003af0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003af6:	2300      	movs	r3, #0
 8003af8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003afa:	2300      	movs	r3, #0
 8003afc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003afe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003b10:	1d3b      	adds	r3, r7, #4
 8003b12:	4619      	mov	r1, r3
 8003b14:	4807      	ldr	r0, [pc, #28]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003b16:	f005 fd89 	bl	800962c <HAL_TIMEx_ConfigBreakDeadTime>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d001      	beq.n	8003b24 <MX_TIM8_Init+0x160>
  {
    Error_Handler();
 8003b20:	f000 fee0 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003b24:	4803      	ldr	r0, [pc, #12]	@ (8003b34 <MX_TIM8_Init+0x170>)
 8003b26:	f001 f871 	bl	8004c0c <HAL_TIM_MspPostInit>

}
 8003b2a:	bf00      	nop
 8003b2c:	3770      	adds	r7, #112	@ 0x70
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20000680 	.word	0x20000680
 8003b38:	40013400 	.word	0x40013400

08003b3c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b09c      	sub	sp, #112	@ 0x70
 8003b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b42:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	605a      	str	r2, [r3, #4]
 8003b4c:	609a      	str	r2, [r3, #8]
 8003b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	605a      	str	r2, [r3, #4]
 8003b5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b5c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]
 8003b68:	60da      	str	r2, [r3, #12]
 8003b6a:	611a      	str	r2, [r3, #16]
 8003b6c:	615a      	str	r2, [r3, #20]
 8003b6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003b70:	1d3b      	adds	r3, r7, #4
 8003b72:	2234      	movs	r2, #52	@ 0x34
 8003b74:	2100      	movs	r1, #0
 8003b76:	4618      	mov	r0, r3
 8003b78:	f007 fd82 	bl	800b680 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003b7c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003b7e:	4a40      	ldr	r2, [pc, #256]	@ (8003c80 <MX_TIM15_Init+0x144>)
 8003b80:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 169;
 8003b82:	4b3e      	ldr	r3, [pc, #248]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003b84:	22a9      	movs	r2, #169	@ 0xa9
 8003b86:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b88:	4b3c      	ldr	r3, [pc, #240]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000;
 8003b8e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003b90:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8003b94:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b96:	4b39      	ldr	r3, [pc, #228]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8003b9c:	4b37      	ldr	r3, [pc, #220]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ba2:	4b36      	ldr	r3, [pc, #216]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003ba8:	4834      	ldr	r0, [pc, #208]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003baa:	f003 f8e1 	bl	8006d70 <HAL_TIM_Base_Init>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8003bb4:	f000 fe96 	bl	80048e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bbc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003bbe:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	482d      	ldr	r0, [pc, #180]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003bc6:	f004 fa69 	bl	800809c <HAL_TIM_ConfigClockSource>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8003bd0:	f000 fe88 	bl	80048e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8003bd4:	4829      	ldr	r0, [pc, #164]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003bd6:	f003 fa17 	bl	8007008 <HAL_TIM_PWM_Init>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8003be0:	f000 fe80 	bl	80048e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003be4:	2300      	movs	r3, #0
 8003be6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003be8:	2300      	movs	r3, #0
 8003bea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003bec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4822      	ldr	r0, [pc, #136]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003bf4:	f005 fc84 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8003bfe:	f000 fe71 	bl	80048e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c02:	2360      	movs	r3, #96	@ 0x60
 8003c04:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8003c06:	2300      	movs	r3, #0
 8003c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c12:	2300      	movs	r3, #0
 8003c14:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003c16:	2300      	movs	r3, #0
 8003c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c1e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003c22:	2200      	movs	r2, #0
 8003c24:	4619      	mov	r1, r3
 8003c26:	4815      	ldr	r0, [pc, #84]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003c28:	f004 f924 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8003c32:	f000 fe57 	bl	80048e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003c36:	2300      	movs	r3, #0
 8003c38:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003c42:	2300      	movs	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003c4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c4e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003c50:	2300      	movs	r3, #0
 8003c52:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003c54:	2300      	movs	r3, #0
 8003c56:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8003c58:	1d3b      	adds	r3, r7, #4
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4807      	ldr	r0, [pc, #28]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003c5e:	f005 fce5 	bl	800962c <HAL_TIMEx_ConfigBreakDeadTime>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d001      	beq.n	8003c6c <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 8003c68:	f000 fe3c 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8003c6c:	4803      	ldr	r0, [pc, #12]	@ (8003c7c <MX_TIM15_Init+0x140>)
 8003c6e:	f000 ffcd 	bl	8004c0c <HAL_TIM_MspPostInit>

}
 8003c72:	bf00      	nop
 8003c74:	3770      	adds	r7, #112	@ 0x70
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	2000074c 	.word	0x2000074c
 8003c80:	40014000 	.word	0x40014000

08003c84 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003c88:	4b14      	ldr	r3, [pc, #80]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003c8a:	4a15      	ldr	r2, [pc, #84]	@ (8003ce0 <MX_TIM16_Init+0x5c>)
 8003c8c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8003c8e:	4b13      	ldr	r3, [pc, #76]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003c90:	22a9      	movs	r2, #169	@ 0xa9
 8003c92:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c94:	4b11      	ldr	r3, [pc, #68]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8003c9a:	4b10      	ldr	r3, [pc, #64]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003c9c:	f240 4279 	movw	r2, #1145	@ 0x479
 8003ca0:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cae:	4b0b      	ldr	r3, [pc, #44]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003cb4:	4809      	ldr	r0, [pc, #36]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003cb6:	f003 f85b 	bl	8006d70 <HAL_TIM_Base_Init>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003cc0:	f000 fe10 	bl	80048e4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8003cc4:	2108      	movs	r1, #8
 8003cc6:	4805      	ldr	r0, [pc, #20]	@ (8003cdc <MX_TIM16_Init+0x58>)
 8003cc8:	f003 fc86 	bl	80075d8 <HAL_TIM_OnePulse_Init>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8003cd2:	f000 fe07 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003cd6:	bf00      	nop
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	20000818 	.word	0x20000818
 8003ce0:	40014400 	.word	0x40014400

08003ce4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ce8:	4b23      	ldr	r3, [pc, #140]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003cea:	4a24      	ldr	r2, [pc, #144]	@ (8003d7c <MX_USART2_UART_Init+0x98>)
 8003cec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8003cee:	4b22      	ldr	r3, [pc, #136]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003cf0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8003cf4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8003cf6:	4b20      	ldr	r3, [pc, #128]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003cf8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cfc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8003d04:	4b1c      	ldr	r3, [pc, #112]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d0e:	220c      	movs	r2, #12
 8003d10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d12:	4b19      	ldr	r3, [pc, #100]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d18:	4b17      	ldr	r3, [pc, #92]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d1e:	4b16      	ldr	r3, [pc, #88]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003d24:	4b14      	ldr	r3, [pc, #80]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d2a:	4b13      	ldr	r3, [pc, #76]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003d30:	4811      	ldr	r0, [pc, #68]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d32:	f005 fd5f 	bl	80097f4 <HAL_UART_Init>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8003d3c:	f000 fdd2 	bl	80048e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d40:	2100      	movs	r1, #0
 8003d42:	480d      	ldr	r0, [pc, #52]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d44:	f007 fb9b 	bl	800b47e <HAL_UARTEx_SetTxFifoThreshold>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8003d4e:	f000 fdc9 	bl	80048e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d52:	2100      	movs	r1, #0
 8003d54:	4808      	ldr	r0, [pc, #32]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d56:	f007 fbd0 	bl	800b4fa <HAL_UARTEx_SetRxFifoThreshold>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8003d60:	f000 fdc0 	bl	80048e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003d64:	4804      	ldr	r0, [pc, #16]	@ (8003d78 <MX_USART2_UART_Init+0x94>)
 8003d66:	f007 fb51 	bl	800b40c <HAL_UARTEx_DisableFifoMode>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8003d70:	f000 fdb8 	bl	80048e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003d74:	bf00      	nop
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	200008e4 	.word	0x200008e4
 8003d7c:	40004400 	.word	0x40004400

08003d80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003d86:	4b16      	ldr	r3, [pc, #88]	@ (8003de0 <MX_DMA_Init+0x60>)
 8003d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8a:	4a15      	ldr	r2, [pc, #84]	@ (8003de0 <MX_DMA_Init+0x60>)
 8003d8c:	f043 0304 	orr.w	r3, r3, #4
 8003d90:	6493      	str	r3, [r2, #72]	@ 0x48
 8003d92:	4b13      	ldr	r3, [pc, #76]	@ (8003de0 <MX_DMA_Init+0x60>)
 8003d94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d96:	f003 0304 	and.w	r3, r3, #4
 8003d9a:	607b      	str	r3, [r7, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d9e:	4b10      	ldr	r3, [pc, #64]	@ (8003de0 <MX_DMA_Init+0x60>)
 8003da0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003da2:	4a0f      	ldr	r2, [pc, #60]	@ (8003de0 <MX_DMA_Init+0x60>)
 8003da4:	f043 0301 	orr.w	r3, r3, #1
 8003da8:	6493      	str	r3, [r2, #72]	@ 0x48
 8003daa:	4b0d      	ldr	r3, [pc, #52]	@ (8003de0 <MX_DMA_Init+0x60>)
 8003dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	603b      	str	r3, [r7, #0]
 8003db4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003db6:	2200      	movs	r2, #0
 8003db8:	2100      	movs	r1, #0
 8003dba:	200b      	movs	r0, #11
 8003dbc:	f001 fa77 	bl	80052ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003dc0:	200b      	movs	r0, #11
 8003dc2:	f001 fa8e 	bl	80052e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2100      	movs	r1, #0
 8003dca:	200c      	movs	r0, #12
 8003dcc:	f001 fa6f 	bl	80052ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003dd0:	200c      	movs	r0, #12
 8003dd2:	f001 fa86 	bl	80052e2 <HAL_NVIC_EnableIRQ>

}
 8003dd6:	bf00      	nop
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	40021000 	.word	0x40021000

08003de4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08a      	sub	sp, #40	@ 0x28
 8003de8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dea:	f107 0314 	add.w	r3, r7, #20
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	605a      	str	r2, [r3, #4]
 8003df4:	609a      	str	r2, [r3, #8]
 8003df6:	60da      	str	r2, [r3, #12]
 8003df8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dfa:	4b74      	ldr	r3, [pc, #464]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dfe:	4a73      	ldr	r2, [pc, #460]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e00:	f043 0304 	orr.w	r3, r3, #4
 8003e04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e06:	4b71      	ldr	r3, [pc, #452]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	613b      	str	r3, [r7, #16]
 8003e10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e12:	4b6e      	ldr	r3, [pc, #440]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e16:	4a6d      	ldr	r2, [pc, #436]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e18:	f043 0320 	orr.w	r3, r3, #32
 8003e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e1e:	4b6b      	ldr	r3, [pc, #428]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e22:	f003 0320 	and.w	r3, r3, #32
 8003e26:	60fb      	str	r3, [r7, #12]
 8003e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e2a:	4b68      	ldr	r3, [pc, #416]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2e:	4a67      	ldr	r2, [pc, #412]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e36:	4b65      	ldr	r3, [pc, #404]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	60bb      	str	r3, [r7, #8]
 8003e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e42:	4b62      	ldr	r3, [pc, #392]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e46:	4a61      	ldr	r2, [pc, #388]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e48:	f043 0302 	orr.w	r3, r3, #2
 8003e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e4e:	4b5f      	ldr	r3, [pc, #380]	@ (8003fcc <MX_GPIO_Init+0x1e8>)
 8003e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	607b      	str	r3, [r7, #4]
 8003e58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	2120      	movs	r1, #32
 8003e5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e62:	f001 ff25 	bl	8005cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12, GPIO_PIN_RESET);
 8003e66:	2200      	movs	r2, #0
 8003e68:	f44f 5183 	mov.w	r1, #4192	@ 0x1060
 8003e6c:	4858      	ldr	r0, [pc, #352]	@ (8003fd0 <MX_GPIO_Init+0x1ec>)
 8003e6e:	f001 ff1f 	bl	8005cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8003e72:	230d      	movs	r3, #13
 8003e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003e76:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e80:	f107 0314 	add.w	r3, r7, #20
 8003e84:	4619      	mov	r1, r3
 8003e86:	4852      	ldr	r0, [pc, #328]	@ (8003fd0 <MX_GPIO_Init+0x1ec>)
 8003e88:	f001 fd78 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003e8c:	2320      	movs	r3, #32
 8003e8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e90:	2301      	movs	r3, #1
 8003e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e94:	2300      	movs	r3, #0
 8003e96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003e9c:	f107 0314 	add.w	r3, r7, #20
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ea6:	f001 fd69 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12;
 8003eaa:	f44f 5383 	mov.w	r3, #4192	@ 0x1060
 8003eae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ebc:	f107 0314 	add.w	r3, r7, #20
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	4843      	ldr	r0, [pc, #268]	@ (8003fd0 <MX_GPIO_Init+0x1ec>)
 8003ec4:	f001 fd5a 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_11;
 8003ec8:	f640 0304 	movw	r3, #2052	@ 0x804
 8003ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ed6:	f107 0314 	add.w	r3, r7, #20
 8003eda:	4619      	mov	r1, r3
 8003edc:	483d      	ldr	r0, [pc, #244]	@ (8003fd4 <MX_GPIO_Init+0x1f0>)
 8003ede:	f001 fd4d 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003ee2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003ee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003ee8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003eee:	2302      	movs	r3, #2
 8003ef0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ef2:	f107 0314 	add.w	r3, r7, #20
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	4836      	ldr	r0, [pc, #216]	@ (8003fd4 <MX_GPIO_Init+0x1f0>)
 8003efa:	f001 fd3f 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003efe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f04:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f0e:	f107 0314 	add.w	r3, r7, #20
 8003f12:	4619      	mov	r1, r3
 8003f14:	482f      	ldr	r0, [pc, #188]	@ (8003fd4 <MX_GPIO_Init+0x1f0>)
 8003f16:	f001 fd31 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003f1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f20:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f26:	2300      	movs	r3, #0
 8003f28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f2a:	f107 0314 	add.w	r3, r7, #20
 8003f2e:	4619      	mov	r1, r3
 8003f30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f34:	f001 fd22 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f3e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f44:	2302      	movs	r3, #2
 8003f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f48:	f107 0314 	add.w	r3, r7, #20
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f52:	f001 fd13 	bl	800597c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003f56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f62:	2302      	movs	r3, #2
 8003f64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f66:	f107 0314 	add.w	r3, r7, #20
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4818      	ldr	r0, [pc, #96]	@ (8003fd0 <MX_GPIO_Init+0x1ec>)
 8003f6e:	f001 fd05 	bl	800597c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003f72:	2200      	movs	r2, #0
 8003f74:	2100      	movs	r1, #0
 8003f76:	2006      	movs	r0, #6
 8003f78:	f001 f999 	bl	80052ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003f7c:	2006      	movs	r0, #6
 8003f7e:	f001 f9b0 	bl	80052e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003f82:	2200      	movs	r2, #0
 8003f84:	2100      	movs	r1, #0
 8003f86:	2008      	movs	r0, #8
 8003f88:	f001 f991 	bl	80052ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003f8c:	2008      	movs	r0, #8
 8003f8e:	f001 f9a8 	bl	80052e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8003f92:	2200      	movs	r2, #0
 8003f94:	2100      	movs	r1, #0
 8003f96:	2009      	movs	r0, #9
 8003f98:	f001 f989 	bl	80052ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003f9c:	2009      	movs	r0, #9
 8003f9e:	f001 f9a0 	bl	80052e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	2017      	movs	r0, #23
 8003fa8:	f001 f981 	bl	80052ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003fac:	2017      	movs	r0, #23
 8003fae:	f001 f998 	bl	80052e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	2028      	movs	r0, #40	@ 0x28
 8003fb8:	f001 f979 	bl	80052ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003fbc:	2028      	movs	r0, #40	@ 0x28
 8003fbe:	f001 f990 	bl	80052e2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003fc2:	bf00      	nop
 8003fc4:	3728      	adds	r7, #40	@ 0x28
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	48000800 	.word	0x48000800
 8003fd4:	48000400 	.word	0x48000400

08003fd8 <map>:

/* USER CODE BEGIN 4 */
float map(float x, float in_min, float in_max, float out_min, float out_max) {
 8003fd8:	b480      	push	{r7}
 8003fda:	b087      	sub	sp, #28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	ed87 0a05 	vstr	s0, [r7, #20]
 8003fe2:	edc7 0a04 	vstr	s1, [r7, #16]
 8003fe6:	ed87 1a03 	vstr	s2, [r7, #12]
 8003fea:	edc7 1a02 	vstr	s3, [r7, #8]
 8003fee:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003ff2:	ed97 7a05 	vldr	s14, [r7, #20]
 8003ff6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ffa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ffe:	edd7 6a01 	vldr	s13, [r7, #4]
 8004002:	edd7 7a02 	vldr	s15, [r7, #8]
 8004006:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800400a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800400e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004012:	edd7 7a04 	vldr	s15, [r7, #16]
 8004016:	ee77 7a67 	vsub.f32	s15, s14, s15
 800401a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800401e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004022:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8004026:	eeb0 0a67 	vmov.f32	s0, s15
 800402a:	371c      	adds	r7, #28
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <DWT_Init>:

void DWT_Init(void) {
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004038:	4b08      	ldr	r3, [pc, #32]	@ (800405c <DWT_Init+0x28>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4a07      	ldr	r2, [pc, #28]	@ (800405c <DWT_Init+0x28>)
 800403e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004042:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <DWT_Init+0x2c>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a05      	ldr	r2, [pc, #20]	@ (8004060 <DWT_Init+0x2c>)
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	6013      	str	r3, [r2, #0]
}
 8004050:	bf00      	nop
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	e000edf0 	.word	0xe000edf0
 8004060:	e0001000 	.word	0xe0001000

08004064 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
 800406a:	4603      	mov	r3, r0
 800406c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9) {
 800406e:	88fb      	ldrh	r3, [r7, #6]
 8004070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004074:	d10e      	bne.n	8004094 <HAL_GPIO_EXTI_Callback+0x30>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == 1) {
 8004076:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800407a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800407e:	f001 fdff 	bl	8005c80 <HAL_GPIO_ReadPin>
 8004082:	4603      	mov	r3, r0
 8004084:	2b01      	cmp	r3, #1
 8004086:	d105      	bne.n	8004094 <HAL_GPIO_EXTI_Callback+0x30>
			Z_index_R += 1;
 8004088:	4b4b      	ldr	r3, [pc, #300]	@ (80041b8 <HAL_GPIO_EXTI_Callback+0x154>)
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	3301      	adds	r3, #1
 800408e:	b2da      	uxtb	r2, r3
 8004090:	4b49      	ldr	r3, [pc, #292]	@ (80041b8 <HAL_GPIO_EXTI_Callback+0x154>)
 8004092:	701a      	strb	r2, [r3, #0]
		}
	}
	if (GPIO_Pin == GPIO_PIN_10) {
 8004094:	88fb      	ldrh	r3, [r7, #6]
 8004096:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800409a:	d10d      	bne.n	80040b8 <HAL_GPIO_EXTI_Callback+0x54>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10) == 1) {
 800409c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80040a0:	4846      	ldr	r0, [pc, #280]	@ (80041bc <HAL_GPIO_EXTI_Callback+0x158>)
 80040a2:	f001 fded 	bl	8005c80 <HAL_GPIO_ReadPin>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d105      	bne.n	80040b8 <HAL_GPIO_EXTI_Callback+0x54>
			Mode = 0;
 80040ac:	4b44      	ldr	r3, [pc, #272]	@ (80041c0 <HAL_GPIO_EXTI_Callback+0x15c>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	701a      	strb	r2, [r3, #0]
			EmergencyState = 1;
 80040b2:	4b44      	ldr	r3, [pc, #272]	@ (80041c4 <HAL_GPIO_EXTI_Callback+0x160>)
 80040b4:	2201      	movs	r2, #1
 80040b6:	701a      	strb	r2, [r3, #0]
		}
	}
	if (GPIO_Pin == GPIO_PIN_12) {
 80040b8:	88fb      	ldrh	r3, [r7, #6]
 80040ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040be:	d10e      	bne.n	80040de <HAL_GPIO_EXTI_Callback+0x7a>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1) {
 80040c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80040c4:	4840      	ldr	r0, [pc, #256]	@ (80041c8 <HAL_GPIO_EXTI_Callback+0x164>)
 80040c6:	f001 fddb 	bl	8005c80 <HAL_GPIO_ReadPin>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d103      	bne.n	80040d8 <HAL_GPIO_EXTI_Callback+0x74>
			P_Limit = 1;
 80040d0:	4b3e      	ldr	r3, [pc, #248]	@ (80041cc <HAL_GPIO_EXTI_Callback+0x168>)
 80040d2:	2201      	movs	r2, #1
 80040d4:	701a      	strb	r2, [r3, #0]
 80040d6:	e002      	b.n	80040de <HAL_GPIO_EXTI_Callback+0x7a>
		} else {
			P_Limit = 0;
 80040d8:	4b3c      	ldr	r3, [pc, #240]	@ (80041cc <HAL_GPIO_EXTI_Callback+0x168>)
 80040da:	2200      	movs	r2, #0
 80040dc:	701a      	strb	r2, [r3, #0]
		}
	}
	if (GPIO_Pin == GPIO_PIN_13) {
 80040de:	88fb      	ldrh	r3, [r7, #6]
 80040e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040e4:	d10e      	bne.n	8004104 <HAL_GPIO_EXTI_Callback+0xa0>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1) {
 80040e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80040ea:	4837      	ldr	r0, [pc, #220]	@ (80041c8 <HAL_GPIO_EXTI_Callback+0x164>)
 80040ec:	f001 fdc8 	bl	8005c80 <HAL_GPIO_ReadPin>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d103      	bne.n	80040fe <HAL_GPIO_EXTI_Callback+0x9a>
			R_Limit = 1;
 80040f6:	4b36      	ldr	r3, [pc, #216]	@ (80041d0 <HAL_GPIO_EXTI_Callback+0x16c>)
 80040f8:	2201      	movs	r2, #1
 80040fa:	701a      	strb	r2, [r3, #0]
 80040fc:	e002      	b.n	8004104 <HAL_GPIO_EXTI_Callback+0xa0>
		} else {
			R_Limit = 0;
 80040fe:	4b34      	ldr	r3, [pc, #208]	@ (80041d0 <HAL_GPIO_EXTI_Callback+0x16c>)
 8004100:	2200      	movs	r2, #0
 8004102:	701a      	strb	r2, [r3, #0]
		}
	}
	if (GPIO_Pin == GPIO_PIN_15) {
 8004104:	88fb      	ldrh	r3, [r7, #6]
 8004106:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800410a:	d102      	bne.n	8004112 <HAL_GPIO_EXTI_Callback+0xae>
		EmergencyState = 0;
 800410c:	4b2d      	ldr	r3, [pc, #180]	@ (80041c4 <HAL_GPIO_EXTI_Callback+0x160>)
 800410e:	2200      	movs	r2, #0
 8004110:	701a      	strb	r2, [r3, #0]
	}

	static uint8_t state[3] = { 0 }; // 0 = waiting for rise, 1 = waiting for fall

	uint32_t now = DWT->CYCCNT;
 8004112:	4b30      	ldr	r3, [pc, #192]	@ (80041d4 <HAL_GPIO_EXTI_Callback+0x170>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	613b      	str	r3, [r7, #16]
	uint32_t idx;

	if (GPIO_Pin == GPIO_PIN_0)
 8004118:	88fb      	ldrh	r3, [r7, #6]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d102      	bne.n	8004124 <HAL_GPIO_EXTI_Callback+0xc0>
		idx = 0;      // PC0
 800411e:	2300      	movs	r3, #0
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	e00a      	b.n	800413a <HAL_GPIO_EXTI_Callback+0xd6>
	else if (GPIO_Pin == GPIO_PIN_2)
 8004124:	88fb      	ldrh	r3, [r7, #6]
 8004126:	2b04      	cmp	r3, #4
 8004128:	d102      	bne.n	8004130 <HAL_GPIO_EXTI_Callback+0xcc>
		idx = 1; // PC2
 800412a:	2301      	movs	r3, #1
 800412c:	617b      	str	r3, [r7, #20]
 800412e:	e004      	b.n	800413a <HAL_GPIO_EXTI_Callback+0xd6>
	else if (GPIO_Pin == GPIO_PIN_3)
 8004130:	88fb      	ldrh	r3, [r7, #6]
 8004132:	2b08      	cmp	r3, #8
 8004134:	d13b      	bne.n	80041ae <HAL_GPIO_EXTI_Callback+0x14a>
		idx = 2; // PC3
 8004136:	2302      	movs	r3, #2
 8004138:	617b      	str	r3, [r7, #20]
	else
		return;

	if (state[idx] == 0) {
 800413a:	4a27      	ldr	r2, [pc, #156]	@ (80041d8 <HAL_GPIO_EXTI_Callback+0x174>)
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	4413      	add	r3, r2
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10a      	bne.n	800415c <HAL_GPIO_EXTI_Callback+0xf8>
		rise_time[idx] = now;
 8004146:	4925      	ldr	r1, [pc, #148]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x178>)
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		state[idx] = 1;
 8004150:	4a21      	ldr	r2, [pc, #132]	@ (80041d8 <HAL_GPIO_EXTI_Callback+0x174>)
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	4413      	add	r3, r2
 8004156:	2201      	movs	r2, #1
 8004158:	701a      	strb	r2, [r3, #0]
 800415a:	e029      	b.n	80041b0 <HAL_GPIO_EXTI_Callback+0x14c>
	} else {
		uint32_t delta =
				(now >= rise_time[idx]) ?
 800415c:	4a1f      	ldr	r2, [pc, #124]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x178>)
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
						(now - rise_time[idx]) :
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	429a      	cmp	r2, r3
 8004168:	d306      	bcc.n	8004178 <HAL_GPIO_EXTI_Callback+0x114>
 800416a:	4a1c      	ldr	r2, [pc, #112]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x178>)
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	e006      	b.n	8004186 <HAL_GPIO_EXTI_Callback+0x122>
						(0xFFFFFFFF - rise_time[idx] + now);
 8004178:	4a18      	ldr	r2, [pc, #96]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x178>)
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
						(now - rise_time[idx]) :
 8004184:	3b01      	subs	r3, #1
		uint32_t delta =
 8004186:	60fb      	str	r3, [r7, #12]
		pulse_width_us[idx] = delta / (SystemCoreClock / 1000000);
 8004188:	4b15      	ldr	r3, [pc, #84]	@ (80041e0 <HAL_GPIO_EXTI_Callback+0x17c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a15      	ldr	r2, [pc, #84]	@ (80041e4 <HAL_GPIO_EXTI_Callback+0x180>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	0c9b      	lsrs	r3, r3, #18
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	fbb2 f2f3 	udiv	r2, r2, r3
 800419a:	4913      	ldr	r1, [pc, #76]	@ (80041e8 <HAL_GPIO_EXTI_Callback+0x184>)
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		state[idx] = 0;
 80041a2:	4a0d      	ldr	r2, [pc, #52]	@ (80041d8 <HAL_GPIO_EXTI_Callback+0x174>)
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	4413      	add	r3, r2
 80041a8:	2200      	movs	r2, #0
 80041aa:	701a      	strb	r2, [r3, #0]
 80041ac:	e000      	b.n	80041b0 <HAL_GPIO_EXTI_Callback+0x14c>
		return;
 80041ae:	bf00      	nop
	}
}
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	20000b38 	.word	0x20000b38
 80041bc:	48000800 	.word	0x48000800
 80041c0:	20000b7c 	.word	0x20000b7c
 80041c4:	20000b7d 	.word	0x20000b7d
 80041c8:	48000400 	.word	0x48000400
 80041cc:	20000b81 	.word	0x20000b81
 80041d0:	20000b82 	.word	0x20000b82
 80041d4:	e0001000 	.word	0xe0001000
 80041d8:	200012a4 	.word	0x200012a4
 80041dc:	20000aa0 	.word	0x20000aa0
 80041e0:	20000200 	.word	0x20000200
 80041e4:	431bde83 	.word	0x431bde83
 80041e8:	20000aac 	.word	0x20000aac

080041ec <HAL_TIM_PeriodElapsedCallback>:

//MicroSecondTimer Implement
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80041ec:	b4b0      	push	{r4, r5, r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
	if (htim == &htim5) {
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a08      	ldr	r2, [pc, #32]	@ (8004218 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d108      	bne.n	800420e <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 80041fc:	4b07      	ldr	r3, [pc, #28]	@ (800421c <HAL_TIM_PeriodElapsedCallback+0x30>)
 80041fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004202:	1e54      	subs	r4, r2, #1
 8004204:	f143 0500 	adc.w	r5, r3, #0
 8004208:	4b04      	ldr	r3, [pc, #16]	@ (800421c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800420a:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 800420e:	bf00      	nop
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	bcb0      	pop	{r4, r5, r7}
 8004216:	4770      	bx	lr
 8004218:	200005b4 	.word	0x200005b4
 800421c:	20000a70 	.word	0x20000a70

08004220 <micros>:
uint64_t micros() {
 8004220:	b4b0      	push	{r4, r5, r7}
 8004222:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 8004224:	4b09      	ldr	r3, [pc, #36]	@ (800424c <micros+0x2c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422a:	2200      	movs	r2, #0
 800422c:	4618      	mov	r0, r3
 800422e:	4611      	mov	r1, r2
 8004230:	4b07      	ldr	r3, [pc, #28]	@ (8004250 <micros+0x30>)
 8004232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004236:	1884      	adds	r4, r0, r2
 8004238:	eb41 0503 	adc.w	r5, r1, r3
 800423c:	4622      	mov	r2, r4
 800423e:	462b      	mov	r3, r5
}
 8004240:	4610      	mov	r0, r2
 8004242:	4619      	mov	r1, r3
 8004244:	46bd      	mov	sp, r7
 8004246:	bcb0      	pop	{r4, r5, r7}
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	200005b4 	.word	0x200005b4
 8004250:	20000a70 	.word	0x20000a70

08004254 <PID_Update>:

float PID_Update(float error, float kP, float kI, float kD, float dt,
		float outMin, float outMax, PID_State *state) {
 8004254:	b480      	push	{r7}
 8004256:	b08f      	sub	sp, #60	@ 0x3c
 8004258:	af00      	add	r7, sp, #0
 800425a:	ed87 0a07 	vstr	s0, [r7, #28]
 800425e:	edc7 0a06 	vstr	s1, [r7, #24]
 8004262:	ed87 1a05 	vstr	s2, [r7, #20]
 8004266:	edc7 1a04 	vstr	s3, [r7, #16]
 800426a:	ed87 2a03 	vstr	s4, [r7, #12]
 800426e:	edc7 2a02 	vstr	s5, [r7, #8]
 8004272:	ed87 3a01 	vstr	s6, [r7, #4]
 8004276:	6038      	str	r0, [r7, #0]
	/* --- Proportional -------------------------------------- */
	float Pout = kP * error;
 8004278:	ed97 7a06 	vldr	s14, [r7, #24]
 800427c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004280:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004284:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	/* --- Integral (with anti‑windup clamp) ----------------- */
	state->integ += error * dt;
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	ed93 7a00 	vldr	s14, [r3]
 800428e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004292:	edd7 7a03 	vldr	s15, [r7, #12]
 8004296:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800429a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	edc3 7a00 	vstr	s15, [r3]
	if (state->integ > outMax / kI)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	ed93 7a00 	vldr	s14, [r3]
 80042aa:	ed97 6a01 	vldr	s12, [r7, #4]
 80042ae:	edd7 6a05 	vldr	s13, [r7, #20]
 80042b2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80042b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042be:	dd08      	ble.n	80042d2 <PID_Update+0x7e>
		state->integ = outMax / kI;
 80042c0:	edd7 6a01 	vldr	s13, [r7, #4]
 80042c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80042c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	edc3 7a00 	vstr	s15, [r3]
	if (state->integ < outMin / kI)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	ed93 7a00 	vldr	s14, [r3]
 80042d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80042dc:	edd7 6a05 	vldr	s13, [r7, #20]
 80042e0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80042e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ec:	d508      	bpl.n	8004300 <PID_Update+0xac>
		state->integ = outMin / kI;
 80042ee:	edd7 6a02 	vldr	s13, [r7, #8]
 80042f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80042f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	edc3 7a00 	vstr	s15, [r3]
	if (error > 0 && state->integ < 0)
 8004300:	edd7 7a07 	vldr	s15, [r7, #28]
 8004304:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800430c:	dd0b      	ble.n	8004326 <PID_Update+0xd2>
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	edd3 7a00 	vldr	s15, [r3]
 8004314:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800431c:	d503      	bpl.n	8004326 <PID_Update+0xd2>
		state->integ = 0;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	601a      	str	r2, [r3, #0]
	if (error < 0 && state->integ > 0)
 8004326:	edd7 7a07 	vldr	s15, [r7, #28]
 800432a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800432e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004332:	d50b      	bpl.n	800434c <PID_Update+0xf8>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	edd3 7a00 	vldr	s15, [r3]
 800433a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800433e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004342:	dd03      	ble.n	800434c <PID_Update+0xf8>
		state->integ = 0;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	f04f 0200 	mov.w	r2, #0
 800434a:	601a      	str	r2, [r3, #0]
	float Iout = kI * state->integ;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	edd3 7a00 	vldr	s15, [r3]
 8004352:	ed97 7a05 	vldr	s14, [r7, #20]
 8004356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800435a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	/* --- Derivative (on error) ----------------------------- */
	float deriv = (error - state->prevError) / dt;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	edd3 7a01 	vldr	s15, [r3, #4]
 8004364:	ed97 7a07 	vldr	s14, [r7, #28]
 8004368:	ee77 6a67 	vsub.f32	s13, s14, s15
 800436c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004370:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004374:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float Dout = kD * deriv;
 8004378:	ed97 7a04 	vldr	s14, [r7, #16]
 800437c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004384:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	state->prevError = error;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	69fa      	ldr	r2, [r7, #28]
 800438c:	605a      	str	r2, [r3, #4]

	/* --- Sum and clamp ------------------------------------- */
	float out = Pout + Iout + Dout;
 800438e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004392:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004396:	ee77 7a27 	vadd.f32	s15, s14, s15
 800439a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800439e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043a2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	if (out > outMax)
 80043a6:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80043aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80043ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b6:	dd01      	ble.n	80043bc <PID_Update+0x168>
		out = outMax;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	637b      	str	r3, [r7, #52]	@ 0x34
	if (out < outMin)
 80043bc:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80043c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80043c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043cc:	d501      	bpl.n	80043d2 <PID_Update+0x17e>
		out = outMin;
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	637b      	str	r3, [r7, #52]	@ 0x34

	return out;
 80043d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043d4:	ee07 3a90 	vmov	s15, r3
}
 80043d8:	eeb0 0a67 	vmov.f32	s0, s15
 80043dc:	373c      	adds	r7, #60	@ 0x3c
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
	...

080043e8 <Revolute_PosVel_Update>:

void Revolute_PosVel_Update() {
 80043e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043ec:	b084      	sub	sp, #16
 80043ee:	af00      	add	r7, sp, #0
	// Collect data
	Revolute_QEIdata.TimeStamp[NEW] = micros();
 80043f0:	f7ff ff16 	bl	8004220 <micros>
 80043f4:	4602      	mov	r2, r0
 80043f6:	460b      	mov	r3, r1
 80043f8:	495f      	ldr	r1, [pc, #380]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 80043fa:	e9c1 2302 	strd	r2, r3, [r1, #8]
	Revolute_QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim4);
 80043fe:	4b5f      	ldr	r3, [pc, #380]	@ (800457c <Revolute_PosVel_Update+0x194>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	4a5c      	ldr	r2, [pc, #368]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004406:	6013      	str	r3, [r2, #0]

	// Position within one turn
	Revolute_QEIdata.QEIPostion_1turn = Revolute_QEIdata.Position[NEW] % 16384;
 8004408:	4b5b      	ldr	r3, [pc, #364]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004410:	ee07 3a90 	vmov	s15, r3
 8004414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004418:	4b57      	ldr	r3, [pc, #348]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800441a:	edc3 7a06 	vstr	s15, [r3, #24]

	// Calculate position difference
	int32_t diffPosition_r = Revolute_QEIdata.Position[NEW]
 800441e:	4b56      	ldr	r3, [pc, #344]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004420:	681a      	ldr	r2, [r3, #0]
			- Revolute_QEIdata.Position[OLD];
 8004422:	4b55      	ldr	r3, [pc, #340]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	1ad3      	subs	r3, r2, r3
	int32_t diffPosition_r = Revolute_QEIdata.Position[NEW]
 8004428:	60fb      	str	r3, [r7, #12]

	// Handle wrap-around
	if (diffPosition_r > (65536 / 2))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004430:	dd04      	ble.n	800443c <Revolute_PosVel_Update+0x54>
		diffPosition_r -= 65536;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	e007      	b.n	800444c <Revolute_PosVel_Update+0x64>
	else if (diffPosition_r < -(65536 / 2))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8004442:	da03      	bge.n	800444c <Revolute_PosVel_Update+0x64>
		diffPosition_r += 65536;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800444a:	60fb      	str	r3, [r7, #12]

	// Time difference in seconds
	float diffTime_r = (Revolute_QEIdata.TimeStamp[NEW]
 800444c:	4b4a      	ldr	r3, [pc, #296]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800444e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
			- Revolute_QEIdata.TimeStamp[OLD]) * 0.000001f;
 8004452:	4b49      	ldr	r3, [pc, #292]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004454:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004458:	ebb0 0a02 	subs.w	sl, r0, r2
 800445c:	eb61 0b03 	sbc.w	fp, r1, r3
 8004460:	4650      	mov	r0, sl
 8004462:	4659      	mov	r1, fp
 8004464:	f7fc fc66 	bl	8000d34 <__aeabi_ul2f>
 8004468:	ee07 0a10 	vmov	s14, r0
	float diffTime_r = (Revolute_QEIdata.TimeStamp[NEW]
 800446c:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8004580 <Revolute_PosVel_Update+0x198>
 8004470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004474:	edc7 7a02 	vstr	s15, [r7, #8]
	if (diffTime_r == 0)
 8004478:	edd7 7a02 	vldr	s15, [r7, #8]
 800447c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004484:	d06d      	beq.n	8004562 <Revolute_PosVel_Update+0x17a>
		return;

	// Raw angular velocity in counts/sec
	float Vel_counts_r = (float) diffPosition_r / diffTime_r;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	ee07 3a90 	vmov	s15, r3
 800448c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004490:	ed97 7a02 	vldr	s14, [r7, #8]
 8004494:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004498:	edc7 7a01 	vstr	s15, [r7, #4]

	// Raw angular acceleration in counts/sec²
	Revolute_QEIdata.QEIAcceleration = (Vel_counts_r
			- Revolute_QEIdata.QEIVelocity) / diffTime_r;
 800449c:	4b36      	ldr	r3, [pc, #216]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800449e:	edd3 7a07 	vldr	s15, [r3, #28]
 80044a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80044a6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80044aa:	ed97 7a02 	vldr	s14, [r7, #8]
 80044ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
	Revolute_QEIdata.QEIAcceleration = (Vel_counts_r
 80044b2:	4b31      	ldr	r3, [pc, #196]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 80044b4:	edc3 7a08 	vstr	s15, [r3, #32]

	// Store raw velocity
	Revolute_QEIdata.QEIVelocity = Vel_counts_r;
 80044b8:	4a2f      	ldr	r2, [pc, #188]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	61d3      	str	r3, [r2, #28]

	// Angular velocity in rad/s
	Revolute_QEIdata.Velocity = Vel_counts_r
			* (2.0f * M_PI / 16384.0f);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fc f80e 	bl	80004e0 <__aeabi_f2d>
 80044c4:	a32a      	add	r3, pc, #168	@ (adr r3, 8004570 <Revolute_PosVel_Update+0x188>)
 80044c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ca:	f7fc f861 	bl	8000590 <__aeabi_dmul>
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	4610      	mov	r0, r2
 80044d4:	4619      	mov	r1, r3
 80044d6:	f7fc fb15 	bl	8000b04 <__aeabi_d2f>
 80044da:	4603      	mov	r3, r0
	Revolute_QEIdata.Velocity = Vel_counts_r
 80044dc:	4a26      	ldr	r2, [pc, #152]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 80044de:	6253      	str	r3, [r2, #36]	@ 0x24

	// Angular acceleration in rad/s²
	Revolute_QEIdata.Acceleration =
			Revolute_QEIdata.QEIAcceleration * (2.0f * M_PI / 16384.0f);
 80044e0:	4b25      	ldr	r3, [pc, #148]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7fb fffb 	bl	80004e0 <__aeabi_f2d>
 80044ea:	a321      	add	r3, pc, #132	@ (adr r3, 8004570 <Revolute_PosVel_Update+0x188>)
 80044ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f0:	f7fc f84e 	bl	8000590 <__aeabi_dmul>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4610      	mov	r0, r2
 80044fa:	4619      	mov	r1, r3
 80044fc:	f7fc fb02 	bl	8000b04 <__aeabi_d2f>
 8004500:	4603      	mov	r3, r0
	Revolute_QEIdata.Acceleration =
 8004502:	4a1d      	ldr	r2, [pc, #116]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004504:	6293      	str	r3, [r2, #40]	@ 0x28

	// Absolute position update
	Revolute_QEIdata.AbsolutePosition += diffPosition_r;
 8004506:	4b1c      	ldr	r3, [pc, #112]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004508:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800450c:	68f9      	ldr	r1, [r7, #12]
 800450e:	17c8      	asrs	r0, r1, #31
 8004510:	460c      	mov	r4, r1
 8004512:	4605      	mov	r5, r0
 8004514:	eb12 0804 	adds.w	r8, r2, r4
 8004518:	eb43 0905 	adc.w	r9, r3, r5
 800451c:	4b16      	ldr	r3, [pc, #88]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800451e:	e9c3 890c 	strd	r8, r9, [r3, #48]	@ 0x30

	// Rad position
	Revolute_QEIdata.RadPosition = Revolute_QEIdata.AbsolutePosition
 8004522:	4b15      	ldr	r3, [pc, #84]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004524:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
			* (2.0f * M_PI / 16384.0f);
 8004528:	4610      	mov	r0, r2
 800452a:	4619      	mov	r1, r3
 800452c:	f7fc f802 	bl	8000534 <__aeabi_l2d>
 8004530:	a30f      	add	r3, pc, #60	@ (adr r3, 8004570 <Revolute_PosVel_Update+0x188>)
 8004532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004536:	f7fc f82b 	bl	8000590 <__aeabi_dmul>
 800453a:	4602      	mov	r2, r0
 800453c:	460b      	mov	r3, r1
 800453e:	4610      	mov	r0, r2
 8004540:	4619      	mov	r1, r3
 8004542:	f7fc fadf 	bl	8000b04 <__aeabi_d2f>
 8004546:	4603      	mov	r3, r0
	Revolute_QEIdata.RadPosition = Revolute_QEIdata.AbsolutePosition
 8004548:	4a0b      	ldr	r2, [pc, #44]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800454a:	6393      	str	r3, [r2, #56]	@ 0x38

	// Store previous values
	Revolute_QEIdata.Position[OLD] = Revolute_QEIdata.Position[NEW];
 800454c:	4b0a      	ldr	r3, [pc, #40]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a09      	ldr	r2, [pc, #36]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004552:	6053      	str	r3, [r2, #4]
	Revolute_QEIdata.TimeStamp[OLD] = Revolute_QEIdata.TimeStamp[NEW];
 8004554:	4b08      	ldr	r3, [pc, #32]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 8004556:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800455a:	4907      	ldr	r1, [pc, #28]	@ (8004578 <Revolute_PosVel_Update+0x190>)
 800455c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8004560:	e000      	b.n	8004564 <Revolute_PosVel_Update+0x17c>
		return;
 8004562:	bf00      	nop
}
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800456c:	f3af 8000 	nop.w
 8004570:	54442d18 	.word	0x54442d18
 8004574:	3f3921fb 	.word	0x3f3921fb
 8004578:	20000ac0 	.word	0x20000ac0
 800457c:	200004e8 	.word	0x200004e8
 8004580:	358637bd 	.word	0x358637bd

08004584 <Prismatic_PosVel_Update>:

void Prismatic_PosVel_Update() {
 8004584:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004588:	b084      	sub	sp, #16
 800458a:	af00      	add	r7, sp, #0
	// Collect data
	Prismatic_QEIdata.TimeStamp[NEW] = micros();
 800458c:	f7ff fe48 	bl	8004220 <micros>
 8004590:	4602      	mov	r2, r0
 8004592:	460b      	mov	r3, r1
 8004594:	494c      	ldr	r1, [pc, #304]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004596:	e9c1 2302 	strd	r2, r3, [r1, #8]
	Prismatic_QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim3);
 800459a:	4b4c      	ldr	r3, [pc, #304]	@ (80046cc <Prismatic_PosVel_Update+0x148>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a0:	4a49      	ldr	r2, [pc, #292]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80045a2:	6013      	str	r3, [r2, #0]

	// Calculate position difference
	int32_t diffPosition_p = Prismatic_QEIdata.Position[NEW]
 80045a4:	4b48      	ldr	r3, [pc, #288]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80045a6:	681a      	ldr	r2, [r3, #0]
			- Prismatic_QEIdata.Position[OLD];
 80045a8:	4b47      	ldr	r3, [pc, #284]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	1ad3      	subs	r3, r2, r3
	int32_t diffPosition_p = Prismatic_QEIdata.Position[NEW]
 80045ae:	60fb      	str	r3, [r7, #12]

	// Handle wrap-around
	if (diffPosition_p > (65536 / 2))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045b6:	dd04      	ble.n	80045c2 <Prismatic_PosVel_Update+0x3e>
		diffPosition_p -= 65536;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 80045be:	60fb      	str	r3, [r7, #12]
 80045c0:	e007      	b.n	80045d2 <Prismatic_PosVel_Update+0x4e>
	else if (diffPosition_p < -(65536 / 2))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80045c8:	da03      	bge.n	80045d2 <Prismatic_PosVel_Update+0x4e>
		diffPosition_p += 65536;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80045d0:	60fb      	str	r3, [r7, #12]

	// Time difference in seconds
	float diffTime_p = (Prismatic_QEIdata.TimeStamp[NEW]
 80045d2:	4b3d      	ldr	r3, [pc, #244]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80045d4:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
			- Prismatic_QEIdata.TimeStamp[OLD]) * 0.000001f;
 80045d8:	4b3b      	ldr	r3, [pc, #236]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80045da:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80045de:	ebb0 0a02 	subs.w	sl, r0, r2
 80045e2:	eb61 0b03 	sbc.w	fp, r1, r3
 80045e6:	4650      	mov	r0, sl
 80045e8:	4659      	mov	r1, fp
 80045ea:	f7fc fba3 	bl	8000d34 <__aeabi_ul2f>
 80045ee:	ee07 0a10 	vmov	s14, r0
	float diffTime_p = (Prismatic_QEIdata.TimeStamp[NEW]
 80045f2:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80046d0 <Prismatic_PosVel_Update+0x14c>
 80045f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045fa:	edc7 7a02 	vstr	s15, [r7, #8]
	if (diffTime_p == 0)
 80045fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8004602:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800460a:	d057      	beq.n	80046bc <Prismatic_PosVel_Update+0x138>
		return;

	// Raw angular velocity in counts/sec
	float Vel_counts_p = (float) diffPosition_p / diffTime_p;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	ee07 3a90 	vmov	s15, r3
 8004612:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004616:	ed97 7a02 	vldr	s14, [r7, #8]
 800461a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800461e:	edc7 7a01 	vstr	s15, [r7, #4]

	// Raw angular acceleration in counts/sec²
	Prismatic_QEIdata.QEIAcceleration = (Vel_counts_p
			- Prismatic_QEIdata.QEIVelocity) / diffTime_p;
 8004622:	4b29      	ldr	r3, [pc, #164]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004624:	edd3 7a06 	vldr	s15, [r3, #24]
 8004628:	ed97 7a01 	vldr	s14, [r7, #4]
 800462c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004630:	ed97 7a02 	vldr	s14, [r7, #8]
 8004634:	eec6 7a87 	vdiv.f32	s15, s13, s14
	Prismatic_QEIdata.QEIAcceleration = (Vel_counts_p
 8004638:	4b23      	ldr	r3, [pc, #140]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 800463a:	edc3 7a07 	vstr	s15, [r3, #28]

	// Store raw velocity
	Prismatic_QEIdata.QEIVelocity = Vel_counts_p;
 800463e:	4a22      	ldr	r2, [pc, #136]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6193      	str	r3, [r2, #24]

	// Velocity in mm/s
	Prismatic_QEIdata.Velocity = Vel_counts_p * (10.0f / 8192.0f);
 8004644:	edd7 7a01 	vldr	s15, [r7, #4]
 8004648:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80046d4 <Prismatic_PosVel_Update+0x150>
 800464c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004650:	4b1d      	ldr	r3, [pc, #116]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004652:	edc3 7a08 	vstr	s15, [r3, #32]

	// Acceleration in mm/s²
	Prismatic_QEIdata.Acceleration = Prismatic_QEIdata.QEIAcceleration
 8004656:	4b1c      	ldr	r3, [pc, #112]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004658:	edd3 7a07 	vldr	s15, [r3, #28]
			* (10.0f / 8192.0f);
 800465c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80046d4 <Prismatic_PosVel_Update+0x150>
 8004660:	ee67 7a87 	vmul.f32	s15, s15, s14
	Prismatic_QEIdata.Acceleration = Prismatic_QEIdata.QEIAcceleration
 8004664:	4b18      	ldr	r3, [pc, #96]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004666:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Absolute position update
	Prismatic_QEIdata.AbsolutePosition += diffPosition_p;
 800466a:	4b17      	ldr	r3, [pc, #92]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 800466c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004670:	68f9      	ldr	r1, [r7, #12]
 8004672:	17c8      	asrs	r0, r1, #31
 8004674:	460c      	mov	r4, r1
 8004676:	4605      	mov	r5, r0
 8004678:	eb12 0804 	adds.w	r8, r2, r4
 800467c:	eb43 0905 	adc.w	r9, r3, r5
 8004680:	4b11      	ldr	r3, [pc, #68]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004682:	e9c3 890a 	strd	r8, r9, [r3, #40]	@ 0x28

	// mm position
	Prismatic_QEIdata.mmPosition = Prismatic_QEIdata.AbsolutePosition
 8004686:	4b10      	ldr	r3, [pc, #64]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 8004688:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
			* (10.0f / 8192.0f);
 800468c:	4610      	mov	r0, r2
 800468e:	4619      	mov	r1, r3
 8004690:	f7fc fb58 	bl	8000d44 <__aeabi_l2f>
 8004694:	ee07 0a10 	vmov	s14, r0
 8004698:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80046d4 <Prismatic_PosVel_Update+0x150>
 800469c:	ee67 7a27 	vmul.f32	s15, s14, s15
	Prismatic_QEIdata.mmPosition = Prismatic_QEIdata.AbsolutePosition
 80046a0:	4b09      	ldr	r3, [pc, #36]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80046a2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	// Store previous values
	Prismatic_QEIdata.Position[OLD] = Prismatic_QEIdata.Position[NEW];
 80046a6:	4b08      	ldr	r3, [pc, #32]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a07      	ldr	r2, [pc, #28]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80046ac:	6053      	str	r3, [r2, #4]
	Prismatic_QEIdata.TimeStamp[OLD] = Prismatic_QEIdata.TimeStamp[NEW];
 80046ae:	4b06      	ldr	r3, [pc, #24]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80046b0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80046b4:	4904      	ldr	r1, [pc, #16]	@ (80046c8 <Prismatic_PosVel_Update+0x144>)
 80046b6:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80046ba:	e000      	b.n	80046be <Prismatic_PosVel_Update+0x13a>
		return;
 80046bc:	bf00      	nop
}
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046c6:	bf00      	nop
 80046c8:	20000b00 	.word	0x20000b00
 80046cc:	2000041c 	.word	0x2000041c
 80046d0:	358637bd 	.word	0x358637bd
 80046d4:	3aa00000 	.word	0x3aa00000

080046d8 <Set_Motor>:

void Set_Motor(int motor_num, float speed) {
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	ed87 0a00 	vstr	s0, [r7]
	if (speed > 100.0f)
 80046e4:	edd7 7a00 	vldr	s15, [r7]
 80046e8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80047bc <Set_Motor+0xe4>
 80046ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046f4:	dd01      	ble.n	80046fa <Set_Motor+0x22>
		speed = 100.0f;
 80046f6:	4b32      	ldr	r3, [pc, #200]	@ (80047c0 <Set_Motor+0xe8>)
 80046f8:	603b      	str	r3, [r7, #0]
	if (speed < -100.0f)
 80046fa:	edd7 7a00 	vldr	s15, [r7]
 80046fe:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80047c4 <Set_Motor+0xec>
 8004702:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800470a:	d501      	bpl.n	8004710 <Set_Motor+0x38>
		speed = -100.0f;
 800470c:	4b2e      	ldr	r3, [pc, #184]	@ (80047c8 <Set_Motor+0xf0>)
 800470e:	603b      	str	r3, [r7, #0]
	uint32_t pwm_value = (uint32_t) ((fabsf(speed) * 100) / 100);
 8004710:	edd7 7a00 	vldr	s15, [r7]
 8004714:	eef0 7ae7 	vabs.f32	s15, s15
 8004718:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80047bc <Set_Motor+0xe4>
 800471c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004720:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80047bc <Set_Motor+0xe4>
 8004724:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004728:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800472c:	ee17 3a90 	vmov	r3, s15
 8004730:	60fb      	str	r3, [r7, #12]
	if (motor_num == 0) {
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d11d      	bne.n	8004774 <Set_Motor+0x9c>
		if (speed > 0) {
 8004738:	edd7 7a00 	vldr	s15, [r7]
 800473c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004744:	dd05      	ble.n	8004752 <Set_Motor+0x7a>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8004746:	2200      	movs	r2, #0
 8004748:	2120      	movs	r1, #32
 800474a:	4820      	ldr	r0, [pc, #128]	@ (80047cc <Set_Motor+0xf4>)
 800474c:	f001 fab0 	bl	8005cb0 <HAL_GPIO_WritePin>
 8004750:	e00b      	b.n	800476a <Set_Motor+0x92>
		} else if (speed < 0) {
 8004752:	edd7 7a00 	vldr	s15, [r7]
 8004756:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800475a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475e:	d504      	bpl.n	800476a <Set_Motor+0x92>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8004760:	2201      	movs	r2, #1
 8004762:	2120      	movs	r1, #32
 8004764:	4819      	ldr	r0, [pc, #100]	@ (80047cc <Set_Motor+0xf4>)
 8004766:	f001 faa3 	bl	8005cb0 <HAL_GPIO_WritePin>
		}
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, pwm_value);
 800476a:	4b19      	ldr	r3, [pc, #100]	@ (80047d0 <Set_Motor+0xf8>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	63da      	str	r2, [r3, #60]	@ 0x3c
		} else if (speed < 0) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
		}
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, pwm_value);
	}
}
 8004772:	e01f      	b.n	80047b4 <Set_Motor+0xdc>
	} else if (motor_num == 1) {
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d11c      	bne.n	80047b4 <Set_Motor+0xdc>
		if (speed > 0) {
 800477a:	edd7 7a00 	vldr	s15, [r7]
 800477e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004786:	dd05      	ble.n	8004794 <Set_Motor+0xbc>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8004788:	2200      	movs	r2, #0
 800478a:	2140      	movs	r1, #64	@ 0x40
 800478c:	480f      	ldr	r0, [pc, #60]	@ (80047cc <Set_Motor+0xf4>)
 800478e:	f001 fa8f 	bl	8005cb0 <HAL_GPIO_WritePin>
 8004792:	e00b      	b.n	80047ac <Set_Motor+0xd4>
		} else if (speed < 0) {
 8004794:	edd7 7a00 	vldr	s15, [r7]
 8004798:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800479c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047a0:	d504      	bpl.n	80047ac <Set_Motor+0xd4>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80047a2:	2201      	movs	r2, #1
 80047a4:	2140      	movs	r1, #64	@ 0x40
 80047a6:	4809      	ldr	r0, [pc, #36]	@ (80047cc <Set_Motor+0xf4>)
 80047a8:	f001 fa82 	bl	8005cb0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, pwm_value);
 80047ac:	4b08      	ldr	r3, [pc, #32]	@ (80047d0 <Set_Motor+0xf8>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80047b4:	bf00      	nop
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	42c80000 	.word	0x42c80000
 80047c0:	42c80000 	.word	0x42c80000
 80047c4:	c2c80000 	.word	0xc2c80000
 80047c8:	c2c80000 	.word	0xc2c80000
 80047cc:	48000800 	.word	0x48000800
 80047d0:	20000680 	.word	0x20000680

080047d4 <Set_Servo>:

void Set_Servo(int Pen_Pos) {
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
	if (Pen_Pos == 0) {
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10f      	bne.n	8004802 <Set_Servo+0x2e>
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, 500);
 80047e2:	4b0e      	ldr	r3, [pc, #56]	@ (800481c <Set_Servo+0x48>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80047ea:	635a      	str	r2, [r3, #52]	@ 0x34
		Pen_Status_in = 0;
 80047ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004820 <Set_Servo+0x4c>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	701a      	strb	r2, [r3, #0]
		servo_timer = micros();
 80047f2:	f7ff fd15 	bl	8004220 <micros>
 80047f6:	4602      	mov	r2, r0
 80047f8:	460b      	mov	r3, r1
 80047fa:	490a      	ldr	r1, [pc, #40]	@ (8004824 <Set_Servo+0x50>)
 80047fc:	e9c1 2300 	strd	r2, r3, [r1]
	} else {
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, 1000);
		Pen_Status_in = 1;
	}
}
 8004800:	e007      	b.n	8004812 <Set_Servo+0x3e>
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, 1000);
 8004802:	4b06      	ldr	r3, [pc, #24]	@ (800481c <Set_Servo+0x48>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800480a:	635a      	str	r2, [r3, #52]	@ 0x34
		Pen_Status_in = 1;
 800480c:	4b04      	ldr	r3, [pc, #16]	@ (8004820 <Set_Servo+0x4c>)
 800480e:	2201      	movs	r2, #1
 8004810:	701a      	strb	r2, [r3, #0]
}
 8004812:	bf00      	nop
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	2000074c 	.word	0x2000074c
 8004820:	20000b80 	.word	0x20000b80
 8004824:	20000be8 	.word	0x20000be8

08004828 <Reset_R>:

void Reset_R() {
 8004828:	b480      	push	{r7}
 800482a:	af00      	add	r7, sp, #0
	Revolute_QEIdata.AbsolutePosition = M_PI_2 / (2.0f * M_PI / 16384.0f);
 800482c:	4905      	ldr	r1, [pc, #20]	@ (8004844 <Reset_R+0x1c>)
 800482e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004832:	f04f 0300 	mov.w	r3, #0
 8004836:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
//	Revolute_QEIdata.RadPosition = M_PI_2;
}
 800483a:	bf00      	nop
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	20000ac0 	.word	0x20000ac0

08004848 <Reset_P>:
void Reset_P() {
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
	Prismatic_QEIdata.AbsolutePosition = -2.00 / (10.0f / 8192.0f);
 800484c:	4905      	ldr	r1, [pc, #20]	@ (8004864 <Reset_P+0x1c>)
 800484e:	4a06      	ldr	r2, [pc, #24]	@ (8004868 <Reset_P+0x20>)
 8004850:	f04f 33ff 	mov.w	r3, #4294967295
 8004854:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
//	Prismatic_QEIdata.mmPosition = 0;
}
 8004858:	bf00      	nop
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	20000b00 	.word	0x20000b00
 8004868:	fffff99a 	.word	0xfffff99a

0800486c <Get_QRIdata>:

void Get_QRIdata(float *prism_vel_mm, float *prism_acc_mm, float *prism_mm_pos,
		float *rev_ang_vel_rad, float *rev_ang_acc_rad, float *rev_rad_pos) {
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
 8004878:	603b      	str	r3, [r7, #0]
	if (prism_vel_mm)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <Get_QRIdata+0x1c>
		*prism_vel_mm = Prismatic_QEIdata.Velocity;
 8004880:	4b16      	ldr	r3, [pc, #88]	@ (80048dc <Get_QRIdata+0x70>)
 8004882:	6a1a      	ldr	r2, [r3, #32]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	601a      	str	r2, [r3, #0]
	if (prism_acc_mm)
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <Get_QRIdata+0x2a>
		*prism_acc_mm = Prismatic_QEIdata.Acceleration;
 800488e:	4b13      	ldr	r3, [pc, #76]	@ (80048dc <Get_QRIdata+0x70>)
 8004890:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	601a      	str	r2, [r3, #0]
	if (prism_mm_pos)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <Get_QRIdata+0x38>
		*prism_mm_pos = Prismatic_QEIdata.mmPosition;
 800489c:	4b0f      	ldr	r3, [pc, #60]	@ (80048dc <Get_QRIdata+0x70>)
 800489e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	601a      	str	r2, [r3, #0]
	if (rev_ang_vel_rad)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d003      	beq.n	80048b2 <Get_QRIdata+0x46>
		*rev_ang_vel_rad = Revolute_QEIdata.Velocity;
 80048aa:	4b0d      	ldr	r3, [pc, #52]	@ (80048e0 <Get_QRIdata+0x74>)
 80048ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	601a      	str	r2, [r3, #0]
	if (rev_ang_acc_rad)
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <Get_QRIdata+0x54>
		*rev_ang_acc_rad = Revolute_QEIdata.Acceleration;
 80048b8:	4b09      	ldr	r3, [pc, #36]	@ (80048e0 <Get_QRIdata+0x74>)
 80048ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	601a      	str	r2, [r3, #0]
	if (rev_rad_pos)
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <Get_QRIdata+0x62>
		*rev_rad_pos = Revolute_QEIdata.RadPosition;
 80048c6:	4b06      	ldr	r3, [pc, #24]	@ (80048e0 <Get_QRIdata+0x74>)
 80048c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	601a      	str	r2, [r3, #0]
}
 80048ce:	bf00      	nop
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	20000b00 	.word	0x20000b00
 80048e0:	20000ac0 	.word	0x20000ac0

080048e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80048e8:	b672      	cpsid	i
}
 80048ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80048ec:	bf00      	nop
 80048ee:	e7fd      	b.n	80048ec <Error_Handler+0x8>

080048f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004934 <HAL_MspInit+0x44>)
 80048f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004934 <HAL_MspInit+0x44>)
 80048fc:	f043 0301 	orr.w	r3, r3, #1
 8004900:	6613      	str	r3, [r2, #96]	@ 0x60
 8004902:	4b0c      	ldr	r3, [pc, #48]	@ (8004934 <HAL_MspInit+0x44>)
 8004904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	607b      	str	r3, [r7, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800490e:	4b09      	ldr	r3, [pc, #36]	@ (8004934 <HAL_MspInit+0x44>)
 8004910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004912:	4a08      	ldr	r2, [pc, #32]	@ (8004934 <HAL_MspInit+0x44>)
 8004914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004918:	6593      	str	r3, [r2, #88]	@ 0x58
 800491a:	4b06      	ldr	r3, [pc, #24]	@ (8004934 <HAL_MspInit+0x44>)
 800491c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800491e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004922:	603b      	str	r3, [r7, #0]
 8004924:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004926:	f001 fa97 	bl	8005e58 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800492a:	bf00      	nop
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	40021000 	.word	0x40021000

08004938 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b08c      	sub	sp, #48	@ 0x30
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004940:	f107 031c 	add.w	r3, r7, #28
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	609a      	str	r2, [r3, #8]
 800494c:	60da      	str	r2, [r3, #12]
 800494e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a32      	ldr	r2, [pc, #200]	@ (8004a20 <HAL_TIM_IC_MspInit+0xe8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d130      	bne.n	80049bc <HAL_TIM_IC_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800495a:	4b32      	ldr	r3, [pc, #200]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 800495c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800495e:	4a31      	ldr	r2, [pc, #196]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 8004960:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004964:	6613      	str	r3, [r2, #96]	@ 0x60
 8004966:	4b2f      	ldr	r3, [pc, #188]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 8004968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800496a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800496e:	61bb      	str	r3, [r7, #24]
 8004970:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004972:	4b2c      	ldr	r3, [pc, #176]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 8004974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004976:	4a2b      	ldr	r2, [pc, #172]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 8004978:	f043 0304 	orr.w	r3, r3, #4
 800497c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800497e:	4b29      	ldr	r3, [pc, #164]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 8004980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004982:	f003 0304 	and.w	r3, r3, #4
 8004986:	617b      	str	r3, [r7, #20]
 8004988:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800498a:	2302      	movs	r3, #2
 800498c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498e:	2302      	movs	r3, #2
 8004990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004992:	2300      	movs	r3, #0
 8004994:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004996:	2300      	movs	r3, #0
 8004998:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800499a:	2302      	movs	r3, #2
 800499c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800499e:	f107 031c 	add.w	r3, r7, #28
 80049a2:	4619      	mov	r1, r3
 80049a4:	4820      	ldr	r0, [pc, #128]	@ (8004a28 <HAL_TIM_IC_MspInit+0xf0>)
 80049a6:	f000 ffe9 	bl	800597c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80049aa:	2200      	movs	r2, #0
 80049ac:	2100      	movs	r1, #0
 80049ae:	2019      	movs	r0, #25
 80049b0:	f000 fc7d 	bl	80052ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80049b4:	2019      	movs	r0, #25
 80049b6:	f000 fc94 	bl	80052e2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 80049ba:	e02d      	b.n	8004a18 <HAL_TIM_IC_MspInit+0xe0>
  else if(htim_ic->Instance==TIM2)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c4:	d128      	bne.n	8004a18 <HAL_TIM_IC_MspInit+0xe0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049c6:	4b17      	ldr	r3, [pc, #92]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 80049c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ca:	4a16      	ldr	r2, [pc, #88]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80049d2:	4b14      	ldr	r3, [pc, #80]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 80049d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	613b      	str	r3, [r7, #16]
 80049dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049de:	4b11      	ldr	r3, [pc, #68]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 80049e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e2:	4a10      	ldr	r2, [pc, #64]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 80049e4:	f043 0301 	orr.w	r3, r3, #1
 80049e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004a24 <HAL_TIM_IC_MspInit+0xec>)
 80049ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80049f6:	2301      	movs	r3, #1
 80049f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049fa:	2302      	movs	r3, #2
 80049fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049fe:	2300      	movs	r3, #0
 8004a00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a02:	2300      	movs	r3, #0
 8004a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a06:	2301      	movs	r3, #1
 8004a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a0a:	f107 031c 	add.w	r3, r7, #28
 8004a0e:	4619      	mov	r1, r3
 8004a10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a14:	f000 ffb2 	bl	800597c <HAL_GPIO_Init>
}
 8004a18:	bf00      	nop
 8004a1a:	3730      	adds	r7, #48	@ 0x30
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40012c00 	.word	0x40012c00
 8004a24:	40021000 	.word	0x40021000
 8004a28:	48000800 	.word	0x48000800

08004a2c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b08c      	sub	sp, #48	@ 0x30
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a34:	f107 031c 	add.w	r3, r7, #28
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	609a      	str	r2, [r3, #8]
 8004a40:	60da      	str	r2, [r3, #12]
 8004a42:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a37      	ldr	r2, [pc, #220]	@ (8004b28 <HAL_TIM_Encoder_MspInit+0xfc>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d130      	bne.n	8004ab0 <HAL_TIM_Encoder_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a4e:	4b37      	ldr	r3, [pc, #220]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a52:	4a36      	ldr	r2, [pc, #216]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004a54:	f043 0302 	orr.w	r3, r3, #2
 8004a58:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a5a:	4b34      	ldr	r3, [pc, #208]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	61bb      	str	r3, [r7, #24]
 8004a64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a66:	4b31      	ldr	r3, [pc, #196]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a6a:	4a30      	ldr	r2, [pc, #192]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004a6c:	f043 0302 	orr.w	r3, r3, #2
 8004a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a72:	4b2e      	ldr	r3, [pc, #184]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004a7e:	2330      	movs	r3, #48	@ 0x30
 8004a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a82:	2302      	movs	r3, #2
 8004a84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a86:	2300      	movs	r3, #0
 8004a88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004a8e:	2302      	movs	r3, #2
 8004a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a92:	f107 031c 	add.w	r3, r7, #28
 8004a96:	4619      	mov	r1, r3
 8004a98:	4825      	ldr	r0, [pc, #148]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0x104>)
 8004a9a:	f000 ff6f 	bl	800597c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	201d      	movs	r0, #29
 8004aa4:	f000 fc03 	bl	80052ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004aa8:	201d      	movs	r0, #29
 8004aaa:	f000 fc1a 	bl	80052e2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004aae:	e036      	b.n	8004b1e <HAL_TIM_Encoder_MspInit+0xf2>
  else if(htim_encoder->Instance==TIM4)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a1f      	ldr	r2, [pc, #124]	@ (8004b34 <HAL_TIM_Encoder_MspInit+0x108>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d131      	bne.n	8004b1e <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004aba:	4b1c      	ldr	r3, [pc, #112]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004abe:	4a1b      	ldr	r2, [pc, #108]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004ac0:	f043 0304 	orr.w	r3, r3, #4
 8004ac4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ac6:	4b19      	ldr	r3, [pc, #100]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aca:	f003 0304 	and.w	r3, r3, #4
 8004ace:	613b      	str	r3, [r7, #16]
 8004ad0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ad2:	4b16      	ldr	r3, [pc, #88]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ad6:	4a15      	ldr	r2, [pc, #84]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004ad8:	f043 0301 	orr.w	r3, r3, #1
 8004adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ade:	4b13      	ldr	r3, [pc, #76]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0x100>)
 8004ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004aea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004af0:	2302      	movs	r3, #2
 8004af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af4:	2300      	movs	r3, #0
 8004af6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af8:	2300      	movs	r3, #0
 8004afa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8004afc:	230a      	movs	r3, #10
 8004afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b00:	f107 031c 	add.w	r3, r7, #28
 8004b04:	4619      	mov	r1, r3
 8004b06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b0a:	f000 ff37 	bl	800597c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004b0e:	2200      	movs	r2, #0
 8004b10:	2100      	movs	r1, #0
 8004b12:	201e      	movs	r0, #30
 8004b14:	f000 fbcb 	bl	80052ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004b18:	201e      	movs	r0, #30
 8004b1a:	f000 fbe2 	bl	80052e2 <HAL_NVIC_EnableIRQ>
}
 8004b1e:	bf00      	nop
 8004b20:	3730      	adds	r7, #48	@ 0x30
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40000400 	.word	0x40000400
 8004b2c:	40021000 	.word	0x40021000
 8004b30:	48000400 	.word	0x48000400
 8004b34:	40000800 	.word	0x40000800

08004b38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a2c      	ldr	r2, [pc, #176]	@ (8004bf8 <HAL_TIM_Base_MspInit+0xc0>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d114      	bne.n	8004b74 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004b4a:	4b2c      	ldr	r3, [pc, #176]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b4e:	4a2b      	ldr	r2, [pc, #172]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004b50:	f043 0308 	orr.w	r3, r3, #8
 8004b54:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b56:	4b29      	ldr	r3, [pc, #164]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b5a:	f003 0308 	and.w	r3, r3, #8
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	697b      	ldr	r3, [r7, #20]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004b62:	2200      	movs	r2, #0
 8004b64:	2100      	movs	r1, #0
 8004b66:	2032      	movs	r0, #50	@ 0x32
 8004b68:	f000 fba1 	bl	80052ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004b6c:	2032      	movs	r0, #50	@ 0x32
 8004b6e:	f000 fbb8 	bl	80052e2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8004b72:	e03c      	b.n	8004bee <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a21      	ldr	r2, [pc, #132]	@ (8004c00 <HAL_TIM_Base_MspInit+0xc8>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d10c      	bne.n	8004b98 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b82:	4a1e      	ldr	r2, [pc, #120]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004b84:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004b88:	6613      	str	r3, [r2, #96]	@ 0x60
 8004b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b92:	613b      	str	r3, [r7, #16]
 8004b94:	693b      	ldr	r3, [r7, #16]
}
 8004b96:	e02a      	b.n	8004bee <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM15)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a19      	ldr	r2, [pc, #100]	@ (8004c04 <HAL_TIM_Base_MspInit+0xcc>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d10c      	bne.n	8004bbc <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004ba2:	4b16      	ldr	r3, [pc, #88]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ba6:	4a15      	ldr	r2, [pc, #84]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bac:	6613      	str	r3, [r2, #96]	@ 0x60
 8004bae:	4b13      	ldr	r3, [pc, #76]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
}
 8004bba:	e018      	b.n	8004bee <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM16)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a11      	ldr	r2, [pc, #68]	@ (8004c08 <HAL_TIM_Base_MspInit+0xd0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d113      	bne.n	8004bee <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bca:	4a0c      	ldr	r2, [pc, #48]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8004bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004bfc <HAL_TIM_Base_MspInit+0xc4>)
 8004bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bda:	60bb      	str	r3, [r7, #8]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004bde:	2200      	movs	r2, #0
 8004be0:	2100      	movs	r1, #0
 8004be2:	2019      	movs	r0, #25
 8004be4:	f000 fb63 	bl	80052ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004be8:	2019      	movs	r0, #25
 8004bea:	f000 fb7a 	bl	80052e2 <HAL_NVIC_EnableIRQ>
}
 8004bee:	bf00      	nop
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	40000c00 	.word	0x40000c00
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	40013400 	.word	0x40013400
 8004c04:	40014000 	.word	0x40014000
 8004c08:	40014400 	.word	0x40014400

08004c0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b08a      	sub	sp, #40	@ 0x28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c14:	f107 0314 	add.w	r3, r7, #20
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	605a      	str	r2, [r3, #4]
 8004c1e:	609a      	str	r2, [r3, #8]
 8004c20:	60da      	str	r2, [r3, #12]
 8004c22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a23      	ldr	r2, [pc, #140]	@ (8004cb8 <HAL_TIM_MspPostInit+0xac>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d11d      	bne.n	8004c6a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c2e:	4b23      	ldr	r3, [pc, #140]	@ (8004cbc <HAL_TIM_MspPostInit+0xb0>)
 8004c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c32:	4a22      	ldr	r2, [pc, #136]	@ (8004cbc <HAL_TIM_MspPostInit+0xb0>)
 8004c34:	f043 0304 	orr.w	r3, r3, #4
 8004c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c3a:	4b20      	ldr	r3, [pc, #128]	@ (8004cbc <HAL_TIM_MspPostInit+0xb0>)
 8004c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	613b      	str	r3, [r7, #16]
 8004c44:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004c46:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004c4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c50:	2300      	movs	r3, #0
 8004c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c54:	2300      	movs	r3, #0
 8004c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004c58:	2304      	movs	r3, #4
 8004c5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c5c:	f107 0314 	add.w	r3, r7, #20
 8004c60:	4619      	mov	r1, r3
 8004c62:	4817      	ldr	r0, [pc, #92]	@ (8004cc0 <HAL_TIM_MspPostInit+0xb4>)
 8004c64:	f000 fe8a 	bl	800597c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8004c68:	e021      	b.n	8004cae <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM15)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a15      	ldr	r2, [pc, #84]	@ (8004cc4 <HAL_TIM_MspPostInit+0xb8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d11c      	bne.n	8004cae <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c74:	4b11      	ldr	r3, [pc, #68]	@ (8004cbc <HAL_TIM_MspPostInit+0xb0>)
 8004c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c78:	4a10      	ldr	r2, [pc, #64]	@ (8004cbc <HAL_TIM_MspPostInit+0xb0>)
 8004c7a:	f043 0302 	orr.w	r3, r3, #2
 8004c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c80:	4b0e      	ldr	r3, [pc, #56]	@ (8004cbc <HAL_TIM_MspPostInit+0xb0>)
 8004c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	60fb      	str	r3, [r7, #12]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004c8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c92:	2302      	movs	r3, #2
 8004c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ca2:	f107 0314 	add.w	r3, r7, #20
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	4807      	ldr	r0, [pc, #28]	@ (8004cc8 <HAL_TIM_MspPostInit+0xbc>)
 8004caa:	f000 fe67 	bl	800597c <HAL_GPIO_Init>
}
 8004cae:	bf00      	nop
 8004cb0:	3728      	adds	r7, #40	@ 0x28
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	40013400 	.word	0x40013400
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	48000800 	.word	0x48000800
 8004cc4:	40014000 	.word	0x40014000
 8004cc8:	48000400 	.word	0x48000400

08004ccc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b09e      	sub	sp, #120	@ 0x78
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cd4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004cd8:	2200      	movs	r2, #0
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	605a      	str	r2, [r3, #4]
 8004cde:	609a      	str	r2, [r3, #8]
 8004ce0:	60da      	str	r2, [r3, #12]
 8004ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ce4:	f107 0310 	add.w	r3, r7, #16
 8004ce8:	2254      	movs	r2, #84	@ 0x54
 8004cea:	2100      	movs	r1, #0
 8004cec:	4618      	mov	r0, r3
 8004cee:	f006 fcc7 	bl	800b680 <memset>
  if(huart->Instance==USART2)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a4d      	ldr	r2, [pc, #308]	@ (8004e2c <HAL_UART_MspInit+0x160>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	f040 8092 	bne.w	8004e22 <HAL_UART_MspInit+0x156>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004cfe:	2302      	movs	r3, #2
 8004d00:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d02:	2300      	movs	r3, #0
 8004d04:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d06:	f107 0310 	add.w	r3, r7, #16
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f001 fde2 	bl	80068d4 <HAL_RCCEx_PeriphCLKConfig>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004d16:	f7ff fde5 	bl	80048e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d1a:	4b45      	ldr	r3, [pc, #276]	@ (8004e30 <HAL_UART_MspInit+0x164>)
 8004d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d1e:	4a44      	ldr	r2, [pc, #272]	@ (8004e30 <HAL_UART_MspInit+0x164>)
 8004d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d24:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d26:	4b42      	ldr	r3, [pc, #264]	@ (8004e30 <HAL_UART_MspInit+0x164>)
 8004d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d32:	4b3f      	ldr	r3, [pc, #252]	@ (8004e30 <HAL_UART_MspInit+0x164>)
 8004d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d36:	4a3e      	ldr	r2, [pc, #248]	@ (8004e30 <HAL_UART_MspInit+0x164>)
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d3e:	4b3c      	ldr	r3, [pc, #240]	@ (8004e30 <HAL_UART_MspInit+0x164>)
 8004d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	60bb      	str	r3, [r7, #8]
 8004d48:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004d4a:	230c      	movs	r3, #12
 8004d4c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d52:	2300      	movs	r3, #0
 8004d54:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d56:	2300      	movs	r3, #0
 8004d58:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004d5a:	2307      	movs	r3, #7
 8004d5c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d5e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004d62:	4619      	mov	r1, r3
 8004d64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d68:	f000 fe08 	bl	800597c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004d6c:	4b31      	ldr	r3, [pc, #196]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d6e:	4a32      	ldr	r2, [pc, #200]	@ (8004e38 <HAL_UART_MspInit+0x16c>)
 8004d70:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004d72:	4b30      	ldr	r3, [pc, #192]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d74:	221a      	movs	r2, #26
 8004d76:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d78:	4b2e      	ldr	r3, [pc, #184]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d84:	4b2b      	ldr	r3, [pc, #172]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d86:	2280      	movs	r2, #128	@ 0x80
 8004d88:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d90:	4b28      	ldr	r3, [pc, #160]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004d96:	4b27      	ldr	r3, [pc, #156]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d9c:	4b25      	ldr	r3, [pc, #148]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004d9e:	2200      	movs	r2, #0
 8004da0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004da2:	4824      	ldr	r0, [pc, #144]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004da4:	f000 fab8 	bl	8005318 <HAL_DMA_Init>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8004dae:	f7ff fd99 	bl	80048e4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a1f      	ldr	r2, [pc, #124]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004db6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004dba:	4a1e      	ldr	r2, [pc, #120]	@ (8004e34 <HAL_UART_MspInit+0x168>)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8004dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004dc2:	4a1f      	ldr	r2, [pc, #124]	@ (8004e40 <HAL_UART_MspInit+0x174>)
 8004dc4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004dc8:	221b      	movs	r2, #27
 8004dca:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004dce:	2210      	movs	r2, #16
 8004dd0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004dd8:	4b18      	ldr	r3, [pc, #96]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004dda:	2280      	movs	r2, #128	@ 0x80
 8004ddc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004dde:	4b17      	ldr	r3, [pc, #92]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004de0:	2200      	movs	r2, #0
 8004de2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004de4:	4b15      	ldr	r3, [pc, #84]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004dea:	4b14      	ldr	r3, [pc, #80]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004df0:	4b12      	ldr	r3, [pc, #72]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004df6:	4811      	ldr	r0, [pc, #68]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004df8:	f000 fa8e 	bl	8005318 <HAL_DMA_Init>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8004e02:	f7ff fd6f 	bl	80048e4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a0c      	ldr	r2, [pc, #48]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004e0a:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004e0c:	4a0b      	ldr	r2, [pc, #44]	@ (8004e3c <HAL_UART_MspInit+0x170>)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004e12:	2200      	movs	r2, #0
 8004e14:	2100      	movs	r1, #0
 8004e16:	2026      	movs	r0, #38	@ 0x26
 8004e18:	f000 fa49 	bl	80052ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004e1c:	2026      	movs	r0, #38	@ 0x26
 8004e1e:	f000 fa60 	bl	80052e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8004e22:	bf00      	nop
 8004e24:	3778      	adds	r7, #120	@ 0x78
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	40004400 	.word	0x40004400
 8004e30:	40021000 	.word	0x40021000
 8004e34:	200009b0 	.word	0x200009b0
 8004e38:	40020008 	.word	0x40020008
 8004e3c:	20000a10 	.word	0x20000a10
 8004e40:	4002001c 	.word	0x4002001c

08004e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e48:	bf00      	nop
 8004e4a:	e7fd      	b.n	8004e48 <NMI_Handler+0x4>

08004e4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e50:	bf00      	nop
 8004e52:	e7fd      	b.n	8004e50 <HardFault_Handler+0x4>

08004e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e58:	bf00      	nop
 8004e5a:	e7fd      	b.n	8004e58 <MemManage_Handler+0x4>

08004e5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e60:	bf00      	nop
 8004e62:	e7fd      	b.n	8004e60 <BusFault_Handler+0x4>

08004e64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <UsageFault_Handler+0x4>

08004e6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e70:	bf00      	nop
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e7e:	bf00      	nop
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e8c:	bf00      	nop
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e9a:	f000 f90f 	bl	80050bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e9e:	bf00      	nop
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004ea6:	2001      	movs	r0, #1
 8004ea8:	f000 ff1a 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004eac:	bf00      	nop
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004eb4:	2004      	movs	r0, #4
 8004eb6:	f000 ff13 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004eba:	bf00      	nop
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004ec2:	2008      	movs	r0, #8
 8004ec4:	f000 ff0c 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004ec8:	bf00      	nop
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004ed0:	4802      	ldr	r0, [pc, #8]	@ (8004edc <DMA1_Channel1_IRQHandler+0x10>)
 8004ed2:	f000 fc04 	bl	80056de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004ed6:	bf00      	nop
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	200009b0 	.word	0x200009b0

08004ee0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004ee4:	4802      	ldr	r0, [pc, #8]	@ (8004ef0 <DMA1_Channel2_IRQHandler+0x10>)
 8004ee6:	f000 fbfa 	bl	80056de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004eea:	bf00      	nop
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	20000a10 	.word	0x20000a10

08004ef4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004ef8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004efc:	f000 fef0 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004f00:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004f04:	f000 feec 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004f08:	bf00      	nop
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f10:	4803      	ldr	r0, [pc, #12]	@ (8004f20 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8004f12:	f002 fd99 	bl	8007a48 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8004f16:	4803      	ldr	r0, [pc, #12]	@ (8004f24 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8004f18:	f002 fd96 	bl	8007a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004f1c:	bf00      	nop
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	20000284 	.word	0x20000284
 8004f24:	20000818 	.word	0x20000818

08004f28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004f2c:	4802      	ldr	r0, [pc, #8]	@ (8004f38 <TIM3_IRQHandler+0x10>)
 8004f2e:	f002 fd8b 	bl	8007a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004f32:	bf00      	nop
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	2000041c 	.word	0x2000041c

08004f3c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004f40:	4802      	ldr	r0, [pc, #8]	@ (8004f4c <TIM4_IRQHandler+0x10>)
 8004f42:	f002 fd81 	bl	8007a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004f46:	bf00      	nop
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	200004e8 	.word	0x200004e8

08004f50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004f54:	4802      	ldr	r0, [pc, #8]	@ (8004f60 <USART2_IRQHandler+0x10>)
 8004f56:	f004 fe33 	bl	8009bc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004f5a:	bf00      	nop
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	200008e4 	.word	0x200008e4

08004f64 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004f68:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004f6c:	f000 feb8 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004f70:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004f74:	f000 feb4 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004f78:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004f7c:	f000 feb0 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004f80:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004f84:	f000 feac 	bl	8005ce0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f88:	bf00      	nop
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004f90:	4802      	ldr	r0, [pc, #8]	@ (8004f9c <TIM5_IRQHandler+0x10>)
 8004f92:	f002 fd59 	bl	8007a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004f96:	bf00      	nop
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	200005b4 	.word	0x200005b4

08004fa0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004fa4:	4b06      	ldr	r3, [pc, #24]	@ (8004fc0 <SystemInit+0x20>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004faa:	4a05      	ldr	r2, [pc, #20]	@ (8004fc0 <SystemInit+0x20>)
 8004fac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004fb4:	bf00      	nop
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	e000ed00 	.word	0xe000ed00

08004fc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004fc4:	480d      	ldr	r0, [pc, #52]	@ (8004ffc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004fc6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004fc8:	f7ff ffea 	bl	8004fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004fcc:	480c      	ldr	r0, [pc, #48]	@ (8005000 <LoopForever+0x6>)
  ldr r1, =_edata
 8004fce:	490d      	ldr	r1, [pc, #52]	@ (8005004 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8005008 <LoopForever+0xe>)
  movs r3, #0
 8004fd2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004fd4:	e002      	b.n	8004fdc <LoopCopyDataInit>

08004fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fda:	3304      	adds	r3, #4

08004fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004fe0:	d3f9      	bcc.n	8004fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800500c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004fe4:	4c0a      	ldr	r4, [pc, #40]	@ (8005010 <LoopForever+0x16>)
  movs r3, #0
 8004fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004fe8:	e001      	b.n	8004fee <LoopFillZerobss>

08004fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004fec:	3204      	adds	r2, #4

08004fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ff0:	d3fb      	bcc.n	8004fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ff2:	f006 fb53 	bl	800b69c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004ff6:	f7fc feb3 	bl	8001d60 <main>

08004ffa <LoopForever>:

LoopForever:
    b LoopForever
 8004ffa:	e7fe      	b.n	8004ffa <LoopForever>
  ldr   r0, =_estack
 8004ffc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005004:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 8005008:	0800c664 	.word	0x0800c664
  ldr r2, =_sbss
 800500c:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8005010:	200013e4 	.word	0x200013e4

08005014 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005014:	e7fe      	b.n	8005014 <ADC1_2_IRQHandler>

08005016 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b082      	sub	sp, #8
 800501a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800501c:	2300      	movs	r3, #0
 800501e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005020:	2003      	movs	r0, #3
 8005022:	f000 f939 	bl	8005298 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005026:	2000      	movs	r0, #0
 8005028:	f000 f80e 	bl	8005048 <HAL_InitTick>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	71fb      	strb	r3, [r7, #7]
 8005036:	e001      	b.n	800503c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005038:	f7ff fc5a 	bl	80048f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800503c:	79fb      	ldrb	r3, [r7, #7]

}
 800503e:	4618      	mov	r0, r3
 8005040:	3708      	adds	r7, #8
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
	...

08005048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005050:	2300      	movs	r3, #0
 8005052:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005054:	4b16      	ldr	r3, [pc, #88]	@ (80050b0 <HAL_InitTick+0x68>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d022      	beq.n	80050a2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800505c:	4b15      	ldr	r3, [pc, #84]	@ (80050b4 <HAL_InitTick+0x6c>)
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	4b13      	ldr	r3, [pc, #76]	@ (80050b0 <HAL_InitTick+0x68>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005068:	fbb1 f3f3 	udiv	r3, r1, r3
 800506c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005070:	4618      	mov	r0, r3
 8005072:	f000 f944 	bl	80052fe <HAL_SYSTICK_Config>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10f      	bne.n	800509c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b0f      	cmp	r3, #15
 8005080:	d809      	bhi.n	8005096 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005082:	2200      	movs	r2, #0
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	f04f 30ff 	mov.w	r0, #4294967295
 800508a:	f000 f910 	bl	80052ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800508e:	4a0a      	ldr	r2, [pc, #40]	@ (80050b8 <HAL_InitTick+0x70>)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	e007      	b.n	80050a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	73fb      	strb	r3, [r7, #15]
 800509a:	e004      	b.n	80050a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	73fb      	strb	r3, [r7, #15]
 80050a0:	e001      	b.n	80050a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3710      	adds	r7, #16
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	20000208 	.word	0x20000208
 80050b4:	20000200 	.word	0x20000200
 80050b8:	20000204 	.word	0x20000204

080050bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050c0:	4b05      	ldr	r3, [pc, #20]	@ (80050d8 <HAL_IncTick+0x1c>)
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	4b05      	ldr	r3, [pc, #20]	@ (80050dc <HAL_IncTick+0x20>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4413      	add	r3, r2
 80050ca:	4a03      	ldr	r2, [pc, #12]	@ (80050d8 <HAL_IncTick+0x1c>)
 80050cc:	6013      	str	r3, [r2, #0]
}
 80050ce:	bf00      	nop
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr
 80050d8:	200012a8 	.word	0x200012a8
 80050dc:	20000208 	.word	0x20000208

080050e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
  return uwTick;
 80050e4:	4b03      	ldr	r3, [pc, #12]	@ (80050f4 <HAL_GetTick+0x14>)
 80050e6:	681b      	ldr	r3, [r3, #0]
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	200012a8 	.word	0x200012a8

080050f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b085      	sub	sp, #20
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005108:	4b0c      	ldr	r3, [pc, #48]	@ (800513c <__NVIC_SetPriorityGrouping+0x44>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800510e:	68ba      	ldr	r2, [r7, #8]
 8005110:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005114:	4013      	ands	r3, r2
 8005116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005120:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800512a:	4a04      	ldr	r2, [pc, #16]	@ (800513c <__NVIC_SetPriorityGrouping+0x44>)
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	60d3      	str	r3, [r2, #12]
}
 8005130:	bf00      	nop
 8005132:	3714      	adds	r7, #20
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	e000ed00 	.word	0xe000ed00

08005140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005140:	b480      	push	{r7}
 8005142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005144:	4b04      	ldr	r3, [pc, #16]	@ (8005158 <__NVIC_GetPriorityGrouping+0x18>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	0a1b      	lsrs	r3, r3, #8
 800514a:	f003 0307 	and.w	r3, r3, #7
}
 800514e:	4618      	mov	r0, r3
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr
 8005158:	e000ed00 	.word	0xe000ed00

0800515c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	4603      	mov	r3, r0
 8005164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800516a:	2b00      	cmp	r3, #0
 800516c:	db0b      	blt.n	8005186 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	f003 021f 	and.w	r2, r3, #31
 8005174:	4907      	ldr	r1, [pc, #28]	@ (8005194 <__NVIC_EnableIRQ+0x38>)
 8005176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800517a:	095b      	lsrs	r3, r3, #5
 800517c:	2001      	movs	r0, #1
 800517e:	fa00 f202 	lsl.w	r2, r0, r2
 8005182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005186:	bf00      	nop
 8005188:	370c      	adds	r7, #12
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	e000e100 	.word	0xe000e100

08005198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	4603      	mov	r3, r0
 80051a0:	6039      	str	r1, [r7, #0]
 80051a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	db0a      	blt.n	80051c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	490c      	ldr	r1, [pc, #48]	@ (80051e4 <__NVIC_SetPriority+0x4c>)
 80051b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b6:	0112      	lsls	r2, r2, #4
 80051b8:	b2d2      	uxtb	r2, r2
 80051ba:	440b      	add	r3, r1
 80051bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051c0:	e00a      	b.n	80051d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	4908      	ldr	r1, [pc, #32]	@ (80051e8 <__NVIC_SetPriority+0x50>)
 80051c8:	79fb      	ldrb	r3, [r7, #7]
 80051ca:	f003 030f 	and.w	r3, r3, #15
 80051ce:	3b04      	subs	r3, #4
 80051d0:	0112      	lsls	r2, r2, #4
 80051d2:	b2d2      	uxtb	r2, r2
 80051d4:	440b      	add	r3, r1
 80051d6:	761a      	strb	r2, [r3, #24]
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr
 80051e4:	e000e100 	.word	0xe000e100
 80051e8:	e000ed00 	.word	0xe000ed00

080051ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b089      	sub	sp, #36	@ 0x24
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f003 0307 	and.w	r3, r3, #7
 80051fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	f1c3 0307 	rsb	r3, r3, #7
 8005206:	2b04      	cmp	r3, #4
 8005208:	bf28      	it	cs
 800520a:	2304      	movcs	r3, #4
 800520c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	3304      	adds	r3, #4
 8005212:	2b06      	cmp	r3, #6
 8005214:	d902      	bls.n	800521c <NVIC_EncodePriority+0x30>
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	3b03      	subs	r3, #3
 800521a:	e000      	b.n	800521e <NVIC_EncodePriority+0x32>
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005220:	f04f 32ff 	mov.w	r2, #4294967295
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	fa02 f303 	lsl.w	r3, r2, r3
 800522a:	43da      	mvns	r2, r3
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	401a      	ands	r2, r3
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005234:	f04f 31ff 	mov.w	r1, #4294967295
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	fa01 f303 	lsl.w	r3, r1, r3
 800523e:	43d9      	mvns	r1, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005244:	4313      	orrs	r3, r2
         );
}
 8005246:	4618      	mov	r0, r3
 8005248:	3724      	adds	r7, #36	@ 0x24
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
	...

08005254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	3b01      	subs	r3, #1
 8005260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005264:	d301      	bcc.n	800526a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005266:	2301      	movs	r3, #1
 8005268:	e00f      	b.n	800528a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800526a:	4a0a      	ldr	r2, [pc, #40]	@ (8005294 <SysTick_Config+0x40>)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	3b01      	subs	r3, #1
 8005270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005272:	210f      	movs	r1, #15
 8005274:	f04f 30ff 	mov.w	r0, #4294967295
 8005278:	f7ff ff8e 	bl	8005198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800527c:	4b05      	ldr	r3, [pc, #20]	@ (8005294 <SysTick_Config+0x40>)
 800527e:	2200      	movs	r2, #0
 8005280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005282:	4b04      	ldr	r3, [pc, #16]	@ (8005294 <SysTick_Config+0x40>)
 8005284:	2207      	movs	r2, #7
 8005286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	e000e010 	.word	0xe000e010

08005298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f7ff ff29 	bl	80050f8 <__NVIC_SetPriorityGrouping>
}
 80052a6:	bf00      	nop
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b086      	sub	sp, #24
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	4603      	mov	r3, r0
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	607a      	str	r2, [r7, #4]
 80052ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052bc:	f7ff ff40 	bl	8005140 <__NVIC_GetPriorityGrouping>
 80052c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	68b9      	ldr	r1, [r7, #8]
 80052c6:	6978      	ldr	r0, [r7, #20]
 80052c8:	f7ff ff90 	bl	80051ec <NVIC_EncodePriority>
 80052cc:	4602      	mov	r2, r0
 80052ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052d2:	4611      	mov	r1, r2
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7ff ff5f 	bl	8005198 <__NVIC_SetPriority>
}
 80052da:	bf00      	nop
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	b082      	sub	sp, #8
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	4603      	mov	r3, r0
 80052ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff ff33 	bl	800515c <__NVIC_EnableIRQ>
}
 80052f6:	bf00      	nop
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b082      	sub	sp, #8
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7ff ffa4 	bl	8005254 <SysTick_Config>
 800530c:	4603      	mov	r3, r0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e08d      	b.n	8005446 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	461a      	mov	r2, r3
 8005330:	4b47      	ldr	r3, [pc, #284]	@ (8005450 <HAL_DMA_Init+0x138>)
 8005332:	429a      	cmp	r2, r3
 8005334:	d80f      	bhi.n	8005356 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	461a      	mov	r2, r3
 800533c:	4b45      	ldr	r3, [pc, #276]	@ (8005454 <HAL_DMA_Init+0x13c>)
 800533e:	4413      	add	r3, r2
 8005340:	4a45      	ldr	r2, [pc, #276]	@ (8005458 <HAL_DMA_Init+0x140>)
 8005342:	fba2 2303 	umull	r2, r3, r2, r3
 8005346:	091b      	lsrs	r3, r3, #4
 8005348:	009a      	lsls	r2, r3, #2
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a42      	ldr	r2, [pc, #264]	@ (800545c <HAL_DMA_Init+0x144>)
 8005352:	641a      	str	r2, [r3, #64]	@ 0x40
 8005354:	e00e      	b.n	8005374 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	461a      	mov	r2, r3
 800535c:	4b40      	ldr	r3, [pc, #256]	@ (8005460 <HAL_DMA_Init+0x148>)
 800535e:	4413      	add	r3, r2
 8005360:	4a3d      	ldr	r2, [pc, #244]	@ (8005458 <HAL_DMA_Init+0x140>)
 8005362:	fba2 2303 	umull	r2, r3, r2, r3
 8005366:	091b      	lsrs	r3, r3, #4
 8005368:	009a      	lsls	r2, r3, #2
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a3c      	ldr	r2, [pc, #240]	@ (8005464 <HAL_DMA_Init+0x14c>)
 8005372:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2202      	movs	r2, #2
 8005378:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800538a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800538e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005398:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fa76 	bl	80058b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053d4:	d102      	bne.n	80053dc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053f0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d010      	beq.n	800541c <HAL_DMA_Init+0x104>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	2b04      	cmp	r3, #4
 8005400:	d80c      	bhi.n	800541c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fa96 	bl	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800540c:	2200      	movs	r2, #0
 800540e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005418:	605a      	str	r2, [r3, #4]
 800541a:	e008      	b.n	800542e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	40020407 	.word	0x40020407
 8005454:	bffdfff8 	.word	0xbffdfff8
 8005458:	cccccccd 	.word	0xcccccccd
 800545c:	40020000 	.word	0x40020000
 8005460:	bffdfbf8 	.word	0xbffdfbf8
 8005464:	40020400 	.word	0x40020400

08005468 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
 8005474:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005476:	2300      	movs	r3, #0
 8005478:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_DMA_Start_IT+0x20>
 8005484:	2302      	movs	r3, #2
 8005486:	e066      	b.n	8005556 <HAL_DMA_Start_IT+0xee>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005496:	b2db      	uxtb	r3, r3
 8005498:	2b01      	cmp	r3, #1
 800549a:	d155      	bne.n	8005548 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2202      	movs	r2, #2
 80054a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0201 	bic.w	r2, r2, #1
 80054b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	68b9      	ldr	r1, [r7, #8]
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 f9bb 	bl	800583c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d008      	beq.n	80054e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f042 020e 	orr.w	r2, r2, #14
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	e00f      	b.n	8005500 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 0204 	bic.w	r2, r2, #4
 80054ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 020a 	orr.w	r2, r2, #10
 80054fe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d007      	beq.n	800551e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005518:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800551c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005522:	2b00      	cmp	r3, #0
 8005524:	d007      	beq.n	8005536 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005530:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005534:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0201 	orr.w	r2, r2, #1
 8005544:	601a      	str	r2, [r3, #0]
 8005546:	e005      	b.n	8005554 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005550:	2302      	movs	r3, #2
 8005552:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005554:	7dfb      	ldrb	r3, [r7, #23]
}
 8005556:	4618      	mov	r0, r3
 8005558:	3718      	adds	r7, #24
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}

0800555e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800555e:	b480      	push	{r7}
 8005560:	b085      	sub	sp, #20
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005566:	2300      	movs	r3, #0
 8005568:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b02      	cmp	r3, #2
 8005574:	d005      	beq.n	8005582 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2204      	movs	r2, #4
 800557a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
 8005580:	e037      	b.n	80055f2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 020e 	bic.w	r2, r2, #14
 8005590:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800559c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055a0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 0201 	bic.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b6:	f003 021f 	and.w	r2, r3, #31
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	2101      	movs	r1, #1
 80055c0:	fa01 f202 	lsl.w	r2, r1, r2
 80055c4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80055ce:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00c      	beq.n	80055f2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055e6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80055f0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005602:	7bfb      	ldrb	r3, [r7, #15]
}
 8005604:	4618      	mov	r0, r3
 8005606:	3714      	adds	r7, #20
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005618:	2300      	movs	r3, #0
 800561a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b02      	cmp	r3, #2
 8005626:	d00d      	beq.n	8005644 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2204      	movs	r2, #4
 800562c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	73fb      	strb	r3, [r7, #15]
 8005642:	e047      	b.n	80056d4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f022 020e 	bic.w	r2, r2, #14
 8005652:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0201 	bic.w	r2, r2, #1
 8005662:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800566e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005672:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005678:	f003 021f 	and.w	r2, r3, #31
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005680:	2101      	movs	r1, #1
 8005682:	fa01 f202 	lsl.w	r2, r1, r2
 8005686:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005690:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00c      	beq.n	80056b4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056a8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056b2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d003      	beq.n	80056d4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	4798      	blx	r3
    }
  }
  return status;
 80056d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b084      	sub	sp, #16
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056fa:	f003 031f 	and.w	r3, r3, #31
 80056fe:	2204      	movs	r2, #4
 8005700:	409a      	lsls	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	4013      	ands	r3, r2
 8005706:	2b00      	cmp	r3, #0
 8005708:	d026      	beq.n	8005758 <HAL_DMA_IRQHandler+0x7a>
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	2b00      	cmp	r3, #0
 8005712:	d021      	beq.n	8005758 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b00      	cmp	r3, #0
 8005720:	d107      	bne.n	8005732 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f022 0204 	bic.w	r2, r2, #4
 8005730:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005736:	f003 021f 	and.w	r2, r3, #31
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573e:	2104      	movs	r1, #4
 8005740:	fa01 f202 	lsl.w	r2, r1, r2
 8005744:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800574a:	2b00      	cmp	r3, #0
 800574c:	d071      	beq.n	8005832 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005756:	e06c      	b.n	8005832 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800575c:	f003 031f 	and.w	r3, r3, #31
 8005760:	2202      	movs	r2, #2
 8005762:	409a      	lsls	r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4013      	ands	r3, r2
 8005768:	2b00      	cmp	r3, #0
 800576a:	d02e      	beq.n	80057ca <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d029      	beq.n	80057ca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 0320 	and.w	r3, r3, #32
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10b      	bne.n	800579c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 020a 	bic.w	r2, r2, #10
 8005792:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a0:	f003 021f 	and.w	r2, r3, #31
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a8:	2102      	movs	r1, #2
 80057aa:	fa01 f202 	lsl.w	r2, r1, r2
 80057ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d038      	beq.n	8005832 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80057c8:	e033      	b.n	8005832 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	2208      	movs	r2, #8
 80057d4:	409a      	lsls	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	4013      	ands	r3, r2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d02a      	beq.n	8005834 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f003 0308 	and.w	r3, r3, #8
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d025      	beq.n	8005834 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f022 020e 	bic.w	r2, r2, #14
 80057f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057fc:	f003 021f 	and.w	r2, r3, #31
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005804:	2101      	movs	r1, #1
 8005806:	fa01 f202 	lsl.w	r2, r1, r2
 800580a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005826:	2b00      	cmp	r3, #0
 8005828:	d004      	beq.n	8005834 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005832:	bf00      	nop
 8005834:	bf00      	nop
}
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
 8005848:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005852:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005858:	2b00      	cmp	r3, #0
 800585a:	d004      	beq.n	8005866 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005864:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800586a:	f003 021f 	and.w	r2, r3, #31
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005872:	2101      	movs	r1, #1
 8005874:	fa01 f202 	lsl.w	r2, r1, r2
 8005878:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	2b10      	cmp	r3, #16
 8005888:	d108      	bne.n	800589c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800589a:	e007      	b.n	80058ac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68ba      	ldr	r2, [r7, #8]
 80058a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	60da      	str	r2, [r3, #12]
}
 80058ac:	bf00      	nop
 80058ae:	3714      	adds	r7, #20
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b087      	sub	sp, #28
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	461a      	mov	r2, r3
 80058c6:	4b16      	ldr	r3, [pc, #88]	@ (8005920 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d802      	bhi.n	80058d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80058cc:	4b15      	ldr	r3, [pc, #84]	@ (8005924 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	e001      	b.n	80058d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80058d2:	4b15      	ldr	r3, [pc, #84]	@ (8005928 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80058d4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	3b08      	subs	r3, #8
 80058e2:	4a12      	ldr	r2, [pc, #72]	@ (800592c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80058e4:	fba2 2303 	umull	r2, r3, r2, r3
 80058e8:	091b      	lsrs	r3, r3, #4
 80058ea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f0:	089b      	lsrs	r3, r3, #2
 80058f2:	009a      	lsls	r2, r3, #2
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	4413      	add	r3, r2
 80058f8:	461a      	mov	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a0b      	ldr	r2, [pc, #44]	@ (8005930 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005902:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f003 031f 	and.w	r3, r3, #31
 800590a:	2201      	movs	r2, #1
 800590c:	409a      	lsls	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005912:	bf00      	nop
 8005914:	371c      	adds	r7, #28
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	40020407 	.word	0x40020407
 8005924:	40020800 	.word	0x40020800
 8005928:	40020820 	.word	0x40020820
 800592c:	cccccccd 	.word	0xcccccccd
 8005930:	40020880 	.word	0x40020880

08005934 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	b2db      	uxtb	r3, r3
 8005942:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4b0b      	ldr	r3, [pc, #44]	@ (8005974 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005948:	4413      	add	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	461a      	mov	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a08      	ldr	r2, [pc, #32]	@ (8005978 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005956:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	3b01      	subs	r3, #1
 800595c:	f003 031f 	and.w	r3, r3, #31
 8005960:	2201      	movs	r2, #1
 8005962:	409a      	lsls	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005968:	bf00      	nop
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	1000823f 	.word	0x1000823f
 8005978:	40020940 	.word	0x40020940

0800597c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800597c:	b480      	push	{r7}
 800597e:	b087      	sub	sp, #28
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005986:	2300      	movs	r3, #0
 8005988:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800598a:	e15a      	b.n	8005c42 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	2101      	movs	r1, #1
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	fa01 f303 	lsl.w	r3, r1, r3
 8005998:	4013      	ands	r3, r2
 800599a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f000 814c 	beq.w	8005c3c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f003 0303 	and.w	r3, r3, #3
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d005      	beq.n	80059bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d130      	bne.n	8005a1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	2203      	movs	r2, #3
 80059c8:	fa02 f303 	lsl.w	r3, r2, r3
 80059cc:	43db      	mvns	r3, r3
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	4013      	ands	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	005b      	lsls	r3, r3, #1
 80059dc:	fa02 f303 	lsl.w	r3, r2, r3
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80059f2:	2201      	movs	r2, #1
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	fa02 f303 	lsl.w	r3, r2, r3
 80059fa:	43db      	mvns	r3, r3
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4013      	ands	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	091b      	lsrs	r3, r3, #4
 8005a08:	f003 0201 	and.w	r2, r3, #1
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f003 0303 	and.w	r3, r3, #3
 8005a26:	2b03      	cmp	r3, #3
 8005a28:	d017      	beq.n	8005a5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	005b      	lsls	r3, r3, #1
 8005a34:	2203      	movs	r2, #3
 8005a36:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3a:	43db      	mvns	r3, r3
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4013      	ands	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f003 0303 	and.w	r3, r3, #3
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d123      	bne.n	8005aae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	08da      	lsrs	r2, r3, #3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	3208      	adds	r2, #8
 8005a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	220f      	movs	r2, #15
 8005a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a82:	43db      	mvns	r3, r3
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	4013      	ands	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	691a      	ldr	r2, [r3, #16]
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	f003 0307 	and.w	r3, r3, #7
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	08da      	lsrs	r2, r3, #3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	3208      	adds	r2, #8
 8005aa8:	6939      	ldr	r1, [r7, #16]
 8005aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	005b      	lsls	r3, r3, #1
 8005ab8:	2203      	movs	r2, #3
 8005aba:	fa02 f303 	lsl.w	r3, r2, r3
 8005abe:	43db      	mvns	r3, r3
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f003 0203 	and.w	r2, r3, #3
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	005b      	lsls	r3, r3, #1
 8005ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad6:	693a      	ldr	r2, [r7, #16]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 80a6 	beq.w	8005c3c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005af0:	4b5b      	ldr	r3, [pc, #364]	@ (8005c60 <HAL_GPIO_Init+0x2e4>)
 8005af2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af4:	4a5a      	ldr	r2, [pc, #360]	@ (8005c60 <HAL_GPIO_Init+0x2e4>)
 8005af6:	f043 0301 	orr.w	r3, r3, #1
 8005afa:	6613      	str	r3, [r2, #96]	@ 0x60
 8005afc:	4b58      	ldr	r3, [pc, #352]	@ (8005c60 <HAL_GPIO_Init+0x2e4>)
 8005afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	60bb      	str	r3, [r7, #8]
 8005b06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b08:	4a56      	ldr	r2, [pc, #344]	@ (8005c64 <HAL_GPIO_Init+0x2e8>)
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	089b      	lsrs	r3, r3, #2
 8005b0e:	3302      	adds	r3, #2
 8005b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	f003 0303 	and.w	r3, r3, #3
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	220f      	movs	r2, #15
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	43db      	mvns	r3, r3
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	4013      	ands	r3, r2
 8005b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005b32:	d01f      	beq.n	8005b74 <HAL_GPIO_Init+0x1f8>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a4c      	ldr	r2, [pc, #304]	@ (8005c68 <HAL_GPIO_Init+0x2ec>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d019      	beq.n	8005b70 <HAL_GPIO_Init+0x1f4>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a4b      	ldr	r2, [pc, #300]	@ (8005c6c <HAL_GPIO_Init+0x2f0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d013      	beq.n	8005b6c <HAL_GPIO_Init+0x1f0>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a4a      	ldr	r2, [pc, #296]	@ (8005c70 <HAL_GPIO_Init+0x2f4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d00d      	beq.n	8005b68 <HAL_GPIO_Init+0x1ec>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a49      	ldr	r2, [pc, #292]	@ (8005c74 <HAL_GPIO_Init+0x2f8>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d007      	beq.n	8005b64 <HAL_GPIO_Init+0x1e8>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a48      	ldr	r2, [pc, #288]	@ (8005c78 <HAL_GPIO_Init+0x2fc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d101      	bne.n	8005b60 <HAL_GPIO_Init+0x1e4>
 8005b5c:	2305      	movs	r3, #5
 8005b5e:	e00a      	b.n	8005b76 <HAL_GPIO_Init+0x1fa>
 8005b60:	2306      	movs	r3, #6
 8005b62:	e008      	b.n	8005b76 <HAL_GPIO_Init+0x1fa>
 8005b64:	2304      	movs	r3, #4
 8005b66:	e006      	b.n	8005b76 <HAL_GPIO_Init+0x1fa>
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e004      	b.n	8005b76 <HAL_GPIO_Init+0x1fa>
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	e002      	b.n	8005b76 <HAL_GPIO_Init+0x1fa>
 8005b70:	2301      	movs	r3, #1
 8005b72:	e000      	b.n	8005b76 <HAL_GPIO_Init+0x1fa>
 8005b74:	2300      	movs	r3, #0
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	f002 0203 	and.w	r2, r2, #3
 8005b7c:	0092      	lsls	r2, r2, #2
 8005b7e:	4093      	lsls	r3, r2
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b86:	4937      	ldr	r1, [pc, #220]	@ (8005c64 <HAL_GPIO_Init+0x2e8>)
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	089b      	lsrs	r3, r3, #2
 8005b8c:	3302      	adds	r3, #2
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b94:	4b39      	ldr	r3, [pc, #228]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	43db      	mvns	r3, r3
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d003      	beq.n	8005bb8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005bb8:	4a30      	ldr	r2, [pc, #192]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	43db      	mvns	r3, r3
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005be2:	4a26      	ldr	r2, [pc, #152]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005be8:	4b24      	ldr	r3, [pc, #144]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	43db      	mvns	r3, r3
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d003      	beq.n	8005c0c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005c0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c12:	4b1a      	ldr	r3, [pc, #104]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	43db      	mvns	r3, r3
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	4013      	ands	r3, r2
 8005c20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005c36:	4a11      	ldr	r2, [pc, #68]	@ (8005c7c <HAL_GPIO_Init+0x300>)
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	fa22 f303 	lsr.w	r3, r2, r3
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f47f ae9d 	bne.w	800598c <HAL_GPIO_Init+0x10>
  }
}
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	40021000 	.word	0x40021000
 8005c64:	40010000 	.word	0x40010000
 8005c68:	48000400 	.word	0x48000400
 8005c6c:	48000800 	.word	0x48000800
 8005c70:	48000c00 	.word	0x48000c00
 8005c74:	48001000 	.word	0x48001000
 8005c78:	48001400 	.word	0x48001400
 8005c7c:	40010400 	.word	0x40010400

08005c80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	887b      	ldrh	r3, [r7, #2]
 8005c92:	4013      	ands	r3, r2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d002      	beq.n	8005c9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	73fb      	strb	r3, [r7, #15]
 8005c9c:	e001      	b.n	8005ca2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3714      	adds	r7, #20
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	460b      	mov	r3, r1
 8005cba:	807b      	strh	r3, [r7, #2]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005cc0:	787b      	ldrb	r3, [r7, #1]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005cc6:	887a      	ldrh	r2, [r7, #2]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ccc:	e002      	b.n	8005cd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005cce:	887a      	ldrh	r2, [r7, #2]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005cea:	4b08      	ldr	r3, [pc, #32]	@ (8005d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005cec:	695a      	ldr	r2, [r3, #20]
 8005cee:	88fb      	ldrh	r3, [r7, #6]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d006      	beq.n	8005d04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005cf6:	4a05      	ldr	r2, [pc, #20]	@ (8005d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005cf8:	88fb      	ldrh	r3, [r7, #6]
 8005cfa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005cfc:	88fb      	ldrh	r3, [r7, #6]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fe f9b0 	bl	8004064 <HAL_GPIO_EXTI_Callback>
  }
}
 8005d04:	bf00      	nop
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	40010400 	.word	0x40010400

08005d10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d141      	bne.n	8005da2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d2a:	d131      	bne.n	8005d90 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d2c:	4b47      	ldr	r3, [pc, #284]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d32:	4a46      	ldr	r2, [pc, #280]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d3c:	4b43      	ldr	r3, [pc, #268]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d44:	4a41      	ldr	r2, [pc, #260]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d4c:	4b40      	ldr	r3, [pc, #256]	@ (8005e50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2232      	movs	r2, #50	@ 0x32
 8005d52:	fb02 f303 	mul.w	r3, r2, r3
 8005d56:	4a3f      	ldr	r2, [pc, #252]	@ (8005e54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005d58:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5c:	0c9b      	lsrs	r3, r3, #18
 8005d5e:	3301      	adds	r3, #1
 8005d60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d62:	e002      	b.n	8005d6a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	3b01      	subs	r3, #1
 8005d68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d6a:	4b38      	ldr	r3, [pc, #224]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d76:	d102      	bne.n	8005d7e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1f2      	bne.n	8005d64 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005d7e:	4b33      	ldr	r3, [pc, #204]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d8a:	d158      	bne.n	8005e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e057      	b.n	8005e40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d90:	4b2e      	ldr	r3, [pc, #184]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d96:	4a2d      	ldr	r2, [pc, #180]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005da0:	e04d      	b.n	8005e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005da8:	d141      	bne.n	8005e2e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005daa:	4b28      	ldr	r3, [pc, #160]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005db2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db6:	d131      	bne.n	8005e1c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005db8:	4b24      	ldr	r3, [pc, #144]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dbe:	4a23      	ldr	r2, [pc, #140]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005dc8:	4b20      	ldr	r3, [pc, #128]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005dd0:	4a1e      	ldr	r2, [pc, #120]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005dd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2232      	movs	r2, #50	@ 0x32
 8005dde:	fb02 f303 	mul.w	r3, r2, r3
 8005de2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005de4:	fba2 2303 	umull	r2, r3, r2, r3
 8005de8:	0c9b      	lsrs	r3, r3, #18
 8005dea:	3301      	adds	r3, #1
 8005dec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dee:	e002      	b.n	8005df6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	3b01      	subs	r3, #1
 8005df4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005df6:	4b15      	ldr	r3, [pc, #84]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e02:	d102      	bne.n	8005e0a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f2      	bne.n	8005df0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e0a:	4b10      	ldr	r3, [pc, #64]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e16:	d112      	bne.n	8005e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e011      	b.n	8005e40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e22:	4a0a      	ldr	r2, [pc, #40]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005e2c:	e007      	b.n	8005e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e2e:	4b07      	ldr	r3, [pc, #28]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e36:	4a05      	ldr	r2, [pc, #20]	@ (8005e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e3c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr
 8005e4c:	40007000 	.word	0x40007000
 8005e50:	20000200 	.word	0x20000200
 8005e54:	431bde83 	.word	0x431bde83

08005e58 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005e5c:	4b05      	ldr	r3, [pc, #20]	@ (8005e74 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	4a04      	ldr	r2, [pc, #16]	@ (8005e74 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005e62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e66:	6093      	str	r3, [r2, #8]
}
 8005e68:	bf00      	nop
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40007000 	.word	0x40007000

08005e78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e2fe      	b.n	8006488 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d075      	beq.n	8005f82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e96:	4b97      	ldr	r3, [pc, #604]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f003 030c 	and.w	r3, r3, #12
 8005e9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ea0:	4b94      	ldr	r3, [pc, #592]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	f003 0303 	and.w	r3, r3, #3
 8005ea8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	2b0c      	cmp	r3, #12
 8005eae:	d102      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x3e>
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2b03      	cmp	r3, #3
 8005eb4:	d002      	beq.n	8005ebc <HAL_RCC_OscConfig+0x44>
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	2b08      	cmp	r3, #8
 8005eba:	d10b      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ebc:	4b8d      	ldr	r3, [pc, #564]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d05b      	beq.n	8005f80 <HAL_RCC_OscConfig+0x108>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d157      	bne.n	8005f80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e2d9      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005edc:	d106      	bne.n	8005eec <HAL_RCC_OscConfig+0x74>
 8005ede:	4b85      	ldr	r3, [pc, #532]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a84      	ldr	r2, [pc, #528]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ee8:	6013      	str	r3, [r2, #0]
 8005eea:	e01d      	b.n	8005f28 <HAL_RCC_OscConfig+0xb0>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ef4:	d10c      	bne.n	8005f10 <HAL_RCC_OscConfig+0x98>
 8005ef6:	4b7f      	ldr	r3, [pc, #508]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a7e      	ldr	r2, [pc, #504]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	4b7c      	ldr	r3, [pc, #496]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a7b      	ldr	r2, [pc, #492]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	e00b      	b.n	8005f28 <HAL_RCC_OscConfig+0xb0>
 8005f10:	4b78      	ldr	r3, [pc, #480]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a77      	ldr	r2, [pc, #476]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f1a:	6013      	str	r3, [r2, #0]
 8005f1c:	4b75      	ldr	r3, [pc, #468]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a74      	ldr	r2, [pc, #464]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d013      	beq.n	8005f58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f30:	f7ff f8d6 	bl	80050e0 <HAL_GetTick>
 8005f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f38:	f7ff f8d2 	bl	80050e0 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b64      	cmp	r3, #100	@ 0x64
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e29e      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f4a:	4b6a      	ldr	r3, [pc, #424]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0f0      	beq.n	8005f38 <HAL_RCC_OscConfig+0xc0>
 8005f56:	e014      	b.n	8005f82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f58:	f7ff f8c2 	bl	80050e0 <HAL_GetTick>
 8005f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f60:	f7ff f8be 	bl	80050e0 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b64      	cmp	r3, #100	@ 0x64
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e28a      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f72:	4b60      	ldr	r3, [pc, #384]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f0      	bne.n	8005f60 <HAL_RCC_OscConfig+0xe8>
 8005f7e:	e000      	b.n	8005f82 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d075      	beq.n	800607a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f8e:	4b59      	ldr	r3, [pc, #356]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 030c 	and.w	r3, r3, #12
 8005f96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f98:	4b56      	ldr	r3, [pc, #344]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	f003 0303 	and.w	r3, r3, #3
 8005fa0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	2b0c      	cmp	r3, #12
 8005fa6:	d102      	bne.n	8005fae <HAL_RCC_OscConfig+0x136>
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d002      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x13c>
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	2b04      	cmp	r3, #4
 8005fb2:	d11f      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fb4:	4b4f      	ldr	r3, [pc, #316]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d005      	beq.n	8005fcc <HAL_RCC_OscConfig+0x154>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e25d      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fcc:	4b49      	ldr	r3, [pc, #292]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	061b      	lsls	r3, r3, #24
 8005fda:	4946      	ldr	r1, [pc, #280]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005fe0:	4b45      	ldr	r3, [pc, #276]	@ (80060f8 <HAL_RCC_OscConfig+0x280>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7ff f82f 	bl	8005048 <HAL_InitTick>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d043      	beq.n	8006078 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e249      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d023      	beq.n	8006044 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ffc:	4b3d      	ldr	r3, [pc, #244]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a3c      	ldr	r2, [pc, #240]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8006002:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006008:	f7ff f86a 	bl	80050e0 <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800600e:	e008      	b.n	8006022 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006010:	f7ff f866 	bl	80050e0 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b02      	cmp	r3, #2
 800601c:	d901      	bls.n	8006022 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e232      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006022:	4b34      	ldr	r3, [pc, #208]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0f0      	beq.n	8006010 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800602e:	4b31      	ldr	r3, [pc, #196]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	061b      	lsls	r3, r3, #24
 800603c:	492d      	ldr	r1, [pc, #180]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 800603e:	4313      	orrs	r3, r2
 8006040:	604b      	str	r3, [r1, #4]
 8006042:	e01a      	b.n	800607a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006044:	4b2b      	ldr	r3, [pc, #172]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a2a      	ldr	r2, [pc, #168]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 800604a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800604e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006050:	f7ff f846 	bl	80050e0 <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006056:	e008      	b.n	800606a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006058:	f7ff f842 	bl	80050e0 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e20e      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800606a:	4b22      	ldr	r3, [pc, #136]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1f0      	bne.n	8006058 <HAL_RCC_OscConfig+0x1e0>
 8006076:	e000      	b.n	800607a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006078:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0308 	and.w	r3, r3, #8
 8006082:	2b00      	cmp	r3, #0
 8006084:	d041      	beq.n	800610a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d01c      	beq.n	80060c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800608e:	4b19      	ldr	r3, [pc, #100]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8006090:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006094:	4a17      	ldr	r2, [pc, #92]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 8006096:	f043 0301 	orr.w	r3, r3, #1
 800609a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800609e:	f7ff f81f 	bl	80050e0 <HAL_GetTick>
 80060a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060a4:	e008      	b.n	80060b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060a6:	f7ff f81b 	bl	80050e0 <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d901      	bls.n	80060b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e1e7      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060b8:	4b0e      	ldr	r3, [pc, #56]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 80060ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d0ef      	beq.n	80060a6 <HAL_RCC_OscConfig+0x22e>
 80060c6:	e020      	b.n	800610a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060c8:	4b0a      	ldr	r3, [pc, #40]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 80060ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060ce:	4a09      	ldr	r2, [pc, #36]	@ (80060f4 <HAL_RCC_OscConfig+0x27c>)
 80060d0:	f023 0301 	bic.w	r3, r3, #1
 80060d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060d8:	f7ff f802 	bl	80050e0 <HAL_GetTick>
 80060dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80060de:	e00d      	b.n	80060fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060e0:	f7fe fffe 	bl	80050e0 <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d906      	bls.n	80060fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e1ca      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
 80060f2:	bf00      	nop
 80060f4:	40021000 	.word	0x40021000
 80060f8:	20000204 	.word	0x20000204
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80060fc:	4b8c      	ldr	r3, [pc, #560]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80060fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006102:	f003 0302 	and.w	r3, r3, #2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1ea      	bne.n	80060e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0304 	and.w	r3, r3, #4
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 80a6 	beq.w	8006264 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006118:	2300      	movs	r3, #0
 800611a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800611c:	4b84      	ldr	r3, [pc, #528]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 800611e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d101      	bne.n	800612c <HAL_RCC_OscConfig+0x2b4>
 8006128:	2301      	movs	r3, #1
 800612a:	e000      	b.n	800612e <HAL_RCC_OscConfig+0x2b6>
 800612c:	2300      	movs	r3, #0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00d      	beq.n	800614e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006132:	4b7f      	ldr	r3, [pc, #508]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006136:	4a7e      	ldr	r2, [pc, #504]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800613c:	6593      	str	r3, [r2, #88]	@ 0x58
 800613e:	4b7c      	ldr	r3, [pc, #496]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006146:	60fb      	str	r3, [r7, #12]
 8006148:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800614a:	2301      	movs	r3, #1
 800614c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800614e:	4b79      	ldr	r3, [pc, #484]	@ (8006334 <HAL_RCC_OscConfig+0x4bc>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006156:	2b00      	cmp	r3, #0
 8006158:	d118      	bne.n	800618c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800615a:	4b76      	ldr	r3, [pc, #472]	@ (8006334 <HAL_RCC_OscConfig+0x4bc>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a75      	ldr	r2, [pc, #468]	@ (8006334 <HAL_RCC_OscConfig+0x4bc>)
 8006160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006164:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006166:	f7fe ffbb 	bl	80050e0 <HAL_GetTick>
 800616a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800616c:	e008      	b.n	8006180 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800616e:	f7fe ffb7 	bl	80050e0 <HAL_GetTick>
 8006172:	4602      	mov	r2, r0
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	2b02      	cmp	r3, #2
 800617a:	d901      	bls.n	8006180 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	e183      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006180:	4b6c      	ldr	r3, [pc, #432]	@ (8006334 <HAL_RCC_OscConfig+0x4bc>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006188:	2b00      	cmp	r3, #0
 800618a:	d0f0      	beq.n	800616e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d108      	bne.n	80061a6 <HAL_RCC_OscConfig+0x32e>
 8006194:	4b66      	ldr	r3, [pc, #408]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800619a:	4a65      	ldr	r2, [pc, #404]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061a4:	e024      	b.n	80061f0 <HAL_RCC_OscConfig+0x378>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	2b05      	cmp	r3, #5
 80061ac:	d110      	bne.n	80061d0 <HAL_RCC_OscConfig+0x358>
 80061ae:	4b60      	ldr	r3, [pc, #384]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061b4:	4a5e      	ldr	r2, [pc, #376]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061b6:	f043 0304 	orr.w	r3, r3, #4
 80061ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061be:	4b5c      	ldr	r3, [pc, #368]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c4:	4a5a      	ldr	r2, [pc, #360]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061c6:	f043 0301 	orr.w	r3, r3, #1
 80061ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061ce:	e00f      	b.n	80061f0 <HAL_RCC_OscConfig+0x378>
 80061d0:	4b57      	ldr	r3, [pc, #348]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061d6:	4a56      	ldr	r2, [pc, #344]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061d8:	f023 0301 	bic.w	r3, r3, #1
 80061dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061e0:	4b53      	ldr	r3, [pc, #332]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e6:	4a52      	ldr	r2, [pc, #328]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80061e8:	f023 0304 	bic.w	r3, r3, #4
 80061ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d016      	beq.n	8006226 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061f8:	f7fe ff72 	bl	80050e0 <HAL_GetTick>
 80061fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061fe:	e00a      	b.n	8006216 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006200:	f7fe ff6e 	bl	80050e0 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800620e:	4293      	cmp	r3, r2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e138      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006216:	4b46      	ldr	r3, [pc, #280]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800621c:	f003 0302 	and.w	r3, r3, #2
 8006220:	2b00      	cmp	r3, #0
 8006222:	d0ed      	beq.n	8006200 <HAL_RCC_OscConfig+0x388>
 8006224:	e015      	b.n	8006252 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006226:	f7fe ff5b 	bl	80050e0 <HAL_GetTick>
 800622a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800622c:	e00a      	b.n	8006244 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800622e:	f7fe ff57 	bl	80050e0 <HAL_GetTick>
 8006232:	4602      	mov	r2, r0
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	1ad3      	subs	r3, r2, r3
 8006238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800623c:	4293      	cmp	r3, r2
 800623e:	d901      	bls.n	8006244 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006240:	2303      	movs	r3, #3
 8006242:	e121      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006244:	4b3a      	ldr	r3, [pc, #232]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1ed      	bne.n	800622e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006252:	7ffb      	ldrb	r3, [r7, #31]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d105      	bne.n	8006264 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006258:	4b35      	ldr	r3, [pc, #212]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 800625a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800625c:	4a34      	ldr	r2, [pc, #208]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 800625e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006262:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0320 	and.w	r3, r3, #32
 800626c:	2b00      	cmp	r3, #0
 800626e:	d03c      	beq.n	80062ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d01c      	beq.n	80062b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006278:	4b2d      	ldr	r3, [pc, #180]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 800627a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800627e:	4a2c      	ldr	r2, [pc, #176]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006280:	f043 0301 	orr.w	r3, r3, #1
 8006284:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006288:	f7fe ff2a 	bl	80050e0 <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800628e:	e008      	b.n	80062a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006290:	f7fe ff26 	bl	80050e0 <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	2b02      	cmp	r3, #2
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e0f2      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80062a2:	4b23      	ldr	r3, [pc, #140]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80062a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062a8:	f003 0302 	and.w	r3, r3, #2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0ef      	beq.n	8006290 <HAL_RCC_OscConfig+0x418>
 80062b0:	e01b      	b.n	80062ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80062b2:	4b1f      	ldr	r3, [pc, #124]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80062b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80062ba:	f023 0301 	bic.w	r3, r3, #1
 80062be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c2:	f7fe ff0d 	bl	80050e0 <HAL_GetTick>
 80062c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062c8:	e008      	b.n	80062dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062ca:	f7fe ff09 	bl	80050e0 <HAL_GetTick>
 80062ce:	4602      	mov	r2, r0
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	d901      	bls.n	80062dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e0d5      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062dc:	4b14      	ldr	r3, [pc, #80]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80062de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1ef      	bne.n	80062ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f000 80c9 	beq.w	8006486 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062f4:	4b0e      	ldr	r3, [pc, #56]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f003 030c 	and.w	r3, r3, #12
 80062fc:	2b0c      	cmp	r3, #12
 80062fe:	f000 8083 	beq.w	8006408 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	2b02      	cmp	r3, #2
 8006308:	d15e      	bne.n	80063c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800630a:	4b09      	ldr	r3, [pc, #36]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a08      	ldr	r2, [pc, #32]	@ (8006330 <HAL_RCC_OscConfig+0x4b8>)
 8006310:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006314:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006316:	f7fe fee3 	bl	80050e0 <HAL_GetTick>
 800631a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800631c:	e00c      	b.n	8006338 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800631e:	f7fe fedf 	bl	80050e0 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	2b02      	cmp	r3, #2
 800632a:	d905      	bls.n	8006338 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e0ab      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
 8006330:	40021000 	.word	0x40021000
 8006334:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006338:	4b55      	ldr	r3, [pc, #340]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1ec      	bne.n	800631e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006344:	4b52      	ldr	r3, [pc, #328]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 8006346:	68da      	ldr	r2, [r3, #12]
 8006348:	4b52      	ldr	r3, [pc, #328]	@ (8006494 <HAL_RCC_OscConfig+0x61c>)
 800634a:	4013      	ands	r3, r2
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	6a11      	ldr	r1, [r2, #32]
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006354:	3a01      	subs	r2, #1
 8006356:	0112      	lsls	r2, r2, #4
 8006358:	4311      	orrs	r1, r2
 800635a:	687a      	ldr	r2, [r7, #4]
 800635c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800635e:	0212      	lsls	r2, r2, #8
 8006360:	4311      	orrs	r1, r2
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006366:	0852      	lsrs	r2, r2, #1
 8006368:	3a01      	subs	r2, #1
 800636a:	0552      	lsls	r2, r2, #21
 800636c:	4311      	orrs	r1, r2
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006372:	0852      	lsrs	r2, r2, #1
 8006374:	3a01      	subs	r2, #1
 8006376:	0652      	lsls	r2, r2, #25
 8006378:	4311      	orrs	r1, r2
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800637e:	06d2      	lsls	r2, r2, #27
 8006380:	430a      	orrs	r2, r1
 8006382:	4943      	ldr	r1, [pc, #268]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 8006384:	4313      	orrs	r3, r2
 8006386:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006388:	4b41      	ldr	r3, [pc, #260]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a40      	ldr	r2, [pc, #256]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 800638e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006392:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006394:	4b3e      	ldr	r3, [pc, #248]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	4a3d      	ldr	r2, [pc, #244]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 800639a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800639e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a0:	f7fe fe9e 	bl	80050e0 <HAL_GetTick>
 80063a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063a6:	e008      	b.n	80063ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063a8:	f7fe fe9a 	bl	80050e0 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e066      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063ba:	4b35      	ldr	r3, [pc, #212]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d0f0      	beq.n	80063a8 <HAL_RCC_OscConfig+0x530>
 80063c6:	e05e      	b.n	8006486 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063c8:	4b31      	ldr	r3, [pc, #196]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a30      	ldr	r2, [pc, #192]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 80063ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d4:	f7fe fe84 	bl	80050e0 <HAL_GetTick>
 80063d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063dc:	f7fe fe80 	bl	80050e0 <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e04c      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063ee:	4b28      	ldr	r3, [pc, #160]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1f0      	bne.n	80063dc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80063fa:	4b25      	ldr	r3, [pc, #148]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 80063fc:	68da      	ldr	r2, [r3, #12]
 80063fe:	4924      	ldr	r1, [pc, #144]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 8006400:	4b25      	ldr	r3, [pc, #148]	@ (8006498 <HAL_RCC_OscConfig+0x620>)
 8006402:	4013      	ands	r3, r2
 8006404:	60cb      	str	r3, [r1, #12]
 8006406:	e03e      	b.n	8006486 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d101      	bne.n	8006414 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e039      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006414:	4b1e      	ldr	r3, [pc, #120]	@ (8006490 <HAL_RCC_OscConfig+0x618>)
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	f003 0203 	and.w	r2, r3, #3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6a1b      	ldr	r3, [r3, #32]
 8006424:	429a      	cmp	r2, r3
 8006426:	d12c      	bne.n	8006482 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006432:	3b01      	subs	r3, #1
 8006434:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006436:	429a      	cmp	r2, r3
 8006438:	d123      	bne.n	8006482 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006444:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006446:	429a      	cmp	r2, r3
 8006448:	d11b      	bne.n	8006482 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006454:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006456:	429a      	cmp	r2, r3
 8006458:	d113      	bne.n	8006482 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006464:	085b      	lsrs	r3, r3, #1
 8006466:	3b01      	subs	r3, #1
 8006468:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800646a:	429a      	cmp	r2, r3
 800646c:	d109      	bne.n	8006482 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006478:	085b      	lsrs	r3, r3, #1
 800647a:	3b01      	subs	r3, #1
 800647c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800647e:	429a      	cmp	r2, r3
 8006480:	d001      	beq.n	8006486 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e000      	b.n	8006488 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006486:	2300      	movs	r3, #0
}
 8006488:	4618      	mov	r0, r3
 800648a:	3720      	adds	r7, #32
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	40021000 	.word	0x40021000
 8006494:	019f800c 	.word	0x019f800c
 8006498:	feeefffc 	.word	0xfeeefffc

0800649c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b086      	sub	sp, #24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80064a6:	2300      	movs	r3, #0
 80064a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d101      	bne.n	80064b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e11e      	b.n	80066f2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064b4:	4b91      	ldr	r3, [pc, #580]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 030f 	and.w	r3, r3, #15
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d910      	bls.n	80064e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064c2:	4b8e      	ldr	r3, [pc, #568]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f023 020f 	bic.w	r2, r3, #15
 80064ca:	498c      	ldr	r1, [pc, #560]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064d2:	4b8a      	ldr	r3, [pc, #552]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 030f 	and.w	r3, r3, #15
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d001      	beq.n	80064e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e106      	b.n	80066f2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0301 	and.w	r3, r3, #1
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d073      	beq.n	80065d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	2b03      	cmp	r3, #3
 80064f6:	d129      	bne.n	800654c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064f8:	4b81      	ldr	r3, [pc, #516]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e0f4      	b.n	80066f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006508:	f000 f99e 	bl	8006848 <RCC_GetSysClockFreqFromPLLSource>
 800650c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	4a7c      	ldr	r2, [pc, #496]	@ (8006704 <HAL_RCC_ClockConfig+0x268>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d93f      	bls.n	8006596 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006516:	4b7a      	ldr	r3, [pc, #488]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d009      	beq.n	8006536 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800652a:	2b00      	cmp	r3, #0
 800652c:	d033      	beq.n	8006596 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006532:	2b00      	cmp	r3, #0
 8006534:	d12f      	bne.n	8006596 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006536:	4b72      	ldr	r3, [pc, #456]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800653e:	4a70      	ldr	r2, [pc, #448]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006540:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006544:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006546:	2380      	movs	r3, #128	@ 0x80
 8006548:	617b      	str	r3, [r7, #20]
 800654a:	e024      	b.n	8006596 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	2b02      	cmp	r3, #2
 8006552:	d107      	bne.n	8006564 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006554:	4b6a      	ldr	r3, [pc, #424]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d109      	bne.n	8006574 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e0c6      	b.n	80066f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006564:	4b66      	ldr	r3, [pc, #408]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e0be      	b.n	80066f2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006574:	f000 f8ce 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 8006578:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	4a61      	ldr	r2, [pc, #388]	@ (8006704 <HAL_RCC_ClockConfig+0x268>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d909      	bls.n	8006596 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006582:	4b5f      	ldr	r3, [pc, #380]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800658a:	4a5d      	ldr	r2, [pc, #372]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 800658c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006590:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006592:	2380      	movs	r3, #128	@ 0x80
 8006594:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006596:	4b5a      	ldr	r3, [pc, #360]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f023 0203 	bic.w	r2, r3, #3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	4957      	ldr	r1, [pc, #348]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80065a4:	4313      	orrs	r3, r2
 80065a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065a8:	f7fe fd9a 	bl	80050e0 <HAL_GetTick>
 80065ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065ae:	e00a      	b.n	80065c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065b0:	f7fe fd96 	bl	80050e0 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065be:	4293      	cmp	r3, r2
 80065c0:	d901      	bls.n	80065c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e095      	b.n	80066f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065c6:	4b4e      	ldr	r3, [pc, #312]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	f003 020c 	and.w	r2, r3, #12
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d1eb      	bne.n	80065b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d023      	beq.n	800662c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d005      	beq.n	80065fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065f0:	4b43      	ldr	r3, [pc, #268]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	4a42      	ldr	r2, [pc, #264]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80065f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80065fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0308 	and.w	r3, r3, #8
 8006604:	2b00      	cmp	r3, #0
 8006606:	d007      	beq.n	8006618 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006608:	4b3d      	ldr	r3, [pc, #244]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006610:	4a3b      	ldr	r2, [pc, #236]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006612:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006616:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006618:	4b39      	ldr	r3, [pc, #228]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	4936      	ldr	r1, [pc, #216]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006626:	4313      	orrs	r3, r2
 8006628:	608b      	str	r3, [r1, #8]
 800662a:	e008      	b.n	800663e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	2b80      	cmp	r3, #128	@ 0x80
 8006630:	d105      	bne.n	800663e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006632:	4b33      	ldr	r3, [pc, #204]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	4a32      	ldr	r2, [pc, #200]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006638:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800663c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800663e:	4b2f      	ldr	r3, [pc, #188]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 030f 	and.w	r3, r3, #15
 8006646:	683a      	ldr	r2, [r7, #0]
 8006648:	429a      	cmp	r2, r3
 800664a:	d21d      	bcs.n	8006688 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800664c:	4b2b      	ldr	r3, [pc, #172]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f023 020f 	bic.w	r2, r3, #15
 8006654:	4929      	ldr	r1, [pc, #164]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	4313      	orrs	r3, r2
 800665a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800665c:	f7fe fd40 	bl	80050e0 <HAL_GetTick>
 8006660:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006662:	e00a      	b.n	800667a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006664:	f7fe fd3c 	bl	80050e0 <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006672:	4293      	cmp	r3, r2
 8006674:	d901      	bls.n	800667a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e03b      	b.n	80066f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800667a:	4b20      	ldr	r3, [pc, #128]	@ (80066fc <HAL_RCC_ClockConfig+0x260>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 030f 	and.w	r3, r3, #15
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	429a      	cmp	r2, r3
 8006686:	d1ed      	bne.n	8006664 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b00      	cmp	r3, #0
 8006692:	d008      	beq.n	80066a6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006694:	4b1a      	ldr	r3, [pc, #104]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	4917      	ldr	r1, [pc, #92]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80066a2:	4313      	orrs	r3, r2
 80066a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d009      	beq.n	80066c6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066b2:	4b13      	ldr	r3, [pc, #76]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	00db      	lsls	r3, r3, #3
 80066c0:	490f      	ldr	r1, [pc, #60]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80066c6:	f000 f825 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 80066ca:	4602      	mov	r2, r0
 80066cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006700 <HAL_RCC_ClockConfig+0x264>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	091b      	lsrs	r3, r3, #4
 80066d2:	f003 030f 	and.w	r3, r3, #15
 80066d6:	490c      	ldr	r1, [pc, #48]	@ (8006708 <HAL_RCC_ClockConfig+0x26c>)
 80066d8:	5ccb      	ldrb	r3, [r1, r3]
 80066da:	f003 031f 	and.w	r3, r3, #31
 80066de:	fa22 f303 	lsr.w	r3, r2, r3
 80066e2:	4a0a      	ldr	r2, [pc, #40]	@ (800670c <HAL_RCC_ClockConfig+0x270>)
 80066e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80066e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006710 <HAL_RCC_ClockConfig+0x274>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7fe fcac 	bl	8005048 <HAL_InitTick>
 80066f0:	4603      	mov	r3, r0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	40022000 	.word	0x40022000
 8006700:	40021000 	.word	0x40021000
 8006704:	04c4b400 	.word	0x04c4b400
 8006708:	0800c244 	.word	0x0800c244
 800670c:	20000200 	.word	0x20000200
 8006710:	20000204 	.word	0x20000204

08006714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800671a:	4b2c      	ldr	r3, [pc, #176]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f003 030c 	and.w	r3, r3, #12
 8006722:	2b04      	cmp	r3, #4
 8006724:	d102      	bne.n	800672c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006726:	4b2a      	ldr	r3, [pc, #168]	@ (80067d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006728:	613b      	str	r3, [r7, #16]
 800672a:	e047      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800672c:	4b27      	ldr	r3, [pc, #156]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f003 030c 	and.w	r3, r3, #12
 8006734:	2b08      	cmp	r3, #8
 8006736:	d102      	bne.n	800673e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006738:	4b26      	ldr	r3, [pc, #152]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800673a:	613b      	str	r3, [r7, #16]
 800673c:	e03e      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800673e:	4b23      	ldr	r3, [pc, #140]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f003 030c 	and.w	r3, r3, #12
 8006746:	2b0c      	cmp	r3, #12
 8006748:	d136      	bne.n	80067b8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800674a:	4b20      	ldr	r3, [pc, #128]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f003 0303 	and.w	r3, r3, #3
 8006752:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006754:	4b1d      	ldr	r3, [pc, #116]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	091b      	lsrs	r3, r3, #4
 800675a:	f003 030f 	and.w	r3, r3, #15
 800675e:	3301      	adds	r3, #1
 8006760:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2b03      	cmp	r3, #3
 8006766:	d10c      	bne.n	8006782 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006768:	4a1a      	ldr	r2, [pc, #104]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006770:	4a16      	ldr	r2, [pc, #88]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006772:	68d2      	ldr	r2, [r2, #12]
 8006774:	0a12      	lsrs	r2, r2, #8
 8006776:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800677a:	fb02 f303 	mul.w	r3, r2, r3
 800677e:	617b      	str	r3, [r7, #20]
      break;
 8006780:	e00c      	b.n	800679c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006782:	4a13      	ldr	r2, [pc, #76]	@ (80067d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	fbb2 f3f3 	udiv	r3, r2, r3
 800678a:	4a10      	ldr	r2, [pc, #64]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800678c:	68d2      	ldr	r2, [r2, #12]
 800678e:	0a12      	lsrs	r2, r2, #8
 8006790:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006794:	fb02 f303 	mul.w	r3, r2, r3
 8006798:	617b      	str	r3, [r7, #20]
      break;
 800679a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800679c:	4b0b      	ldr	r3, [pc, #44]	@ (80067cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	0e5b      	lsrs	r3, r3, #25
 80067a2:	f003 0303 	and.w	r3, r3, #3
 80067a6:	3301      	adds	r3, #1
 80067a8:	005b      	lsls	r3, r3, #1
 80067aa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b4:	613b      	str	r3, [r7, #16]
 80067b6:	e001      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80067b8:	2300      	movs	r3, #0
 80067ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80067bc:	693b      	ldr	r3, [r7, #16]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40021000 	.word	0x40021000
 80067d0:	00f42400 	.word	0x00f42400
 80067d4:	016e3600 	.word	0x016e3600

080067d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067d8:	b480      	push	{r7}
 80067da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067dc:	4b03      	ldr	r3, [pc, #12]	@ (80067ec <HAL_RCC_GetHCLKFreq+0x14>)
 80067de:	681b      	ldr	r3, [r3, #0]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	20000200 	.word	0x20000200

080067f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80067f4:	f7ff fff0 	bl	80067d8 <HAL_RCC_GetHCLKFreq>
 80067f8:	4602      	mov	r2, r0
 80067fa:	4b06      	ldr	r3, [pc, #24]	@ (8006814 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	0a1b      	lsrs	r3, r3, #8
 8006800:	f003 0307 	and.w	r3, r3, #7
 8006804:	4904      	ldr	r1, [pc, #16]	@ (8006818 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006806:	5ccb      	ldrb	r3, [r1, r3]
 8006808:	f003 031f 	and.w	r3, r3, #31
 800680c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006810:	4618      	mov	r0, r3
 8006812:	bd80      	pop	{r7, pc}
 8006814:	40021000 	.word	0x40021000
 8006818:	0800c254 	.word	0x0800c254

0800681c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006820:	f7ff ffda 	bl	80067d8 <HAL_RCC_GetHCLKFreq>
 8006824:	4602      	mov	r2, r0
 8006826:	4b06      	ldr	r3, [pc, #24]	@ (8006840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	0adb      	lsrs	r3, r3, #11
 800682c:	f003 0307 	and.w	r3, r3, #7
 8006830:	4904      	ldr	r1, [pc, #16]	@ (8006844 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006832:	5ccb      	ldrb	r3, [r1, r3]
 8006834:	f003 031f 	and.w	r3, r3, #31
 8006838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800683c:	4618      	mov	r0, r3
 800683e:	bd80      	pop	{r7, pc}
 8006840:	40021000 	.word	0x40021000
 8006844:	0800c254 	.word	0x0800c254

08006848 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006848:	b480      	push	{r7}
 800684a:	b087      	sub	sp, #28
 800684c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800684e:	4b1e      	ldr	r3, [pc, #120]	@ (80068c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f003 0303 	and.w	r3, r3, #3
 8006856:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006858:	4b1b      	ldr	r3, [pc, #108]	@ (80068c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	091b      	lsrs	r3, r3, #4
 800685e:	f003 030f 	and.w	r3, r3, #15
 8006862:	3301      	adds	r3, #1
 8006864:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	2b03      	cmp	r3, #3
 800686a:	d10c      	bne.n	8006886 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800686c:	4a17      	ldr	r2, [pc, #92]	@ (80068cc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	fbb2 f3f3 	udiv	r3, r2, r3
 8006874:	4a14      	ldr	r2, [pc, #80]	@ (80068c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006876:	68d2      	ldr	r2, [r2, #12]
 8006878:	0a12      	lsrs	r2, r2, #8
 800687a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800687e:	fb02 f303 	mul.w	r3, r2, r3
 8006882:	617b      	str	r3, [r7, #20]
    break;
 8006884:	e00c      	b.n	80068a0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006886:	4a12      	ldr	r2, [pc, #72]	@ (80068d0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	fbb2 f3f3 	udiv	r3, r2, r3
 800688e:	4a0e      	ldr	r2, [pc, #56]	@ (80068c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006890:	68d2      	ldr	r2, [r2, #12]
 8006892:	0a12      	lsrs	r2, r2, #8
 8006894:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006898:	fb02 f303 	mul.w	r3, r2, r3
 800689c:	617b      	str	r3, [r7, #20]
    break;
 800689e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80068a0:	4b09      	ldr	r3, [pc, #36]	@ (80068c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	0e5b      	lsrs	r3, r3, #25
 80068a6:	f003 0303 	and.w	r3, r3, #3
 80068aa:	3301      	adds	r3, #1
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80068ba:	687b      	ldr	r3, [r7, #4]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	371c      	adds	r7, #28
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr
 80068c8:	40021000 	.word	0x40021000
 80068cc:	016e3600 	.word	0x016e3600
 80068d0:	00f42400 	.word	0x00f42400

080068d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80068dc:	2300      	movs	r3, #0
 80068de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80068e0:	2300      	movs	r3, #0
 80068e2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 8098 	beq.w	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068f2:	2300      	movs	r3, #0
 80068f4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068f6:	4b43      	ldr	r3, [pc, #268]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80068f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10d      	bne.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006902:	4b40      	ldr	r3, [pc, #256]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006906:	4a3f      	ldr	r2, [pc, #252]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006908:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800690c:	6593      	str	r3, [r2, #88]	@ 0x58
 800690e:	4b3d      	ldr	r3, [pc, #244]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006916:	60bb      	str	r3, [r7, #8]
 8006918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800691a:	2301      	movs	r3, #1
 800691c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800691e:	4b3a      	ldr	r3, [pc, #232]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a39      	ldr	r2, [pc, #228]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006924:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006928:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800692a:	f7fe fbd9 	bl	80050e0 <HAL_GetTick>
 800692e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006930:	e009      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006932:	f7fe fbd5 	bl	80050e0 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	d902      	bls.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	74fb      	strb	r3, [r7, #19]
        break;
 8006944:	e005      	b.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006946:	4b30      	ldr	r3, [pc, #192]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800694e:	2b00      	cmp	r3, #0
 8006950:	d0ef      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006952:	7cfb      	ldrb	r3, [r7, #19]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d159      	bne.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006958:	4b2a      	ldr	r3, [pc, #168]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800695a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800695e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006962:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d01e      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	429a      	cmp	r2, r3
 8006972:	d019      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006974:	4b23      	ldr	r3, [pc, #140]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800697a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800697e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006980:	4b20      	ldr	r3, [pc, #128]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006986:	4a1f      	ldr	r2, [pc, #124]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006988:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800698c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006990:	4b1c      	ldr	r3, [pc, #112]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006996:	4a1b      	ldr	r2, [pc, #108]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006998:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800699c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80069a0:	4a18      	ldr	r2, [pc, #96]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d016      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b2:	f7fe fb95 	bl	80050e0 <HAL_GetTick>
 80069b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069b8:	e00b      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069ba:	f7fe fb91 	bl	80050e0 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d902      	bls.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	74fb      	strb	r3, [r7, #19]
            break;
 80069d0:	e006      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d8:	f003 0302 	and.w	r3, r3, #2
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d0ec      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80069e0:	7cfb      	ldrb	r3, [r7, #19]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10b      	bne.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069e6:	4b07      	ldr	r3, [pc, #28]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f4:	4903      	ldr	r1, [pc, #12]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80069fc:	e008      	b.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80069fe:	7cfb      	ldrb	r3, [r7, #19]
 8006a00:	74bb      	strb	r3, [r7, #18]
 8006a02:	e005      	b.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006a04:	40021000 	.word	0x40021000
 8006a08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0c:	7cfb      	ldrb	r3, [r7, #19]
 8006a0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a10:	7c7b      	ldrb	r3, [r7, #17]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d105      	bne.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a16:	4ba7      	ldr	r3, [pc, #668]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a1a:	4aa6      	ldr	r2, [pc, #664]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00a      	beq.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a2e:	4ba1      	ldr	r3, [pc, #644]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a34:	f023 0203 	bic.w	r2, r3, #3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	499d      	ldr	r1, [pc, #628]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0302 	and.w	r3, r3, #2
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00a      	beq.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a50:	4b98      	ldr	r3, [pc, #608]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a56:	f023 020c 	bic.w	r2, r3, #12
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	4995      	ldr	r1, [pc, #596]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a60:	4313      	orrs	r3, r2
 8006a62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d00a      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a72:	4b90      	ldr	r3, [pc, #576]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	498c      	ldr	r1, [pc, #560]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00a      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a94:	4b87      	ldr	r3, [pc, #540]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	4984      	ldr	r1, [pc, #528]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0310 	and.w	r3, r3, #16
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00a      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006ab6:	4b7f      	ldr	r3, [pc, #508]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006abc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	497b      	ldr	r1, [pc, #492]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0320 	and.w	r3, r3, #32
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00a      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ad8:	4b76      	ldr	r3, [pc, #472]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ade:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	699b      	ldr	r3, [r3, #24]
 8006ae6:	4973      	ldr	r1, [pc, #460]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d00a      	beq.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006afa:	4b6e      	ldr	r3, [pc, #440]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	496a      	ldr	r1, [pc, #424]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00a      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b1c:	4b65      	ldr	r3, [pc, #404]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	4962      	ldr	r1, [pc, #392]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00a      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b3e:	4b5d      	ldr	r3, [pc, #372]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4c:	4959      	ldr	r1, [pc, #356]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00a      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006b60:	4b54      	ldr	r3, [pc, #336]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b66:	f023 0203 	bic.w	r2, r3, #3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6e:	4951      	ldr	r1, [pc, #324]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00a      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b82:	4b4c      	ldr	r3, [pc, #304]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b88:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b90:	4948      	ldr	r1, [pc, #288]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d015      	beq.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ba4:	4b43      	ldr	r3, [pc, #268]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006baa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb2:	4940      	ldr	r1, [pc, #256]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bc2:	d105      	bne.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	4a3a      	ldr	r2, [pc, #232]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bce:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d015      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006bdc:	4b35      	ldr	r3, [pc, #212]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006be2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bea:	4932      	ldr	r1, [pc, #200]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bf6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bfa:	d105      	bne.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	4a2c      	ldr	r2, [pc, #176]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c06:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d015      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006c14:	4b27      	ldr	r3, [pc, #156]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c22:	4924      	ldr	r1, [pc, #144]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c32:	d105      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c34:	4b1f      	ldr	r3, [pc, #124]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	4a1e      	ldr	r2, [pc, #120]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c3e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d015      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c4c:	4b19      	ldr	r3, [pc, #100]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c5a:	4916      	ldr	r1, [pc, #88]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c6a:	d105      	bne.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c6c:	4b11      	ldr	r3, [pc, #68]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	4a10      	ldr	r2, [pc, #64]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c76:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d019      	beq.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006c84:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c8a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c92:	4908      	ldr	r1, [pc, #32]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c94:	4313      	orrs	r3, r2
 8006c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ca2:	d109      	bne.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ca4:	4b03      	ldr	r3, [pc, #12]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	4a02      	ldr	r2, [pc, #8]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006caa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cae:	60d3      	str	r3, [r2, #12]
 8006cb0:	e002      	b.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006cb2:	bf00      	nop
 8006cb4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d015      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006cc4:	4b29      	ldr	r3, [pc, #164]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd2:	4926      	ldr	r1, [pc, #152]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ce2:	d105      	bne.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ce4:	4b21      	ldr	r3, [pc, #132]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	4a20      	ldr	r2, [pc, #128]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cee:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d015      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d02:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d0a:	4918      	ldr	r1, [pc, #96]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d1a:	d105      	bne.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006d1c:	4b13      	ldr	r3, [pc, #76]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	4a12      	ldr	r2, [pc, #72]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d26:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d015      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006d34:	4b0d      	ldr	r3, [pc, #52]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d42:	490a      	ldr	r1, [pc, #40]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d44:	4313      	orrs	r3, r2
 8006d46:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d52:	d105      	bne.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d54:	4b05      	ldr	r3, [pc, #20]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	4a04      	ldr	r2, [pc, #16]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d5e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006d60:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3718      	adds	r7, #24
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
 8006d6a:	bf00      	nop
 8006d6c:	40021000 	.word	0x40021000

08006d70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e054      	b.n	8006e2c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d111      	bne.n	8006db2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f002 fb3c 	bl	8009414 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d102      	bne.n	8006daa <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a23      	ldr	r2, [pc, #140]	@ (8006e34 <HAL_TIM_Base_Init+0xc4>)
 8006da8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2202      	movs	r2, #2
 8006db6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	3304      	adds	r3, #4
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	4610      	mov	r0, r2
 8006dc6:	f001 fc7b 	bl	80086c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2201      	movs	r2, #1
 8006de6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2201      	movs	r2, #1
 8006dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2201      	movs	r2, #1
 8006e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3708      	adds	r7, #8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	08004b39 	.word	0x08004b39

08006e38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d001      	beq.n	8006e50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e04c      	b.n	8006eea <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a26      	ldr	r2, [pc, #152]	@ (8006ef8 <HAL_TIM_Base_Start+0xc0>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d022      	beq.n	8006ea8 <HAL_TIM_Base_Start+0x70>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e6a:	d01d      	beq.n	8006ea8 <HAL_TIM_Base_Start+0x70>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a22      	ldr	r2, [pc, #136]	@ (8006efc <HAL_TIM_Base_Start+0xc4>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d018      	beq.n	8006ea8 <HAL_TIM_Base_Start+0x70>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a21      	ldr	r2, [pc, #132]	@ (8006f00 <HAL_TIM_Base_Start+0xc8>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d013      	beq.n	8006ea8 <HAL_TIM_Base_Start+0x70>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a1f      	ldr	r2, [pc, #124]	@ (8006f04 <HAL_TIM_Base_Start+0xcc>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d00e      	beq.n	8006ea8 <HAL_TIM_Base_Start+0x70>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a1e      	ldr	r2, [pc, #120]	@ (8006f08 <HAL_TIM_Base_Start+0xd0>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d009      	beq.n	8006ea8 <HAL_TIM_Base_Start+0x70>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a1c      	ldr	r2, [pc, #112]	@ (8006f0c <HAL_TIM_Base_Start+0xd4>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d004      	beq.n	8006ea8 <HAL_TIM_Base_Start+0x70>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a1b      	ldr	r2, [pc, #108]	@ (8006f10 <HAL_TIM_Base_Start+0xd8>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d115      	bne.n	8006ed4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689a      	ldr	r2, [r3, #8]
 8006eae:	4b19      	ldr	r3, [pc, #100]	@ (8006f14 <HAL_TIM_Base_Start+0xdc>)
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2b06      	cmp	r3, #6
 8006eb8:	d015      	beq.n	8006ee6 <HAL_TIM_Base_Start+0xae>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ec0:	d011      	beq.n	8006ee6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f042 0201 	orr.w	r2, r2, #1
 8006ed0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ed2:	e008      	b.n	8006ee6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f042 0201 	orr.w	r2, r2, #1
 8006ee2:	601a      	str	r2, [r3, #0]
 8006ee4:	e000      	b.n	8006ee8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3714      	adds	r7, #20
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr
 8006ef6:	bf00      	nop
 8006ef8:	40012c00 	.word	0x40012c00
 8006efc:	40000400 	.word	0x40000400
 8006f00:	40000800 	.word	0x40000800
 8006f04:	40000c00 	.word	0x40000c00
 8006f08:	40013400 	.word	0x40013400
 8006f0c:	40014000 	.word	0x40014000
 8006f10:	40015000 	.word	0x40015000
 8006f14:	00010007 	.word	0x00010007

08006f18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d001      	beq.n	8006f30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e054      	b.n	8006fda <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68da      	ldr	r2, [r3, #12]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f042 0201 	orr.w	r2, r2, #1
 8006f46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a26      	ldr	r2, [pc, #152]	@ (8006fe8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d022      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0x80>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f5a:	d01d      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0x80>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a22      	ldr	r2, [pc, #136]	@ (8006fec <HAL_TIM_Base_Start_IT+0xd4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d018      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0x80>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a21      	ldr	r2, [pc, #132]	@ (8006ff0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d013      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0x80>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a1f      	ldr	r2, [pc, #124]	@ (8006ff4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d00e      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0x80>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ff8 <HAL_TIM_Base_Start_IT+0xe0>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d009      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0x80>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a1c      	ldr	r2, [pc, #112]	@ (8006ffc <HAL_TIM_Base_Start_IT+0xe4>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d004      	beq.n	8006f98 <HAL_TIM_Base_Start_IT+0x80>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a1b      	ldr	r2, [pc, #108]	@ (8007000 <HAL_TIM_Base_Start_IT+0xe8>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d115      	bne.n	8006fc4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689a      	ldr	r2, [r3, #8]
 8006f9e:	4b19      	ldr	r3, [pc, #100]	@ (8007004 <HAL_TIM_Base_Start_IT+0xec>)
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2b06      	cmp	r3, #6
 8006fa8:	d015      	beq.n	8006fd6 <HAL_TIM_Base_Start_IT+0xbe>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fb0:	d011      	beq.n	8006fd6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f042 0201 	orr.w	r2, r2, #1
 8006fc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc2:	e008      	b.n	8006fd6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f042 0201 	orr.w	r2, r2, #1
 8006fd2:	601a      	str	r2, [r3, #0]
 8006fd4:	e000      	b.n	8006fd8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	40012c00 	.word	0x40012c00
 8006fec:	40000400 	.word	0x40000400
 8006ff0:	40000800 	.word	0x40000800
 8006ff4:	40000c00 	.word	0x40000c00
 8006ff8:	40013400 	.word	0x40013400
 8006ffc:	40014000 	.word	0x40014000
 8007000:	40015000 	.word	0x40015000
 8007004:	00010007 	.word	0x00010007

08007008 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e054      	b.n	80070c4 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b00      	cmp	r3, #0
 8007024:	d111      	bne.n	800704a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f002 f9f0 	bl	8009414 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007038:	2b00      	cmp	r3, #0
 800703a:	d102      	bne.n	8007042 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a23      	ldr	r2, [pc, #140]	@ (80070cc <HAL_TIM_PWM_Init+0xc4>)
 8007040:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2202      	movs	r2, #2
 800704e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	3304      	adds	r3, #4
 800705a:	4619      	mov	r1, r3
 800705c:	4610      	mov	r0, r2
 800705e:	f001 fb2f 	bl	80086c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2201      	movs	r2, #1
 8007066:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2201      	movs	r2, #1
 8007076:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2201      	movs	r2, #1
 8007086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2201      	movs	r2, #1
 800708e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2201      	movs	r2, #1
 8007096:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2201      	movs	r2, #1
 80070a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070c2:	2300      	movs	r3, #0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	080070d1 	.word	0x080070d1

080070d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d109      	bne.n	8007108 <HAL_TIM_PWM_Start+0x24>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	bf14      	ite	ne
 8007100:	2301      	movne	r3, #1
 8007102:	2300      	moveq	r3, #0
 8007104:	b2db      	uxtb	r3, r3
 8007106:	e03c      	b.n	8007182 <HAL_TIM_PWM_Start+0x9e>
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	2b04      	cmp	r3, #4
 800710c:	d109      	bne.n	8007122 <HAL_TIM_PWM_Start+0x3e>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007114:	b2db      	uxtb	r3, r3
 8007116:	2b01      	cmp	r3, #1
 8007118:	bf14      	ite	ne
 800711a:	2301      	movne	r3, #1
 800711c:	2300      	moveq	r3, #0
 800711e:	b2db      	uxtb	r3, r3
 8007120:	e02f      	b.n	8007182 <HAL_TIM_PWM_Start+0x9e>
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	2b08      	cmp	r3, #8
 8007126:	d109      	bne.n	800713c <HAL_TIM_PWM_Start+0x58>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b01      	cmp	r3, #1
 8007132:	bf14      	ite	ne
 8007134:	2301      	movne	r3, #1
 8007136:	2300      	moveq	r3, #0
 8007138:	b2db      	uxtb	r3, r3
 800713a:	e022      	b.n	8007182 <HAL_TIM_PWM_Start+0x9e>
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	2b0c      	cmp	r3, #12
 8007140:	d109      	bne.n	8007156 <HAL_TIM_PWM_Start+0x72>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b01      	cmp	r3, #1
 800714c:	bf14      	ite	ne
 800714e:	2301      	movne	r3, #1
 8007150:	2300      	moveq	r3, #0
 8007152:	b2db      	uxtb	r3, r3
 8007154:	e015      	b.n	8007182 <HAL_TIM_PWM_Start+0x9e>
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b10      	cmp	r3, #16
 800715a:	d109      	bne.n	8007170 <HAL_TIM_PWM_Start+0x8c>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b01      	cmp	r3, #1
 8007166:	bf14      	ite	ne
 8007168:	2301      	movne	r3, #1
 800716a:	2300      	moveq	r3, #0
 800716c:	b2db      	uxtb	r3, r3
 800716e:	e008      	b.n	8007182 <HAL_TIM_PWM_Start+0x9e>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b01      	cmp	r3, #1
 800717a:	bf14      	ite	ne
 800717c:	2301      	movne	r3, #1
 800717e:	2300      	moveq	r3, #0
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e0a6      	b.n	80072d8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d104      	bne.n	800719a <HAL_TIM_PWM_Start+0xb6>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007198:	e023      	b.n	80071e2 <HAL_TIM_PWM_Start+0xfe>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b04      	cmp	r3, #4
 800719e:	d104      	bne.n	80071aa <HAL_TIM_PWM_Start+0xc6>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2202      	movs	r2, #2
 80071a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071a8:	e01b      	b.n	80071e2 <HAL_TIM_PWM_Start+0xfe>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d104      	bne.n	80071ba <HAL_TIM_PWM_Start+0xd6>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2202      	movs	r2, #2
 80071b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071b8:	e013      	b.n	80071e2 <HAL_TIM_PWM_Start+0xfe>
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	2b0c      	cmp	r3, #12
 80071be:	d104      	bne.n	80071ca <HAL_TIM_PWM_Start+0xe6>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2202      	movs	r2, #2
 80071c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80071c8:	e00b      	b.n	80071e2 <HAL_TIM_PWM_Start+0xfe>
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	2b10      	cmp	r3, #16
 80071ce:	d104      	bne.n	80071da <HAL_TIM_PWM_Start+0xf6>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2202      	movs	r2, #2
 80071d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071d8:	e003      	b.n	80071e2 <HAL_TIM_PWM_Start+0xfe>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2202      	movs	r2, #2
 80071de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2201      	movs	r2, #1
 80071e8:	6839      	ldr	r1, [r7, #0]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f002 f8ec 	bl	80093c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a3a      	ldr	r2, [pc, #232]	@ (80072e0 <HAL_TIM_PWM_Start+0x1fc>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d018      	beq.n	800722c <HAL_TIM_PWM_Start+0x148>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a39      	ldr	r2, [pc, #228]	@ (80072e4 <HAL_TIM_PWM_Start+0x200>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d013      	beq.n	800722c <HAL_TIM_PWM_Start+0x148>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a37      	ldr	r2, [pc, #220]	@ (80072e8 <HAL_TIM_PWM_Start+0x204>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d00e      	beq.n	800722c <HAL_TIM_PWM_Start+0x148>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a36      	ldr	r2, [pc, #216]	@ (80072ec <HAL_TIM_PWM_Start+0x208>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d009      	beq.n	800722c <HAL_TIM_PWM_Start+0x148>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a34      	ldr	r2, [pc, #208]	@ (80072f0 <HAL_TIM_PWM_Start+0x20c>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d004      	beq.n	800722c <HAL_TIM_PWM_Start+0x148>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a33      	ldr	r2, [pc, #204]	@ (80072f4 <HAL_TIM_PWM_Start+0x210>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d101      	bne.n	8007230 <HAL_TIM_PWM_Start+0x14c>
 800722c:	2301      	movs	r3, #1
 800722e:	e000      	b.n	8007232 <HAL_TIM_PWM_Start+0x14e>
 8007230:	2300      	movs	r3, #0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d007      	beq.n	8007246 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007244:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a25      	ldr	r2, [pc, #148]	@ (80072e0 <HAL_TIM_PWM_Start+0x1fc>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d022      	beq.n	8007296 <HAL_TIM_PWM_Start+0x1b2>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007258:	d01d      	beq.n	8007296 <HAL_TIM_PWM_Start+0x1b2>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a26      	ldr	r2, [pc, #152]	@ (80072f8 <HAL_TIM_PWM_Start+0x214>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d018      	beq.n	8007296 <HAL_TIM_PWM_Start+0x1b2>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a24      	ldr	r2, [pc, #144]	@ (80072fc <HAL_TIM_PWM_Start+0x218>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d013      	beq.n	8007296 <HAL_TIM_PWM_Start+0x1b2>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a23      	ldr	r2, [pc, #140]	@ (8007300 <HAL_TIM_PWM_Start+0x21c>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d00e      	beq.n	8007296 <HAL_TIM_PWM_Start+0x1b2>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a19      	ldr	r2, [pc, #100]	@ (80072e4 <HAL_TIM_PWM_Start+0x200>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d009      	beq.n	8007296 <HAL_TIM_PWM_Start+0x1b2>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a18      	ldr	r2, [pc, #96]	@ (80072e8 <HAL_TIM_PWM_Start+0x204>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d004      	beq.n	8007296 <HAL_TIM_PWM_Start+0x1b2>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a18      	ldr	r2, [pc, #96]	@ (80072f4 <HAL_TIM_PWM_Start+0x210>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d115      	bne.n	80072c2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	689a      	ldr	r2, [r3, #8]
 800729c:	4b19      	ldr	r3, [pc, #100]	@ (8007304 <HAL_TIM_PWM_Start+0x220>)
 800729e:	4013      	ands	r3, r2
 80072a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2b06      	cmp	r3, #6
 80072a6:	d015      	beq.n	80072d4 <HAL_TIM_PWM_Start+0x1f0>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072ae:	d011      	beq.n	80072d4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f042 0201 	orr.w	r2, r2, #1
 80072be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072c0:	e008      	b.n	80072d4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f042 0201 	orr.w	r2, r2, #1
 80072d0:	601a      	str	r2, [r3, #0]
 80072d2:	e000      	b.n	80072d6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3710      	adds	r7, #16
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	40012c00 	.word	0x40012c00
 80072e4:	40013400 	.word	0x40013400
 80072e8:	40014000 	.word	0x40014000
 80072ec:	40014400 	.word	0x40014400
 80072f0:	40014800 	.word	0x40014800
 80072f4:	40015000 	.word	0x40015000
 80072f8:	40000400 	.word	0x40000400
 80072fc:	40000800 	.word	0x40000800
 8007300:	40000c00 	.word	0x40000c00
 8007304:	00010007 	.word	0x00010007

08007308 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d101      	bne.n	800731a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	e054      	b.n	80073c4 <HAL_TIM_IC_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007320:	b2db      	uxtb	r3, r3
 8007322:	2b00      	cmp	r3, #0
 8007324:	d111      	bne.n	800734a <HAL_TIM_IC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f002 f870 	bl	8009414 <TIM_ResetCallback>

    if (htim->IC_MspInitCallback == NULL)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007338:	2b00      	cmp	r3, #0
 800733a:	d102      	bne.n	8007342 <HAL_TIM_IC_Init+0x3a>
    {
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	4a23      	ldr	r2, [pc, #140]	@ (80073cc <HAL_TIM_IC_Init+0xc4>)
 8007340:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	4798      	blx	r3
    HAL_TIM_IC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2202      	movs	r2, #2
 800734e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	3304      	adds	r3, #4
 800735a:	4619      	mov	r1, r3
 800735c:	4610      	mov	r0, r2
 800735e:	f001 f9af 	bl	80086c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2201      	movs	r2, #1
 8007366:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2201      	movs	r2, #1
 8007376:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2201      	movs	r2, #1
 8007386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2201      	movs	r2, #1
 800738e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2201      	movs	r2, #1
 800739e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2201      	movs	r2, #1
 80073a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2201      	movs	r2, #1
 80073ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	08004939 	.word	0x08004939

080073d0 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d104      	bne.n	80073ea <HAL_TIM_IC_Start+0x1a>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	e023      	b.n	8007432 <HAL_TIM_IC_Start+0x62>
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	2b04      	cmp	r3, #4
 80073ee:	d104      	bne.n	80073fa <HAL_TIM_IC_Start+0x2a>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	e01b      	b.n	8007432 <HAL_TIM_IC_Start+0x62>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d104      	bne.n	800740a <HAL_TIM_IC_Start+0x3a>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007406:	b2db      	uxtb	r3, r3
 8007408:	e013      	b.n	8007432 <HAL_TIM_IC_Start+0x62>
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	2b0c      	cmp	r3, #12
 800740e:	d104      	bne.n	800741a <HAL_TIM_IC_Start+0x4a>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007416:	b2db      	uxtb	r3, r3
 8007418:	e00b      	b.n	8007432 <HAL_TIM_IC_Start+0x62>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	2b10      	cmp	r3, #16
 800741e:	d104      	bne.n	800742a <HAL_TIM_IC_Start+0x5a>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007426:	b2db      	uxtb	r3, r3
 8007428:	e003      	b.n	8007432 <HAL_TIM_IC_Start+0x62>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007430:	b2db      	uxtb	r3, r3
 8007432:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d104      	bne.n	8007444 <HAL_TIM_IC_Start+0x74>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007440:	b2db      	uxtb	r3, r3
 8007442:	e013      	b.n	800746c <HAL_TIM_IC_Start+0x9c>
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	2b04      	cmp	r3, #4
 8007448:	d104      	bne.n	8007454 <HAL_TIM_IC_Start+0x84>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007450:	b2db      	uxtb	r3, r3
 8007452:	e00b      	b.n	800746c <HAL_TIM_IC_Start+0x9c>
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	2b08      	cmp	r3, #8
 8007458:	d104      	bne.n	8007464 <HAL_TIM_IC_Start+0x94>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007460:	b2db      	uxtb	r3, r3
 8007462:	e003      	b.n	800746c <HAL_TIM_IC_Start+0x9c>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800746a:	b2db      	uxtb	r3, r3
 800746c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800746e:	7bfb      	ldrb	r3, [r7, #15]
 8007470:	2b01      	cmp	r3, #1
 8007472:	d102      	bne.n	800747a <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007474:	7bbb      	ldrb	r3, [r7, #14]
 8007476:	2b01      	cmp	r3, #1
 8007478:	d001      	beq.n	800747e <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e097      	b.n	80075ae <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d104      	bne.n	800748e <HAL_TIM_IC_Start+0xbe>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800748c:	e023      	b.n	80074d6 <HAL_TIM_IC_Start+0x106>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b04      	cmp	r3, #4
 8007492:	d104      	bne.n	800749e <HAL_TIM_IC_Start+0xce>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2202      	movs	r2, #2
 8007498:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800749c:	e01b      	b.n	80074d6 <HAL_TIM_IC_Start+0x106>
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2b08      	cmp	r3, #8
 80074a2:	d104      	bne.n	80074ae <HAL_TIM_IC_Start+0xde>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2202      	movs	r2, #2
 80074a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074ac:	e013      	b.n	80074d6 <HAL_TIM_IC_Start+0x106>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b0c      	cmp	r3, #12
 80074b2:	d104      	bne.n	80074be <HAL_TIM_IC_Start+0xee>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2202      	movs	r2, #2
 80074b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80074bc:	e00b      	b.n	80074d6 <HAL_TIM_IC_Start+0x106>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b10      	cmp	r3, #16
 80074c2:	d104      	bne.n	80074ce <HAL_TIM_IC_Start+0xfe>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2202      	movs	r2, #2
 80074c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074cc:	e003      	b.n	80074d6 <HAL_TIM_IC_Start+0x106>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2202      	movs	r2, #2
 80074d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d104      	bne.n	80074e6 <HAL_TIM_IC_Start+0x116>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074e4:	e013      	b.n	800750e <HAL_TIM_IC_Start+0x13e>
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	2b04      	cmp	r3, #4
 80074ea:	d104      	bne.n	80074f6 <HAL_TIM_IC_Start+0x126>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2202      	movs	r2, #2
 80074f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074f4:	e00b      	b.n	800750e <HAL_TIM_IC_Start+0x13e>
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2b08      	cmp	r3, #8
 80074fa:	d104      	bne.n	8007506 <HAL_TIM_IC_Start+0x136>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2202      	movs	r2, #2
 8007500:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007504:	e003      	b.n	800750e <HAL_TIM_IC_Start+0x13e>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2202      	movs	r2, #2
 800750a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2201      	movs	r2, #1
 8007514:	6839      	ldr	r1, [r7, #0]
 8007516:	4618      	mov	r0, r3
 8007518:	f001 ff56 	bl	80093c8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a25      	ldr	r2, [pc, #148]	@ (80075b8 <HAL_TIM_IC_Start+0x1e8>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d022      	beq.n	800756c <HAL_TIM_IC_Start+0x19c>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800752e:	d01d      	beq.n	800756c <HAL_TIM_IC_Start+0x19c>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a21      	ldr	r2, [pc, #132]	@ (80075bc <HAL_TIM_IC_Start+0x1ec>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d018      	beq.n	800756c <HAL_TIM_IC_Start+0x19c>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a20      	ldr	r2, [pc, #128]	@ (80075c0 <HAL_TIM_IC_Start+0x1f0>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d013      	beq.n	800756c <HAL_TIM_IC_Start+0x19c>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a1e      	ldr	r2, [pc, #120]	@ (80075c4 <HAL_TIM_IC_Start+0x1f4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d00e      	beq.n	800756c <HAL_TIM_IC_Start+0x19c>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a1d      	ldr	r2, [pc, #116]	@ (80075c8 <HAL_TIM_IC_Start+0x1f8>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d009      	beq.n	800756c <HAL_TIM_IC_Start+0x19c>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a1b      	ldr	r2, [pc, #108]	@ (80075cc <HAL_TIM_IC_Start+0x1fc>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d004      	beq.n	800756c <HAL_TIM_IC_Start+0x19c>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a1a      	ldr	r2, [pc, #104]	@ (80075d0 <HAL_TIM_IC_Start+0x200>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d115      	bne.n	8007598 <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	689a      	ldr	r2, [r3, #8]
 8007572:	4b18      	ldr	r3, [pc, #96]	@ (80075d4 <HAL_TIM_IC_Start+0x204>)
 8007574:	4013      	ands	r3, r2
 8007576:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	2b06      	cmp	r3, #6
 800757c:	d015      	beq.n	80075aa <HAL_TIM_IC_Start+0x1da>
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007584:	d011      	beq.n	80075aa <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f042 0201 	orr.w	r2, r2, #1
 8007594:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007596:	e008      	b.n	80075aa <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 0201 	orr.w	r2, r2, #1
 80075a6:	601a      	str	r2, [r3, #0]
 80075a8:	e000      	b.n	80075ac <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	40012c00 	.word	0x40012c00
 80075bc:	40000400 	.word	0x40000400
 80075c0:	40000800 	.word	0x40000800
 80075c4:	40000c00 	.word	0x40000c00
 80075c8:	40013400 	.word	0x40013400
 80075cc:	40014000 	.word	0x40014000
 80075d0:	40015000 	.word	0x40015000
 80075d4:	00010007 	.word	0x00010007

080075d8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d101      	bne.n	80075ec <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e04c      	b.n	8007686 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d111      	bne.n	800761c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f001 ff07 	bl	8009414 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800760a:	2b00      	cmp	r3, #0
 800760c:	d102      	bne.n	8007614 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a1f      	ldr	r2, [pc, #124]	@ (8007690 <HAL_TIM_OnePulse_Init+0xb8>)
 8007612:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2202      	movs	r2, #2
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	3304      	adds	r3, #4
 800762c:	4619      	mov	r1, r3
 800762e:	4610      	mov	r0, r2
 8007630:	f001 f846 	bl	80086c0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f022 0208 	bic.w	r2, r2, #8
 8007642:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6819      	ldr	r1, [r3, #0]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	683a      	ldr	r2, [r7, #0]
 8007650:	430a      	orrs	r2, r1
 8007652:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007684:	2300      	movs	r3, #0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3708      	adds	r7, #8
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	08007695 	.word	0x08007695

08007694 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80076b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80076c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076d0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076d2:	7bfb      	ldrb	r3, [r7, #15]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d108      	bne.n	80076ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80076d8:	7bbb      	ldrb	r3, [r7, #14]
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d105      	bne.n	80076ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076de:	7b7b      	ldrb	r3, [r7, #13]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d102      	bne.n	80076ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80076e4:	7b3b      	ldrb	r3, [r7, #12]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d001      	beq.n	80076ee <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e059      	b.n	80077a2 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2202      	movs	r2, #2
 80076f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2202      	movs	r2, #2
 80076fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2202      	movs	r2, #2
 8007702:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2202      	movs	r2, #2
 800770a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68da      	ldr	r2, [r3, #12]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f042 0202 	orr.w	r2, r2, #2
 800771c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68da      	ldr	r2, [r3, #12]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f042 0204 	orr.w	r2, r2, #4
 800772c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2201      	movs	r2, #1
 8007734:	2100      	movs	r1, #0
 8007736:	4618      	mov	r0, r3
 8007738:	f001 fe46 	bl	80093c8 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2201      	movs	r2, #1
 8007742:	2104      	movs	r1, #4
 8007744:	4618      	mov	r0, r3
 8007746:	f001 fe3f 	bl	80093c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a17      	ldr	r2, [pc, #92]	@ (80077ac <HAL_TIM_OnePulse_Start_IT+0x104>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d018      	beq.n	8007786 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a15      	ldr	r2, [pc, #84]	@ (80077b0 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d013      	beq.n	8007786 <HAL_TIM_OnePulse_Start_IT+0xde>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a14      	ldr	r2, [pc, #80]	@ (80077b4 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d00e      	beq.n	8007786 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a12      	ldr	r2, [pc, #72]	@ (80077b8 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d009      	beq.n	8007786 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a11      	ldr	r2, [pc, #68]	@ (80077bc <HAL_TIM_OnePulse_Start_IT+0x114>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d004      	beq.n	8007786 <HAL_TIM_OnePulse_Start_IT+0xde>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a0f      	ldr	r2, [pc, #60]	@ (80077c0 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d101      	bne.n	800778a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8007786:	2301      	movs	r3, #1
 8007788:	e000      	b.n	800778c <HAL_TIM_OnePulse_Start_IT+0xe4>
 800778a:	2300      	movs	r3, #0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d007      	beq.n	80077a0 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800779e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	40012c00 	.word	0x40012c00
 80077b0:	40013400 	.word	0x40013400
 80077b4:	40014000 	.word	0x40014000
 80077b8:	40014400 	.word	0x40014400
 80077bc:	40014800 	.word	0x40014800
 80077c0:	40015000 	.word	0x40015000

080077c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b086      	sub	sp, #24
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d101      	bne.n	80077d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e0a2      	b.n	800791e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d111      	bne.n	8007808 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f001 fe11 	bl	8009414 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d102      	bne.n	8007800 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	4a4a      	ldr	r2, [pc, #296]	@ (8007928 <HAL_TIM_Encoder_Init+0x164>)
 80077fe:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2202      	movs	r2, #2
 800780c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	6812      	ldr	r2, [r2, #0]
 800781a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800781e:	f023 0307 	bic.w	r3, r3, #7
 8007822:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	3304      	adds	r3, #4
 800782c:	4619      	mov	r1, r3
 800782e:	4610      	mov	r0, r2
 8007830:	f000 ff46 	bl	80086c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6a1b      	ldr	r3, [r3, #32]
 800784a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	4313      	orrs	r3, r2
 8007854:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800785c:	f023 0303 	bic.w	r3, r3, #3
 8007860:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	021b      	lsls	r3, r3, #8
 800786c:	4313      	orrs	r3, r2
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	4313      	orrs	r3, r2
 8007872:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800787a:	f023 030c 	bic.w	r3, r3, #12
 800787e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007886:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800788a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	68da      	ldr	r2, [r3, #12]
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	69db      	ldr	r3, [r3, #28]
 8007894:	021b      	lsls	r3, r3, #8
 8007896:	4313      	orrs	r3, r2
 8007898:	693a      	ldr	r2, [r7, #16]
 800789a:	4313      	orrs	r3, r2
 800789c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	011a      	lsls	r2, r3, #4
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	6a1b      	ldr	r3, [r3, #32]
 80078a8:	031b      	lsls	r3, r3, #12
 80078aa:	4313      	orrs	r3, r2
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80078b8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80078c0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	685a      	ldr	r2, [r3, #4]
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	695b      	ldr	r3, [r3, #20]
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	4313      	orrs	r3, r2
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	697a      	ldr	r2, [r7, #20]
 80078da:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	3718      	adds	r7, #24
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	08004a2d 	.word	0x08004a2d

0800792c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800793c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007944:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800794c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007954:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d110      	bne.n	800797e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800795c:	7bfb      	ldrb	r3, [r7, #15]
 800795e:	2b01      	cmp	r3, #1
 8007960:	d102      	bne.n	8007968 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007962:	7b7b      	ldrb	r3, [r7, #13]
 8007964:	2b01      	cmp	r3, #1
 8007966:	d001      	beq.n	800796c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e069      	b.n	8007a40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2202      	movs	r2, #2
 8007970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2202      	movs	r2, #2
 8007978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800797c:	e031      	b.n	80079e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	2b04      	cmp	r3, #4
 8007982:	d110      	bne.n	80079a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007984:	7bbb      	ldrb	r3, [r7, #14]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d102      	bne.n	8007990 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800798a:	7b3b      	ldrb	r3, [r7, #12]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d001      	beq.n	8007994 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e055      	b.n	8007a40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2202      	movs	r2, #2
 8007998:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2202      	movs	r2, #2
 80079a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079a4:	e01d      	b.n	80079e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80079a6:	7bfb      	ldrb	r3, [r7, #15]
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d108      	bne.n	80079be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80079ac:	7bbb      	ldrb	r3, [r7, #14]
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d105      	bne.n	80079be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80079b2:	7b7b      	ldrb	r3, [r7, #13]
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d102      	bne.n	80079be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80079b8:	7b3b      	ldrb	r3, [r7, #12]
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d001      	beq.n	80079c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	e03e      	b.n	8007a40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2202      	movs	r2, #2
 80079c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2202      	movs	r2, #2
 80079ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2202      	movs	r2, #2
 80079d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2202      	movs	r2, #2
 80079de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d003      	beq.n	80079f0 <HAL_TIM_Encoder_Start+0xc4>
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2b04      	cmp	r3, #4
 80079ec:	d008      	beq.n	8007a00 <HAL_TIM_Encoder_Start+0xd4>
 80079ee:	e00f      	b.n	8007a10 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2201      	movs	r2, #1
 80079f6:	2100      	movs	r1, #0
 80079f8:	4618      	mov	r0, r3
 80079fa:	f001 fce5 	bl	80093c8 <TIM_CCxChannelCmd>
      break;
 80079fe:	e016      	b.n	8007a2e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2201      	movs	r2, #1
 8007a06:	2104      	movs	r1, #4
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f001 fcdd 	bl	80093c8 <TIM_CCxChannelCmd>
      break;
 8007a0e:	e00e      	b.n	8007a2e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2201      	movs	r2, #1
 8007a16:	2100      	movs	r1, #0
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f001 fcd5 	bl	80093c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2201      	movs	r2, #1
 8007a24:	2104      	movs	r1, #4
 8007a26:	4618      	mov	r0, r3
 8007a28:	f001 fcce 	bl	80093c8 <TIM_CCxChannelCmd>
      break;
 8007a2c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f042 0201 	orr.w	r2, r2, #1
 8007a3c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	f003 0302 	and.w	r3, r3, #2
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d026      	beq.n	8007ab8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f003 0302 	and.w	r3, r3, #2
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d021      	beq.n	8007ab8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f06f 0202 	mvn.w	r2, #2
 8007a7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2201      	movs	r2, #1
 8007a82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	699b      	ldr	r3, [r3, #24]
 8007a8a:	f003 0303 	and.w	r3, r3, #3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d005      	beq.n	8007a9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	4798      	blx	r3
 8007a9c:	e009      	b.n	8007ab2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	f003 0304 	and.w	r3, r3, #4
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d026      	beq.n	8007b10 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f003 0304 	and.w	r3, r3, #4
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d021      	beq.n	8007b10 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f06f 0204 	mvn.w	r2, #4
 8007ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2202      	movs	r2, #2
 8007ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d005      	beq.n	8007af6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	4798      	blx	r3
 8007af4:	e009      	b.n	8007b0a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f003 0308 	and.w	r3, r3, #8
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d026      	beq.n	8007b68 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f003 0308 	and.w	r3, r3, #8
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d021      	beq.n	8007b68 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f06f 0208 	mvn.w	r2, #8
 8007b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2204      	movs	r2, #4
 8007b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	69db      	ldr	r3, [r3, #28]
 8007b3a:	f003 0303 	and.w	r3, r3, #3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d005      	beq.n	8007b4e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	4798      	blx	r3
 8007b4c:	e009      	b.n	8007b62 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f003 0310 	and.w	r3, r3, #16
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d026      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f003 0310 	and.w	r3, r3, #16
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d021      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f06f 0210 	mvn.w	r2, #16
 8007b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2208      	movs	r2, #8
 8007b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	69db      	ldr	r3, [r3, #28]
 8007b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d005      	beq.n	8007ba6 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	4798      	blx	r3
 8007ba4:	e009      	b.n	8007bba <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	f003 0301 	and.w	r3, r3, #1
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00e      	beq.n	8007be8 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f003 0301 	and.w	r3, r3, #1
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d009      	beq.n	8007be8 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f06f 0201 	mvn.w	r2, #1
 8007bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d104      	bne.n	8007bfc <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00e      	beq.n	8007c1a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d009      	beq.n	8007c1a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00e      	beq.n	8007c42 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d009      	beq.n	8007c42 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00e      	beq.n	8007c6a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d009      	beq.n	8007c6a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	f003 0320 	and.w	r3, r3, #32
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00e      	beq.n	8007c92 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f003 0320 	and.w	r3, r3, #32
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d009      	beq.n	8007c92 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f06f 0220 	mvn.w	r2, #32
 8007c86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00e      	beq.n	8007cba <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d009      	beq.n	8007cba <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00e      	beq.n	8007ce2 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d009      	beq.n	8007ce2 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00e      	beq.n	8007d0a <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d009      	beq.n	8007d0a <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007cfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00e      	beq.n	8007d32 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d009      	beq.n	8007d32 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007d26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d32:	bf00      	nop
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b086      	sub	sp, #24
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	60f8      	str	r0, [r7, #12]
 8007d42:	60b9      	str	r1, [r7, #8]
 8007d44:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d46:	2300      	movs	r3, #0
 8007d48:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d101      	bne.n	8007d58 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007d54:	2302      	movs	r3, #2
 8007d56:	e088      	b.n	8007e6a <HAL_TIM_IC_ConfigChannel+0x130>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d11b      	bne.n	8007d9e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007d76:	f001 f961 	bl	800903c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	699a      	ldr	r2, [r3, #24]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f022 020c 	bic.w	r2, r2, #12
 8007d88:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	6999      	ldr	r1, [r3, #24]
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	689a      	ldr	r2, [r3, #8]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	430a      	orrs	r2, r1
 8007d9a:	619a      	str	r2, [r3, #24]
 8007d9c:	e060      	b.n	8007e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2b04      	cmp	r3, #4
 8007da2:	d11c      	bne.n	8007dde <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007db4:	f001 f9e5 	bl	8009182 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	699a      	ldr	r2, [r3, #24]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007dc6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	6999      	ldr	r1, [r3, #24]
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	021a      	lsls	r2, r3, #8
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	430a      	orrs	r2, r1
 8007dda:	619a      	str	r2, [r3, #24]
 8007ddc:	e040      	b.n	8007e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b08      	cmp	r3, #8
 8007de2:	d11b      	bne.n	8007e1c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007df4:	f001 fa32 	bl	800925c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	69da      	ldr	r2, [r3, #28]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f022 020c 	bic.w	r2, r2, #12
 8007e06:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	69d9      	ldr	r1, [r3, #28]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	689a      	ldr	r2, [r3, #8]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	430a      	orrs	r2, r1
 8007e18:	61da      	str	r2, [r3, #28]
 8007e1a:	e021      	b.n	8007e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b0c      	cmp	r3, #12
 8007e20:	d11c      	bne.n	8007e5c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007e32:	f001 fa4f 	bl	80092d4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	69da      	ldr	r2, [r3, #28]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007e44:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	69d9      	ldr	r1, [r3, #28]
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	021a      	lsls	r2, r3, #8
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	430a      	orrs	r2, r1
 8007e58:	61da      	str	r2, [r3, #28]
 8007e5a:	e001      	b.n	8007e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e68:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3718      	adds	r7, #24
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
	...

08007e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d101      	bne.n	8007e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e0ff      	b.n	8008092 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2b14      	cmp	r3, #20
 8007e9e:	f200 80f0 	bhi.w	8008082 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea8:	08007efd 	.word	0x08007efd
 8007eac:	08008083 	.word	0x08008083
 8007eb0:	08008083 	.word	0x08008083
 8007eb4:	08008083 	.word	0x08008083
 8007eb8:	08007f3d 	.word	0x08007f3d
 8007ebc:	08008083 	.word	0x08008083
 8007ec0:	08008083 	.word	0x08008083
 8007ec4:	08008083 	.word	0x08008083
 8007ec8:	08007f7f 	.word	0x08007f7f
 8007ecc:	08008083 	.word	0x08008083
 8007ed0:	08008083 	.word	0x08008083
 8007ed4:	08008083 	.word	0x08008083
 8007ed8:	08007fbf 	.word	0x08007fbf
 8007edc:	08008083 	.word	0x08008083
 8007ee0:	08008083 	.word	0x08008083
 8007ee4:	08008083 	.word	0x08008083
 8007ee8:	08008001 	.word	0x08008001
 8007eec:	08008083 	.word	0x08008083
 8007ef0:	08008083 	.word	0x08008083
 8007ef4:	08008083 	.word	0x08008083
 8007ef8:	08008041 	.word	0x08008041
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68b9      	ldr	r1, [r7, #8]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f000 fc90 	bl	8008828 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	699a      	ldr	r2, [r3, #24]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f042 0208 	orr.w	r2, r2, #8
 8007f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	699a      	ldr	r2, [r3, #24]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f022 0204 	bic.w	r2, r2, #4
 8007f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6999      	ldr	r1, [r3, #24]
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	691a      	ldr	r2, [r3, #16]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	430a      	orrs	r2, r1
 8007f38:	619a      	str	r2, [r3, #24]
      break;
 8007f3a:	e0a5      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	68b9      	ldr	r1, [r7, #8]
 8007f42:	4618      	mov	r0, r3
 8007f44:	f000 fd0a 	bl	800895c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	699a      	ldr	r2, [r3, #24]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	699a      	ldr	r2, [r3, #24]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6999      	ldr	r1, [r3, #24]
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	691b      	ldr	r3, [r3, #16]
 8007f72:	021a      	lsls	r2, r3, #8
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	619a      	str	r2, [r3, #24]
      break;
 8007f7c:	e084      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68b9      	ldr	r1, [r7, #8]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f000 fd7d 	bl	8008a84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	69da      	ldr	r2, [r3, #28]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f042 0208 	orr.w	r2, r2, #8
 8007f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	69da      	ldr	r2, [r3, #28]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 0204 	bic.w	r2, r2, #4
 8007fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	69d9      	ldr	r1, [r3, #28]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	691a      	ldr	r2, [r3, #16]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	430a      	orrs	r2, r1
 8007fba:	61da      	str	r2, [r3, #28]
      break;
 8007fbc:	e064      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68b9      	ldr	r1, [r7, #8]
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f000 fdef 	bl	8008ba8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	69da      	ldr	r2, [r3, #28]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	69da      	ldr	r2, [r3, #28]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	69d9      	ldr	r1, [r3, #28]
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	021a      	lsls	r2, r3, #8
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	61da      	str	r2, [r3, #28]
      break;
 8007ffe:	e043      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68b9      	ldr	r1, [r7, #8]
 8008006:	4618      	mov	r0, r3
 8008008:	f000 fe62 	bl	8008cd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f042 0208 	orr.w	r2, r2, #8
 800801a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f022 0204 	bic.w	r2, r2, #4
 800802a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	691a      	ldr	r2, [r3, #16]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	430a      	orrs	r2, r1
 800803c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800803e:	e023      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68b9      	ldr	r1, [r7, #8]
 8008046:	4618      	mov	r0, r3
 8008048:	f000 feac 	bl	8008da4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800805a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800806a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	021a      	lsls	r2, r3, #8
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008080:	e002      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	75fb      	strb	r3, [r7, #23]
      break;
 8008086:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2200      	movs	r2, #0
 800808c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008090:	7dfb      	ldrb	r3, [r7, #23]
}
 8008092:	4618      	mov	r0, r3
 8008094:	3718      	adds	r7, #24
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop

0800809c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080a6:	2300      	movs	r3, #0
 80080a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d101      	bne.n	80080b8 <HAL_TIM_ConfigClockSource+0x1c>
 80080b4:	2302      	movs	r3, #2
 80080b6:	e0f6      	b.n	80082a6 <HAL_TIM_ConfigClockSource+0x20a>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2202      	movs	r2, #2
 80080c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80080d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80080da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a6f      	ldr	r2, [pc, #444]	@ (80082b0 <HAL_TIM_ConfigClockSource+0x214>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	f000 80c1 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 80080f8:	4a6d      	ldr	r2, [pc, #436]	@ (80082b0 <HAL_TIM_ConfigClockSource+0x214>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	f200 80c6 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008100:	4a6c      	ldr	r2, [pc, #432]	@ (80082b4 <HAL_TIM_ConfigClockSource+0x218>)
 8008102:	4293      	cmp	r3, r2
 8008104:	f000 80b9 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 8008108:	4a6a      	ldr	r2, [pc, #424]	@ (80082b4 <HAL_TIM_ConfigClockSource+0x218>)
 800810a:	4293      	cmp	r3, r2
 800810c:	f200 80be 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008110:	4a69      	ldr	r2, [pc, #420]	@ (80082b8 <HAL_TIM_ConfigClockSource+0x21c>)
 8008112:	4293      	cmp	r3, r2
 8008114:	f000 80b1 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 8008118:	4a67      	ldr	r2, [pc, #412]	@ (80082b8 <HAL_TIM_ConfigClockSource+0x21c>)
 800811a:	4293      	cmp	r3, r2
 800811c:	f200 80b6 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008120:	4a66      	ldr	r2, [pc, #408]	@ (80082bc <HAL_TIM_ConfigClockSource+0x220>)
 8008122:	4293      	cmp	r3, r2
 8008124:	f000 80a9 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 8008128:	4a64      	ldr	r2, [pc, #400]	@ (80082bc <HAL_TIM_ConfigClockSource+0x220>)
 800812a:	4293      	cmp	r3, r2
 800812c:	f200 80ae 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008130:	4a63      	ldr	r2, [pc, #396]	@ (80082c0 <HAL_TIM_ConfigClockSource+0x224>)
 8008132:	4293      	cmp	r3, r2
 8008134:	f000 80a1 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 8008138:	4a61      	ldr	r2, [pc, #388]	@ (80082c0 <HAL_TIM_ConfigClockSource+0x224>)
 800813a:	4293      	cmp	r3, r2
 800813c:	f200 80a6 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008140:	4a60      	ldr	r2, [pc, #384]	@ (80082c4 <HAL_TIM_ConfigClockSource+0x228>)
 8008142:	4293      	cmp	r3, r2
 8008144:	f000 8099 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 8008148:	4a5e      	ldr	r2, [pc, #376]	@ (80082c4 <HAL_TIM_ConfigClockSource+0x228>)
 800814a:	4293      	cmp	r3, r2
 800814c:	f200 809e 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008150:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008154:	f000 8091 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 8008158:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800815c:	f200 8096 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008160:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008164:	f000 8089 	beq.w	800827a <HAL_TIM_ConfigClockSource+0x1de>
 8008168:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800816c:	f200 808e 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008174:	d03e      	beq.n	80081f4 <HAL_TIM_ConfigClockSource+0x158>
 8008176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800817a:	f200 8087 	bhi.w	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 800817e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008182:	f000 8086 	beq.w	8008292 <HAL_TIM_ConfigClockSource+0x1f6>
 8008186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800818a:	d87f      	bhi.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 800818c:	2b70      	cmp	r3, #112	@ 0x70
 800818e:	d01a      	beq.n	80081c6 <HAL_TIM_ConfigClockSource+0x12a>
 8008190:	2b70      	cmp	r3, #112	@ 0x70
 8008192:	d87b      	bhi.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 8008194:	2b60      	cmp	r3, #96	@ 0x60
 8008196:	d050      	beq.n	800823a <HAL_TIM_ConfigClockSource+0x19e>
 8008198:	2b60      	cmp	r3, #96	@ 0x60
 800819a:	d877      	bhi.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 800819c:	2b50      	cmp	r3, #80	@ 0x50
 800819e:	d03c      	beq.n	800821a <HAL_TIM_ConfigClockSource+0x17e>
 80081a0:	2b50      	cmp	r3, #80	@ 0x50
 80081a2:	d873      	bhi.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 80081a4:	2b40      	cmp	r3, #64	@ 0x40
 80081a6:	d058      	beq.n	800825a <HAL_TIM_ConfigClockSource+0x1be>
 80081a8:	2b40      	cmp	r3, #64	@ 0x40
 80081aa:	d86f      	bhi.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 80081ac:	2b30      	cmp	r3, #48	@ 0x30
 80081ae:	d064      	beq.n	800827a <HAL_TIM_ConfigClockSource+0x1de>
 80081b0:	2b30      	cmp	r3, #48	@ 0x30
 80081b2:	d86b      	bhi.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 80081b4:	2b20      	cmp	r3, #32
 80081b6:	d060      	beq.n	800827a <HAL_TIM_ConfigClockSource+0x1de>
 80081b8:	2b20      	cmp	r3, #32
 80081ba:	d867      	bhi.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d05c      	beq.n	800827a <HAL_TIM_ConfigClockSource+0x1de>
 80081c0:	2b10      	cmp	r3, #16
 80081c2:	d05a      	beq.n	800827a <HAL_TIM_ConfigClockSource+0x1de>
 80081c4:	e062      	b.n	800828c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081d6:	f001 f8d7 	bl	8009388 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80081e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68ba      	ldr	r2, [r7, #8]
 80081f0:	609a      	str	r2, [r3, #8]
      break;
 80081f2:	e04f      	b.n	8008294 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008204:	f001 f8c0 	bl	8009388 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	689a      	ldr	r2, [r3, #8]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008216:	609a      	str	r2, [r3, #8]
      break;
 8008218:	e03c      	b.n	8008294 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008226:	461a      	mov	r2, r3
 8008228:	f000 ff7c 	bl	8009124 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2150      	movs	r1, #80	@ 0x50
 8008232:	4618      	mov	r0, r3
 8008234:	f001 f88b 	bl	800934e <TIM_ITRx_SetConfig>
      break;
 8008238:	e02c      	b.n	8008294 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008246:	461a      	mov	r2, r3
 8008248:	f000 ffd8 	bl	80091fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2160      	movs	r1, #96	@ 0x60
 8008252:	4618      	mov	r0, r3
 8008254:	f001 f87b 	bl	800934e <TIM_ITRx_SetConfig>
      break;
 8008258:	e01c      	b.n	8008294 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008266:	461a      	mov	r2, r3
 8008268:	f000 ff5c 	bl	8009124 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2140      	movs	r1, #64	@ 0x40
 8008272:	4618      	mov	r0, r3
 8008274:	f001 f86b 	bl	800934e <TIM_ITRx_SetConfig>
      break;
 8008278:	e00c      	b.n	8008294 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4619      	mov	r1, r3
 8008284:	4610      	mov	r0, r2
 8008286:	f001 f862 	bl	800934e <TIM_ITRx_SetConfig>
      break;
 800828a:	e003      	b.n	8008294 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	73fb      	strb	r3, [r7, #15]
      break;
 8008290:	e000      	b.n	8008294 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008292:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3710      	adds	r7, #16
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
 80082ae:	bf00      	nop
 80082b0:	00100070 	.word	0x00100070
 80082b4:	00100060 	.word	0x00100060
 80082b8:	00100050 	.word	0x00100050
 80082bc:	00100040 	.word	0x00100040
 80082c0:	00100030 	.word	0x00100030
 80082c4:	00100020 	.word	0x00100020

080082c8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d101      	bne.n	80082e0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80082dc:	2302      	movs	r3, #2
 80082de:	e031      	b.n	8008344 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80082f0:	6839      	ldr	r1, [r7, #0]
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f000 fdc2 	bl	8008e7c <TIM_SlaveTimer_SetConfig>
 80082f8:	4603      	mov	r3, r0
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d009      	beq.n	8008312 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2201      	movs	r2, #1
 8008302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	e018      	b.n	8008344 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68da      	ldr	r2, [r3, #12]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008320:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	68da      	ldr	r2, [r3, #12]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008330:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008342:	2300      	movs	r3, #0
}
 8008344:	4618      	mov	r0, r3
 8008346:	3708      	adds	r7, #8
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008354:	bf00      	nop
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800837c:	bf00      	nop
 800837e:	370c      	adds	r7, #12
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008390:	bf00      	nop
 8008392:	370c      	adds	r7, #12
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80083a4:	bf00      	nop
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80083b8:	bf00      	nop
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80083cc:	bf00      	nop
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr

080083d8 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8008400:	b480      	push	{r7}
 8008402:	b087      	sub	sp, #28
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	460b      	mov	r3, r1
 800840a:	607a      	str	r2, [r7, #4]
 800840c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800840e:	2300      	movs	r3, #0
 8008410:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d101      	bne.n	800841c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e14a      	b.n	80086b2 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008422:	b2db      	uxtb	r3, r3
 8008424:	2b01      	cmp	r3, #1
 8008426:	f040 80dd 	bne.w	80085e4 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800842a:	7afb      	ldrb	r3, [r7, #11]
 800842c:	2b1f      	cmp	r3, #31
 800842e:	f200 80d6 	bhi.w	80085de <HAL_TIM_RegisterCallback+0x1de>
 8008432:	a201      	add	r2, pc, #4	@ (adr r2, 8008438 <HAL_TIM_RegisterCallback+0x38>)
 8008434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008438:	080084b9 	.word	0x080084b9
 800843c:	080084c1 	.word	0x080084c1
 8008440:	080084c9 	.word	0x080084c9
 8008444:	080084d1 	.word	0x080084d1
 8008448:	080084d9 	.word	0x080084d9
 800844c:	080084e1 	.word	0x080084e1
 8008450:	080084e9 	.word	0x080084e9
 8008454:	080084f1 	.word	0x080084f1
 8008458:	080084f9 	.word	0x080084f9
 800845c:	08008501 	.word	0x08008501
 8008460:	08008509 	.word	0x08008509
 8008464:	08008511 	.word	0x08008511
 8008468:	08008519 	.word	0x08008519
 800846c:	08008521 	.word	0x08008521
 8008470:	0800852b 	.word	0x0800852b
 8008474:	08008535 	.word	0x08008535
 8008478:	0800853f 	.word	0x0800853f
 800847c:	08008549 	.word	0x08008549
 8008480:	08008553 	.word	0x08008553
 8008484:	0800855d 	.word	0x0800855d
 8008488:	08008567 	.word	0x08008567
 800848c:	08008571 	.word	0x08008571
 8008490:	0800857b 	.word	0x0800857b
 8008494:	08008585 	.word	0x08008585
 8008498:	0800858f 	.word	0x0800858f
 800849c:	08008599 	.word	0x08008599
 80084a0:	080085a3 	.word	0x080085a3
 80084a4:	080085ad 	.word	0x080085ad
 80084a8:	080085b7 	.word	0x080085b7
 80084ac:	080085c1 	.word	0x080085c1
 80084b0:	080085cb 	.word	0x080085cb
 80084b4:	080085d5 	.word	0x080085d5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	687a      	ldr	r2, [r7, #4]
 80084bc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80084be:	e0f7      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80084c6:	e0f3      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80084ce:	e0ef      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80084d6:	e0eb      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80084de:	e0e7      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80084e6:	e0e3      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80084ee:	e0df      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80084f6:	e0db      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80084fe:	e0d7      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008506:	e0d3      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800850e:	e0cf      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008516:	e0cb      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800851e:	e0c7      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008528:	e0c2      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8008532:	e0bd      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800853c:	e0b8      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8008546:	e0b3      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8008550:	e0ae      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800855a:	e0a9      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8008564:	e0a4      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800856e:	e09f      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008578:	e09a      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008582:	e095      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800858c:	e090      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	687a      	ldr	r2, [r7, #4]
 8008592:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008596:	e08b      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80085a0:	e086      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80085aa:	e081      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80085b4:	e07c      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80085be:	e077      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 80085c8:	e072      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80085d2:	e06d      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80085dc:	e068      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	75fb      	strb	r3, [r7, #23]
        break;
 80085e2:	e065      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d15d      	bne.n	80086ac <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 80085f0:	7afb      	ldrb	r3, [r7, #11]
 80085f2:	2b0d      	cmp	r3, #13
 80085f4:	d857      	bhi.n	80086a6 <HAL_TIM_RegisterCallback+0x2a6>
 80085f6:	a201      	add	r2, pc, #4	@ (adr r2, 80085fc <HAL_TIM_RegisterCallback+0x1fc>)
 80085f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fc:	08008635 	.word	0x08008635
 8008600:	0800863d 	.word	0x0800863d
 8008604:	08008645 	.word	0x08008645
 8008608:	0800864d 	.word	0x0800864d
 800860c:	08008655 	.word	0x08008655
 8008610:	0800865d 	.word	0x0800865d
 8008614:	08008665 	.word	0x08008665
 8008618:	0800866d 	.word	0x0800866d
 800861c:	08008675 	.word	0x08008675
 8008620:	0800867d 	.word	0x0800867d
 8008624:	08008685 	.word	0x08008685
 8008628:	0800868d 	.word	0x0800868d
 800862c:	08008695 	.word	0x08008695
 8008630:	0800869d 	.word	0x0800869d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800863a:	e039      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008642:	e035      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800864a:	e031      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008652:	e02d      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800865a:	e029      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008662:	e025      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800866a:	e021      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008672:	e01d      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800867a:	e019      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008682:	e015      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800868a:	e011      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008692:	e00d      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800869a:	e009      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80086a4:	e004      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	75fb      	strb	r3, [r7, #23]
        break;
 80086aa:	e001      	b.n	80086b0 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80086b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	371c      	adds	r7, #28
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop

080086c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a4c      	ldr	r2, [pc, #304]	@ (8008804 <TIM_Base_SetConfig+0x144>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d017      	beq.n	8008708 <TIM_Base_SetConfig+0x48>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086de:	d013      	beq.n	8008708 <TIM_Base_SetConfig+0x48>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a49      	ldr	r2, [pc, #292]	@ (8008808 <TIM_Base_SetConfig+0x148>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d00f      	beq.n	8008708 <TIM_Base_SetConfig+0x48>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a48      	ldr	r2, [pc, #288]	@ (800880c <TIM_Base_SetConfig+0x14c>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d00b      	beq.n	8008708 <TIM_Base_SetConfig+0x48>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4a47      	ldr	r2, [pc, #284]	@ (8008810 <TIM_Base_SetConfig+0x150>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d007      	beq.n	8008708 <TIM_Base_SetConfig+0x48>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a46      	ldr	r2, [pc, #280]	@ (8008814 <TIM_Base_SetConfig+0x154>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d003      	beq.n	8008708 <TIM_Base_SetConfig+0x48>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a45      	ldr	r2, [pc, #276]	@ (8008818 <TIM_Base_SetConfig+0x158>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d108      	bne.n	800871a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800870e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	4313      	orrs	r3, r2
 8008718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a39      	ldr	r2, [pc, #228]	@ (8008804 <TIM_Base_SetConfig+0x144>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d023      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008728:	d01f      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	4a36      	ldr	r2, [pc, #216]	@ (8008808 <TIM_Base_SetConfig+0x148>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d01b      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a35      	ldr	r2, [pc, #212]	@ (800880c <TIM_Base_SetConfig+0x14c>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d017      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a34      	ldr	r2, [pc, #208]	@ (8008810 <TIM_Base_SetConfig+0x150>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d013      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a33      	ldr	r2, [pc, #204]	@ (8008814 <TIM_Base_SetConfig+0x154>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d00f      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a33      	ldr	r2, [pc, #204]	@ (800881c <TIM_Base_SetConfig+0x15c>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d00b      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a32      	ldr	r2, [pc, #200]	@ (8008820 <TIM_Base_SetConfig+0x160>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d007      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a31      	ldr	r2, [pc, #196]	@ (8008824 <TIM_Base_SetConfig+0x164>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d003      	beq.n	800876a <TIM_Base_SetConfig+0xaa>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a2c      	ldr	r2, [pc, #176]	@ (8008818 <TIM_Base_SetConfig+0x158>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d108      	bne.n	800877c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	68db      	ldr	r3, [r3, #12]
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	4313      	orrs	r3, r2
 800877a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	695b      	ldr	r3, [r3, #20]
 8008786:	4313      	orrs	r3, r2
 8008788:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	689a      	ldr	r2, [r3, #8]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a18      	ldr	r2, [pc, #96]	@ (8008804 <TIM_Base_SetConfig+0x144>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d013      	beq.n	80087d0 <TIM_Base_SetConfig+0x110>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a1a      	ldr	r2, [pc, #104]	@ (8008814 <TIM_Base_SetConfig+0x154>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d00f      	beq.n	80087d0 <TIM_Base_SetConfig+0x110>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a1a      	ldr	r2, [pc, #104]	@ (800881c <TIM_Base_SetConfig+0x15c>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d00b      	beq.n	80087d0 <TIM_Base_SetConfig+0x110>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a19      	ldr	r2, [pc, #100]	@ (8008820 <TIM_Base_SetConfig+0x160>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d007      	beq.n	80087d0 <TIM_Base_SetConfig+0x110>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a18      	ldr	r2, [pc, #96]	@ (8008824 <TIM_Base_SetConfig+0x164>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d003      	beq.n	80087d0 <TIM_Base_SetConfig+0x110>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a13      	ldr	r2, [pc, #76]	@ (8008818 <TIM_Base_SetConfig+0x158>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d103      	bne.n	80087d8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	691a      	ldr	r2, [r3, #16]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d105      	bne.n	80087f6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	691b      	ldr	r3, [r3, #16]
 80087ee:	f023 0201 	bic.w	r2, r3, #1
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	611a      	str	r2, [r3, #16]
  }
}
 80087f6:	bf00      	nop
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	40012c00 	.word	0x40012c00
 8008808:	40000400 	.word	0x40000400
 800880c:	40000800 	.word	0x40000800
 8008810:	40000c00 	.word	0x40000c00
 8008814:	40013400 	.word	0x40013400
 8008818:	40015000 	.word	0x40015000
 800881c:	40014000 	.word	0x40014000
 8008820:	40014400 	.word	0x40014400
 8008824:	40014800 	.word	0x40014800

08008828 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008828:	b480      	push	{r7}
 800882a:	b087      	sub	sp, #28
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a1b      	ldr	r3, [r3, #32]
 8008836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6a1b      	ldr	r3, [r3, #32]
 800883c:	f023 0201 	bic.w	r2, r3, #1
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	699b      	ldr	r3, [r3, #24]
 800884e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800885a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f023 0303 	bic.w	r3, r3, #3
 8008862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68fa      	ldr	r2, [r7, #12]
 800886a:	4313      	orrs	r3, r2
 800886c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	f023 0302 	bic.w	r3, r3, #2
 8008874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	697a      	ldr	r2, [r7, #20]
 800887c:	4313      	orrs	r3, r2
 800887e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4a30      	ldr	r2, [pc, #192]	@ (8008944 <TIM_OC1_SetConfig+0x11c>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d013      	beq.n	80088b0 <TIM_OC1_SetConfig+0x88>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	4a2f      	ldr	r2, [pc, #188]	@ (8008948 <TIM_OC1_SetConfig+0x120>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d00f      	beq.n	80088b0 <TIM_OC1_SetConfig+0x88>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a2e      	ldr	r2, [pc, #184]	@ (800894c <TIM_OC1_SetConfig+0x124>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d00b      	beq.n	80088b0 <TIM_OC1_SetConfig+0x88>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a2d      	ldr	r2, [pc, #180]	@ (8008950 <TIM_OC1_SetConfig+0x128>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d007      	beq.n	80088b0 <TIM_OC1_SetConfig+0x88>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	4a2c      	ldr	r2, [pc, #176]	@ (8008954 <TIM_OC1_SetConfig+0x12c>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d003      	beq.n	80088b0 <TIM_OC1_SetConfig+0x88>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a2b      	ldr	r2, [pc, #172]	@ (8008958 <TIM_OC1_SetConfig+0x130>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d10c      	bne.n	80088ca <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	f023 0308 	bic.w	r3, r3, #8
 80088b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	697a      	ldr	r2, [r7, #20]
 80088be:	4313      	orrs	r3, r2
 80088c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f023 0304 	bic.w	r3, r3, #4
 80088c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008944 <TIM_OC1_SetConfig+0x11c>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d013      	beq.n	80088fa <TIM_OC1_SetConfig+0xd2>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a1c      	ldr	r2, [pc, #112]	@ (8008948 <TIM_OC1_SetConfig+0x120>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d00f      	beq.n	80088fa <TIM_OC1_SetConfig+0xd2>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a1b      	ldr	r2, [pc, #108]	@ (800894c <TIM_OC1_SetConfig+0x124>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d00b      	beq.n	80088fa <TIM_OC1_SetConfig+0xd2>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a1a      	ldr	r2, [pc, #104]	@ (8008950 <TIM_OC1_SetConfig+0x128>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d007      	beq.n	80088fa <TIM_OC1_SetConfig+0xd2>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4a19      	ldr	r2, [pc, #100]	@ (8008954 <TIM_OC1_SetConfig+0x12c>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d003      	beq.n	80088fa <TIM_OC1_SetConfig+0xd2>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4a18      	ldr	r2, [pc, #96]	@ (8008958 <TIM_OC1_SetConfig+0x130>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d111      	bne.n	800891e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008900:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008908:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	695b      	ldr	r3, [r3, #20]
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	4313      	orrs	r3, r2
 8008912:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	699b      	ldr	r3, [r3, #24]
 8008918:	693a      	ldr	r2, [r7, #16]
 800891a:	4313      	orrs	r3, r2
 800891c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	693a      	ldr	r2, [r7, #16]
 8008922:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	685a      	ldr	r2, [r3, #4]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	697a      	ldr	r2, [r7, #20]
 8008936:	621a      	str	r2, [r3, #32]
}
 8008938:	bf00      	nop
 800893a:	371c      	adds	r7, #28
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr
 8008944:	40012c00 	.word	0x40012c00
 8008948:	40013400 	.word	0x40013400
 800894c:	40014000 	.word	0x40014000
 8008950:	40014400 	.word	0x40014400
 8008954:	40014800 	.word	0x40014800
 8008958:	40015000 	.word	0x40015000

0800895c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800895c:	b480      	push	{r7}
 800895e:	b087      	sub	sp, #28
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a1b      	ldr	r3, [r3, #32]
 800896a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6a1b      	ldr	r3, [r3, #32]
 8008970:	f023 0210 	bic.w	r2, r3, #16
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	699b      	ldr	r3, [r3, #24]
 8008982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800898a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800898e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	021b      	lsls	r3, r3, #8
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	f023 0320 	bic.w	r3, r3, #32
 80089aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	011b      	lsls	r3, r3, #4
 80089b2:	697a      	ldr	r2, [r7, #20]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4a2c      	ldr	r2, [pc, #176]	@ (8008a6c <TIM_OC2_SetConfig+0x110>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d007      	beq.n	80089d0 <TIM_OC2_SetConfig+0x74>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a2b      	ldr	r2, [pc, #172]	@ (8008a70 <TIM_OC2_SetConfig+0x114>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d003      	beq.n	80089d0 <TIM_OC2_SetConfig+0x74>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a2a      	ldr	r2, [pc, #168]	@ (8008a74 <TIM_OC2_SetConfig+0x118>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d10d      	bne.n	80089ec <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	011b      	lsls	r3, r3, #4
 80089de:	697a      	ldr	r2, [r7, #20]
 80089e0:	4313      	orrs	r3, r2
 80089e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a1f      	ldr	r2, [pc, #124]	@ (8008a6c <TIM_OC2_SetConfig+0x110>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d013      	beq.n	8008a1c <TIM_OC2_SetConfig+0xc0>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a1e      	ldr	r2, [pc, #120]	@ (8008a70 <TIM_OC2_SetConfig+0x114>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d00f      	beq.n	8008a1c <TIM_OC2_SetConfig+0xc0>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008a78 <TIM_OC2_SetConfig+0x11c>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d00b      	beq.n	8008a1c <TIM_OC2_SetConfig+0xc0>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	4a1d      	ldr	r2, [pc, #116]	@ (8008a7c <TIM_OC2_SetConfig+0x120>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d007      	beq.n	8008a1c <TIM_OC2_SetConfig+0xc0>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8008a80 <TIM_OC2_SetConfig+0x124>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d003      	beq.n	8008a1c <TIM_OC2_SetConfig+0xc0>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	4a17      	ldr	r2, [pc, #92]	@ (8008a74 <TIM_OC2_SetConfig+0x118>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d113      	bne.n	8008a44 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	695b      	ldr	r3, [r3, #20]
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	693a      	ldr	r2, [r7, #16]
 8008a34:	4313      	orrs	r3, r2
 8008a36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	699b      	ldr	r3, [r3, #24]
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	693a      	ldr	r2, [r7, #16]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	68fa      	ldr	r2, [r7, #12]
 8008a4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	685a      	ldr	r2, [r3, #4]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	621a      	str	r2, [r3, #32]
}
 8008a5e:	bf00      	nop
 8008a60:	371c      	adds	r7, #28
 8008a62:	46bd      	mov	sp, r7
 8008a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a68:	4770      	bx	lr
 8008a6a:	bf00      	nop
 8008a6c:	40012c00 	.word	0x40012c00
 8008a70:	40013400 	.word	0x40013400
 8008a74:	40015000 	.word	0x40015000
 8008a78:	40014000 	.word	0x40014000
 8008a7c:	40014400 	.word	0x40014400
 8008a80:	40014800 	.word	0x40014800

08008a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b087      	sub	sp, #28
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a1b      	ldr	r3, [r3, #32]
 8008a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6a1b      	ldr	r3, [r3, #32]
 8008a98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f023 0303 	bic.w	r3, r3, #3
 8008abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8008b90 <TIM_OC3_SetConfig+0x10c>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d007      	beq.n	8008af6 <TIM_OC3_SetConfig+0x72>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8008b94 <TIM_OC3_SetConfig+0x110>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d003      	beq.n	8008af6 <TIM_OC3_SetConfig+0x72>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a29      	ldr	r2, [pc, #164]	@ (8008b98 <TIM_OC3_SetConfig+0x114>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d10d      	bne.n	8008b12 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008afc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	021b      	lsls	r3, r3, #8
 8008b04:	697a      	ldr	r2, [r7, #20]
 8008b06:	4313      	orrs	r3, r2
 8008b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a1e      	ldr	r2, [pc, #120]	@ (8008b90 <TIM_OC3_SetConfig+0x10c>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d013      	beq.n	8008b42 <TIM_OC3_SetConfig+0xbe>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8008b94 <TIM_OC3_SetConfig+0x110>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d00f      	beq.n	8008b42 <TIM_OC3_SetConfig+0xbe>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	4a1d      	ldr	r2, [pc, #116]	@ (8008b9c <TIM_OC3_SetConfig+0x118>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d00b      	beq.n	8008b42 <TIM_OC3_SetConfig+0xbe>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ba0 <TIM_OC3_SetConfig+0x11c>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d007      	beq.n	8008b42 <TIM_OC3_SetConfig+0xbe>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	4a1b      	ldr	r2, [pc, #108]	@ (8008ba4 <TIM_OC3_SetConfig+0x120>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d003      	beq.n	8008b42 <TIM_OC3_SetConfig+0xbe>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	4a16      	ldr	r2, [pc, #88]	@ (8008b98 <TIM_OC3_SetConfig+0x114>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d113      	bne.n	8008b6a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	695b      	ldr	r3, [r3, #20]
 8008b56:	011b      	lsls	r3, r3, #4
 8008b58:	693a      	ldr	r2, [r7, #16]
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	699b      	ldr	r3, [r3, #24]
 8008b62:	011b      	lsls	r3, r3, #4
 8008b64:	693a      	ldr	r2, [r7, #16]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	693a      	ldr	r2, [r7, #16]
 8008b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	685a      	ldr	r2, [r3, #4]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	697a      	ldr	r2, [r7, #20]
 8008b82:	621a      	str	r2, [r3, #32]
}
 8008b84:	bf00      	nop
 8008b86:	371c      	adds	r7, #28
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr
 8008b90:	40012c00 	.word	0x40012c00
 8008b94:	40013400 	.word	0x40013400
 8008b98:	40015000 	.word	0x40015000
 8008b9c:	40014000 	.word	0x40014000
 8008ba0:	40014400 	.word	0x40014400
 8008ba4:	40014800 	.word	0x40014800

08008ba8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b087      	sub	sp, #28
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6a1b      	ldr	r3, [r3, #32]
 8008bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6a1b      	ldr	r3, [r3, #32]
 8008bbc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	69db      	ldr	r3, [r3, #28]
 8008bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008bd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008be2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	021b      	lsls	r3, r3, #8
 8008bea:	68fa      	ldr	r2, [r7, #12]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008bf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	031b      	lsls	r3, r3, #12
 8008bfe:	697a      	ldr	r2, [r7, #20]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	4a2c      	ldr	r2, [pc, #176]	@ (8008cb8 <TIM_OC4_SetConfig+0x110>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d007      	beq.n	8008c1c <TIM_OC4_SetConfig+0x74>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	4a2b      	ldr	r2, [pc, #172]	@ (8008cbc <TIM_OC4_SetConfig+0x114>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d003      	beq.n	8008c1c <TIM_OC4_SetConfig+0x74>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a2a      	ldr	r2, [pc, #168]	@ (8008cc0 <TIM_OC4_SetConfig+0x118>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d10d      	bne.n	8008c38 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	031b      	lsls	r3, r3, #12
 8008c2a:	697a      	ldr	r2, [r7, #20]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8008cb8 <TIM_OC4_SetConfig+0x110>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d013      	beq.n	8008c68 <TIM_OC4_SetConfig+0xc0>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	4a1e      	ldr	r2, [pc, #120]	@ (8008cbc <TIM_OC4_SetConfig+0x114>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d00f      	beq.n	8008c68 <TIM_OC4_SetConfig+0xc0>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8008cc4 <TIM_OC4_SetConfig+0x11c>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d00b      	beq.n	8008c68 <TIM_OC4_SetConfig+0xc0>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	4a1d      	ldr	r2, [pc, #116]	@ (8008cc8 <TIM_OC4_SetConfig+0x120>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d007      	beq.n	8008c68 <TIM_OC4_SetConfig+0xc0>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8008ccc <TIM_OC4_SetConfig+0x124>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d003      	beq.n	8008c68 <TIM_OC4_SetConfig+0xc0>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4a17      	ldr	r2, [pc, #92]	@ (8008cc0 <TIM_OC4_SetConfig+0x118>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d113      	bne.n	8008c90 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c6e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008c76:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	695b      	ldr	r3, [r3, #20]
 8008c7c:	019b      	lsls	r3, r3, #6
 8008c7e:	693a      	ldr	r2, [r7, #16]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	019b      	lsls	r3, r3, #6
 8008c8a:	693a      	ldr	r2, [r7, #16]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	693a      	ldr	r2, [r7, #16]
 8008c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	685a      	ldr	r2, [r3, #4]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	697a      	ldr	r2, [r7, #20]
 8008ca8:	621a      	str	r2, [r3, #32]
}
 8008caa:	bf00      	nop
 8008cac:	371c      	adds	r7, #28
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr
 8008cb6:	bf00      	nop
 8008cb8:	40012c00 	.word	0x40012c00
 8008cbc:	40013400 	.word	0x40013400
 8008cc0:	40015000 	.word	0x40015000
 8008cc4:	40014000 	.word	0x40014000
 8008cc8:	40014400 	.word	0x40014400
 8008ccc:	40014800 	.word	0x40014800

08008cd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b087      	sub	sp, #28
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a1b      	ldr	r3, [r3, #32]
 8008cde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6a1b      	ldr	r3, [r3, #32]
 8008ce4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68fa      	ldr	r2, [r7, #12]
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008d14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	041b      	lsls	r3, r3, #16
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a19      	ldr	r2, [pc, #100]	@ (8008d8c <TIM_OC5_SetConfig+0xbc>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d013      	beq.n	8008d52 <TIM_OC5_SetConfig+0x82>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a18      	ldr	r2, [pc, #96]	@ (8008d90 <TIM_OC5_SetConfig+0xc0>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d00f      	beq.n	8008d52 <TIM_OC5_SetConfig+0x82>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a17      	ldr	r2, [pc, #92]	@ (8008d94 <TIM_OC5_SetConfig+0xc4>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d00b      	beq.n	8008d52 <TIM_OC5_SetConfig+0x82>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a16      	ldr	r2, [pc, #88]	@ (8008d98 <TIM_OC5_SetConfig+0xc8>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d007      	beq.n	8008d52 <TIM_OC5_SetConfig+0x82>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a15      	ldr	r2, [pc, #84]	@ (8008d9c <TIM_OC5_SetConfig+0xcc>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d003      	beq.n	8008d52 <TIM_OC5_SetConfig+0x82>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a14      	ldr	r2, [pc, #80]	@ (8008da0 <TIM_OC5_SetConfig+0xd0>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d109      	bne.n	8008d66 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	021b      	lsls	r3, r3, #8
 8008d60:	697a      	ldr	r2, [r7, #20]
 8008d62:	4313      	orrs	r3, r2
 8008d64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	68fa      	ldr	r2, [r7, #12]
 8008d70:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	685a      	ldr	r2, [r3, #4]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	621a      	str	r2, [r3, #32]
}
 8008d80:	bf00      	nop
 8008d82:	371c      	adds	r7, #28
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr
 8008d8c:	40012c00 	.word	0x40012c00
 8008d90:	40013400 	.word	0x40013400
 8008d94:	40014000 	.word	0x40014000
 8008d98:	40014400 	.word	0x40014400
 8008d9c:	40014800 	.word	0x40014800
 8008da0:	40015000 	.word	0x40015000

08008da4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b087      	sub	sp, #28
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6a1b      	ldr	r3, [r3, #32]
 8008db8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008dd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008dd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	021b      	lsls	r3, r3, #8
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	051b      	lsls	r3, r3, #20
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a1a      	ldr	r2, [pc, #104]	@ (8008e64 <TIM_OC6_SetConfig+0xc0>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d013      	beq.n	8008e28 <TIM_OC6_SetConfig+0x84>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a19      	ldr	r2, [pc, #100]	@ (8008e68 <TIM_OC6_SetConfig+0xc4>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d00f      	beq.n	8008e28 <TIM_OC6_SetConfig+0x84>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a18      	ldr	r2, [pc, #96]	@ (8008e6c <TIM_OC6_SetConfig+0xc8>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d00b      	beq.n	8008e28 <TIM_OC6_SetConfig+0x84>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	4a17      	ldr	r2, [pc, #92]	@ (8008e70 <TIM_OC6_SetConfig+0xcc>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d007      	beq.n	8008e28 <TIM_OC6_SetConfig+0x84>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a16      	ldr	r2, [pc, #88]	@ (8008e74 <TIM_OC6_SetConfig+0xd0>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d003      	beq.n	8008e28 <TIM_OC6_SetConfig+0x84>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4a15      	ldr	r2, [pc, #84]	@ (8008e78 <TIM_OC6_SetConfig+0xd4>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d109      	bne.n	8008e3c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008e2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	695b      	ldr	r3, [r3, #20]
 8008e34:	029b      	lsls	r3, r3, #10
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	697a      	ldr	r2, [r7, #20]
 8008e40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	693a      	ldr	r2, [r7, #16]
 8008e54:	621a      	str	r2, [r3, #32]
}
 8008e56:	bf00      	nop
 8008e58:	371c      	adds	r7, #28
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	40012c00 	.word	0x40012c00
 8008e68:	40013400 	.word	0x40013400
 8008e6c:	40014000 	.word	0x40014000
 8008e70:	40014400 	.word	0x40014400
 8008e74:	40014800 	.word	0x40014800
 8008e78:	40015000 	.word	0x40015000

08008e7c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b086      	sub	sp, #24
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e86:	2300      	movs	r3, #0
 8008e88:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008e98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e9c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	693a      	ldr	r2, [r7, #16]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008eae:	f023 0307 	bic.w	r3, r3, #7
 8008eb2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	693a      	ldr	r2, [r7, #16]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	693a      	ldr	r2, [r7, #16]
 8008ec4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	4a56      	ldr	r2, [pc, #344]	@ (8009024 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	f000 80a2 	beq.w	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008ed2:	4a54      	ldr	r2, [pc, #336]	@ (8009024 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	f200 809b 	bhi.w	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008eda:	4a53      	ldr	r2, [pc, #332]	@ (8009028 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	f000 809a 	beq.w	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008ee2:	4a51      	ldr	r2, [pc, #324]	@ (8009028 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	f200 8093 	bhi.w	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008eea:	4a50      	ldr	r2, [pc, #320]	@ (800902c <TIM_SlaveTimer_SetConfig+0x1b0>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	f000 8092 	beq.w	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008ef2:	4a4e      	ldr	r2, [pc, #312]	@ (800902c <TIM_SlaveTimer_SetConfig+0x1b0>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	f200 808b 	bhi.w	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008efa:	4a4d      	ldr	r2, [pc, #308]	@ (8009030 <TIM_SlaveTimer_SetConfig+0x1b4>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	f000 808a 	beq.w	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f02:	4a4b      	ldr	r2, [pc, #300]	@ (8009030 <TIM_SlaveTimer_SetConfig+0x1b4>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	f200 8083 	bhi.w	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f0a:	4a4a      	ldr	r2, [pc, #296]	@ (8009034 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	f000 8082 	beq.w	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f12:	4a48      	ldr	r2, [pc, #288]	@ (8009034 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d87b      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f18:	4a47      	ldr	r2, [pc, #284]	@ (8009038 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d07b      	beq.n	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f1e:	4a46      	ldr	r2, [pc, #280]	@ (8009038 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d875      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f24:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008f28:	d075      	beq.n	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f2a:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008f2e:	d86f      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f34:	d06f      	beq.n	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f3a:	d869      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f3c:	2b70      	cmp	r3, #112	@ 0x70
 8008f3e:	d01a      	beq.n	8008f76 <TIM_SlaveTimer_SetConfig+0xfa>
 8008f40:	2b70      	cmp	r3, #112	@ 0x70
 8008f42:	d865      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f44:	2b60      	cmp	r3, #96	@ 0x60
 8008f46:	d059      	beq.n	8008ffc <TIM_SlaveTimer_SetConfig+0x180>
 8008f48:	2b60      	cmp	r3, #96	@ 0x60
 8008f4a:	d861      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f4c:	2b50      	cmp	r3, #80	@ 0x50
 8008f4e:	d04b      	beq.n	8008fe8 <TIM_SlaveTimer_SetConfig+0x16c>
 8008f50:	2b50      	cmp	r3, #80	@ 0x50
 8008f52:	d85d      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f54:	2b40      	cmp	r3, #64	@ 0x40
 8008f56:	d019      	beq.n	8008f8c <TIM_SlaveTimer_SetConfig+0x110>
 8008f58:	2b40      	cmp	r3, #64	@ 0x40
 8008f5a:	d859      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f5c:	2b30      	cmp	r3, #48	@ 0x30
 8008f5e:	d05a      	beq.n	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f60:	2b30      	cmp	r3, #48	@ 0x30
 8008f62:	d855      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f64:	2b20      	cmp	r3, #32
 8008f66:	d056      	beq.n	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f68:	2b20      	cmp	r3, #32
 8008f6a:	d851      	bhi.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d052      	beq.n	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f70:	2b10      	cmp	r3, #16
 8008f72:	d050      	beq.n	8009016 <TIM_SlaveTimer_SetConfig+0x19a>
 8008f74:	e04c      	b.n	8009010 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8008f86:	f000 f9ff 	bl	8009388 <TIM_ETR_SetConfig>
      break;
 8008f8a:	e045      	b.n	8009018 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	2b05      	cmp	r3, #5
 8008f92:	d004      	beq.n	8008f9e <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8008f98:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8008f9c:	d101      	bne.n	8008fa2 <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	e03b      	b.n	800901a <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	6a1b      	ldr	r3, [r3, #32]
 8008fa8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	6a1a      	ldr	r2, [r3, #32]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f022 0201 	bic.w	r2, r2, #1
 8008fb8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	699b      	ldr	r3, [r3, #24]
 8008fc0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fc8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	691b      	ldr	r3, [r3, #16]
 8008fce:	011b      	lsls	r3, r3, #4
 8008fd0:	68ba      	ldr	r2, [r7, #8]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68ba      	ldr	r2, [r7, #8]
 8008fdc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	621a      	str	r2, [r3, #32]
      break;
 8008fe6:	e017      	b.n	8009018 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	f000 f895 	bl	8009124 <TIM_TI1_ConfigInputStage>
      break;
 8008ffa:	e00d      	b.n	8009018 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009008:	461a      	mov	r2, r3
 800900a:	f000 f8f7 	bl	80091fc <TIM_TI2_ConfigInputStage>
      break;
 800900e:	e003      	b.n	8009018 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	75fb      	strb	r3, [r7, #23]
      break;
 8009014:	e000      	b.n	8009018 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 8009016:	bf00      	nop
  }

  return status;
 8009018:	7dfb      	ldrb	r3, [r7, #23]
}
 800901a:	4618      	mov	r0, r3
 800901c:	3718      	adds	r7, #24
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	00100070 	.word	0x00100070
 8009028:	00100060 	.word	0x00100060
 800902c:	00100050 	.word	0x00100050
 8009030:	00100040 	.word	0x00100040
 8009034:	00100030 	.word	0x00100030
 8009038:	00100020 	.word	0x00100020

0800903c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800903c:	b480      	push	{r7}
 800903e:	b087      	sub	sp, #28
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	607a      	str	r2, [r7, #4]
 8009048:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	6a1b      	ldr	r3, [r3, #32]
 800904e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6a1b      	ldr	r3, [r3, #32]
 8009054:	f023 0201 	bic.w	r2, r3, #1
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	699b      	ldr	r3, [r3, #24]
 8009060:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	4a28      	ldr	r2, [pc, #160]	@ (8009108 <TIM_TI1_SetConfig+0xcc>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d01b      	beq.n	80090a2 <TIM_TI1_SetConfig+0x66>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009070:	d017      	beq.n	80090a2 <TIM_TI1_SetConfig+0x66>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	4a25      	ldr	r2, [pc, #148]	@ (800910c <TIM_TI1_SetConfig+0xd0>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d013      	beq.n	80090a2 <TIM_TI1_SetConfig+0x66>
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	4a24      	ldr	r2, [pc, #144]	@ (8009110 <TIM_TI1_SetConfig+0xd4>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d00f      	beq.n	80090a2 <TIM_TI1_SetConfig+0x66>
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	4a23      	ldr	r2, [pc, #140]	@ (8009114 <TIM_TI1_SetConfig+0xd8>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d00b      	beq.n	80090a2 <TIM_TI1_SetConfig+0x66>
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	4a22      	ldr	r2, [pc, #136]	@ (8009118 <TIM_TI1_SetConfig+0xdc>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d007      	beq.n	80090a2 <TIM_TI1_SetConfig+0x66>
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	4a21      	ldr	r2, [pc, #132]	@ (800911c <TIM_TI1_SetConfig+0xe0>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d003      	beq.n	80090a2 <TIM_TI1_SetConfig+0x66>
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	4a20      	ldr	r2, [pc, #128]	@ (8009120 <TIM_TI1_SetConfig+0xe4>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d101      	bne.n	80090a6 <TIM_TI1_SetConfig+0x6a>
 80090a2:	2301      	movs	r3, #1
 80090a4:	e000      	b.n	80090a8 <TIM_TI1_SetConfig+0x6c>
 80090a6:	2300      	movs	r3, #0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d008      	beq.n	80090be <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	f023 0303 	bic.w	r3, r3, #3
 80090b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80090b4:	697a      	ldr	r2, [r7, #20]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	617b      	str	r3, [r7, #20]
 80090bc:	e003      	b.n	80090c6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	f043 0301 	orr.w	r3, r3, #1
 80090c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80090cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	011b      	lsls	r3, r3, #4
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	697a      	ldr	r2, [r7, #20]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	f023 030a 	bic.w	r3, r3, #10
 80090e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	f003 030a 	and.w	r3, r3, #10
 80090e8:	693a      	ldr	r2, [r7, #16]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	697a      	ldr	r2, [r7, #20]
 80090f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	693a      	ldr	r2, [r7, #16]
 80090f8:	621a      	str	r2, [r3, #32]
}
 80090fa:	bf00      	nop
 80090fc:	371c      	adds	r7, #28
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	40012c00 	.word	0x40012c00
 800910c:	40000400 	.word	0x40000400
 8009110:	40000800 	.word	0x40000800
 8009114:	40000c00 	.word	0x40000c00
 8009118:	40013400 	.word	0x40013400
 800911c:	40014000 	.word	0x40014000
 8009120:	40015000 	.word	0x40015000

08009124 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009124:	b480      	push	{r7}
 8009126:	b087      	sub	sp, #28
 8009128:	af00      	add	r7, sp, #0
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6a1b      	ldr	r3, [r3, #32]
 8009134:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6a1b      	ldr	r3, [r3, #32]
 800913a:	f023 0201 	bic.w	r2, r3, #1
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	699b      	ldr	r3, [r3, #24]
 8009146:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800914e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	011b      	lsls	r3, r3, #4
 8009154:	693a      	ldr	r2, [r7, #16]
 8009156:	4313      	orrs	r3, r2
 8009158:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	f023 030a 	bic.w	r3, r3, #10
 8009160:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009162:	697a      	ldr	r2, [r7, #20]
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	4313      	orrs	r3, r2
 8009168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	693a      	ldr	r2, [r7, #16]
 800916e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	697a      	ldr	r2, [r7, #20]
 8009174:	621a      	str	r2, [r3, #32]
}
 8009176:	bf00      	nop
 8009178:	371c      	adds	r7, #28
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009182:	b480      	push	{r7}
 8009184:	b087      	sub	sp, #28
 8009186:	af00      	add	r7, sp, #0
 8009188:	60f8      	str	r0, [r7, #12]
 800918a:	60b9      	str	r1, [r7, #8]
 800918c:	607a      	str	r2, [r7, #4]
 800918e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6a1b      	ldr	r3, [r3, #32]
 8009194:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	6a1b      	ldr	r3, [r3, #32]
 800919a:	f023 0210 	bic.w	r2, r3, #16
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	021b      	lsls	r3, r3, #8
 80091b4:	693a      	ldr	r2, [r7, #16]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80091c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	031b      	lsls	r3, r3, #12
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	693a      	ldr	r2, [r7, #16]
 80091ca:	4313      	orrs	r3, r2
 80091cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80091d4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	011b      	lsls	r3, r3, #4
 80091da:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80091de:	697a      	ldr	r2, [r7, #20]
 80091e0:	4313      	orrs	r3, r2
 80091e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	697a      	ldr	r2, [r7, #20]
 80091ee:	621a      	str	r2, [r3, #32]
}
 80091f0:	bf00      	nop
 80091f2:	371c      	adds	r7, #28
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b087      	sub	sp, #28
 8009200:	af00      	add	r7, sp, #0
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	6a1b      	ldr	r3, [r3, #32]
 800920c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	6a1b      	ldr	r3, [r3, #32]
 8009212:	f023 0210 	bic.w	r2, r3, #16
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	699b      	ldr	r3, [r3, #24]
 800921e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009226:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	031b      	lsls	r3, r3, #12
 800922c:	693a      	ldr	r2, [r7, #16]
 800922e:	4313      	orrs	r3, r2
 8009230:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009238:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	011b      	lsls	r3, r3, #4
 800923e:	697a      	ldr	r2, [r7, #20]
 8009240:	4313      	orrs	r3, r2
 8009242:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	693a      	ldr	r2, [r7, #16]
 8009248:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	697a      	ldr	r2, [r7, #20]
 800924e:	621a      	str	r2, [r3, #32]
}
 8009250:	bf00      	nop
 8009252:	371c      	adds	r7, #28
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800925c:	b480      	push	{r7}
 800925e:	b087      	sub	sp, #28
 8009260:	af00      	add	r7, sp, #0
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	607a      	str	r2, [r7, #4]
 8009268:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	6a1b      	ldr	r3, [r3, #32]
 800926e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6a1b      	ldr	r3, [r3, #32]
 8009274:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	69db      	ldr	r3, [r3, #28]
 8009280:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	f023 0303 	bic.w	r3, r3, #3
 8009288:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800928a:	693a      	ldr	r2, [r7, #16]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4313      	orrs	r3, r2
 8009290:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009298:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	011b      	lsls	r3, r3, #4
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	693a      	ldr	r2, [r7, #16]
 80092a2:	4313      	orrs	r3, r2
 80092a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80092ac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	021b      	lsls	r3, r3, #8
 80092b2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80092b6:	697a      	ldr	r2, [r7, #20]
 80092b8:	4313      	orrs	r3, r2
 80092ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	693a      	ldr	r2, [r7, #16]
 80092c0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	697a      	ldr	r2, [r7, #20]
 80092c6:	621a      	str	r2, [r3, #32]
}
 80092c8:	bf00      	nop
 80092ca:	371c      	adds	r7, #28
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b087      	sub	sp, #28
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	607a      	str	r2, [r7, #4]
 80092e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	6a1b      	ldr	r3, [r3, #32]
 80092e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	6a1b      	ldr	r3, [r3, #32]
 80092ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	69db      	ldr	r3, [r3, #28]
 80092f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009300:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	021b      	lsls	r3, r3, #8
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	4313      	orrs	r3, r2
 800930a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009312:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	031b      	lsls	r3, r3, #12
 8009318:	b29b      	uxth	r3, r3
 800931a:	693a      	ldr	r2, [r7, #16]
 800931c:	4313      	orrs	r3, r2
 800931e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009326:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	031b      	lsls	r3, r3, #12
 800932c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009330:	697a      	ldr	r2, [r7, #20]
 8009332:	4313      	orrs	r3, r2
 8009334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	621a      	str	r2, [r3, #32]
}
 8009342:	bf00      	nop
 8009344:	371c      	adds	r7, #28
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr

0800934e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800934e:	b480      	push	{r7}
 8009350:	b085      	sub	sp, #20
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
 8009356:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009368:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800936a:	683a      	ldr	r2, [r7, #0]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4313      	orrs	r3, r2
 8009370:	f043 0307 	orr.w	r3, r3, #7
 8009374:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	609a      	str	r2, [r3, #8]
}
 800937c:	bf00      	nop
 800937e:	3714      	adds	r7, #20
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009388:	b480      	push	{r7}
 800938a:	b087      	sub	sp, #28
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]
 8009394:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	021a      	lsls	r2, r3, #8
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	431a      	orrs	r2, r3
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	4313      	orrs	r3, r2
 80093b0:	697a      	ldr	r2, [r7, #20]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	697a      	ldr	r2, [r7, #20]
 80093ba:	609a      	str	r2, [r3, #8]
}
 80093bc:	bf00      	nop
 80093be:	371c      	adds	r7, #28
 80093c0:	46bd      	mov	sp, r7
 80093c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c6:	4770      	bx	lr

080093c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b087      	sub	sp, #28
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	f003 031f 	and.w	r3, r3, #31
 80093da:	2201      	movs	r2, #1
 80093dc:	fa02 f303 	lsl.w	r3, r2, r3
 80093e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6a1a      	ldr	r2, [r3, #32]
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	43db      	mvns	r3, r3
 80093ea:	401a      	ands	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6a1a      	ldr	r2, [r3, #32]
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	f003 031f 	and.w	r3, r3, #31
 80093fa:	6879      	ldr	r1, [r7, #4]
 80093fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009400:	431a      	orrs	r2, r3
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	621a      	str	r2, [r3, #32]
}
 8009406:	bf00      	nop
 8009408:	371c      	adds	r7, #28
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr
	...

08009414 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	4a26      	ldr	r2, [pc, #152]	@ (80094b8 <TIM_ResetCallback+0xa4>)
 8009420:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a25      	ldr	r2, [pc, #148]	@ (80094bc <TIM_ResetCallback+0xa8>)
 8009428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a24      	ldr	r2, [pc, #144]	@ (80094c0 <TIM_ResetCallback+0xac>)
 8009430:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a23      	ldr	r2, [pc, #140]	@ (80094c4 <TIM_ResetCallback+0xb0>)
 8009438:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a22      	ldr	r2, [pc, #136]	@ (80094c8 <TIM_ResetCallback+0xb4>)
 8009440:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a21      	ldr	r2, [pc, #132]	@ (80094cc <TIM_ResetCallback+0xb8>)
 8009448:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a20      	ldr	r2, [pc, #128]	@ (80094d0 <TIM_ResetCallback+0xbc>)
 8009450:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	4a1f      	ldr	r2, [pc, #124]	@ (80094d4 <TIM_ResetCallback+0xc0>)
 8009458:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	4a1e      	ldr	r2, [pc, #120]	@ (80094d8 <TIM_ResetCallback+0xc4>)
 8009460:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	4a1d      	ldr	r2, [pc, #116]	@ (80094dc <TIM_ResetCallback+0xc8>)
 8009468:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	4a1c      	ldr	r2, [pc, #112]	@ (80094e0 <TIM_ResetCallback+0xcc>)
 8009470:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	4a1b      	ldr	r2, [pc, #108]	@ (80094e4 <TIM_ResetCallback+0xd0>)
 8009478:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a1a      	ldr	r2, [pc, #104]	@ (80094e8 <TIM_ResetCallback+0xd4>)
 8009480:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a19      	ldr	r2, [pc, #100]	@ (80094ec <TIM_ResetCallback+0xd8>)
 8009488:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	4a18      	ldr	r2, [pc, #96]	@ (80094f0 <TIM_ResetCallback+0xdc>)
 8009490:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a17      	ldr	r2, [pc, #92]	@ (80094f4 <TIM_ResetCallback+0xe0>)
 8009498:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a16      	ldr	r2, [pc, #88]	@ (80094f8 <TIM_ResetCallback+0xe4>)
 80094a0:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a15      	ldr	r2, [pc, #84]	@ (80094fc <TIM_ResetCallback+0xe8>)
 80094a8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr
 80094b8:	080041ed 	.word	0x080041ed
 80094bc:	0800834d 	.word	0x0800834d
 80094c0:	080083c5 	.word	0x080083c5
 80094c4:	080083d9 	.word	0x080083d9
 80094c8:	08008375 	.word	0x08008375
 80094cc:	08008389 	.word	0x08008389
 80094d0:	08008361 	.word	0x08008361
 80094d4:	0800839d 	.word	0x0800839d
 80094d8:	080083b1 	.word	0x080083b1
 80094dc:	080083ed 	.word	0x080083ed
 80094e0:	08009755 	.word	0x08009755
 80094e4:	08009769 	.word	0x08009769
 80094e8:	0800977d 	.word	0x0800977d
 80094ec:	08009791 	.word	0x08009791
 80094f0:	080097a5 	.word	0x080097a5
 80094f4:	080097b9 	.word	0x080097b9
 80094f8:	080097cd 	.word	0x080097cd
 80094fc:	080097e1 	.word	0x080097e1

08009500 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009510:	2b01      	cmp	r3, #1
 8009512:	d101      	bne.n	8009518 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009514:	2302      	movs	r3, #2
 8009516:	e074      	b.n	8009602 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2201      	movs	r2, #1
 800951c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2202      	movs	r2, #2
 8009524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a34      	ldr	r2, [pc, #208]	@ (8009610 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d009      	beq.n	8009556 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a33      	ldr	r2, [pc, #204]	@ (8009614 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d004      	beq.n	8009556 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a31      	ldr	r2, [pc, #196]	@ (8009618 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d108      	bne.n	8009568 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800955c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	68fa      	ldr	r2, [r7, #12]
 8009564:	4313      	orrs	r3, r2
 8009566:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800956e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009572:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	4313      	orrs	r3, r2
 800957c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a21      	ldr	r2, [pc, #132]	@ (8009610 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d022      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009598:	d01d      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a1f      	ldr	r2, [pc, #124]	@ (800961c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d018      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009620 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d013      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a1c      	ldr	r2, [pc, #112]	@ (8009624 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d00e      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a15      	ldr	r2, [pc, #84]	@ (8009614 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d009      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a18      	ldr	r2, [pc, #96]	@ (8009628 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d004      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a11      	ldr	r2, [pc, #68]	@ (8009618 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d10c      	bne.n	80095f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68ba      	ldr	r2, [r7, #8]
 80095ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009600:	2300      	movs	r3, #0
}
 8009602:	4618      	mov	r0, r3
 8009604:	3714      	adds	r7, #20
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	40012c00 	.word	0x40012c00
 8009614:	40013400 	.word	0x40013400
 8009618:	40015000 	.word	0x40015000
 800961c:	40000400 	.word	0x40000400
 8009620:	40000800 	.word	0x40000800
 8009624:	40000c00 	.word	0x40000c00
 8009628:	40014000 	.word	0x40014000

0800962c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800962c:	b480      	push	{r7}
 800962e:	b085      	sub	sp, #20
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009636:	2300      	movs	r3, #0
 8009638:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009640:	2b01      	cmp	r3, #1
 8009642:	d101      	bne.n	8009648 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009644:	2302      	movs	r3, #2
 8009646:	e078      	b.n	800973a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	4313      	orrs	r3, r2
 800965c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	4313      	orrs	r3, r2
 800966a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	4313      	orrs	r3, r2
 8009678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4313      	orrs	r3, r2
 8009686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	4313      	orrs	r3, r2
 8009694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	695b      	ldr	r3, [r3, #20]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ae:	4313      	orrs	r3, r2
 80096b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	699b      	ldr	r3, [r3, #24]
 80096bc:	041b      	lsls	r3, r3, #16
 80096be:	4313      	orrs	r3, r2
 80096c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	69db      	ldr	r3, [r3, #28]
 80096cc:	4313      	orrs	r3, r2
 80096ce:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009748 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d009      	beq.n	80096ee <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a1b      	ldr	r2, [pc, #108]	@ (800974c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d004      	beq.n	80096ee <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a19      	ldr	r2, [pc, #100]	@ (8009750 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d11c      	bne.n	8009728 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f8:	051b      	lsls	r3, r3, #20
 80096fa:	4313      	orrs	r3, r2
 80096fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	6a1b      	ldr	r3, [r3, #32]
 8009708:	4313      	orrs	r3, r2
 800970a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009716:	4313      	orrs	r3, r2
 8009718:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009724:	4313      	orrs	r3, r2
 8009726:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3714      	adds	r7, #20
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	40012c00 	.word	0x40012c00
 800974c:	40013400 	.word	0x40013400
 8009750:	40015000 	.word	0x40015000

08009754 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009754:	b480      	push	{r7}
 8009756:	b083      	sub	sp, #12
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800975c:	bf00      	nop
 800975e:	370c      	adds	r7, #12
 8009760:	46bd      	mov	sp, r7
 8009762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009766:	4770      	bx	lr

08009768 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009784:	bf00      	nop
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009790:	b480      	push	{r7}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009798:	bf00      	nop
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr

080097a4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80097ac:	bf00      	nop
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr

080097b8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b083      	sub	sp, #12
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80097c0:	bf00      	nop
 80097c2:	370c      	adds	r7, #12
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80097d4:	bf00      	nop
 80097d6:	370c      	adds	r7, #12
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b083      	sub	sp, #12
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80097e8:	bf00      	nop
 80097ea:	370c      	adds	r7, #12
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr

080097f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d101      	bne.n	8009806 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	e050      	b.n	80098a8 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800980c:	2b00      	cmp	r3, #0
 800980e:	d114      	bne.n	800983a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f000 fde5 	bl	800a3e8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009824:	2b00      	cmp	r3, #0
 8009826:	d103      	bne.n	8009830 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a21      	ldr	r2, [pc, #132]	@ (80098b0 <HAL_UART_Init+0xbc>)
 800982c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2224      	movs	r2, #36	@ 0x24
 800983e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f022 0201 	bic.w	r2, r2, #1
 8009850:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009856:	2b00      	cmp	r3, #0
 8009858:	d002      	beq.n	8009860 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f001 f912 	bl	800aa84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 fe13 	bl	800a48c <UART_SetConfig>
 8009866:	4603      	mov	r3, r0
 8009868:	2b01      	cmp	r3, #1
 800986a:	d101      	bne.n	8009870 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800986c:	2301      	movs	r3, #1
 800986e:	e01b      	b.n	80098a8 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	685a      	ldr	r2, [r3, #4]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800987e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	689a      	ldr	r2, [r3, #8]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800988e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681a      	ldr	r2, [r3, #0]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f042 0201 	orr.w	r2, r2, #1
 800989e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f001 f991 	bl	800abc8 <UART_CheckIdleState>
 80098a6:	4603      	mov	r3, r0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3708      	adds	r7, #8
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}
 80098b0:	08004ccd 	.word	0x08004ccd

080098b4 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b087      	sub	sp, #28
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	60f8      	str	r0, [r7, #12]
 80098bc:	460b      	mov	r3, r1
 80098be:	607a      	str	r2, [r7, #4]
 80098c0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80098c2:	2300      	movs	r3, #0
 80098c4:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d109      	bne.n	80098e0 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	e09c      	b.n	8009a1a <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098e6:	2b20      	cmp	r3, #32
 80098e8:	d16c      	bne.n	80099c4 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 80098ea:	7afb      	ldrb	r3, [r7, #11]
 80098ec:	2b0c      	cmp	r3, #12
 80098ee:	d85e      	bhi.n	80099ae <HAL_UART_RegisterCallback+0xfa>
 80098f0:	a201      	add	r2, pc, #4	@ (adr r2, 80098f8 <HAL_UART_RegisterCallback+0x44>)
 80098f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098f6:	bf00      	nop
 80098f8:	0800992d 	.word	0x0800992d
 80098fc:	08009937 	.word	0x08009937
 8009900:	08009941 	.word	0x08009941
 8009904:	0800994b 	.word	0x0800994b
 8009908:	08009955 	.word	0x08009955
 800990c:	0800995f 	.word	0x0800995f
 8009910:	08009969 	.word	0x08009969
 8009914:	08009973 	.word	0x08009973
 8009918:	0800997d 	.word	0x0800997d
 800991c:	08009987 	.word	0x08009987
 8009920:	08009991 	.word	0x08009991
 8009924:	0800999b 	.word	0x0800999b
 8009928:	080099a5 	.word	0x080099a5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	687a      	ldr	r2, [r7, #4]
 8009930:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8009934:	e070      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800993e:	e06b      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8009948:	e066      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8009952:	e061      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800995c:	e05c      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8009966:	e057      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8009970:	e052      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	687a      	ldr	r2, [r7, #4]
 8009976:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800997a:	e04d      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8009984:	e048      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800998e:	e043      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8009998:	e03e      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	687a      	ldr	r2, [r7, #4]
 800999e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80099a2:	e039      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	687a      	ldr	r2, [r7, #4]
 80099a8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80099ac:	e034      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	75fb      	strb	r3, [r7, #23]
        break;
 80099c2:	e029      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d11a      	bne.n	8009a04 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 80099ce:	7afb      	ldrb	r3, [r7, #11]
 80099d0:	2b0b      	cmp	r3, #11
 80099d2:	d002      	beq.n	80099da <HAL_UART_RegisterCallback+0x126>
 80099d4:	2b0c      	cmp	r3, #12
 80099d6:	d005      	beq.n	80099e4 <HAL_UART_RegisterCallback+0x130>
 80099d8:	e009      	b.n	80099ee <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80099e2:	e019      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	687a      	ldr	r2, [r7, #4]
 80099e8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80099ec:	e014      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	75fb      	strb	r3, [r7, #23]
        break;
 8009a02:	e009      	b.n	8009a18 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8009a14:	2301      	movs	r3, #1
 8009a16:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	371c      	adds	r7, #28
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr
 8009a26:	bf00      	nop

08009a28 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b08a      	sub	sp, #40	@ 0x28
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	60b9      	str	r1, [r7, #8]
 8009a32:	4613      	mov	r3, r2
 8009a34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a3c:	2b20      	cmp	r3, #32
 8009a3e:	d167      	bne.n	8009b10 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d002      	beq.n	8009a4c <HAL_UART_Transmit_DMA+0x24>
 8009a46:	88fb      	ldrh	r3, [r7, #6]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d101      	bne.n	8009a50 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	e060      	b.n	8009b12 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	68ba      	ldr	r2, [r7, #8]
 8009a54:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	88fa      	ldrh	r2, [r7, #6]
 8009a5a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	88fa      	ldrh	r2, [r7, #6]
 8009a62:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2221      	movs	r2, #33	@ 0x21
 8009a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d028      	beq.n	8009ad0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a82:	4a26      	ldr	r2, [pc, #152]	@ (8009b1c <HAL_UART_Transmit_DMA+0xf4>)
 8009a84:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a8a:	4a25      	ldr	r2, [pc, #148]	@ (8009b20 <HAL_UART_Transmit_DMA+0xf8>)
 8009a8c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a92:	4a24      	ldr	r2, [pc, #144]	@ (8009b24 <HAL_UART_Transmit_DMA+0xfc>)
 8009a94:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3328      	adds	r3, #40	@ 0x28
 8009aae:	461a      	mov	r2, r3
 8009ab0:	88fb      	ldrh	r3, [r7, #6]
 8009ab2:	f7fb fcd9 	bl	8005468 <HAL_DMA_Start_IT>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d009      	beq.n	8009ad0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2210      	movs	r2, #16
 8009ac0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2220      	movs	r2, #32
 8009ac8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8009acc:	2301      	movs	r3, #1
 8009ace:	e020      	b.n	8009b12 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	2240      	movs	r2, #64	@ 0x40
 8009ad6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	3308      	adds	r3, #8
 8009ade:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	e853 3f00 	ldrex	r3, [r3]
 8009ae6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	3308      	adds	r3, #8
 8009af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009af8:	623a      	str	r2, [r7, #32]
 8009afa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afc:	69f9      	ldr	r1, [r7, #28]
 8009afe:	6a3a      	ldr	r2, [r7, #32]
 8009b00:	e841 2300 	strex	r3, r2, [r1]
 8009b04:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1e5      	bne.n	8009ad8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	e000      	b.n	8009b12 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009b10:	2302      	movs	r3, #2
  }
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3728      	adds	r7, #40	@ 0x28
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	0800b093 	.word	0x0800b093
 8009b20:	0800b131 	.word	0x0800b131
 8009b24:	0800b2cb 	.word	0x0800b2cb

08009b28 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b08a      	sub	sp, #40	@ 0x28
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	4613      	mov	r3, r2
 8009b34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b3c:	2b20      	cmp	r3, #32
 8009b3e:	d137      	bne.n	8009bb0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d002      	beq.n	8009b4c <HAL_UART_Receive_DMA+0x24>
 8009b46:	88fb      	ldrh	r3, [r7, #6]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d101      	bne.n	8009b50 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e030      	b.n	8009bb2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a18      	ldr	r2, [pc, #96]	@ (8009bbc <HAL_UART_Receive_DMA+0x94>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d01f      	beq.n	8009ba0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d018      	beq.n	8009ba0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	e853 3f00 	ldrex	r3, [r3]
 8009b7a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009b82:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	461a      	mov	r2, r3
 8009b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8c:	623b      	str	r3, [r7, #32]
 8009b8e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b90:	69f9      	ldr	r1, [r7, #28]
 8009b92:	6a3a      	ldr	r2, [r7, #32]
 8009b94:	e841 2300 	strex	r3, r2, [r1]
 8009b98:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1e6      	bne.n	8009b6e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009ba0:	88fb      	ldrh	r3, [r7, #6]
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	68b9      	ldr	r1, [r7, #8]
 8009ba6:	68f8      	ldr	r0, [r7, #12]
 8009ba8:	f001 f926 	bl	800adf8 <UART_Start_Receive_DMA>
 8009bac:	4603      	mov	r3, r0
 8009bae:	e000      	b.n	8009bb2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009bb0:	2302      	movs	r3, #2
  }
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3728      	adds	r7, #40	@ 0x28
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	40008000 	.word	0x40008000

08009bc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b0ba      	sub	sp, #232	@ 0xe8
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	69db      	ldr	r3, [r3, #28]
 8009bce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009be6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009bea:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009bee:	4013      	ands	r3, r2
 8009bf0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009bf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d11b      	bne.n	8009c34 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c00:	f003 0320 	and.w	r3, r3, #32
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d015      	beq.n	8009c34 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009c08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c0c:	f003 0320 	and.w	r3, r3, #32
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d105      	bne.n	8009c20 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009c14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d009      	beq.n	8009c34 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	f000 8312 	beq.w	800a24e <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	4798      	blx	r3
      }
      return;
 8009c32:	e30c      	b.n	800a24e <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009c34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f000 8129 	beq.w	8009e90 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009c3e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009c42:	4b90      	ldr	r3, [pc, #576]	@ (8009e84 <HAL_UART_IRQHandler+0x2c4>)
 8009c44:	4013      	ands	r3, r2
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d106      	bne.n	8009c58 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009c4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009c4e:	4b8e      	ldr	r3, [pc, #568]	@ (8009e88 <HAL_UART_IRQHandler+0x2c8>)
 8009c50:	4013      	ands	r3, r2
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	f000 811c 	beq.w	8009e90 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c5c:	f003 0301 	and.w	r3, r3, #1
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d011      	beq.n	8009c88 <HAL_UART_IRQHandler+0xc8>
 8009c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d00b      	beq.n	8009c88 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2201      	movs	r2, #1
 8009c76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c7e:	f043 0201 	orr.w	r2, r3, #1
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c8c:	f003 0302 	and.w	r3, r3, #2
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d011      	beq.n	8009cb8 <HAL_UART_IRQHandler+0xf8>
 8009c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c98:	f003 0301 	and.w	r3, r3, #1
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00b      	beq.n	8009cb8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	2202      	movs	r2, #2
 8009ca6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cae:	f043 0204 	orr.w	r2, r3, #4
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cbc:	f003 0304 	and.w	r3, r3, #4
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d011      	beq.n	8009ce8 <HAL_UART_IRQHandler+0x128>
 8009cc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cc8:	f003 0301 	and.w	r3, r3, #1
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00b      	beq.n	8009ce8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	2204      	movs	r2, #4
 8009cd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cde:	f043 0202 	orr.w	r2, r3, #2
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cec:	f003 0308 	and.w	r3, r3, #8
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d017      	beq.n	8009d24 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cf8:	f003 0320 	and.w	r3, r3, #32
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d105      	bne.n	8009d0c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009d00:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009d04:	4b5f      	ldr	r3, [pc, #380]	@ (8009e84 <HAL_UART_IRQHandler+0x2c4>)
 8009d06:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d00b      	beq.n	8009d24 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	2208      	movs	r2, #8
 8009d12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d1a:	f043 0208 	orr.w	r2, r3, #8
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d012      	beq.n	8009d56 <HAL_UART_IRQHandler+0x196>
 8009d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d00c      	beq.n	8009d56 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d4c:	f043 0220 	orr.w	r2, r3, #32
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	f000 8278 	beq.w	800a252 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d66:	f003 0320 	and.w	r3, r3, #32
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d013      	beq.n	8009d96 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d72:	f003 0320 	and.w	r3, r3, #32
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d105      	bne.n	8009d86 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009d7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d007      	beq.n	8009d96 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d003      	beq.n	8009d96 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d9c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009daa:	2b40      	cmp	r3, #64	@ 0x40
 8009dac:	d005      	beq.n	8009dba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009dae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009db2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d058      	beq.n	8009e6c <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f001 f903 	bl	800afc6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dca:	2b40      	cmp	r3, #64	@ 0x40
 8009dcc:	d148      	bne.n	8009e60 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	3308      	adds	r3, #8
 8009dd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ddc:	e853 3f00 	ldrex	r3, [r3]
 8009de0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009de4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009de8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	3308      	adds	r3, #8
 8009df6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009dfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009dfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009e06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009e0a:	e841 2300 	strex	r3, r2, [r1]
 8009e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009e12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d1d9      	bne.n	8009dce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d017      	beq.n	8009e54 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e2a:	4a18      	ldr	r2, [pc, #96]	@ (8009e8c <HAL_UART_IRQHandler+0x2cc>)
 8009e2c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7fb fbeb 	bl	8005610 <HAL_DMA_Abort_IT>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d01f      	beq.n	8009e80 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e48:	687a      	ldr	r2, [r7, #4]
 8009e4a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009e4e:	4610      	mov	r0, r2
 8009e50:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e52:	e015      	b.n	8009e80 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e5e:	e00f      	b.n	8009e80 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e6a:	e009      	b.n	8009e80 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009e7e:	e1e8      	b.n	800a252 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e80:	bf00      	nop
    return;
 8009e82:	e1e6      	b.n	800a252 <HAL_UART_IRQHandler+0x692>
 8009e84:	10000001 	.word	0x10000001
 8009e88:	04000120 	.word	0x04000120
 8009e8c:	0800b34f 	.word	0x0800b34f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	f040 8176 	bne.w	800a186 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e9e:	f003 0310 	and.w	r3, r3, #16
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f000 816f 	beq.w	800a186 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009eac:	f003 0310 	and.w	r3, r3, #16
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	f000 8168 	beq.w	800a186 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2210      	movs	r2, #16
 8009ebc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ec8:	2b40      	cmp	r3, #64	@ 0x40
 8009eca:	f040 80dc 	bne.w	800a086 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009edc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	f000 80b1 	beq.w	800a048 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009eec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	f080 80a9 	bcs.w	800a048 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009efc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f003 0320 	and.w	r3, r3, #32
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	f040 8087 	bne.w	800a022 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009f28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	461a      	mov	r2, r3
 8009f3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009f3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009f42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009f4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009f4e:	e841 2300 	strex	r3, r2, [r1]
 8009f52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009f56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d1da      	bne.n	8009f14 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	3308      	adds	r3, #8
 8009f64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f68:	e853 3f00 	ldrex	r3, [r3]
 8009f6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009f6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f70:	f023 0301 	bic.w	r3, r3, #1
 8009f74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	3308      	adds	r3, #8
 8009f7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009f82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009f86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009f8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009f8e:	e841 2300 	strex	r3, r2, [r1]
 8009f92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009f94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d1e1      	bne.n	8009f5e <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	3308      	adds	r3, #8
 8009fa0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009fa4:	e853 3f00 	ldrex	r3, [r3]
 8009fa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009faa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	3308      	adds	r3, #8
 8009fba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009fbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009fc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009fc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009fc6:	e841 2300 	strex	r3, r2, [r1]
 8009fca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009fcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1e3      	bne.n	8009f9a <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2220      	movs	r2, #32
 8009fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fe8:	e853 3f00 	ldrex	r3, [r3]
 8009fec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ff0:	f023 0310 	bic.w	r3, r3, #16
 8009ff4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a002:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a004:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a006:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a008:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a00a:	e841 2300 	strex	r3, r2, [r1]
 800a00e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a012:	2b00      	cmp	r3, #0
 800a014:	d1e4      	bne.n	8009fe0 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a01c:	4618      	mov	r0, r3
 800a01e:	f7fb fa9e 	bl	800555e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2202      	movs	r2, #2
 800a026:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800a03a:	b292      	uxth	r2, r2
 800a03c:	1a8a      	subs	r2, r1, r2
 800a03e:	b292      	uxth	r2, r2
 800a040:	4611      	mov	r1, r2
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a046:	e106      	b.n	800a256 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a04e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a052:	429a      	cmp	r2, r3
 800a054:	f040 80ff 	bne.w	800a256 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f003 0320 	and.w	r3, r3, #32
 800a066:	2b20      	cmp	r3, #32
 800a068:	f040 80f5 	bne.w	800a256 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2202      	movs	r2, #2
 800a070:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a07e:	4611      	mov	r1, r2
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	4798      	blx	r3
      return;
 800a084:	e0e7      	b.n	800a256 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a092:	b29b      	uxth	r3, r3
 800a094:	1ad3      	subs	r3, r2, r3
 800a096:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f000 80d9 	beq.w	800a25a <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800a0a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	f000 80d4 	beq.w	800a25a <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0ba:	e853 3f00 	ldrex	r3, [r3]
 800a0be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a0c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	461a      	mov	r2, r3
 800a0d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a0d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a0da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0dc:	e841 2300 	strex	r3, r2, [r1]
 800a0e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a0e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1e4      	bne.n	800a0b2 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	3308      	adds	r3, #8
 800a0ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f2:	e853 3f00 	ldrex	r3, [r3]
 800a0f6:	623b      	str	r3, [r7, #32]
   return(result);
 800a0f8:	6a3b      	ldr	r3, [r7, #32]
 800a0fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0fe:	f023 0301 	bic.w	r3, r3, #1
 800a102:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	3308      	adds	r3, #8
 800a10c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a110:	633a      	str	r2, [r7, #48]	@ 0x30
 800a112:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a114:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a118:	e841 2300 	strex	r3, r2, [r1]
 800a11c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a120:	2b00      	cmp	r3, #0
 800a122:	d1e1      	bne.n	800a0e8 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2220      	movs	r2, #32
 800a128:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2200      	movs	r2, #0
 800a130:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2200      	movs	r2, #0
 800a136:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	e853 3f00 	ldrex	r3, [r3]
 800a144:	60fb      	str	r3, [r7, #12]
   return(result);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	f023 0310 	bic.w	r3, r3, #16
 800a14c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	461a      	mov	r2, r3
 800a156:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a15a:	61fb      	str	r3, [r7, #28]
 800a15c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a15e:	69b9      	ldr	r1, [r7, #24]
 800a160:	69fa      	ldr	r2, [r7, #28]
 800a162:	e841 2300 	strex	r3, r2, [r1]
 800a166:	617b      	str	r3, [r7, #20]
   return(result);
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1e4      	bne.n	800a138 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2202      	movs	r2, #2
 800a172:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a17a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800a17e:	4611      	mov	r1, r2
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a184:	e069      	b.n	800a25a <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a18a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d010      	beq.n	800a1b4 <HAL_UART_IRQHandler+0x5f4>
 800a192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d00a      	beq.n	800a1b4 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a1a6:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a1b2:	e055      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a1b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d014      	beq.n	800a1ea <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a1c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d105      	bne.n	800a1d8 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a1cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a1d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d008      	beq.n	800a1ea <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d03e      	beq.n	800a25e <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	4798      	blx	r3
    }
    return;
 800a1e8:	e039      	b.n	800a25e <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a1ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d009      	beq.n	800a20a <HAL_UART_IRQHandler+0x64a>
 800a1f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d003      	beq.n	800a20a <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f001 f8b7 	bl	800b376 <UART_EndTransmit_IT>
    return;
 800a208:	e02a      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a20a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a20e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a212:	2b00      	cmp	r3, #0
 800a214:	d00b      	beq.n	800a22e <HAL_UART_IRQHandler+0x66e>
 800a216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a21a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d005      	beq.n	800a22e <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a22c:	e018      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a22e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a232:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a236:	2b00      	cmp	r3, #0
 800a238:	d012      	beq.n	800a260 <HAL_UART_IRQHandler+0x6a0>
 800a23a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a23e:	2b00      	cmp	r3, #0
 800a240:	da0e      	bge.n	800a260 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a24c:	e008      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
      return;
 800a24e:	bf00      	nop
 800a250:	e006      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
    return;
 800a252:	bf00      	nop
 800a254:	e004      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
      return;
 800a256:	bf00      	nop
 800a258:	e002      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
      return;
 800a25a:	bf00      	nop
 800a25c:	e000      	b.n	800a260 <HAL_UART_IRQHandler+0x6a0>
    return;
 800a25e:	bf00      	nop
  }
}
 800a260:	37e8      	adds	r7, #232	@ 0xe8
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop

0800a268 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a268:	b480      	push	{r7}
 800a26a:	b083      	sub	sp, #12
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a270:	bf00      	nop
 800a272:	370c      	adds	r7, #12
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a284:	bf00      	nop
 800a286:	370c      	adds	r7, #12
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a290:	b480      	push	{r7}
 800a292:	b083      	sub	sp, #12
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a298:	bf00      	nop
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b083      	sub	sp, #12
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a2ac:	bf00      	nop
 800a2ae:	370c      	adds	r7, #12
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b6:	4770      	bx	lr

0800a2b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b083      	sub	sp, #12
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a2c0:	bf00      	nop
 800a2c2:	370c      	adds	r7, #12
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b083      	sub	sp, #12
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a2d4:	bf00      	nop
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a2e8:	bf00      	nop
 800a2ea:	370c      	adds	r7, #12
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f2:	4770      	bx	lr

0800a2f4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a2fc:	bf00      	nop
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	460b      	mov	r3, r1
 800a312:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a314:	bf00      	nop
 800a316:	370c      	adds	r7, #12
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr

0800a320 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	4a09      	ldr	r2, [pc, #36]	@ (800a354 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800a330:	4293      	cmp	r3, r2
 800a332:	d009      	beq.n	800a348 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	695b      	ldr	r3, [r3, #20]
 800a33a:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	683a      	ldr	r2, [r7, #0]
 800a344:	430a      	orrs	r2, r1
 800a346:	615a      	str	r2, [r3, #20]
  }
}
 800a348:	bf00      	nop
 800a34a:	370c      	adds	r7, #12
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr
 800a354:	40008000 	.word	0x40008000

0800a358 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800a358:	b480      	push	{r7}
 800a35a:	b083      	sub	sp, #12
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a18      	ldr	r2, [pc, #96]	@ (800a3c8 <HAL_UART_EnableReceiverTimeout+0x70>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d027      	beq.n	800a3ba <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a370:	2b20      	cmp	r3, #32
 800a372:	d120      	bne.n	800a3b6 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d101      	bne.n	800a382 <HAL_UART_EnableReceiverTimeout+0x2a>
 800a37e:	2302      	movs	r3, #2
 800a380:	e01c      	b.n	800a3bc <HAL_UART_EnableReceiverTimeout+0x64>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2201      	movs	r2, #1
 800a386:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2224      	movs	r2, #36	@ 0x24
 800a38e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	685a      	ldr	r2, [r3, #4]
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800a3a0:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2220      	movs	r2, #32
 800a3a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	e002      	b.n	800a3bc <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800a3b6:	2302      	movs	r3, #2
 800a3b8:	e000      	b.n	800a3bc <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
  }
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	370c      	adds	r7, #12
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr
 800a3c8:	40008000 	.word	0x40008000

0800a3cc <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b083      	sub	sp, #12
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	370c      	adds	r7, #12
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr
	...

0800a3e8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a1a      	ldr	r2, [pc, #104]	@ (800a45c <UART_InitCallbacksToDefault+0x74>)
 800a3f4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a19      	ldr	r2, [pc, #100]	@ (800a460 <UART_InitCallbacksToDefault+0x78>)
 800a3fc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a18      	ldr	r2, [pc, #96]	@ (800a464 <UART_InitCallbacksToDefault+0x7c>)
 800a404:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a17      	ldr	r2, [pc, #92]	@ (800a468 <UART_InitCallbacksToDefault+0x80>)
 800a40c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a16      	ldr	r2, [pc, #88]	@ (800a46c <UART_InitCallbacksToDefault+0x84>)
 800a414:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a15      	ldr	r2, [pc, #84]	@ (800a470 <UART_InitCallbacksToDefault+0x88>)
 800a41c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a14      	ldr	r2, [pc, #80]	@ (800a474 <UART_InitCallbacksToDefault+0x8c>)
 800a424:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4a13      	ldr	r2, [pc, #76]	@ (800a478 <UART_InitCallbacksToDefault+0x90>)
 800a42c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	4a12      	ldr	r2, [pc, #72]	@ (800a47c <UART_InitCallbacksToDefault+0x94>)
 800a434:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	4a11      	ldr	r2, [pc, #68]	@ (800a480 <UART_InitCallbacksToDefault+0x98>)
 800a43c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a10      	ldr	r2, [pc, #64]	@ (800a484 <UART_InitCallbacksToDefault+0x9c>)
 800a444:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a0f      	ldr	r2, [pc, #60]	@ (800a488 <UART_InitCallbacksToDefault+0xa0>)
 800a44c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800a450:	bf00      	nop
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr
 800a45c:	0800a27d 	.word	0x0800a27d
 800a460:	0800a269 	.word	0x0800a269
 800a464:	0800a2a5 	.word	0x0800a2a5
 800a468:	0800a291 	.word	0x0800a291
 800a46c:	0800a2b9 	.word	0x0800a2b9
 800a470:	0800a2cd 	.word	0x0800a2cd
 800a474:	0800a2e1 	.word	0x0800a2e1
 800a478:	0800a2f5 	.word	0x0800a2f5
 800a47c:	0800b3d1 	.word	0x0800b3d1
 800a480:	0800b3e5 	.word	0x0800b3e5
 800a484:	0800b3f9 	.word	0x0800b3f9
 800a488:	0800a309 	.word	0x0800a309

0800a48c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a48c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a490:	b08c      	sub	sp, #48	@ 0x30
 800a492:	af00      	add	r7, sp, #0
 800a494:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	689a      	ldr	r2, [r3, #8]
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	691b      	ldr	r3, [r3, #16]
 800a4a4:	431a      	orrs	r2, r3
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	695b      	ldr	r3, [r3, #20]
 800a4aa:	431a      	orrs	r2, r3
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	69db      	ldr	r3, [r3, #28]
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a4b4:	697b      	ldr	r3, [r7, #20]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	4baa      	ldr	r3, [pc, #680]	@ (800a764 <UART_SetConfig+0x2d8>)
 800a4bc:	4013      	ands	r3, r2
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	6812      	ldr	r2, [r2, #0]
 800a4c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4c4:	430b      	orrs	r3, r1
 800a4c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	68da      	ldr	r2, [r3, #12]
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	430a      	orrs	r2, r1
 800a4dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	699b      	ldr	r3, [r3, #24]
 800a4e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	4a9f      	ldr	r2, [pc, #636]	@ (800a768 <UART_SetConfig+0x2dc>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d004      	beq.n	800a4f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	6a1b      	ldr	r3, [r3, #32]
 800a4f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	689b      	ldr	r3, [r3, #8]
 800a4fe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a502:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a506:	697a      	ldr	r2, [r7, #20]
 800a508:	6812      	ldr	r2, [r2, #0]
 800a50a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a50c:	430b      	orrs	r3, r1
 800a50e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a516:	f023 010f 	bic.w	r1, r3, #15
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	430a      	orrs	r2, r1
 800a524:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a90      	ldr	r2, [pc, #576]	@ (800a76c <UART_SetConfig+0x2e0>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d125      	bne.n	800a57c <UART_SetConfig+0xf0>
 800a530:	4b8f      	ldr	r3, [pc, #572]	@ (800a770 <UART_SetConfig+0x2e4>)
 800a532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a536:	f003 0303 	and.w	r3, r3, #3
 800a53a:	2b03      	cmp	r3, #3
 800a53c:	d81a      	bhi.n	800a574 <UART_SetConfig+0xe8>
 800a53e:	a201      	add	r2, pc, #4	@ (adr r2, 800a544 <UART_SetConfig+0xb8>)
 800a540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a544:	0800a555 	.word	0x0800a555
 800a548:	0800a565 	.word	0x0800a565
 800a54c:	0800a55d 	.word	0x0800a55d
 800a550:	0800a56d 	.word	0x0800a56d
 800a554:	2301      	movs	r3, #1
 800a556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a55a:	e116      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a55c:	2302      	movs	r3, #2
 800a55e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a562:	e112      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a564:	2304      	movs	r3, #4
 800a566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a56a:	e10e      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a56c:	2308      	movs	r3, #8
 800a56e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a572:	e10a      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a574:	2310      	movs	r3, #16
 800a576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a57a:	e106      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a7c      	ldr	r2, [pc, #496]	@ (800a774 <UART_SetConfig+0x2e8>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d138      	bne.n	800a5f8 <UART_SetConfig+0x16c>
 800a586:	4b7a      	ldr	r3, [pc, #488]	@ (800a770 <UART_SetConfig+0x2e4>)
 800a588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a58c:	f003 030c 	and.w	r3, r3, #12
 800a590:	2b0c      	cmp	r3, #12
 800a592:	d82d      	bhi.n	800a5f0 <UART_SetConfig+0x164>
 800a594:	a201      	add	r2, pc, #4	@ (adr r2, 800a59c <UART_SetConfig+0x110>)
 800a596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a59a:	bf00      	nop
 800a59c:	0800a5d1 	.word	0x0800a5d1
 800a5a0:	0800a5f1 	.word	0x0800a5f1
 800a5a4:	0800a5f1 	.word	0x0800a5f1
 800a5a8:	0800a5f1 	.word	0x0800a5f1
 800a5ac:	0800a5e1 	.word	0x0800a5e1
 800a5b0:	0800a5f1 	.word	0x0800a5f1
 800a5b4:	0800a5f1 	.word	0x0800a5f1
 800a5b8:	0800a5f1 	.word	0x0800a5f1
 800a5bc:	0800a5d9 	.word	0x0800a5d9
 800a5c0:	0800a5f1 	.word	0x0800a5f1
 800a5c4:	0800a5f1 	.word	0x0800a5f1
 800a5c8:	0800a5f1 	.word	0x0800a5f1
 800a5cc:	0800a5e9 	.word	0x0800a5e9
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5d6:	e0d8      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a5d8:	2302      	movs	r3, #2
 800a5da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5de:	e0d4      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a5e0:	2304      	movs	r3, #4
 800a5e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5e6:	e0d0      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a5e8:	2308      	movs	r3, #8
 800a5ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5ee:	e0cc      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a5f0:	2310      	movs	r3, #16
 800a5f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5f6:	e0c8      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a5e      	ldr	r2, [pc, #376]	@ (800a778 <UART_SetConfig+0x2ec>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d125      	bne.n	800a64e <UART_SetConfig+0x1c2>
 800a602:	4b5b      	ldr	r3, [pc, #364]	@ (800a770 <UART_SetConfig+0x2e4>)
 800a604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a608:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a60c:	2b30      	cmp	r3, #48	@ 0x30
 800a60e:	d016      	beq.n	800a63e <UART_SetConfig+0x1b2>
 800a610:	2b30      	cmp	r3, #48	@ 0x30
 800a612:	d818      	bhi.n	800a646 <UART_SetConfig+0x1ba>
 800a614:	2b20      	cmp	r3, #32
 800a616:	d00a      	beq.n	800a62e <UART_SetConfig+0x1a2>
 800a618:	2b20      	cmp	r3, #32
 800a61a:	d814      	bhi.n	800a646 <UART_SetConfig+0x1ba>
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d002      	beq.n	800a626 <UART_SetConfig+0x19a>
 800a620:	2b10      	cmp	r3, #16
 800a622:	d008      	beq.n	800a636 <UART_SetConfig+0x1aa>
 800a624:	e00f      	b.n	800a646 <UART_SetConfig+0x1ba>
 800a626:	2300      	movs	r3, #0
 800a628:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a62c:	e0ad      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a62e:	2302      	movs	r3, #2
 800a630:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a634:	e0a9      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a636:	2304      	movs	r3, #4
 800a638:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a63c:	e0a5      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a63e:	2308      	movs	r3, #8
 800a640:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a644:	e0a1      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a646:	2310      	movs	r3, #16
 800a648:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a64c:	e09d      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a4a      	ldr	r2, [pc, #296]	@ (800a77c <UART_SetConfig+0x2f0>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d125      	bne.n	800a6a4 <UART_SetConfig+0x218>
 800a658:	4b45      	ldr	r3, [pc, #276]	@ (800a770 <UART_SetConfig+0x2e4>)
 800a65a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a65e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a662:	2bc0      	cmp	r3, #192	@ 0xc0
 800a664:	d016      	beq.n	800a694 <UART_SetConfig+0x208>
 800a666:	2bc0      	cmp	r3, #192	@ 0xc0
 800a668:	d818      	bhi.n	800a69c <UART_SetConfig+0x210>
 800a66a:	2b80      	cmp	r3, #128	@ 0x80
 800a66c:	d00a      	beq.n	800a684 <UART_SetConfig+0x1f8>
 800a66e:	2b80      	cmp	r3, #128	@ 0x80
 800a670:	d814      	bhi.n	800a69c <UART_SetConfig+0x210>
 800a672:	2b00      	cmp	r3, #0
 800a674:	d002      	beq.n	800a67c <UART_SetConfig+0x1f0>
 800a676:	2b40      	cmp	r3, #64	@ 0x40
 800a678:	d008      	beq.n	800a68c <UART_SetConfig+0x200>
 800a67a:	e00f      	b.n	800a69c <UART_SetConfig+0x210>
 800a67c:	2300      	movs	r3, #0
 800a67e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a682:	e082      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a684:	2302      	movs	r3, #2
 800a686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a68a:	e07e      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a68c:	2304      	movs	r3, #4
 800a68e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a692:	e07a      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a694:	2308      	movs	r3, #8
 800a696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a69a:	e076      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a69c:	2310      	movs	r3, #16
 800a69e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6a2:	e072      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a6a4:	697b      	ldr	r3, [r7, #20]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	4a35      	ldr	r2, [pc, #212]	@ (800a780 <UART_SetConfig+0x2f4>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d12a      	bne.n	800a704 <UART_SetConfig+0x278>
 800a6ae:	4b30      	ldr	r3, [pc, #192]	@ (800a770 <UART_SetConfig+0x2e4>)
 800a6b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a6b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a6bc:	d01a      	beq.n	800a6f4 <UART_SetConfig+0x268>
 800a6be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a6c2:	d81b      	bhi.n	800a6fc <UART_SetConfig+0x270>
 800a6c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6c8:	d00c      	beq.n	800a6e4 <UART_SetConfig+0x258>
 800a6ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ce:	d815      	bhi.n	800a6fc <UART_SetConfig+0x270>
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d003      	beq.n	800a6dc <UART_SetConfig+0x250>
 800a6d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6d8:	d008      	beq.n	800a6ec <UART_SetConfig+0x260>
 800a6da:	e00f      	b.n	800a6fc <UART_SetConfig+0x270>
 800a6dc:	2300      	movs	r3, #0
 800a6de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6e2:	e052      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a6e4:	2302      	movs	r3, #2
 800a6e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ea:	e04e      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a6ec:	2304      	movs	r3, #4
 800a6ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6f2:	e04a      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a6f4:	2308      	movs	r3, #8
 800a6f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6fa:	e046      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a6fc:	2310      	movs	r3, #16
 800a6fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a702:	e042      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a17      	ldr	r2, [pc, #92]	@ (800a768 <UART_SetConfig+0x2dc>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d13a      	bne.n	800a784 <UART_SetConfig+0x2f8>
 800a70e:	4b18      	ldr	r3, [pc, #96]	@ (800a770 <UART_SetConfig+0x2e4>)
 800a710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a714:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a718:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a71c:	d01a      	beq.n	800a754 <UART_SetConfig+0x2c8>
 800a71e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a722:	d81b      	bhi.n	800a75c <UART_SetConfig+0x2d0>
 800a724:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a728:	d00c      	beq.n	800a744 <UART_SetConfig+0x2b8>
 800a72a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a72e:	d815      	bhi.n	800a75c <UART_SetConfig+0x2d0>
 800a730:	2b00      	cmp	r3, #0
 800a732:	d003      	beq.n	800a73c <UART_SetConfig+0x2b0>
 800a734:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a738:	d008      	beq.n	800a74c <UART_SetConfig+0x2c0>
 800a73a:	e00f      	b.n	800a75c <UART_SetConfig+0x2d0>
 800a73c:	2300      	movs	r3, #0
 800a73e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a742:	e022      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a744:	2302      	movs	r3, #2
 800a746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a74a:	e01e      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a74c:	2304      	movs	r3, #4
 800a74e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a752:	e01a      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a754:	2308      	movs	r3, #8
 800a756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a75a:	e016      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a75c:	2310      	movs	r3, #16
 800a75e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a762:	e012      	b.n	800a78a <UART_SetConfig+0x2fe>
 800a764:	cfff69f3 	.word	0xcfff69f3
 800a768:	40008000 	.word	0x40008000
 800a76c:	40013800 	.word	0x40013800
 800a770:	40021000 	.word	0x40021000
 800a774:	40004400 	.word	0x40004400
 800a778:	40004800 	.word	0x40004800
 800a77c:	40004c00 	.word	0x40004c00
 800a780:	40005000 	.word	0x40005000
 800a784:	2310      	movs	r3, #16
 800a786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a78a:	697b      	ldr	r3, [r7, #20]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	4aae      	ldr	r2, [pc, #696]	@ (800aa48 <UART_SetConfig+0x5bc>)
 800a790:	4293      	cmp	r3, r2
 800a792:	f040 8097 	bne.w	800a8c4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a796:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a79a:	2b08      	cmp	r3, #8
 800a79c:	d823      	bhi.n	800a7e6 <UART_SetConfig+0x35a>
 800a79e:	a201      	add	r2, pc, #4	@ (adr r2, 800a7a4 <UART_SetConfig+0x318>)
 800a7a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a4:	0800a7c9 	.word	0x0800a7c9
 800a7a8:	0800a7e7 	.word	0x0800a7e7
 800a7ac:	0800a7d1 	.word	0x0800a7d1
 800a7b0:	0800a7e7 	.word	0x0800a7e7
 800a7b4:	0800a7d7 	.word	0x0800a7d7
 800a7b8:	0800a7e7 	.word	0x0800a7e7
 800a7bc:	0800a7e7 	.word	0x0800a7e7
 800a7c0:	0800a7e7 	.word	0x0800a7e7
 800a7c4:	0800a7df 	.word	0x0800a7df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7c8:	f7fc f812 	bl	80067f0 <HAL_RCC_GetPCLK1Freq>
 800a7cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a7ce:	e010      	b.n	800a7f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a7d0:	4b9e      	ldr	r3, [pc, #632]	@ (800aa4c <UART_SetConfig+0x5c0>)
 800a7d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a7d4:	e00d      	b.n	800a7f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a7d6:	f7fb ff9d 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 800a7da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a7dc:	e009      	b.n	800a7f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a7de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a7e4:	e005      	b.n	800a7f2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a7f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	f000 8130 	beq.w	800aa5a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7fe:	4a94      	ldr	r2, [pc, #592]	@ (800aa50 <UART_SetConfig+0x5c4>)
 800a800:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a804:	461a      	mov	r2, r3
 800a806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a808:	fbb3 f3f2 	udiv	r3, r3, r2
 800a80c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	685a      	ldr	r2, [r3, #4]
 800a812:	4613      	mov	r3, r2
 800a814:	005b      	lsls	r3, r3, #1
 800a816:	4413      	add	r3, r2
 800a818:	69ba      	ldr	r2, [r7, #24]
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d305      	bcc.n	800a82a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	685b      	ldr	r3, [r3, #4]
 800a822:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a824:	69ba      	ldr	r2, [r7, #24]
 800a826:	429a      	cmp	r2, r3
 800a828:	d903      	bls.n	800a832 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a830:	e113      	b.n	800aa5a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a834:	2200      	movs	r2, #0
 800a836:	60bb      	str	r3, [r7, #8]
 800a838:	60fa      	str	r2, [r7, #12]
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a83e:	4a84      	ldr	r2, [pc, #528]	@ (800aa50 <UART_SetConfig+0x5c4>)
 800a840:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a844:	b29b      	uxth	r3, r3
 800a846:	2200      	movs	r2, #0
 800a848:	603b      	str	r3, [r7, #0]
 800a84a:	607a      	str	r2, [r7, #4]
 800a84c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a850:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a854:	f7f6 fab4 	bl	8000dc0 <__aeabi_uldivmod>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	4610      	mov	r0, r2
 800a85e:	4619      	mov	r1, r3
 800a860:	f04f 0200 	mov.w	r2, #0
 800a864:	f04f 0300 	mov.w	r3, #0
 800a868:	020b      	lsls	r3, r1, #8
 800a86a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a86e:	0202      	lsls	r2, r0, #8
 800a870:	6979      	ldr	r1, [r7, #20]
 800a872:	6849      	ldr	r1, [r1, #4]
 800a874:	0849      	lsrs	r1, r1, #1
 800a876:	2000      	movs	r0, #0
 800a878:	460c      	mov	r4, r1
 800a87a:	4605      	mov	r5, r0
 800a87c:	eb12 0804 	adds.w	r8, r2, r4
 800a880:	eb43 0905 	adc.w	r9, r3, r5
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	2200      	movs	r2, #0
 800a88a:	469a      	mov	sl, r3
 800a88c:	4693      	mov	fp, r2
 800a88e:	4652      	mov	r2, sl
 800a890:	465b      	mov	r3, fp
 800a892:	4640      	mov	r0, r8
 800a894:	4649      	mov	r1, r9
 800a896:	f7f6 fa93 	bl	8000dc0 <__aeabi_uldivmod>
 800a89a:	4602      	mov	r2, r0
 800a89c:	460b      	mov	r3, r1
 800a89e:	4613      	mov	r3, r2
 800a8a0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a8a2:	6a3b      	ldr	r3, [r7, #32]
 800a8a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a8a8:	d308      	bcc.n	800a8bc <UART_SetConfig+0x430>
 800a8aa:	6a3b      	ldr	r3, [r7, #32]
 800a8ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8b0:	d204      	bcs.n	800a8bc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	6a3a      	ldr	r2, [r7, #32]
 800a8b8:	60da      	str	r2, [r3, #12]
 800a8ba:	e0ce      	b.n	800aa5a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a8bc:	2301      	movs	r3, #1
 800a8be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a8c2:	e0ca      	b.n	800aa5a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	69db      	ldr	r3, [r3, #28]
 800a8c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8cc:	d166      	bne.n	800a99c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a8ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a8d2:	2b08      	cmp	r3, #8
 800a8d4:	d827      	bhi.n	800a926 <UART_SetConfig+0x49a>
 800a8d6:	a201      	add	r2, pc, #4	@ (adr r2, 800a8dc <UART_SetConfig+0x450>)
 800a8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8dc:	0800a901 	.word	0x0800a901
 800a8e0:	0800a909 	.word	0x0800a909
 800a8e4:	0800a911 	.word	0x0800a911
 800a8e8:	0800a927 	.word	0x0800a927
 800a8ec:	0800a917 	.word	0x0800a917
 800a8f0:	0800a927 	.word	0x0800a927
 800a8f4:	0800a927 	.word	0x0800a927
 800a8f8:	0800a927 	.word	0x0800a927
 800a8fc:	0800a91f 	.word	0x0800a91f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a900:	f7fb ff76 	bl	80067f0 <HAL_RCC_GetPCLK1Freq>
 800a904:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a906:	e014      	b.n	800a932 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a908:	f7fb ff88 	bl	800681c <HAL_RCC_GetPCLK2Freq>
 800a90c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a90e:	e010      	b.n	800a932 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a910:	4b4e      	ldr	r3, [pc, #312]	@ (800aa4c <UART_SetConfig+0x5c0>)
 800a912:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a914:	e00d      	b.n	800a932 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a916:	f7fb fefd 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 800a91a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a91c:	e009      	b.n	800a932 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a91e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a922:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a924:	e005      	b.n	800a932 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a926:	2300      	movs	r3, #0
 800a928:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a92a:	2301      	movs	r3, #1
 800a92c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a930:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a934:	2b00      	cmp	r3, #0
 800a936:	f000 8090 	beq.w	800aa5a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a93e:	4a44      	ldr	r2, [pc, #272]	@ (800aa50 <UART_SetConfig+0x5c4>)
 800a940:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a944:	461a      	mov	r2, r3
 800a946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a948:	fbb3 f3f2 	udiv	r3, r3, r2
 800a94c:	005a      	lsls	r2, r3, #1
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	085b      	lsrs	r3, r3, #1
 800a954:	441a      	add	r2, r3
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	685b      	ldr	r3, [r3, #4]
 800a95a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a95e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a960:	6a3b      	ldr	r3, [r7, #32]
 800a962:	2b0f      	cmp	r3, #15
 800a964:	d916      	bls.n	800a994 <UART_SetConfig+0x508>
 800a966:	6a3b      	ldr	r3, [r7, #32]
 800a968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a96c:	d212      	bcs.n	800a994 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a96e:	6a3b      	ldr	r3, [r7, #32]
 800a970:	b29b      	uxth	r3, r3
 800a972:	f023 030f 	bic.w	r3, r3, #15
 800a976:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a978:	6a3b      	ldr	r3, [r7, #32]
 800a97a:	085b      	lsrs	r3, r3, #1
 800a97c:	b29b      	uxth	r3, r3
 800a97e:	f003 0307 	and.w	r3, r3, #7
 800a982:	b29a      	uxth	r2, r3
 800a984:	8bfb      	ldrh	r3, [r7, #30]
 800a986:	4313      	orrs	r3, r2
 800a988:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	8bfa      	ldrh	r2, [r7, #30]
 800a990:	60da      	str	r2, [r3, #12]
 800a992:	e062      	b.n	800aa5a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a994:	2301      	movs	r3, #1
 800a996:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a99a:	e05e      	b.n	800aa5a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a99c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a9a0:	2b08      	cmp	r3, #8
 800a9a2:	d828      	bhi.n	800a9f6 <UART_SetConfig+0x56a>
 800a9a4:	a201      	add	r2, pc, #4	@ (adr r2, 800a9ac <UART_SetConfig+0x520>)
 800a9a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9aa:	bf00      	nop
 800a9ac:	0800a9d1 	.word	0x0800a9d1
 800a9b0:	0800a9d9 	.word	0x0800a9d9
 800a9b4:	0800a9e1 	.word	0x0800a9e1
 800a9b8:	0800a9f7 	.word	0x0800a9f7
 800a9bc:	0800a9e7 	.word	0x0800a9e7
 800a9c0:	0800a9f7 	.word	0x0800a9f7
 800a9c4:	0800a9f7 	.word	0x0800a9f7
 800a9c8:	0800a9f7 	.word	0x0800a9f7
 800a9cc:	0800a9ef 	.word	0x0800a9ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9d0:	f7fb ff0e 	bl	80067f0 <HAL_RCC_GetPCLK1Freq>
 800a9d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9d6:	e014      	b.n	800aa02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9d8:	f7fb ff20 	bl	800681c <HAL_RCC_GetPCLK2Freq>
 800a9dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9de:	e010      	b.n	800aa02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a9e0:	4b1a      	ldr	r3, [pc, #104]	@ (800aa4c <UART_SetConfig+0x5c0>)
 800a9e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9e4:	e00d      	b.n	800aa02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a9e6:	f7fb fe95 	bl	8006714 <HAL_RCC_GetSysClockFreq>
 800a9ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9ec:	e009      	b.n	800aa02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a9ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9f4:	e005      	b.n	800aa02 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa00:	bf00      	nop
    }

    if (pclk != 0U)
 800aa02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d028      	beq.n	800aa5a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa0c:	4a10      	ldr	r2, [pc, #64]	@ (800aa50 <UART_SetConfig+0x5c4>)
 800aa0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa12:	461a      	mov	r2, r3
 800aa14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa16:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	085b      	lsrs	r3, r3, #1
 800aa20:	441a      	add	r2, r3
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa2a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa2c:	6a3b      	ldr	r3, [r7, #32]
 800aa2e:	2b0f      	cmp	r3, #15
 800aa30:	d910      	bls.n	800aa54 <UART_SetConfig+0x5c8>
 800aa32:	6a3b      	ldr	r3, [r7, #32]
 800aa34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa38:	d20c      	bcs.n	800aa54 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aa3a:	6a3b      	ldr	r3, [r7, #32]
 800aa3c:	b29a      	uxth	r2, r3
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	60da      	str	r2, [r3, #12]
 800aa44:	e009      	b.n	800aa5a <UART_SetConfig+0x5ce>
 800aa46:	bf00      	nop
 800aa48:	40008000 	.word	0x40008000
 800aa4c:	00f42400 	.word	0x00f42400
 800aa50:	0800c25c 	.word	0x0800c25c
      }
      else
      {
        ret = HAL_ERROR;
 800aa54:	2301      	movs	r3, #1
 800aa56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	2201      	movs	r2, #1
 800aa66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	2200      	movs	r2, #0
 800aa74:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aa76:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3730      	adds	r7, #48	@ 0x30
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800aa84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa90:	f003 0308 	and.w	r3, r3, #8
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d00a      	beq.n	800aaae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	430a      	orrs	r2, r1
 800aaac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aab2:	f003 0301 	and.w	r3, r3, #1
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00a      	beq.n	800aad0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	430a      	orrs	r2, r1
 800aace:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad4:	f003 0302 	and.w	r3, r3, #2
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d00a      	beq.n	800aaf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	685b      	ldr	r3, [r3, #4]
 800aae2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	430a      	orrs	r2, r1
 800aaf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaf6:	f003 0304 	and.w	r3, r3, #4
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d00a      	beq.n	800ab14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	430a      	orrs	r2, r1
 800ab12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab18:	f003 0310 	and.w	r3, r3, #16
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d00a      	beq.n	800ab36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	689b      	ldr	r3, [r3, #8]
 800ab26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	430a      	orrs	r2, r1
 800ab34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab3a:	f003 0320 	and.w	r3, r3, #32
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d00a      	beq.n	800ab58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	430a      	orrs	r2, r1
 800ab56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d01a      	beq.n	800ab9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	430a      	orrs	r2, r1
 800ab78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab82:	d10a      	bne.n	800ab9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	685b      	ldr	r3, [r3, #4]
 800ab8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	430a      	orrs	r2, r1
 800ab98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d00a      	beq.n	800abbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	685b      	ldr	r3, [r3, #4]
 800abac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	430a      	orrs	r2, r1
 800abba:	605a      	str	r2, [r3, #4]
  }
}
 800abbc:	bf00      	nop
 800abbe:	370c      	adds	r7, #12
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b098      	sub	sp, #96	@ 0x60
 800abcc:	af02      	add	r7, sp, #8
 800abce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800abd8:	f7fa fa82 	bl	80050e0 <HAL_GetTick>
 800abdc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f003 0308 	and.w	r3, r3, #8
 800abe8:	2b08      	cmp	r3, #8
 800abea:	d12f      	bne.n	800ac4c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800abec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800abf0:	9300      	str	r3, [sp, #0]
 800abf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800abf4:	2200      	movs	r2, #0
 800abf6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 f88e 	bl	800ad1c <UART_WaitOnFlagUntilTimeout>
 800ac00:	4603      	mov	r3, r0
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d022      	beq.n	800ac4c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac0e:	e853 3f00 	ldrex	r3, [r3]
 800ac12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac1a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	461a      	mov	r2, r3
 800ac22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac24:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac2c:	e841 2300 	strex	r3, r2, [r1]
 800ac30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d1e6      	bne.n	800ac06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2220      	movs	r2, #32
 800ac3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2200      	movs	r2, #0
 800ac44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac48:	2303      	movs	r3, #3
 800ac4a:	e063      	b.n	800ad14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f003 0304 	and.w	r3, r3, #4
 800ac56:	2b04      	cmp	r3, #4
 800ac58:	d149      	bne.n	800acee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac5a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac5e:	9300      	str	r3, [sp, #0]
 800ac60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac62:	2200      	movs	r2, #0
 800ac64:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 f857 	bl	800ad1c <UART_WaitOnFlagUntilTimeout>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d03c      	beq.n	800acee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7c:	e853 3f00 	ldrex	r3, [r3]
 800ac80:	623b      	str	r3, [r7, #32]
   return(result);
 800ac82:	6a3b      	ldr	r3, [r7, #32]
 800ac84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	461a      	mov	r2, r3
 800ac90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac92:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac94:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac9a:	e841 2300 	strex	r3, r2, [r1]
 800ac9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d1e6      	bne.n	800ac74 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	3308      	adds	r3, #8
 800acac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	e853 3f00 	ldrex	r3, [r3]
 800acb4:	60fb      	str	r3, [r7, #12]
   return(result);
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	f023 0301 	bic.w	r3, r3, #1
 800acbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	3308      	adds	r3, #8
 800acc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acc6:	61fa      	str	r2, [r7, #28]
 800acc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acca:	69b9      	ldr	r1, [r7, #24]
 800accc:	69fa      	ldr	r2, [r7, #28]
 800acce:	e841 2300 	strex	r3, r2, [r1]
 800acd2:	617b      	str	r3, [r7, #20]
   return(result);
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d1e5      	bne.n	800aca6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	2220      	movs	r2, #32
 800acde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2200      	movs	r2, #0
 800ace6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acea:	2303      	movs	r3, #3
 800acec:	e012      	b.n	800ad14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2220      	movs	r2, #32
 800acf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2220      	movs	r2, #32
 800acfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2200      	movs	r2, #0
 800ad02:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2200      	movs	r2, #0
 800ad08:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad12:	2300      	movs	r3, #0
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3758      	adds	r7, #88	@ 0x58
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b084      	sub	sp, #16
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	603b      	str	r3, [r7, #0]
 800ad28:	4613      	mov	r3, r2
 800ad2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad2c:	e04f      	b.n	800adce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad34:	d04b      	beq.n	800adce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad36:	f7fa f9d3 	bl	80050e0 <HAL_GetTick>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	1ad3      	subs	r3, r2, r3
 800ad40:	69ba      	ldr	r2, [r7, #24]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d302      	bcc.n	800ad4c <UART_WaitOnFlagUntilTimeout+0x30>
 800ad46:	69bb      	ldr	r3, [r7, #24]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d101      	bne.n	800ad50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ad4c:	2303      	movs	r3, #3
 800ad4e:	e04e      	b.n	800adee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 0304 	and.w	r3, r3, #4
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d037      	beq.n	800adce <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	2b80      	cmp	r3, #128	@ 0x80
 800ad62:	d034      	beq.n	800adce <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	2b40      	cmp	r3, #64	@ 0x40
 800ad68:	d031      	beq.n	800adce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	69db      	ldr	r3, [r3, #28]
 800ad70:	f003 0308 	and.w	r3, r3, #8
 800ad74:	2b08      	cmp	r3, #8
 800ad76:	d110      	bne.n	800ad9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	2208      	movs	r2, #8
 800ad7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ad80:	68f8      	ldr	r0, [r7, #12]
 800ad82:	f000 f920 	bl	800afc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2208      	movs	r2, #8
 800ad8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ad96:	2301      	movs	r3, #1
 800ad98:	e029      	b.n	800adee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	69db      	ldr	r3, [r3, #28]
 800ada0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ada4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ada8:	d111      	bne.n	800adce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800adb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adb4:	68f8      	ldr	r0, [r7, #12]
 800adb6:	f000 f906 	bl	800afc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2220      	movs	r2, #32
 800adbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2200      	movs	r2, #0
 800adc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800adca:	2303      	movs	r3, #3
 800adcc:	e00f      	b.n	800adee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	69da      	ldr	r2, [r3, #28]
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	4013      	ands	r3, r2
 800add8:	68ba      	ldr	r2, [r7, #8]
 800adda:	429a      	cmp	r2, r3
 800addc:	bf0c      	ite	eq
 800adde:	2301      	moveq	r3, #1
 800ade0:	2300      	movne	r3, #0
 800ade2:	b2db      	uxtb	r3, r3
 800ade4:	461a      	mov	r2, r3
 800ade6:	79fb      	ldrb	r3, [r7, #7]
 800ade8:	429a      	cmp	r2, r3
 800adea:	d0a0      	beq.n	800ad2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800adec:	2300      	movs	r3, #0
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3710      	adds	r7, #16
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
	...

0800adf8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b096      	sub	sp, #88	@ 0x58
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	60b9      	str	r1, [r7, #8]
 800ae02:	4613      	mov	r3, r2
 800ae04:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	68ba      	ldr	r2, [r7, #8]
 800ae0a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	88fa      	ldrh	r2, [r7, #6]
 800ae10:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	2222      	movs	r2, #34	@ 0x22
 800ae20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d02d      	beq.n	800ae8a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae34:	4a40      	ldr	r2, [pc, #256]	@ (800af38 <UART_Start_Receive_DMA+0x140>)
 800ae36:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae3e:	4a3f      	ldr	r2, [pc, #252]	@ (800af3c <UART_Start_Receive_DMA+0x144>)
 800ae40:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae48:	4a3d      	ldr	r2, [pc, #244]	@ (800af40 <UART_Start_Receive_DMA+0x148>)
 800ae4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae52:	2200      	movs	r2, #0
 800ae54:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	3324      	adds	r3, #36	@ 0x24
 800ae62:	4619      	mov	r1, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae68:	461a      	mov	r2, r3
 800ae6a:	88fb      	ldrh	r3, [r7, #6]
 800ae6c:	f7fa fafc 	bl	8005468 <HAL_DMA_Start_IT>
 800ae70:	4603      	mov	r3, r0
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d009      	beq.n	800ae8a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2210      	movs	r2, #16
 800ae7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2220      	movs	r2, #32
 800ae82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	e051      	b.n	800af2e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	691b      	ldr	r3, [r3, #16]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d018      	beq.n	800aec4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae9a:	e853 3f00 	ldrex	r3, [r3]
 800ae9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aea6:	657b      	str	r3, [r7, #84]	@ 0x54
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	461a      	mov	r2, r3
 800aeae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aeb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aeb2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeb4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aeb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aeb8:	e841 2300 	strex	r3, r2, [r1]
 800aebc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800aebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d1e6      	bne.n	800ae92 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	3308      	adds	r3, #8
 800aeca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aece:	e853 3f00 	ldrex	r3, [r3]
 800aed2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed6:	f043 0301 	orr.w	r3, r3, #1
 800aeda:	653b      	str	r3, [r7, #80]	@ 0x50
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	3308      	adds	r3, #8
 800aee2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aee4:	637a      	str	r2, [r7, #52]	@ 0x34
 800aee6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aeea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aeec:	e841 2300 	strex	r3, r2, [r1]
 800aef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800aef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d1e5      	bne.n	800aec4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	3308      	adds	r3, #8
 800aefe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	e853 3f00 	ldrex	r3, [r3]
 800af06:	613b      	str	r3, [r7, #16]
   return(result);
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	3308      	adds	r3, #8
 800af16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800af18:	623a      	str	r2, [r7, #32]
 800af1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1c:	69f9      	ldr	r1, [r7, #28]
 800af1e:	6a3a      	ldr	r2, [r7, #32]
 800af20:	e841 2300 	strex	r3, r2, [r1]
 800af24:	61bb      	str	r3, [r7, #24]
   return(result);
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d1e5      	bne.n	800aef8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3758      	adds	r7, #88	@ 0x58
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	0800b151 	.word	0x0800b151
 800af3c:	0800b285 	.word	0x0800b285
 800af40:	0800b2cb 	.word	0x0800b2cb

0800af44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800af44:	b480      	push	{r7}
 800af46:	b08f      	sub	sp, #60	@ 0x3c
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af52:	6a3b      	ldr	r3, [r7, #32]
 800af54:	e853 3f00 	ldrex	r3, [r3]
 800af58:	61fb      	str	r3, [r7, #28]
   return(result);
 800af5a:	69fb      	ldr	r3, [r7, #28]
 800af5c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800af60:	637b      	str	r3, [r7, #52]	@ 0x34
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	461a      	mov	r2, r3
 800af68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af6c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af72:	e841 2300 	strex	r3, r2, [r1]
 800af76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d1e6      	bne.n	800af4c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	3308      	adds	r3, #8
 800af84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	e853 3f00 	ldrex	r3, [r3]
 800af8c:	60bb      	str	r3, [r7, #8]
   return(result);
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800af94:	633b      	str	r3, [r7, #48]	@ 0x30
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	3308      	adds	r3, #8
 800af9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af9e:	61ba      	str	r2, [r7, #24]
 800afa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa2:	6979      	ldr	r1, [r7, #20]
 800afa4:	69ba      	ldr	r2, [r7, #24]
 800afa6:	e841 2300 	strex	r3, r2, [r1]
 800afaa:	613b      	str	r3, [r7, #16]
   return(result);
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d1e5      	bne.n	800af7e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2220      	movs	r2, #32
 800afb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800afba:	bf00      	nop
 800afbc:	373c      	adds	r7, #60	@ 0x3c
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr

0800afc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800afc6:	b480      	push	{r7}
 800afc8:	b095      	sub	sp, #84	@ 0x54
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afd6:	e853 3f00 	ldrex	r3, [r3]
 800afda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800afdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800afe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	461a      	mov	r2, r3
 800afea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afec:	643b      	str	r3, [r7, #64]	@ 0x40
 800afee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aff2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aff4:	e841 2300 	strex	r3, r2, [r1]
 800aff8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800affa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800affc:	2b00      	cmp	r3, #0
 800affe:	d1e6      	bne.n	800afce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	3308      	adds	r3, #8
 800b006:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b008:	6a3b      	ldr	r3, [r7, #32]
 800b00a:	e853 3f00 	ldrex	r3, [r3]
 800b00e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b016:	f023 0301 	bic.w	r3, r3, #1
 800b01a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	3308      	adds	r3, #8
 800b022:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b024:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b026:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b028:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b02a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b02c:	e841 2300 	strex	r3, r2, [r1]
 800b030:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b034:	2b00      	cmp	r3, #0
 800b036:	d1e3      	bne.n	800b000 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d118      	bne.n	800b072 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	e853 3f00 	ldrex	r3, [r3]
 800b04c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	f023 0310 	bic.w	r3, r3, #16
 800b054:	647b      	str	r3, [r7, #68]	@ 0x44
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	461a      	mov	r2, r3
 800b05c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b05e:	61bb      	str	r3, [r7, #24]
 800b060:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b062:	6979      	ldr	r1, [r7, #20]
 800b064:	69ba      	ldr	r2, [r7, #24]
 800b066:	e841 2300 	strex	r3, r2, [r1]
 800b06a:	613b      	str	r3, [r7, #16]
   return(result);
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d1e6      	bne.n	800b040 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2220      	movs	r2, #32
 800b076:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2200      	movs	r2, #0
 800b07e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2200      	movs	r2, #0
 800b084:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b086:	bf00      	nop
 800b088:	3754      	adds	r7, #84	@ 0x54
 800b08a:	46bd      	mov	sp, r7
 800b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b090:	4770      	bx	lr

0800b092 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b090      	sub	sp, #64	@ 0x40
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b09e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f003 0320 	and.w	r3, r3, #32
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d137      	bne.n	800b11e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b0ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b0b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	3308      	adds	r3, #8
 800b0bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c0:	e853 3f00 	ldrex	r3, [r3]
 800b0c4:	623b      	str	r3, [r7, #32]
   return(result);
 800b0c6:	6a3b      	ldr	r3, [r7, #32]
 800b0c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b0ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	3308      	adds	r3, #8
 800b0d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b0d6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b0d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b0dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b0de:	e841 2300 	strex	r3, r2, [r1]
 800b0e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b0e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d1e5      	bne.n	800b0b6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b0ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	e853 3f00 	ldrex	r3, [r3]
 800b0f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800b100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	461a      	mov	r2, r3
 800b106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b108:	61fb      	str	r3, [r7, #28]
 800b10a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b10c:	69b9      	ldr	r1, [r7, #24]
 800b10e:	69fa      	ldr	r2, [r7, #28]
 800b110:	e841 2300 	strex	r3, r2, [r1]
 800b114:	617b      	str	r3, [r7, #20]
   return(result);
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d1e6      	bne.n	800b0ea <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b11c:	e004      	b.n	800b128 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800b11e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b120:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b124:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b126:	4798      	blx	r3
}
 800b128:	bf00      	nop
 800b12a:	3740      	adds	r7, #64	@ 0x40
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b084      	sub	sp, #16
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b13c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b144:	68f8      	ldr	r0, [r7, #12]
 800b146:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b148:	bf00      	nop
 800b14a:	3710      	adds	r7, #16
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b09c      	sub	sp, #112	@ 0x70
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b15c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f003 0320 	and.w	r3, r3, #32
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d171      	bne.n	800b250 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b16c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b16e:	2200      	movs	r2, #0
 800b170:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b17a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b17c:	e853 3f00 	ldrex	r3, [r3]
 800b180:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b188:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b18a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	461a      	mov	r2, r3
 800b190:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b192:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b194:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b196:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b198:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b19a:	e841 2300 	strex	r3, r2, [r1]
 800b19e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b1a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d1e6      	bne.n	800b174 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	3308      	adds	r3, #8
 800b1ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b0:	e853 3f00 	ldrex	r3, [r3]
 800b1b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b1b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1b8:	f023 0301 	bic.w	r3, r3, #1
 800b1bc:	667b      	str	r3, [r7, #100]	@ 0x64
 800b1be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	3308      	adds	r3, #8
 800b1c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b1c6:	647a      	str	r2, [r7, #68]	@ 0x44
 800b1c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b1cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1ce:	e841 2300 	strex	r3, r2, [r1]
 800b1d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b1d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d1e5      	bne.n	800b1a6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	3308      	adds	r3, #8
 800b1e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e4:	e853 3f00 	ldrex	r3, [r3]
 800b1e8:	623b      	str	r3, [r7, #32]
   return(result);
 800b1ea:	6a3b      	ldr	r3, [r7, #32]
 800b1ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1f0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b1f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	3308      	adds	r3, #8
 800b1f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b1fa:	633a      	str	r2, [r7, #48]	@ 0x30
 800b1fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b202:	e841 2300 	strex	r3, r2, [r1]
 800b206:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d1e5      	bne.n	800b1da <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b20e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b210:	2220      	movs	r2, #32
 800b212:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b216:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b218:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b21a:	2b01      	cmp	r3, #1
 800b21c:	d118      	bne.n	800b250 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b21e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b224:	693b      	ldr	r3, [r7, #16]
 800b226:	e853 3f00 	ldrex	r3, [r3]
 800b22a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	f023 0310 	bic.w	r3, r3, #16
 800b232:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b234:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	461a      	mov	r2, r3
 800b23a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b23c:	61fb      	str	r3, [r7, #28]
 800b23e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b240:	69b9      	ldr	r1, [r7, #24]
 800b242:	69fa      	ldr	r2, [r7, #28]
 800b244:	e841 2300 	strex	r3, r2, [r1]
 800b248:	617b      	str	r3, [r7, #20]
   return(result);
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d1e6      	bne.n	800b21e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b250:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b252:	2200      	movs	r2, #0
 800b254:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b256:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b258:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b25a:	2b01      	cmp	r3, #1
 800b25c:	d109      	bne.n	800b272 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800b25e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b260:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b264:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b266:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b26a:	4611      	mov	r1, r2
 800b26c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b26e:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b270:	e004      	b.n	800b27c <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800b272:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b274:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b278:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b27a:	4798      	blx	r3
}
 800b27c:	bf00      	nop
 800b27e:	3770      	adds	r7, #112	@ 0x70
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}

0800b284 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b084      	sub	sp, #16
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b290:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2201      	movs	r2, #1
 800b296:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d10b      	bne.n	800b2b8 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b2a6:	68fa      	ldr	r2, [r7, #12]
 800b2a8:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b2ac:	0852      	lsrs	r2, r2, #1
 800b2ae:	b292      	uxth	r2, r2
 800b2b0:	4611      	mov	r1, r2
 800b2b2:	68f8      	ldr	r0, [r7, #12]
 800b2b4:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b2b6:	e004      	b.n	800b2c2 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b2be:	68f8      	ldr	r0, [r7, #12]
 800b2c0:	4798      	blx	r3
}
 800b2c2:	bf00      	nop
 800b2c4:	3710      	adds	r7, #16
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}

0800b2ca <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b2ca:	b580      	push	{r7, lr}
 800b2cc:	b086      	sub	sp, #24
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2d6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2de:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b2e6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2f2:	2b80      	cmp	r3, #128	@ 0x80
 800b2f4:	d109      	bne.n	800b30a <UART_DMAError+0x40>
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	2b21      	cmp	r3, #33	@ 0x21
 800b2fa:	d106      	bne.n	800b30a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	2200      	movs	r2, #0
 800b300:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b304:	6978      	ldr	r0, [r7, #20]
 800b306:	f7ff fe1d 	bl	800af44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	689b      	ldr	r3, [r3, #8]
 800b310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b314:	2b40      	cmp	r3, #64	@ 0x40
 800b316:	d109      	bne.n	800b32c <UART_DMAError+0x62>
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2b22      	cmp	r3, #34	@ 0x22
 800b31c:	d106      	bne.n	800b32c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	2200      	movs	r2, #0
 800b322:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b326:	6978      	ldr	r0, [r7, #20]
 800b328:	f7ff fe4d 	bl	800afc6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b332:	f043 0210 	orr.w	r2, r3, #16
 800b336:	697b      	ldr	r3, [r7, #20]
 800b338:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b342:	6978      	ldr	r0, [r7, #20]
 800b344:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b346:	bf00      	nop
 800b348:	3718      	adds	r7, #24
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b084      	sub	sp, #16
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b35a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2200      	movs	r2, #0
 800b360:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b36a:	68f8      	ldr	r0, [r7, #12]
 800b36c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b36e:	bf00      	nop
 800b370:	3710      	adds	r7, #16
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}

0800b376 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b376:	b580      	push	{r7, lr}
 800b378:	b088      	sub	sp, #32
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	e853 3f00 	ldrex	r3, [r3]
 800b38a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b392:	61fb      	str	r3, [r7, #28]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	461a      	mov	r2, r3
 800b39a:	69fb      	ldr	r3, [r7, #28]
 800b39c:	61bb      	str	r3, [r7, #24]
 800b39e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3a0:	6979      	ldr	r1, [r7, #20]
 800b3a2:	69ba      	ldr	r2, [r7, #24]
 800b3a4:	e841 2300 	strex	r3, r2, [r1]
 800b3a8:	613b      	str	r3, [r7, #16]
   return(result);
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d1e6      	bne.n	800b37e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2220      	movs	r2, #32
 800b3b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b3c8:	bf00      	nop
 800b3ca:	3720      	adds	r7, #32
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b3d8:	bf00      	nop
 800b3da:	370c      	adds	r7, #12
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr

0800b3e4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b3ec:	bf00      	nop
 800b3ee:	370c      	adds	r7, #12
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f6:	4770      	bx	lr

0800b3f8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b083      	sub	sp, #12
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b400:	bf00      	nop
 800b402:	370c      	adds	r7, #12
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr

0800b40c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b085      	sub	sp, #20
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b41a:	2b01      	cmp	r3, #1
 800b41c:	d101      	bne.n	800b422 <HAL_UARTEx_DisableFifoMode+0x16>
 800b41e:	2302      	movs	r3, #2
 800b420:	e027      	b.n	800b472 <HAL_UARTEx_DisableFifoMode+0x66>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2201      	movs	r2, #1
 800b426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2224      	movs	r2, #36	@ 0x24
 800b42e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	681a      	ldr	r2, [r3, #0]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f022 0201 	bic.w	r2, r2, #1
 800b448:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b450:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2200      	movs	r2, #0
 800b456:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	68fa      	ldr	r2, [r7, #12]
 800b45e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2220      	movs	r2, #32
 800b464:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2200      	movs	r2, #0
 800b46c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b470:	2300      	movs	r3, #0
}
 800b472:	4618      	mov	r0, r3
 800b474:	3714      	adds	r7, #20
 800b476:	46bd      	mov	sp, r7
 800b478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47c:	4770      	bx	lr

0800b47e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b47e:	b580      	push	{r7, lr}
 800b480:	b084      	sub	sp, #16
 800b482:	af00      	add	r7, sp, #0
 800b484:	6078      	str	r0, [r7, #4]
 800b486:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b48e:	2b01      	cmp	r3, #1
 800b490:	d101      	bne.n	800b496 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b492:	2302      	movs	r3, #2
 800b494:	e02d      	b.n	800b4f2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2201      	movs	r2, #1
 800b49a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2224      	movs	r2, #36	@ 0x24
 800b4a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	681a      	ldr	r2, [r3, #0]
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f022 0201 	bic.w	r2, r2, #1
 800b4bc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	683a      	ldr	r2, [r7, #0]
 800b4ce:	430a      	orrs	r2, r1
 800b4d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f000 f850 	bl	800b578 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68fa      	ldr	r2, [r7, #12]
 800b4de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2220      	movs	r2, #32
 800b4e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4f0:	2300      	movs	r3, #0
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3710      	adds	r7, #16
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b4fa:	b580      	push	{r7, lr}
 800b4fc:	b084      	sub	sp, #16
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
 800b502:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b50a:	2b01      	cmp	r3, #1
 800b50c:	d101      	bne.n	800b512 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b50e:	2302      	movs	r3, #2
 800b510:	e02d      	b.n	800b56e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2201      	movs	r2, #1
 800b516:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2224      	movs	r2, #36	@ 0x24
 800b51e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f022 0201 	bic.w	r2, r2, #1
 800b538:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	689b      	ldr	r3, [r3, #8]
 800b540:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	683a      	ldr	r2, [r7, #0]
 800b54a:	430a      	orrs	r2, r1
 800b54c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f000 f812 	bl	800b578 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	68fa      	ldr	r2, [r7, #12]
 800b55a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2220      	movs	r2, #32
 800b560:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2200      	movs	r2, #0
 800b568:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b56c:	2300      	movs	r3, #0
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3710      	adds	r7, #16
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}
	...

0800b578 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b578:	b480      	push	{r7}
 800b57a:	b085      	sub	sp, #20
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b584:	2b00      	cmp	r3, #0
 800b586:	d108      	bne.n	800b59a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2201      	movs	r2, #1
 800b58c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2201      	movs	r2, #1
 800b594:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b598:	e031      	b.n	800b5fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b59a:	2308      	movs	r3, #8
 800b59c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b59e:	2308      	movs	r3, #8
 800b5a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	0e5b      	lsrs	r3, r3, #25
 800b5aa:	b2db      	uxtb	r3, r3
 800b5ac:	f003 0307 	and.w	r3, r3, #7
 800b5b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	689b      	ldr	r3, [r3, #8]
 800b5b8:	0f5b      	lsrs	r3, r3, #29
 800b5ba:	b2db      	uxtb	r3, r3
 800b5bc:	f003 0307 	and.w	r3, r3, #7
 800b5c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b5c2:	7bbb      	ldrb	r3, [r7, #14]
 800b5c4:	7b3a      	ldrb	r2, [r7, #12]
 800b5c6:	4911      	ldr	r1, [pc, #68]	@ (800b60c <UARTEx_SetNbDataToProcess+0x94>)
 800b5c8:	5c8a      	ldrb	r2, [r1, r2]
 800b5ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b5ce:	7b3a      	ldrb	r2, [r7, #12]
 800b5d0:	490f      	ldr	r1, [pc, #60]	@ (800b610 <UARTEx_SetNbDataToProcess+0x98>)
 800b5d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b5d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b5d8:	b29a      	uxth	r2, r3
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b5e0:	7bfb      	ldrb	r3, [r7, #15]
 800b5e2:	7b7a      	ldrb	r2, [r7, #13]
 800b5e4:	4909      	ldr	r1, [pc, #36]	@ (800b60c <UARTEx_SetNbDataToProcess+0x94>)
 800b5e6:	5c8a      	ldrb	r2, [r1, r2]
 800b5e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b5ec:	7b7a      	ldrb	r2, [r7, #13]
 800b5ee:	4908      	ldr	r1, [pc, #32]	@ (800b610 <UARTEx_SetNbDataToProcess+0x98>)
 800b5f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b5f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b5f6:	b29a      	uxth	r2, r3
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b5fe:	bf00      	nop
 800b600:	3714      	adds	r7, #20
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop
 800b60c:	0800c274 	.word	0x0800c274
 800b610:	0800c27c 	.word	0x0800c27c

0800b614 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b082      	sub	sp, #8
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	ed93 7a06 	vldr	s14, [r3, #24]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	edd3 7a07 	vldr	s15, [r3, #28]
 800b62a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	edd3 7a08 	vldr	s15, [r3, #32]
 800b634:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	edd3 7a06 	vldr	s15, [r3, #24]
 800b644:	eeb1 7a67 	vneg.f32	s14, s15
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	edd3 7a08 	vldr	s15, [r3, #32]
 800b64e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b652:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6a1a      	ldr	r2, [r3, #32]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d006      	beq.n	800b678 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	330c      	adds	r3, #12
 800b66e:	220c      	movs	r2, #12
 800b670:	2100      	movs	r1, #0
 800b672:	4618      	mov	r0, r3
 800b674:	f000 f804 	bl	800b680 <memset>
  }

}
 800b678:	bf00      	nop
 800b67a:	3708      	adds	r7, #8
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <memset>:
 800b680:	4402      	add	r2, r0
 800b682:	4603      	mov	r3, r0
 800b684:	4293      	cmp	r3, r2
 800b686:	d100      	bne.n	800b68a <memset+0xa>
 800b688:	4770      	bx	lr
 800b68a:	f803 1b01 	strb.w	r1, [r3], #1
 800b68e:	e7f9      	b.n	800b684 <memset+0x4>

0800b690 <__errno>:
 800b690:	4b01      	ldr	r3, [pc, #4]	@ (800b698 <__errno+0x8>)
 800b692:	6818      	ldr	r0, [r3, #0]
 800b694:	4770      	bx	lr
 800b696:	bf00      	nop
 800b698:	2000020c 	.word	0x2000020c

0800b69c <__libc_init_array>:
 800b69c:	b570      	push	{r4, r5, r6, lr}
 800b69e:	4d0d      	ldr	r5, [pc, #52]	@ (800b6d4 <__libc_init_array+0x38>)
 800b6a0:	4c0d      	ldr	r4, [pc, #52]	@ (800b6d8 <__libc_init_array+0x3c>)
 800b6a2:	1b64      	subs	r4, r4, r5
 800b6a4:	10a4      	asrs	r4, r4, #2
 800b6a6:	2600      	movs	r6, #0
 800b6a8:	42a6      	cmp	r6, r4
 800b6aa:	d109      	bne.n	800b6c0 <__libc_init_array+0x24>
 800b6ac:	4d0b      	ldr	r5, [pc, #44]	@ (800b6dc <__libc_init_array+0x40>)
 800b6ae:	4c0c      	ldr	r4, [pc, #48]	@ (800b6e0 <__libc_init_array+0x44>)
 800b6b0:	f000 fdbc 	bl	800c22c <_init>
 800b6b4:	1b64      	subs	r4, r4, r5
 800b6b6:	10a4      	asrs	r4, r4, #2
 800b6b8:	2600      	movs	r6, #0
 800b6ba:	42a6      	cmp	r6, r4
 800b6bc:	d105      	bne.n	800b6ca <__libc_init_array+0x2e>
 800b6be:	bd70      	pop	{r4, r5, r6, pc}
 800b6c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6c4:	4798      	blx	r3
 800b6c6:	3601      	adds	r6, #1
 800b6c8:	e7ee      	b.n	800b6a8 <__libc_init_array+0xc>
 800b6ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6ce:	4798      	blx	r3
 800b6d0:	3601      	adds	r6, #1
 800b6d2:	e7f2      	b.n	800b6ba <__libc_init_array+0x1e>
 800b6d4:	0800c65c 	.word	0x0800c65c
 800b6d8:	0800c65c 	.word	0x0800c65c
 800b6dc:	0800c65c 	.word	0x0800c65c
 800b6e0:	0800c660 	.word	0x0800c660

0800b6e4 <memcpy>:
 800b6e4:	440a      	add	r2, r1
 800b6e6:	4291      	cmp	r1, r2
 800b6e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b6ec:	d100      	bne.n	800b6f0 <memcpy+0xc>
 800b6ee:	4770      	bx	lr
 800b6f0:	b510      	push	{r4, lr}
 800b6f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6fa:	4291      	cmp	r1, r2
 800b6fc:	d1f9      	bne.n	800b6f2 <memcpy+0xe>
 800b6fe:	bd10      	pop	{r4, pc}

0800b700 <sqrtf>:
 800b700:	b508      	push	{r3, lr}
 800b702:	ed2d 8b02 	vpush	{d8}
 800b706:	eeb0 8a40 	vmov.f32	s16, s0
 800b70a:	f000 f8a1 	bl	800b850 <__ieee754_sqrtf>
 800b70e:	eeb4 8a48 	vcmp.f32	s16, s16
 800b712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b716:	d60c      	bvs.n	800b732 <sqrtf+0x32>
 800b718:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b738 <sqrtf+0x38>
 800b71c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b724:	d505      	bpl.n	800b732 <sqrtf+0x32>
 800b726:	f7ff ffb3 	bl	800b690 <__errno>
 800b72a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b72e:	2321      	movs	r3, #33	@ 0x21
 800b730:	6003      	str	r3, [r0, #0]
 800b732:	ecbd 8b02 	vpop	{d8}
 800b736:	bd08      	pop	{r3, pc}
 800b738:	00000000 	.word	0x00000000

0800b73c <cosf>:
 800b73c:	ee10 3a10 	vmov	r3, s0
 800b740:	b507      	push	{r0, r1, r2, lr}
 800b742:	4a1e      	ldr	r2, [pc, #120]	@ (800b7bc <cosf+0x80>)
 800b744:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b748:	4293      	cmp	r3, r2
 800b74a:	d806      	bhi.n	800b75a <cosf+0x1e>
 800b74c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800b7c0 <cosf+0x84>
 800b750:	b003      	add	sp, #12
 800b752:	f85d eb04 	ldr.w	lr, [sp], #4
 800b756:	f000 b87f 	b.w	800b858 <__kernel_cosf>
 800b75a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b75e:	d304      	bcc.n	800b76a <cosf+0x2e>
 800b760:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b764:	b003      	add	sp, #12
 800b766:	f85d fb04 	ldr.w	pc, [sp], #4
 800b76a:	4668      	mov	r0, sp
 800b76c:	f000 f914 	bl	800b998 <__ieee754_rem_pio2f>
 800b770:	f000 0003 	and.w	r0, r0, #3
 800b774:	2801      	cmp	r0, #1
 800b776:	d009      	beq.n	800b78c <cosf+0x50>
 800b778:	2802      	cmp	r0, #2
 800b77a:	d010      	beq.n	800b79e <cosf+0x62>
 800b77c:	b9b0      	cbnz	r0, 800b7ac <cosf+0x70>
 800b77e:	eddd 0a01 	vldr	s1, [sp, #4]
 800b782:	ed9d 0a00 	vldr	s0, [sp]
 800b786:	f000 f867 	bl	800b858 <__kernel_cosf>
 800b78a:	e7eb      	b.n	800b764 <cosf+0x28>
 800b78c:	eddd 0a01 	vldr	s1, [sp, #4]
 800b790:	ed9d 0a00 	vldr	s0, [sp]
 800b794:	f000 f8b8 	bl	800b908 <__kernel_sinf>
 800b798:	eeb1 0a40 	vneg.f32	s0, s0
 800b79c:	e7e2      	b.n	800b764 <cosf+0x28>
 800b79e:	eddd 0a01 	vldr	s1, [sp, #4]
 800b7a2:	ed9d 0a00 	vldr	s0, [sp]
 800b7a6:	f000 f857 	bl	800b858 <__kernel_cosf>
 800b7aa:	e7f5      	b.n	800b798 <cosf+0x5c>
 800b7ac:	eddd 0a01 	vldr	s1, [sp, #4]
 800b7b0:	ed9d 0a00 	vldr	s0, [sp]
 800b7b4:	2001      	movs	r0, #1
 800b7b6:	f000 f8a7 	bl	800b908 <__kernel_sinf>
 800b7ba:	e7d3      	b.n	800b764 <cosf+0x28>
 800b7bc:	3f490fd8 	.word	0x3f490fd8
 800b7c0:	00000000 	.word	0x00000000

0800b7c4 <sinf>:
 800b7c4:	ee10 3a10 	vmov	r3, s0
 800b7c8:	b507      	push	{r0, r1, r2, lr}
 800b7ca:	4a1f      	ldr	r2, [pc, #124]	@ (800b848 <sinf+0x84>)
 800b7cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d807      	bhi.n	800b7e4 <sinf+0x20>
 800b7d4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800b84c <sinf+0x88>
 800b7d8:	2000      	movs	r0, #0
 800b7da:	b003      	add	sp, #12
 800b7dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7e0:	f000 b892 	b.w	800b908 <__kernel_sinf>
 800b7e4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b7e8:	d304      	bcc.n	800b7f4 <sinf+0x30>
 800b7ea:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b7ee:	b003      	add	sp, #12
 800b7f0:	f85d fb04 	ldr.w	pc, [sp], #4
 800b7f4:	4668      	mov	r0, sp
 800b7f6:	f000 f8cf 	bl	800b998 <__ieee754_rem_pio2f>
 800b7fa:	f000 0003 	and.w	r0, r0, #3
 800b7fe:	2801      	cmp	r0, #1
 800b800:	d00a      	beq.n	800b818 <sinf+0x54>
 800b802:	2802      	cmp	r0, #2
 800b804:	d00f      	beq.n	800b826 <sinf+0x62>
 800b806:	b9c0      	cbnz	r0, 800b83a <sinf+0x76>
 800b808:	eddd 0a01 	vldr	s1, [sp, #4]
 800b80c:	ed9d 0a00 	vldr	s0, [sp]
 800b810:	2001      	movs	r0, #1
 800b812:	f000 f879 	bl	800b908 <__kernel_sinf>
 800b816:	e7ea      	b.n	800b7ee <sinf+0x2a>
 800b818:	eddd 0a01 	vldr	s1, [sp, #4]
 800b81c:	ed9d 0a00 	vldr	s0, [sp]
 800b820:	f000 f81a 	bl	800b858 <__kernel_cosf>
 800b824:	e7e3      	b.n	800b7ee <sinf+0x2a>
 800b826:	eddd 0a01 	vldr	s1, [sp, #4]
 800b82a:	ed9d 0a00 	vldr	s0, [sp]
 800b82e:	2001      	movs	r0, #1
 800b830:	f000 f86a 	bl	800b908 <__kernel_sinf>
 800b834:	eeb1 0a40 	vneg.f32	s0, s0
 800b838:	e7d9      	b.n	800b7ee <sinf+0x2a>
 800b83a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b83e:	ed9d 0a00 	vldr	s0, [sp]
 800b842:	f000 f809 	bl	800b858 <__kernel_cosf>
 800b846:	e7f5      	b.n	800b834 <sinf+0x70>
 800b848:	3f490fd8 	.word	0x3f490fd8
 800b84c:	00000000 	.word	0x00000000

0800b850 <__ieee754_sqrtf>:
 800b850:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b854:	4770      	bx	lr
	...

0800b858 <__kernel_cosf>:
 800b858:	ee10 3a10 	vmov	r3, s0
 800b85c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b860:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800b864:	eef0 6a40 	vmov.f32	s13, s0
 800b868:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b86c:	d204      	bcs.n	800b878 <__kernel_cosf+0x20>
 800b86e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800b872:	ee17 2a90 	vmov	r2, s15
 800b876:	b342      	cbz	r2, 800b8ca <__kernel_cosf+0x72>
 800b878:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800b87c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800b8e8 <__kernel_cosf+0x90>
 800b880:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800b8ec <__kernel_cosf+0x94>
 800b884:	4a1a      	ldr	r2, [pc, #104]	@ (800b8f0 <__kernel_cosf+0x98>)
 800b886:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b88a:	4293      	cmp	r3, r2
 800b88c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b8f4 <__kernel_cosf+0x9c>
 800b890:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b894:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800b8f8 <__kernel_cosf+0xa0>
 800b898:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b89c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800b8fc <__kernel_cosf+0xa4>
 800b8a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b8a4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800b900 <__kernel_cosf+0xa8>
 800b8a8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b8ac:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800b8b0:	ee26 6a07 	vmul.f32	s12, s12, s14
 800b8b4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b8b8:	eee7 0a06 	vfma.f32	s1, s14, s12
 800b8bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8c0:	d804      	bhi.n	800b8cc <__kernel_cosf+0x74>
 800b8c2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b8c6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b8ca:	4770      	bx	lr
 800b8cc:	4a0d      	ldr	r2, [pc, #52]	@ (800b904 <__kernel_cosf+0xac>)
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	bf9a      	itte	ls
 800b8d2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800b8d6:	ee07 3a10 	vmovls	s14, r3
 800b8da:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800b8de:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b8e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b8e6:	e7ec      	b.n	800b8c2 <__kernel_cosf+0x6a>
 800b8e8:	ad47d74e 	.word	0xad47d74e
 800b8ec:	310f74f6 	.word	0x310f74f6
 800b8f0:	3e999999 	.word	0x3e999999
 800b8f4:	b493f27c 	.word	0xb493f27c
 800b8f8:	37d00d01 	.word	0x37d00d01
 800b8fc:	bab60b61 	.word	0xbab60b61
 800b900:	3d2aaaab 	.word	0x3d2aaaab
 800b904:	3f480000 	.word	0x3f480000

0800b908 <__kernel_sinf>:
 800b908:	ee10 3a10 	vmov	r3, s0
 800b90c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b910:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800b914:	d204      	bcs.n	800b920 <__kernel_sinf+0x18>
 800b916:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b91a:	ee17 3a90 	vmov	r3, s15
 800b91e:	b35b      	cbz	r3, 800b978 <__kernel_sinf+0x70>
 800b920:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b924:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800b97c <__kernel_sinf+0x74>
 800b928:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800b980 <__kernel_sinf+0x78>
 800b92c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b930:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800b984 <__kernel_sinf+0x7c>
 800b934:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b938:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800b988 <__kernel_sinf+0x80>
 800b93c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b940:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800b98c <__kernel_sinf+0x84>
 800b944:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b948:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b94c:	b930      	cbnz	r0, 800b95c <__kernel_sinf+0x54>
 800b94e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800b990 <__kernel_sinf+0x88>
 800b952:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b956:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b95a:	4770      	bx	lr
 800b95c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b960:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800b964:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b968:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b96c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800b994 <__kernel_sinf+0x8c>
 800b970:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b974:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b978:	4770      	bx	lr
 800b97a:	bf00      	nop
 800b97c:	2f2ec9d3 	.word	0x2f2ec9d3
 800b980:	b2d72f34 	.word	0xb2d72f34
 800b984:	3638ef1b 	.word	0x3638ef1b
 800b988:	b9500d01 	.word	0xb9500d01
 800b98c:	3c088889 	.word	0x3c088889
 800b990:	be2aaaab 	.word	0xbe2aaaab
 800b994:	3e2aaaab 	.word	0x3e2aaaab

0800b998 <__ieee754_rem_pio2f>:
 800b998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b99a:	ee10 6a10 	vmov	r6, s0
 800b99e:	4b88      	ldr	r3, [pc, #544]	@ (800bbc0 <__ieee754_rem_pio2f+0x228>)
 800b9a0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800b9a4:	429d      	cmp	r5, r3
 800b9a6:	b087      	sub	sp, #28
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	d805      	bhi.n	800b9b8 <__ieee754_rem_pio2f+0x20>
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	ed80 0a00 	vstr	s0, [r0]
 800b9b2:	6043      	str	r3, [r0, #4]
 800b9b4:	2000      	movs	r0, #0
 800b9b6:	e022      	b.n	800b9fe <__ieee754_rem_pio2f+0x66>
 800b9b8:	4b82      	ldr	r3, [pc, #520]	@ (800bbc4 <__ieee754_rem_pio2f+0x22c>)
 800b9ba:	429d      	cmp	r5, r3
 800b9bc:	d83a      	bhi.n	800ba34 <__ieee754_rem_pio2f+0x9c>
 800b9be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b9c2:	2e00      	cmp	r6, #0
 800b9c4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800bbc8 <__ieee754_rem_pio2f+0x230>
 800b9c8:	4a80      	ldr	r2, [pc, #512]	@ (800bbcc <__ieee754_rem_pio2f+0x234>)
 800b9ca:	f023 030f 	bic.w	r3, r3, #15
 800b9ce:	dd18      	ble.n	800ba02 <__ieee754_rem_pio2f+0x6a>
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b9d6:	bf09      	itett	eq
 800b9d8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800bbd0 <__ieee754_rem_pio2f+0x238>
 800b9dc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800bbd4 <__ieee754_rem_pio2f+0x23c>
 800b9e0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800bbd8 <__ieee754_rem_pio2f+0x240>
 800b9e4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b9e8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800b9ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b9f0:	ed80 7a00 	vstr	s14, [r0]
 800b9f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b9f8:	edc0 7a01 	vstr	s15, [r0, #4]
 800b9fc:	2001      	movs	r0, #1
 800b9fe:	b007      	add	sp, #28
 800ba00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba02:	4293      	cmp	r3, r2
 800ba04:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ba08:	bf09      	itett	eq
 800ba0a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800bbd0 <__ieee754_rem_pio2f+0x238>
 800ba0e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800bbd4 <__ieee754_rem_pio2f+0x23c>
 800ba12:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800bbd8 <__ieee754_rem_pio2f+0x240>
 800ba16:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ba1a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ba1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba22:	ed80 7a00 	vstr	s14, [r0]
 800ba26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba2a:	edc0 7a01 	vstr	s15, [r0, #4]
 800ba2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba32:	e7e4      	b.n	800b9fe <__ieee754_rem_pio2f+0x66>
 800ba34:	4b69      	ldr	r3, [pc, #420]	@ (800bbdc <__ieee754_rem_pio2f+0x244>)
 800ba36:	429d      	cmp	r5, r3
 800ba38:	d873      	bhi.n	800bb22 <__ieee754_rem_pio2f+0x18a>
 800ba3a:	f000 f8dd 	bl	800bbf8 <fabsf>
 800ba3e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800bbe0 <__ieee754_rem_pio2f+0x248>
 800ba42:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ba46:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ba4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ba4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ba52:	ee17 0a90 	vmov	r0, s15
 800ba56:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800bbc8 <__ieee754_rem_pio2f+0x230>
 800ba5a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ba5e:	281f      	cmp	r0, #31
 800ba60:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800bbd4 <__ieee754_rem_pio2f+0x23c>
 800ba64:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba68:	eeb1 6a47 	vneg.f32	s12, s14
 800ba6c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ba70:	ee16 1a90 	vmov	r1, s13
 800ba74:	dc09      	bgt.n	800ba8a <__ieee754_rem_pio2f+0xf2>
 800ba76:	4a5b      	ldr	r2, [pc, #364]	@ (800bbe4 <__ieee754_rem_pio2f+0x24c>)
 800ba78:	1e47      	subs	r7, r0, #1
 800ba7a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ba7e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ba82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d107      	bne.n	800ba9a <__ieee754_rem_pio2f+0x102>
 800ba8a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ba8e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ba92:	2a08      	cmp	r2, #8
 800ba94:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ba98:	dc14      	bgt.n	800bac4 <__ieee754_rem_pio2f+0x12c>
 800ba9a:	6021      	str	r1, [r4, #0]
 800ba9c:	ed94 7a00 	vldr	s14, [r4]
 800baa0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800baa4:	2e00      	cmp	r6, #0
 800baa6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800baaa:	ed84 0a01 	vstr	s0, [r4, #4]
 800baae:	daa6      	bge.n	800b9fe <__ieee754_rem_pio2f+0x66>
 800bab0:	eeb1 7a47 	vneg.f32	s14, s14
 800bab4:	eeb1 0a40 	vneg.f32	s0, s0
 800bab8:	ed84 7a00 	vstr	s14, [r4]
 800babc:	ed84 0a01 	vstr	s0, [r4, #4]
 800bac0:	4240      	negs	r0, r0
 800bac2:	e79c      	b.n	800b9fe <__ieee754_rem_pio2f+0x66>
 800bac4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800bbd0 <__ieee754_rem_pio2f+0x238>
 800bac8:	eef0 6a40 	vmov.f32	s13, s0
 800bacc:	eee6 6a25 	vfma.f32	s13, s12, s11
 800bad0:	ee70 7a66 	vsub.f32	s15, s0, s13
 800bad4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bad8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800bbd8 <__ieee754_rem_pio2f+0x240>
 800badc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800bae0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800bae4:	ee15 2a90 	vmov	r2, s11
 800bae8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800baec:	1a5b      	subs	r3, r3, r1
 800baee:	2b19      	cmp	r3, #25
 800baf0:	dc04      	bgt.n	800bafc <__ieee754_rem_pio2f+0x164>
 800baf2:	edc4 5a00 	vstr	s11, [r4]
 800baf6:	eeb0 0a66 	vmov.f32	s0, s13
 800bafa:	e7cf      	b.n	800ba9c <__ieee754_rem_pio2f+0x104>
 800bafc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800bbe8 <__ieee754_rem_pio2f+0x250>
 800bb00:	eeb0 0a66 	vmov.f32	s0, s13
 800bb04:	eea6 0a25 	vfma.f32	s0, s12, s11
 800bb08:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800bb0c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800bbec <__ieee754_rem_pio2f+0x254>
 800bb10:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bb14:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800bb18:	ee30 7a67 	vsub.f32	s14, s0, s15
 800bb1c:	ed84 7a00 	vstr	s14, [r4]
 800bb20:	e7bc      	b.n	800ba9c <__ieee754_rem_pio2f+0x104>
 800bb22:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800bb26:	d306      	bcc.n	800bb36 <__ieee754_rem_pio2f+0x19e>
 800bb28:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bb2c:	edc0 7a01 	vstr	s15, [r0, #4]
 800bb30:	edc0 7a00 	vstr	s15, [r0]
 800bb34:	e73e      	b.n	800b9b4 <__ieee754_rem_pio2f+0x1c>
 800bb36:	15ea      	asrs	r2, r5, #23
 800bb38:	3a86      	subs	r2, #134	@ 0x86
 800bb3a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800bb3e:	ee07 3a90 	vmov	s15, r3
 800bb42:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bb46:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800bbf0 <__ieee754_rem_pio2f+0x258>
 800bb4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bb4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb52:	ed8d 7a03 	vstr	s14, [sp, #12]
 800bb56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bb5a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bb5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bb62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb66:	ed8d 7a04 	vstr	s14, [sp, #16]
 800bb6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bb6e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bb72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb76:	edcd 7a05 	vstr	s15, [sp, #20]
 800bb7a:	d11e      	bne.n	800bbba <__ieee754_rem_pio2f+0x222>
 800bb7c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800bb80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb84:	bf0c      	ite	eq
 800bb86:	2301      	moveq	r3, #1
 800bb88:	2302      	movne	r3, #2
 800bb8a:	491a      	ldr	r1, [pc, #104]	@ (800bbf4 <__ieee754_rem_pio2f+0x25c>)
 800bb8c:	9101      	str	r1, [sp, #4]
 800bb8e:	2102      	movs	r1, #2
 800bb90:	9100      	str	r1, [sp, #0]
 800bb92:	a803      	add	r0, sp, #12
 800bb94:	4621      	mov	r1, r4
 800bb96:	f000 f89d 	bl	800bcd4 <__kernel_rem_pio2f>
 800bb9a:	2e00      	cmp	r6, #0
 800bb9c:	f6bf af2f 	bge.w	800b9fe <__ieee754_rem_pio2f+0x66>
 800bba0:	edd4 7a00 	vldr	s15, [r4]
 800bba4:	eef1 7a67 	vneg.f32	s15, s15
 800bba8:	edc4 7a00 	vstr	s15, [r4]
 800bbac:	edd4 7a01 	vldr	s15, [r4, #4]
 800bbb0:	eef1 7a67 	vneg.f32	s15, s15
 800bbb4:	edc4 7a01 	vstr	s15, [r4, #4]
 800bbb8:	e782      	b.n	800bac0 <__ieee754_rem_pio2f+0x128>
 800bbba:	2303      	movs	r3, #3
 800bbbc:	e7e5      	b.n	800bb8a <__ieee754_rem_pio2f+0x1f2>
 800bbbe:	bf00      	nop
 800bbc0:	3f490fd8 	.word	0x3f490fd8
 800bbc4:	4016cbe3 	.word	0x4016cbe3
 800bbc8:	3fc90f80 	.word	0x3fc90f80
 800bbcc:	3fc90fd0 	.word	0x3fc90fd0
 800bbd0:	37354400 	.word	0x37354400
 800bbd4:	37354443 	.word	0x37354443
 800bbd8:	2e85a308 	.word	0x2e85a308
 800bbdc:	43490f80 	.word	0x43490f80
 800bbe0:	3f22f984 	.word	0x3f22f984
 800bbe4:	0800c284 	.word	0x0800c284
 800bbe8:	2e85a300 	.word	0x2e85a300
 800bbec:	248d3132 	.word	0x248d3132
 800bbf0:	43800000 	.word	0x43800000
 800bbf4:	0800c304 	.word	0x0800c304

0800bbf8 <fabsf>:
 800bbf8:	ee10 3a10 	vmov	r3, s0
 800bbfc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc00:	ee00 3a10 	vmov	s0, r3
 800bc04:	4770      	bx	lr
	...

0800bc08 <scalbnf>:
 800bc08:	ee10 3a10 	vmov	r3, s0
 800bc0c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800bc10:	d02b      	beq.n	800bc6a <scalbnf+0x62>
 800bc12:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800bc16:	d302      	bcc.n	800bc1e <scalbnf+0x16>
 800bc18:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bc1c:	4770      	bx	lr
 800bc1e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800bc22:	d123      	bne.n	800bc6c <scalbnf+0x64>
 800bc24:	4b24      	ldr	r3, [pc, #144]	@ (800bcb8 <scalbnf+0xb0>)
 800bc26:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800bcbc <scalbnf+0xb4>
 800bc2a:	4298      	cmp	r0, r3
 800bc2c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bc30:	db17      	blt.n	800bc62 <scalbnf+0x5a>
 800bc32:	ee10 3a10 	vmov	r3, s0
 800bc36:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bc3a:	3a19      	subs	r2, #25
 800bc3c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bc40:	4288      	cmp	r0, r1
 800bc42:	dd15      	ble.n	800bc70 <scalbnf+0x68>
 800bc44:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800bcc0 <scalbnf+0xb8>
 800bc48:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800bcc4 <scalbnf+0xbc>
 800bc4c:	ee10 3a10 	vmov	r3, s0
 800bc50:	eeb0 7a67 	vmov.f32	s14, s15
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	bfb8      	it	lt
 800bc58:	eef0 7a66 	vmovlt.f32	s15, s13
 800bc5c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800bc60:	4770      	bx	lr
 800bc62:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bcc8 <scalbnf+0xc0>
 800bc66:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bc6a:	4770      	bx	lr
 800bc6c:	0dd2      	lsrs	r2, r2, #23
 800bc6e:	e7e5      	b.n	800bc3c <scalbnf+0x34>
 800bc70:	4410      	add	r0, r2
 800bc72:	28fe      	cmp	r0, #254	@ 0xfe
 800bc74:	dce6      	bgt.n	800bc44 <scalbnf+0x3c>
 800bc76:	2800      	cmp	r0, #0
 800bc78:	dd06      	ble.n	800bc88 <scalbnf+0x80>
 800bc7a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bc7e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bc82:	ee00 3a10 	vmov	s0, r3
 800bc86:	4770      	bx	lr
 800bc88:	f110 0f16 	cmn.w	r0, #22
 800bc8c:	da09      	bge.n	800bca2 <scalbnf+0x9a>
 800bc8e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800bcc8 <scalbnf+0xc0>
 800bc92:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800bccc <scalbnf+0xc4>
 800bc96:	ee10 3a10 	vmov	r3, s0
 800bc9a:	eeb0 7a67 	vmov.f32	s14, s15
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	e7d9      	b.n	800bc56 <scalbnf+0x4e>
 800bca2:	3019      	adds	r0, #25
 800bca4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bca8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bcac:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800bcd0 <scalbnf+0xc8>
 800bcb0:	ee07 3a90 	vmov	s15, r3
 800bcb4:	e7d7      	b.n	800bc66 <scalbnf+0x5e>
 800bcb6:	bf00      	nop
 800bcb8:	ffff3cb0 	.word	0xffff3cb0
 800bcbc:	4c000000 	.word	0x4c000000
 800bcc0:	7149f2ca 	.word	0x7149f2ca
 800bcc4:	f149f2ca 	.word	0xf149f2ca
 800bcc8:	0da24260 	.word	0x0da24260
 800bccc:	8da24260 	.word	0x8da24260
 800bcd0:	33000000 	.word	0x33000000

0800bcd4 <__kernel_rem_pio2f>:
 800bcd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd8:	ed2d 8b04 	vpush	{d8-d9}
 800bcdc:	b0d9      	sub	sp, #356	@ 0x164
 800bcde:	4690      	mov	r8, r2
 800bce0:	9001      	str	r0, [sp, #4]
 800bce2:	4ab6      	ldr	r2, [pc, #728]	@ (800bfbc <__kernel_rem_pio2f+0x2e8>)
 800bce4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800bce6:	f118 0f04 	cmn.w	r8, #4
 800bcea:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800bcee:	460f      	mov	r7, r1
 800bcf0:	f103 3bff 	add.w	fp, r3, #4294967295
 800bcf4:	db26      	blt.n	800bd44 <__kernel_rem_pio2f+0x70>
 800bcf6:	f1b8 0203 	subs.w	r2, r8, #3
 800bcfa:	bf48      	it	mi
 800bcfc:	f108 0204 	addmi.w	r2, r8, #4
 800bd00:	10d2      	asrs	r2, r2, #3
 800bd02:	1c55      	adds	r5, r2, #1
 800bd04:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800bd06:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800bfcc <__kernel_rem_pio2f+0x2f8>
 800bd0a:	00e8      	lsls	r0, r5, #3
 800bd0c:	eba2 060b 	sub.w	r6, r2, fp
 800bd10:	9002      	str	r0, [sp, #8]
 800bd12:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800bd16:	eb0a 0c0b 	add.w	ip, sl, fp
 800bd1a:	ac1c      	add	r4, sp, #112	@ 0x70
 800bd1c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800bd20:	2000      	movs	r0, #0
 800bd22:	4560      	cmp	r0, ip
 800bd24:	dd10      	ble.n	800bd48 <__kernel_rem_pio2f+0x74>
 800bd26:	a91c      	add	r1, sp, #112	@ 0x70
 800bd28:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800bd2c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800bd30:	2600      	movs	r6, #0
 800bd32:	4556      	cmp	r6, sl
 800bd34:	dc24      	bgt.n	800bd80 <__kernel_rem_pio2f+0xac>
 800bd36:	f8dd e004 	ldr.w	lr, [sp, #4]
 800bd3a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800bfcc <__kernel_rem_pio2f+0x2f8>
 800bd3e:	4684      	mov	ip, r0
 800bd40:	2400      	movs	r4, #0
 800bd42:	e016      	b.n	800bd72 <__kernel_rem_pio2f+0x9e>
 800bd44:	2200      	movs	r2, #0
 800bd46:	e7dc      	b.n	800bd02 <__kernel_rem_pio2f+0x2e>
 800bd48:	42c6      	cmn	r6, r0
 800bd4a:	bf5d      	ittte	pl
 800bd4c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800bd50:	ee07 1a90 	vmovpl	s15, r1
 800bd54:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800bd58:	eef0 7a47 	vmovmi.f32	s15, s14
 800bd5c:	ece4 7a01 	vstmia	r4!, {s15}
 800bd60:	3001      	adds	r0, #1
 800bd62:	e7de      	b.n	800bd22 <__kernel_rem_pio2f+0x4e>
 800bd64:	ecfe 6a01 	vldmia	lr!, {s13}
 800bd68:	ed3c 7a01 	vldmdb	ip!, {s14}
 800bd6c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bd70:	3401      	adds	r4, #1
 800bd72:	455c      	cmp	r4, fp
 800bd74:	ddf6      	ble.n	800bd64 <__kernel_rem_pio2f+0x90>
 800bd76:	ece9 7a01 	vstmia	r9!, {s15}
 800bd7a:	3601      	adds	r6, #1
 800bd7c:	3004      	adds	r0, #4
 800bd7e:	e7d8      	b.n	800bd32 <__kernel_rem_pio2f+0x5e>
 800bd80:	a908      	add	r1, sp, #32
 800bd82:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bd86:	9104      	str	r1, [sp, #16]
 800bd88:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800bd8a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800bfc8 <__kernel_rem_pio2f+0x2f4>
 800bd8e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800bfc4 <__kernel_rem_pio2f+0x2f0>
 800bd92:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800bd96:	9203      	str	r2, [sp, #12]
 800bd98:	4654      	mov	r4, sl
 800bd9a:	00a2      	lsls	r2, r4, #2
 800bd9c:	9205      	str	r2, [sp, #20]
 800bd9e:	aa58      	add	r2, sp, #352	@ 0x160
 800bda0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800bda4:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800bda8:	a944      	add	r1, sp, #272	@ 0x110
 800bdaa:	aa08      	add	r2, sp, #32
 800bdac:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800bdb0:	4694      	mov	ip, r2
 800bdb2:	4626      	mov	r6, r4
 800bdb4:	2e00      	cmp	r6, #0
 800bdb6:	dc4c      	bgt.n	800be52 <__kernel_rem_pio2f+0x17e>
 800bdb8:	4628      	mov	r0, r5
 800bdba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bdbe:	f7ff ff23 	bl	800bc08 <scalbnf>
 800bdc2:	eeb0 8a40 	vmov.f32	s16, s0
 800bdc6:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800bdca:	ee28 0a00 	vmul.f32	s0, s16, s0
 800bdce:	f000 f9e9 	bl	800c1a4 <floorf>
 800bdd2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800bdd6:	eea0 8a67 	vfms.f32	s16, s0, s15
 800bdda:	2d00      	cmp	r5, #0
 800bddc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bde0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800bde4:	ee17 9a90 	vmov	r9, s15
 800bde8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bdec:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bdf0:	dd41      	ble.n	800be76 <__kernel_rem_pio2f+0x1a2>
 800bdf2:	f104 3cff 	add.w	ip, r4, #4294967295
 800bdf6:	a908      	add	r1, sp, #32
 800bdf8:	f1c5 0e08 	rsb	lr, r5, #8
 800bdfc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800be00:	fa46 f00e 	asr.w	r0, r6, lr
 800be04:	4481      	add	r9, r0
 800be06:	fa00 f00e 	lsl.w	r0, r0, lr
 800be0a:	1a36      	subs	r6, r6, r0
 800be0c:	f1c5 0007 	rsb	r0, r5, #7
 800be10:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800be14:	4106      	asrs	r6, r0
 800be16:	2e00      	cmp	r6, #0
 800be18:	dd3c      	ble.n	800be94 <__kernel_rem_pio2f+0x1c0>
 800be1a:	f04f 0e00 	mov.w	lr, #0
 800be1e:	f109 0901 	add.w	r9, r9, #1
 800be22:	4670      	mov	r0, lr
 800be24:	4574      	cmp	r4, lr
 800be26:	dc68      	bgt.n	800befa <__kernel_rem_pio2f+0x226>
 800be28:	2d00      	cmp	r5, #0
 800be2a:	dd03      	ble.n	800be34 <__kernel_rem_pio2f+0x160>
 800be2c:	2d01      	cmp	r5, #1
 800be2e:	d074      	beq.n	800bf1a <__kernel_rem_pio2f+0x246>
 800be30:	2d02      	cmp	r5, #2
 800be32:	d07d      	beq.n	800bf30 <__kernel_rem_pio2f+0x25c>
 800be34:	2e02      	cmp	r6, #2
 800be36:	d12d      	bne.n	800be94 <__kernel_rem_pio2f+0x1c0>
 800be38:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800be3c:	ee30 8a48 	vsub.f32	s16, s0, s16
 800be40:	b340      	cbz	r0, 800be94 <__kernel_rem_pio2f+0x1c0>
 800be42:	4628      	mov	r0, r5
 800be44:	9306      	str	r3, [sp, #24]
 800be46:	f7ff fedf 	bl	800bc08 <scalbnf>
 800be4a:	9b06      	ldr	r3, [sp, #24]
 800be4c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800be50:	e020      	b.n	800be94 <__kernel_rem_pio2f+0x1c0>
 800be52:	ee60 7a28 	vmul.f32	s15, s0, s17
 800be56:	3e01      	subs	r6, #1
 800be58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800be5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be60:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800be64:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800be68:	ecac 0a01 	vstmia	ip!, {s0}
 800be6c:	ed30 0a01 	vldmdb	r0!, {s0}
 800be70:	ee37 0a80 	vadd.f32	s0, s15, s0
 800be74:	e79e      	b.n	800bdb4 <__kernel_rem_pio2f+0xe0>
 800be76:	d105      	bne.n	800be84 <__kernel_rem_pio2f+0x1b0>
 800be78:	1e60      	subs	r0, r4, #1
 800be7a:	a908      	add	r1, sp, #32
 800be7c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800be80:	11f6      	asrs	r6, r6, #7
 800be82:	e7c8      	b.n	800be16 <__kernel_rem_pio2f+0x142>
 800be84:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800be88:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800be8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be90:	da31      	bge.n	800bef6 <__kernel_rem_pio2f+0x222>
 800be92:	2600      	movs	r6, #0
 800be94:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800be98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be9c:	f040 8098 	bne.w	800bfd0 <__kernel_rem_pio2f+0x2fc>
 800bea0:	1e60      	subs	r0, r4, #1
 800bea2:	2200      	movs	r2, #0
 800bea4:	4550      	cmp	r0, sl
 800bea6:	da4b      	bge.n	800bf40 <__kernel_rem_pio2f+0x26c>
 800bea8:	2a00      	cmp	r2, #0
 800beaa:	d065      	beq.n	800bf78 <__kernel_rem_pio2f+0x2a4>
 800beac:	3c01      	subs	r4, #1
 800beae:	ab08      	add	r3, sp, #32
 800beb0:	3d08      	subs	r5, #8
 800beb2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d0f8      	beq.n	800beac <__kernel_rem_pio2f+0x1d8>
 800beba:	4628      	mov	r0, r5
 800bebc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bec0:	f7ff fea2 	bl	800bc08 <scalbnf>
 800bec4:	1c63      	adds	r3, r4, #1
 800bec6:	aa44      	add	r2, sp, #272	@ 0x110
 800bec8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800bfc8 <__kernel_rem_pio2f+0x2f4>
 800becc:	0099      	lsls	r1, r3, #2
 800bece:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800bed2:	4623      	mov	r3, r4
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	f280 80a9 	bge.w	800c02c <__kernel_rem_pio2f+0x358>
 800beda:	4623      	mov	r3, r4
 800bedc:	2b00      	cmp	r3, #0
 800bede:	f2c0 80c7 	blt.w	800c070 <__kernel_rem_pio2f+0x39c>
 800bee2:	aa44      	add	r2, sp, #272	@ 0x110
 800bee4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800bee8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800bfc0 <__kernel_rem_pio2f+0x2ec>
 800beec:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800bfcc <__kernel_rem_pio2f+0x2f8>
 800bef0:	2000      	movs	r0, #0
 800bef2:	1ae2      	subs	r2, r4, r3
 800bef4:	e0b1      	b.n	800c05a <__kernel_rem_pio2f+0x386>
 800bef6:	2602      	movs	r6, #2
 800bef8:	e78f      	b.n	800be1a <__kernel_rem_pio2f+0x146>
 800befa:	f852 1b04 	ldr.w	r1, [r2], #4
 800befe:	b948      	cbnz	r0, 800bf14 <__kernel_rem_pio2f+0x240>
 800bf00:	b121      	cbz	r1, 800bf0c <__kernel_rem_pio2f+0x238>
 800bf02:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800bf06:	f842 1c04 	str.w	r1, [r2, #-4]
 800bf0a:	2101      	movs	r1, #1
 800bf0c:	f10e 0e01 	add.w	lr, lr, #1
 800bf10:	4608      	mov	r0, r1
 800bf12:	e787      	b.n	800be24 <__kernel_rem_pio2f+0x150>
 800bf14:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800bf18:	e7f5      	b.n	800bf06 <__kernel_rem_pio2f+0x232>
 800bf1a:	f104 3cff 	add.w	ip, r4, #4294967295
 800bf1e:	aa08      	add	r2, sp, #32
 800bf20:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800bf24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bf28:	a908      	add	r1, sp, #32
 800bf2a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800bf2e:	e781      	b.n	800be34 <__kernel_rem_pio2f+0x160>
 800bf30:	f104 3cff 	add.w	ip, r4, #4294967295
 800bf34:	aa08      	add	r2, sp, #32
 800bf36:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800bf3a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800bf3e:	e7f3      	b.n	800bf28 <__kernel_rem_pio2f+0x254>
 800bf40:	a908      	add	r1, sp, #32
 800bf42:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800bf46:	3801      	subs	r0, #1
 800bf48:	430a      	orrs	r2, r1
 800bf4a:	e7ab      	b.n	800bea4 <__kernel_rem_pio2f+0x1d0>
 800bf4c:	3201      	adds	r2, #1
 800bf4e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800bf52:	2e00      	cmp	r6, #0
 800bf54:	d0fa      	beq.n	800bf4c <__kernel_rem_pio2f+0x278>
 800bf56:	9905      	ldr	r1, [sp, #20]
 800bf58:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800bf5c:	eb0d 0001 	add.w	r0, sp, r1
 800bf60:	18e6      	adds	r6, r4, r3
 800bf62:	a91c      	add	r1, sp, #112	@ 0x70
 800bf64:	f104 0c01 	add.w	ip, r4, #1
 800bf68:	384c      	subs	r0, #76	@ 0x4c
 800bf6a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800bf6e:	4422      	add	r2, r4
 800bf70:	4562      	cmp	r2, ip
 800bf72:	da04      	bge.n	800bf7e <__kernel_rem_pio2f+0x2aa>
 800bf74:	4614      	mov	r4, r2
 800bf76:	e710      	b.n	800bd9a <__kernel_rem_pio2f+0xc6>
 800bf78:	9804      	ldr	r0, [sp, #16]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	e7e7      	b.n	800bf4e <__kernel_rem_pio2f+0x27a>
 800bf7e:	9903      	ldr	r1, [sp, #12]
 800bf80:	f8dd e004 	ldr.w	lr, [sp, #4]
 800bf84:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800bf88:	9105      	str	r1, [sp, #20]
 800bf8a:	ee07 1a90 	vmov	s15, r1
 800bf8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf92:	2400      	movs	r4, #0
 800bf94:	ece6 7a01 	vstmia	r6!, {s15}
 800bf98:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800bfcc <__kernel_rem_pio2f+0x2f8>
 800bf9c:	46b1      	mov	r9, r6
 800bf9e:	455c      	cmp	r4, fp
 800bfa0:	dd04      	ble.n	800bfac <__kernel_rem_pio2f+0x2d8>
 800bfa2:	ece0 7a01 	vstmia	r0!, {s15}
 800bfa6:	f10c 0c01 	add.w	ip, ip, #1
 800bfaa:	e7e1      	b.n	800bf70 <__kernel_rem_pio2f+0x29c>
 800bfac:	ecfe 6a01 	vldmia	lr!, {s13}
 800bfb0:	ed39 7a01 	vldmdb	r9!, {s14}
 800bfb4:	3401      	adds	r4, #1
 800bfb6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bfba:	e7f0      	b.n	800bf9e <__kernel_rem_pio2f+0x2ca>
 800bfbc:	0800c648 	.word	0x0800c648
 800bfc0:	0800c61c 	.word	0x0800c61c
 800bfc4:	43800000 	.word	0x43800000
 800bfc8:	3b800000 	.word	0x3b800000
 800bfcc:	00000000 	.word	0x00000000
 800bfd0:	9b02      	ldr	r3, [sp, #8]
 800bfd2:	eeb0 0a48 	vmov.f32	s0, s16
 800bfd6:	eba3 0008 	sub.w	r0, r3, r8
 800bfda:	f7ff fe15 	bl	800bc08 <scalbnf>
 800bfde:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800bfc4 <__kernel_rem_pio2f+0x2f0>
 800bfe2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800bfe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfea:	db19      	blt.n	800c020 <__kernel_rem_pio2f+0x34c>
 800bfec:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800bfc8 <__kernel_rem_pio2f+0x2f4>
 800bff0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800bff4:	aa08      	add	r2, sp, #32
 800bff6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bffa:	3508      	adds	r5, #8
 800bffc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c000:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c004:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c008:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c00c:	ee10 3a10 	vmov	r3, s0
 800c010:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c014:	ee17 3a90 	vmov	r3, s15
 800c018:	3401      	adds	r4, #1
 800c01a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c01e:	e74c      	b.n	800beba <__kernel_rem_pio2f+0x1e6>
 800c020:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c024:	aa08      	add	r2, sp, #32
 800c026:	ee10 3a10 	vmov	r3, s0
 800c02a:	e7f6      	b.n	800c01a <__kernel_rem_pio2f+0x346>
 800c02c:	a808      	add	r0, sp, #32
 800c02e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c032:	9001      	str	r0, [sp, #4]
 800c034:	ee07 0a90 	vmov	s15, r0
 800c038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c03c:	3b01      	subs	r3, #1
 800c03e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c042:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c046:	ed62 7a01 	vstmdb	r2!, {s15}
 800c04a:	e743      	b.n	800bed4 <__kernel_rem_pio2f+0x200>
 800c04c:	ecfc 6a01 	vldmia	ip!, {s13}
 800c050:	ecb5 7a01 	vldmia	r5!, {s14}
 800c054:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c058:	3001      	adds	r0, #1
 800c05a:	4550      	cmp	r0, sl
 800c05c:	dc01      	bgt.n	800c062 <__kernel_rem_pio2f+0x38e>
 800c05e:	4290      	cmp	r0, r2
 800c060:	ddf4      	ble.n	800c04c <__kernel_rem_pio2f+0x378>
 800c062:	a858      	add	r0, sp, #352	@ 0x160
 800c064:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c068:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800c06c:	3b01      	subs	r3, #1
 800c06e:	e735      	b.n	800bedc <__kernel_rem_pio2f+0x208>
 800c070:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c072:	2b02      	cmp	r3, #2
 800c074:	dc09      	bgt.n	800c08a <__kernel_rem_pio2f+0x3b6>
 800c076:	2b00      	cmp	r3, #0
 800c078:	dc27      	bgt.n	800c0ca <__kernel_rem_pio2f+0x3f6>
 800c07a:	d040      	beq.n	800c0fe <__kernel_rem_pio2f+0x42a>
 800c07c:	f009 0007 	and.w	r0, r9, #7
 800c080:	b059      	add	sp, #356	@ 0x164
 800c082:	ecbd 8b04 	vpop	{d8-d9}
 800c086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c08a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c08c:	2b03      	cmp	r3, #3
 800c08e:	d1f5      	bne.n	800c07c <__kernel_rem_pio2f+0x3a8>
 800c090:	aa30      	add	r2, sp, #192	@ 0xc0
 800c092:	1f0b      	subs	r3, r1, #4
 800c094:	4413      	add	r3, r2
 800c096:	461a      	mov	r2, r3
 800c098:	4620      	mov	r0, r4
 800c09a:	2800      	cmp	r0, #0
 800c09c:	dc50      	bgt.n	800c140 <__kernel_rem_pio2f+0x46c>
 800c09e:	4622      	mov	r2, r4
 800c0a0:	2a01      	cmp	r2, #1
 800c0a2:	dc5d      	bgt.n	800c160 <__kernel_rem_pio2f+0x48c>
 800c0a4:	ab30      	add	r3, sp, #192	@ 0xc0
 800c0a6:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800bfcc <__kernel_rem_pio2f+0x2f8>
 800c0aa:	440b      	add	r3, r1
 800c0ac:	2c01      	cmp	r4, #1
 800c0ae:	dc67      	bgt.n	800c180 <__kernel_rem_pio2f+0x4ac>
 800c0b0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800c0b4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800c0b8:	2e00      	cmp	r6, #0
 800c0ba:	d167      	bne.n	800c18c <__kernel_rem_pio2f+0x4b8>
 800c0bc:	edc7 6a00 	vstr	s13, [r7]
 800c0c0:	ed87 7a01 	vstr	s14, [r7, #4]
 800c0c4:	edc7 7a02 	vstr	s15, [r7, #8]
 800c0c8:	e7d8      	b.n	800c07c <__kernel_rem_pio2f+0x3a8>
 800c0ca:	ab30      	add	r3, sp, #192	@ 0xc0
 800c0cc:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800bfcc <__kernel_rem_pio2f+0x2f8>
 800c0d0:	440b      	add	r3, r1
 800c0d2:	4622      	mov	r2, r4
 800c0d4:	2a00      	cmp	r2, #0
 800c0d6:	da24      	bge.n	800c122 <__kernel_rem_pio2f+0x44e>
 800c0d8:	b34e      	cbz	r6, 800c12e <__kernel_rem_pio2f+0x45a>
 800c0da:	eef1 7a47 	vneg.f32	s15, s14
 800c0de:	edc7 7a00 	vstr	s15, [r7]
 800c0e2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800c0e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c0ea:	aa31      	add	r2, sp, #196	@ 0xc4
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	429c      	cmp	r4, r3
 800c0f0:	da20      	bge.n	800c134 <__kernel_rem_pio2f+0x460>
 800c0f2:	b10e      	cbz	r6, 800c0f8 <__kernel_rem_pio2f+0x424>
 800c0f4:	eef1 7a67 	vneg.f32	s15, s15
 800c0f8:	edc7 7a01 	vstr	s15, [r7, #4]
 800c0fc:	e7be      	b.n	800c07c <__kernel_rem_pio2f+0x3a8>
 800c0fe:	ab30      	add	r3, sp, #192	@ 0xc0
 800c100:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800bfcc <__kernel_rem_pio2f+0x2f8>
 800c104:	440b      	add	r3, r1
 800c106:	2c00      	cmp	r4, #0
 800c108:	da05      	bge.n	800c116 <__kernel_rem_pio2f+0x442>
 800c10a:	b10e      	cbz	r6, 800c110 <__kernel_rem_pio2f+0x43c>
 800c10c:	eef1 7a67 	vneg.f32	s15, s15
 800c110:	edc7 7a00 	vstr	s15, [r7]
 800c114:	e7b2      	b.n	800c07c <__kernel_rem_pio2f+0x3a8>
 800c116:	ed33 7a01 	vldmdb	r3!, {s14}
 800c11a:	3c01      	subs	r4, #1
 800c11c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c120:	e7f1      	b.n	800c106 <__kernel_rem_pio2f+0x432>
 800c122:	ed73 7a01 	vldmdb	r3!, {s15}
 800c126:	3a01      	subs	r2, #1
 800c128:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c12c:	e7d2      	b.n	800c0d4 <__kernel_rem_pio2f+0x400>
 800c12e:	eef0 7a47 	vmov.f32	s15, s14
 800c132:	e7d4      	b.n	800c0de <__kernel_rem_pio2f+0x40a>
 800c134:	ecb2 7a01 	vldmia	r2!, {s14}
 800c138:	3301      	adds	r3, #1
 800c13a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c13e:	e7d6      	b.n	800c0ee <__kernel_rem_pio2f+0x41a>
 800c140:	ed72 7a01 	vldmdb	r2!, {s15}
 800c144:	edd2 6a01 	vldr	s13, [r2, #4]
 800c148:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c14c:	3801      	subs	r0, #1
 800c14e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c152:	ed82 7a00 	vstr	s14, [r2]
 800c156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c15a:	edc2 7a01 	vstr	s15, [r2, #4]
 800c15e:	e79c      	b.n	800c09a <__kernel_rem_pio2f+0x3c6>
 800c160:	ed73 7a01 	vldmdb	r3!, {s15}
 800c164:	edd3 6a01 	vldr	s13, [r3, #4]
 800c168:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c16c:	3a01      	subs	r2, #1
 800c16e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c172:	ed83 7a00 	vstr	s14, [r3]
 800c176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c17a:	edc3 7a01 	vstr	s15, [r3, #4]
 800c17e:	e78f      	b.n	800c0a0 <__kernel_rem_pio2f+0x3cc>
 800c180:	ed33 7a01 	vldmdb	r3!, {s14}
 800c184:	3c01      	subs	r4, #1
 800c186:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c18a:	e78f      	b.n	800c0ac <__kernel_rem_pio2f+0x3d8>
 800c18c:	eef1 6a66 	vneg.f32	s13, s13
 800c190:	eeb1 7a47 	vneg.f32	s14, s14
 800c194:	edc7 6a00 	vstr	s13, [r7]
 800c198:	ed87 7a01 	vstr	s14, [r7, #4]
 800c19c:	eef1 7a67 	vneg.f32	s15, s15
 800c1a0:	e790      	b.n	800c0c4 <__kernel_rem_pio2f+0x3f0>
 800c1a2:	bf00      	nop

0800c1a4 <floorf>:
 800c1a4:	ee10 3a10 	vmov	r3, s0
 800c1a8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c1ac:	3a7f      	subs	r2, #127	@ 0x7f
 800c1ae:	2a16      	cmp	r2, #22
 800c1b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c1b4:	dc2b      	bgt.n	800c20e <floorf+0x6a>
 800c1b6:	2a00      	cmp	r2, #0
 800c1b8:	da12      	bge.n	800c1e0 <floorf+0x3c>
 800c1ba:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c220 <floorf+0x7c>
 800c1be:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c1c2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c1c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1ca:	dd06      	ble.n	800c1da <floorf+0x36>
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	da24      	bge.n	800c21a <floorf+0x76>
 800c1d0:	2900      	cmp	r1, #0
 800c1d2:	4b14      	ldr	r3, [pc, #80]	@ (800c224 <floorf+0x80>)
 800c1d4:	bf08      	it	eq
 800c1d6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800c1da:	ee00 3a10 	vmov	s0, r3
 800c1de:	4770      	bx	lr
 800c1e0:	4911      	ldr	r1, [pc, #68]	@ (800c228 <floorf+0x84>)
 800c1e2:	4111      	asrs	r1, r2
 800c1e4:	420b      	tst	r3, r1
 800c1e6:	d0fa      	beq.n	800c1de <floorf+0x3a>
 800c1e8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800c220 <floorf+0x7c>
 800c1ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c1f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c1f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1f8:	ddef      	ble.n	800c1da <floorf+0x36>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	bfbe      	ittt	lt
 800c1fe:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800c202:	fa40 f202 	asrlt.w	r2, r0, r2
 800c206:	189b      	addlt	r3, r3, r2
 800c208:	ea23 0301 	bic.w	r3, r3, r1
 800c20c:	e7e5      	b.n	800c1da <floorf+0x36>
 800c20e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c212:	d3e4      	bcc.n	800c1de <floorf+0x3a>
 800c214:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c218:	4770      	bx	lr
 800c21a:	2300      	movs	r3, #0
 800c21c:	e7dd      	b.n	800c1da <floorf+0x36>
 800c21e:	bf00      	nop
 800c220:	7149f2ca 	.word	0x7149f2ca
 800c224:	bf800000 	.word	0xbf800000
 800c228:	007fffff 	.word	0x007fffff

0800c22c <_init>:
 800c22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c22e:	bf00      	nop
 800c230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c232:	bc08      	pop	{r3}
 800c234:	469e      	mov	lr, r3
 800c236:	4770      	bx	lr

0800c238 <_fini>:
 800c238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c23a:	bf00      	nop
 800c23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c23e:	bc08      	pop	{r3}
 800c240:	469e      	mov	lr, r3
 800c242:	4770      	bx	lr
