Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:35:28 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_place_timing_summary.rpt
| Design       : mcml
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 356 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.710   -33019.426                   4935                33563        0.080        0.000                      0                33563        3.950        0.000                       0                 17418  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -23.710   -33019.426                   4935                33190        0.080        0.000                      0                33190        3.950        0.000                       0                 17418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.952        0.000                      0                  373        0.648        0.000                      0                  373  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         4935  Failing Endpoints,  Worst Slack      -23.710ns,  Total Violation   -33019.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.710ns  (required time - arrival time)
  Source:                 u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        33.672ns  (logic 18.791ns (55.806%)  route 14.881ns (44.194%))
  Logic Levels:           95  (CARRY4=69 DSP48E1=2 LUT1=1 LUT2=2 LUT3=5 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.704     0.704    u_calc/dropSpin/scattererReflector/squareRoot1_6/clk
    SLICE_X47Y85         FDRE                                         r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[2]/Q
                         net (fo=7, estimated)        0.562     1.607    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[2]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.097     1.704 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_620__0/O
                         net (fo=1, routed)           0.000     1.704    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_620__0_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.005 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_595__0/CO[3]
                         net (fo=1, estimated)        0.000     2.005    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_595__0_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.094 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_594__0/CO[3]
                         net (fo=1, estimated)        0.000     2.094    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_594__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.183 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_543__0/CO[3]
                         net (fo=1, estimated)        0.000     2.183    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_543__0_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.272 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_542__0/CO[3]
                         net (fo=1, estimated)        0.000     2.272    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_542__0_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.361 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_466__0/CO[3]
                         net (fo=1, estimated)        0.000     2.361    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_466__0_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.450 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_465__0/CO[3]
                         net (fo=1, estimated)        0.000     2.450    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_465__0_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.539 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_386__0/CO[3]
                         net (fo=1, estimated)        0.000     2.539    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_386__0_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.628 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_385__0/CO[3]
                         net (fo=1, estimated)        0.000     2.628    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_385__0_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.717 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_316__0/CO[3]
                         net (fo=1, estimated)        0.000     2.717    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_316__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.806 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_315__0/CO[3]
                         net (fo=1, estimated)        0.000     2.806    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_315__0_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.895 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_252__0/CO[3]
                         net (fo=1, estimated)        0.000     2.895    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_252__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.984 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_251__0/CO[3]
                         net (fo=1, estimated)        0.000     2.984    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_251__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.073 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_188__0/CO[3]
                         net (fo=1, estimated)        0.000     3.073    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_188__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.162 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_187__0/CO[3]
                         net (fo=1, estimated)        0.000     3.162    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_187__0_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.321 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_126__0/O[0]
                         net (fo=2, estimated)        0.684     4.005    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__122[56]
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.224     4.229 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_77__0/O
                         net (fo=1, routed)           0.000     4.229    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_77__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.624 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_23__0/CO[3]
                         net (fo=415, estimated)      1.035     5.659    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__121
    SLICE_X53Y78         LUT3 (Prop_lut3_I2_O)        0.097     5.756 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[7]_i_12__0/O
                         net (fo=1, routed)           0.000     5.756    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[7]_i_12__0_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.151 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_8__0/CO[3]
                         net (fo=1, estimated)        0.000     6.151    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_8__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.240 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_8__0/CO[3]
                         net (fo=1, estimated)        0.000     6.240    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_8__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.329 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_8__0/CO[3]
                         net (fo=1, estimated)        0.000     6.329    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_8__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.418 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[19]_i_8__0/CO[3]
                         net (fo=1, estimated)        0.000     6.418    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[19]_i_8__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.507 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[23]_i_8__0/CO[3]
                         net (fo=1, estimated)        0.000     6.507    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[23]_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.596 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[27]_i_8__0/CO[3]
                         net (fo=1, estimated)        0.000     6.596    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[27]_i_8__0_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.777 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[31]_i_8__0/O[2]
                         net (fo=7, estimated)        0.992     7.769    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__12[30]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.428     8.197 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_400__0/CO[3]
                         net (fo=1, estimated)        0.000     8.197    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_400__0_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.286 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_330__0/CO[3]
                         net (fo=1, estimated)        0.000     8.286    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_330__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.375 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_327__0/CO[3]
                         net (fo=1, estimated)        0.000     8.375    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_327__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.464 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_265__0/CO[3]
                         net (fo=1, estimated)        0.000     8.464    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_265__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.553 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_262__0/CO[3]
                         net (fo=1, estimated)        0.000     8.553    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_262__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.642 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_201__0/CO[3]
                         net (fo=1, estimated)        0.000     8.642    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_201__0_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.731 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_198__0/CO[3]
                         net (fo=1, estimated)        0.000     8.731    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_198__0_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.961 f  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_137__0/O[1]
                         net (fo=2, estimated)        0.430     9.391    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__132[57]
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.225     9.616 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_82__0/O
                         net (fo=1, estimated)        0.327     9.943    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_82__0_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    10.354 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_24__0/CO[3]
                         net (fo=198, estimated)      0.774    11.128    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_24__0_n_0
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.097    11.225 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_10__0/O
                         net (fo=1, routed)           0.000    11.225    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_10__0_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.620 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_5__0/CO[3]
                         net (fo=1, estimated)        0.000    11.620    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_5__0_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.850 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_5__0/O[1]
                         net (fo=7, estimated)        0.335    12.185    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__13[5]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627    12.812 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_566__0/CO[3]
                         net (fo=1, estimated)        0.000    12.812    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_566__0_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.904 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_499__0/CO[3]
                         net (fo=1, estimated)        0.000    12.904    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_499__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.996 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_498__0/CO[3]
                         net (fo=1, estimated)        0.000    12.996    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_498__0_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_420__0/CO[3]
                         net (fo=1, estimated)        0.000    13.088    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_420__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.180 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_419__0/CO[3]
                         net (fo=1, estimated)        0.000    13.180    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_419__0_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.272 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_343__0/CO[3]
                         net (fo=1, estimated)        0.000    13.272    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_343__0_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.364 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_342__0/CO[3]
                         net (fo=1, estimated)        0.000    13.364    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_342__0_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.456 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_278__0/CO[3]
                         net (fo=1, estimated)        0.000    13.456    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_278__0_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.548 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_277__0/CO[3]
                         net (fo=1, estimated)        0.000    13.548    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_277__0_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.640 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_214__0/CO[3]
                         net (fo=1, estimated)        0.000    13.640    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_214__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.732 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_213__0/CO[3]
                         net (fo=1, estimated)        0.000    13.732    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_213__0_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.824 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_150__0/CO[3]
                         net (fo=1, estimated)        0.000    13.824    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_150__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.916 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_149__0/CO[3]
                         net (fo=1, estimated)        0.000    13.916    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_149__0_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    14.096 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_97__0/O[2]
                         net (fo=2, estimated)        0.688    14.784    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__142[58]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.217    15.001 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_32__0/O
                         net (fo=1, routed)           0.000    15.001    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_32__0_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.403 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_5__0/CO[3]
                         net (fo=331, estimated)      0.757    16.160    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_5__0_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.257 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_7__0/O
                         net (fo=1, routed)           0.000    16.257    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_7__0_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.652 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    16.652    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_2__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.741 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    16.741    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_2__0_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.830 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    16.830    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_2__0_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.919 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    16.919    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_2__0_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.008 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[19]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    17.008    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[19]_i_2__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.097 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[23]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    17.097    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[23]_i_2__0_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.186 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[27]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    17.186    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[27]_i_2__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.420 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[31]_i_2__0/O[3]
                         net (fo=7, estimated)        0.374    17.794    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__14[31]
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.234    18.028 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_62/O
                         net (fo=1, estimated)        0.450    18.478    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_62_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.097    18.575 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_40/O
                         net (fo=1, estimated)        0.095    18.670    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_40_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.097    18.767 f  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_19/O
                         net (fo=1, estimated)        0.203    18.970    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_19_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.097    19.067 f  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6/O
                         net (fo=1, estimated)        0.466    19.533    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.097    19.630 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_1/O
                         net (fo=51, estimated)       0.621    20.251    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/res[31]
    SLICE_X84Y78         LUT3 (Prop_lut3_I1_O)        0.105    20.356 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_243/O
                         net (fo=1, estimated)        0.705    21.061    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[55]
    SLICE_X86Y78         LUT6 (Prop_lut6_I4_O)        0.239    21.300 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_173_rewire/O
                         net (fo=1, estimated)        0.202    21.502    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_173_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.097    21.599 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_75/O
                         net (fo=33, estimated)       0.374    21.973    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14
    SLICE_X88Y82         LUT4 (Prop_lut4_I3_O)        0.097    22.070 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_61__4/O
                         net (fo=4, estimated)        0.295    22.365    u_calc/dropSpin/photon35/op1_36_2_scatterer[5]
    SLICE_X89Y83         LUT3 (Prop_lut3_I0_O)        0.097    22.462 r  u_calc/dropSpin/photon35/c_tmp1_i_65__0/O
                         net (fo=1, routed)           0.000    22.462    u_calc/dropSpin/photon35/c_tmp1_i_65__0_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.874 r  u_calc/dropSpin/photon35/c_tmp1_i_38__3/CO[3]
                         net (fo=1, estimated)        0.000    22.874    u_calc/dropSpin/photon35/c_tmp1_i_38__3_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.963 r  u_calc/dropSpin/photon35/c_tmp1_i_37__4/CO[3]
                         net (fo=1, estimated)        0.000    22.963    u_calc/dropSpin/photon35/c_tmp1_i_37__4_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    23.197 r  u_calc/dropSpin/photon35/c_tmp1_i_36__4/O[3]
                         net (fo=1, estimated)        0.410    23.607    u_calc/dropSpin/photon35/c_tmp1_i_36__4_n_4
    SLICE_X86Y81         LUT5 (Prop_lut5_I0_O)        0.234    23.841 r  u_calc/dropSpin/photon35/c_tmp1_i_16__0/O
                         net (fo=2, estimated)        0.583    24.424    u_calc/dropSpin/scattererReflector/multiplier2_36/A[16]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    27.262 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__1/PCOUT[47]
                         net (fo=1, estimated)        0.000    27.262    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__1_n_106
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107    28.369 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__2/P[4]
                         net (fo=2, estimated)        0.744    29.113    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__2_n_101
    SLICE_X93Y79         LUT2 (Prop_lut2_I0_O)        0.097    29.210 r  u_calc/dropSpin/scattererReflector/multiplier2_36/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    29.210    u_calc/dropSpin/scattererReflector/multiplier2_36/i__carry__0_i_3__2_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.622 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, estimated)        0.000    29.622    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__0_n_0
    SLICE_X93Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.711 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, estimated)        0.000    29.711    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__1_n_0
    SLICE_X93Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    29.941 f  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__2/O[1]
                         net (fo=3, estimated)        0.418    30.359    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__2_n_6
    SLICE_X90Y80         LUT1 (Prop_lut1_I0_O)        0.225    30.584 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[17]_i_7/O
                         net (fo=1, routed)           0.000    30.584    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[17]_i_7_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.963 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[17]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    30.963    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[17]_i_3_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.055 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[21]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    31.055    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[21]_i_3_n_0
    SLICE_X90Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.147 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[25]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    31.147    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[25]_i_3_n_0
    SLICE_X90Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.239 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[29]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    31.239    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[29]_i_3_n_0
    SLICE_X90Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.331 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_20/CO[3]
                         net (fo=1, estimated)        0.000    31.331    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_20_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    31.511 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[23]_i_3/O[2]
                         net (fo=2, estimated)        0.646    32.157    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[23]_i_3_n_5
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.217    32.374 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_13/O
                         net (fo=2, estimated)        0.913    33.287    u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[51]
    SLICE_X92Y78         LUT6 (Prop_lut6_I0_O)        0.097    33.384 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22_rewire/O
                         net (fo=1, estimated)        0.224    33.608    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22_n_0
    SLICE_X92Y78         LUT6 (Prop_lut6_I1_O)        0.097    33.705 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6/O
                         net (fo=31, estimated)       0.574    34.279    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I3_O)        0.097    34.376 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[23]_i_1/O
                         net (fo=1, routed)           0.000    34.376    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[30]_0[23]
    SLICE_X89Y75         FDRE                                         r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=17418, unset)        0.669    10.669    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/clk
    SLICE_X89Y75         FDRE                                         r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[23]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.033    10.666    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[23]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                         -34.376    
  -------------------------------------------------------------------
                         slack                                -23.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_calc/mover/z_mover_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/boundaryChecker/r_z__28_reg[30]_srl29___u_calc_boundaryChecker_r_sleftz__59_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.557%)  route 0.144ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.411     0.411    u_calc/mover/clk
    SLICE_X52Y43         FDRE                                         r  u_calc/mover/z_mover_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  u_calc/mover/z_mover_reg[30]/Q
                         net (fo=3, estimated)        0.144     0.695    u_calc/boundaryChecker/r_z__29_reg[31]_u_calc_hopper_sleftz_hop_reg_r_0[30]
    SLICE_X50Y43         SRLC32E                                      r  u_calc/boundaryChecker/r_z__28_reg[30]_srl29___u_calc_boundaryChecker_r_sleftz__59_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.432     0.432    u_calc/boundaryChecker/clk
    SLICE_X50Y43         SRLC32E                                      r  u_calc/boundaryChecker/r_z__28_reg[30]_srl29___u_calc_boundaryChecker_r_sleftz__59_reg_r/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    u_calc/boundaryChecker/r_z__28_reg[30]_srl29___u_calc_boundaryChecker_r_sleftz__59_reg_r
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X4Y51  u_calc/dropSpin/absorb/x2_P_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.050         5.000       3.950      SLICE_X4Y26  absorptionMatrix/dpram1/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.050         5.000       3.950      SLICE_X4Y26  absorptionMatrix/dpram1/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.341ns (20.249%)  route 1.343ns (79.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.704     0.704    clk
    SLICE_X7Y33          FDRE                                         r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.341     1.045 f  reset_calculator_reg/Q
                         net (fo=4681, estimated)     1.343     2.388    u_calc/rand_u1/r_s1_reg[1]_0
    SLICE_X27Y23         FDCE                                         f  u_calc/rand_u1/r_s1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=17418, unset)        0.669    10.669    u_calc/rand_u1/clk
    SLICE_X27Y23         FDCE                                         r  u_calc/rand_u1/r_s1_reg[23]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X27Y23         FDCE (Recov_fdce_C_CLR)     -0.293    10.340    u_calc/rand_u1/r_s1_reg[23]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                  7.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/rand_u4/r_s1_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.380%)  route 0.462ns (76.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.411     0.411    clk
    SLICE_X7Y33          FDRE                                         r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     0.552 f  reset_calculator_reg/Q
                         net (fo=4681, estimated)     0.462     1.014    u_calc/rand_u4/r_s1_reg[29]_0
    SLICE_X12Y35         FDCE                                         f  u_calc/rand_u4/r_s1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.432     0.432    u_calc/rand_u4/clk
    SLICE_X12Y35         FDCE                                         r  u_calc/rand_u4/r_s1_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.365    u_calc/rand_u4/r_s1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.648    





