// Seed: 1477335099
module module_0 #(
    parameter id_2 = 32'd68
) ();
  tri1 id_1;
  assign id_1 = 1;
  assign {id_1, id_1} = -1;
  wire  _id_2;
  logic id_3;
  ;
  assign id_2 = id_1;
  logic [1 : id_2] id_4;
  ;
  wire [(  -1  +  1  )  -  1 : 1] id_5;
  assign id_3 = ~id_5;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    output supply1 id_7
);
  assign id_2 = id_3;
  assign id_2 = -1 < id_1;
  module_0 modCall_1 ();
  assign id_2 = id_0;
endmodule
