{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 15:31:55 2022 " "Info: Processing started: Fri Aug 26 15:31:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L0502 -c L0502 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L0502 -c L0502" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L0502.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file L0502.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0502 " "Info: Found entity 1: L0502" {  } { { "L0502.bdf" "" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "L0502 " "Info: Elaborating entity \"L0502\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "L0502.bdf" "" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { { 32 640 760 32 "" "" } { 184 640 760 184 "" "" } { 32 640 640 48 "" "" } { 48 640 640 64 "" "" } { 64 640 640 112 "" "" } { 112 640 640 128 "" "" } { 128 640 640 184 "" "" } { 48 760 760 64 "" "" } { 32 760 760 48 "" "" } { 184 760 760 224 "" "" } { 224 760 760 240 "" "" } { 32 616 647 48 "Y0A" "" } { 48 616 647 64 "Y1A" "" } { 96 616 647 112 "Y0B" "" } { 112 616 647 128 "Y1B" "" } { 32 760 791 48 "Y0A" "" } { 48 760 791 64 "Y0B" "" } { 208 760 791 224 "Y1A" "" } { 224 760 794 240 "Y1B" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74247 74247:inst4 " "Info: Elaborating entity \"74247\" for hierarchy \"74247:inst4\"" {  } { { "L0502.bdf" "inst4" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { { 24 784 896 184 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74247:inst4 " "Info: Elaborated megafunction instantiation \"74247:inst4\"" {  } { { "L0502.bdf" "" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { { 24 784 896 184 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74155 74155:inst " "Info: Elaborating entity \"74155\" for hierarchy \"74155:inst\"" {  } { { "L0502.bdf" "inst" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { { 24 496 616 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74155:inst " "Info: Elaborated megafunction instantiation \"74155:inst\"" {  } { { "L0502.bdf" "" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { { 24 496 616 184 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DG0_D\[1\] GND " "Warning (13410): Pin \"DG0_D\[1\]\" is stuck at GND" {  } { { "L0502.bdf" "" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { { 24 952 1128 40 "DG0_D\[6..0\]" "" } { 48 896 945 64 "DG0_D\[0\]" "" } { 64 896 945 80 "DG0_D\[1\]" "" } { 80 896 945 96 "DG0_D\[2\]" "" } { 96 896 945 112 "DG0_D\[3\]" "" } { 112 896 945 128 "DG0_D\[4\]" "" } { 128 896 945 144 "DG0_D\[5\]" "" } { 144 896 945 160 "DG0_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DG1_D\[1\] GND " "Warning (13410): Pin \"DG1_D\[1\]\" is stuck at GND" {  } { { "L0502.bdf" "" { Schematic "C:/Works/Digital Logic/L0502/L0502.bdf" { { 216 960 1136 232 "DG1_D\[6..0\]" "" } { 224 896 945 240 "DG1_D\[0\]" "" } { 240 896 945 256 "DG1_D\[1\]" "" } { 256 896 945 272 "DG1_D\[2\]" "" } { 272 896 945 288 "DG1_D\[3\]" "" } { 288 896 945 304 "DG1_D\[4\]" "" } { 304 896 947 320 "DG1_D\[5\]" "" } { 320 896 947 336 "DG1_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 15:31:56 2022 " "Info: Processing ended: Fri Aug 26 15:31:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
