
IO_Tile_1_15

 (15 14)  (91 255)  (91 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (90 254)  (90 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_2_15

 (15 14)  (145 255)  (145 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (144 254)  (144 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_3_15

 (14 1)  (198 241)  (198 241)  routing T_3_15.span4_horz_l_12 <X> T_3_15.span4_horz_r_0
 (14 7)  (198 246)  (198 246)  routing T_3_15.span4_horz_l_14 <X> T_3_15.span4_horz_r_2
 (15 14)  (199 255)  (199 255)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (198 254)  (198 254)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_4_15

 (15 14)  (241 255)  (241 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (240 254)  (240 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_5_15

 (15 14)  (295 255)  (295 255)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (294 254)  (294 254)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_15

 (15 14)  (349 255)  (349 255)  IO control bit: GIOUP1_extra_padeb_test_1

 (14 15)  (348 254)  (348 254)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_7_15

 (14 1)  (406 241)  (406 241)  routing T_7_15.span4_horz_l_12 <X> T_7_15.span4_horz_r_0
 (14 7)  (406 246)  (406 246)  routing T_7_15.span4_horz_l_14 <X> T_7_15.span4_horz_r_2
 (15 14)  (407 255)  (407 255)  IO control bit: GIOUP0_extra_padeb_test_1

 (14 15)  (406 254)  (406 254)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_8_15

 (15 14)  (461 255)  (461 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (460 254)  (460 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_9_15

 (15 14)  (515 255)  (515 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (514 254)  (514 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_10_15

 (3 1)  (559 241)  (559 241)  IO control bit: GIORIGHT0_REN_0

 (17 1)  (537 241)  (537 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (537 242)  (537 242)  IOB_0 IO Functioning bit
 (4 4)  (548 244)  (548 244)  routing T_10_15.span4_horz_r_12 <X> T_10_15.lc_trk_g0_4
 (5 5)  (549 245)  (549 245)  routing T_10_15.span4_horz_r_12 <X> T_10_15.lc_trk_g0_4
 (7 5)  (551 245)  (551 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (2 6)  (558 247)  (558 247)  IO control bit: GIORIGHT0_REN_1

 (3 6)  (559 247)  (559 247)  IO control bit: GIORIGHT0_IE_0

 (15 6)  (569 247)  (569 247)  IO control bit: GIORIGHT0_cf_bit_35

 (16 8)  (536 248)  (536 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (559 249)  (559 249)  IO control bit: GIORIGHT0_IE_1

 (10 10)  (564 251)  (564 251)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (566 251)  (566 251)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (567 251)  (567 251)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (536 251)  (536 251)  IOB_1 IO Functioning bit
 (11 11)  (565 250)  (565 250)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (566 250)  (566 250)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (567 250)  (567 250)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (569 252)  (569 252)  IO control bit: GIORIGHT0_cf_bit_39

 (17 13)  (537 253)  (537 253)  IOB_1 IO Functioning bit
 (4 14)  (548 255)  (548 255)  routing T_10_15.span4_horz_r_14 <X> T_10_15.lc_trk_g1_6
 (17 14)  (537 255)  (537 255)  IOB_1 IO Functioning bit
 (5 15)  (549 254)  (549 254)  routing T_10_15.span4_horz_r_14 <X> T_10_15.lc_trk_g1_6
 (7 15)  (551 254)  (551 254)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6
 (14 15)  (568 254)  (568 254)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_11_15

 (15 14)  (611 255)  (611 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (610 254)  (610 254)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_12_15

 (15 14)  (665 255)  (665 255)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (664 254)  (664 254)  IO control bit: IOUP_extra_padeb_test_0



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (19 6)  (19 230)  (19 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (21 8)  (21 232)  (21 232)  routing T_0_14.sp12_v_b_3 <X> T_0_14.lc_trk_g2_3
 (22 8)  (22 232)  (22 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_3 lc_trk_g2_3
 (24 8)  (24 232)  (24 232)  routing T_0_14.sp12_v_b_3 <X> T_0_14.lc_trk_g2_3
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (21 9)  (21 233)  (21 233)  routing T_0_14.sp12_v_b_3 <X> T_0_14.lc_trk_g2_3
 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (22 10)  (22 234)  (22 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (26 11)  (26 235)  (26 235)  routing T_0_14.lc_trk_g2_3 <X> T_0_14.wire_con_box/lc_5/in_0
 (28 11)  (28 235)  (28 235)  routing T_0_14.lc_trk_g2_3 <X> T_0_14.wire_con_box/lc_5/in_0
 (29 11)  (29 235)  (29 235)  Enable bit of Mux _con_box/lcb0_5 => lc_trk_g2_3 wire_con_box/lc_5/in_0
 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (16 12)  (16 236)  (16 236)  routing T_0_14.sp12_v_b_9 <X> T_0_14.lc_trk_g3_1
 (17 12)  (17 236)  (17 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (27 13)  (27 237)  (27 237)  routing T_0_14.lc_trk_g3_1 <X> T_0_14.wire_con_box/lc_6/in_0
 (28 13)  (28 237)  (28 237)  routing T_0_14.lc_trk_g3_1 <X> T_0_14.wire_con_box/lc_6/in_0
 (29 13)  (29 237)  (29 237)  Enable bit of Mux _con_box/lcb0_6 => lc_trk_g3_1 wire_con_box/lc_6/in_0
 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (26 14)  (26 238)  (26 238)  routing T_0_14.lc_trk_g2_7 <X> T_0_14.wire_con_box/lc_7/in_0
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (26 15)  (26 239)  (26 239)  routing T_0_14.lc_trk_g2_7 <X> T_0_14.wire_con_box/lc_7/in_0
 (28 15)  (28 239)  (28 239)  routing T_0_14.lc_trk_g2_7 <X> T_0_14.wire_con_box/lc_7/in_0
 (29 15)  (29 239)  (29 239)  Enable bit of Mux _con_box/lcb0_7 => lc_trk_g2_7 wire_con_box/lc_7/in_0
 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (19 2)  (73 226)  (73 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IpCon_Tile_13_14

 (36 0)  (718 224)  (718 224)  LC_0 Logic Functioning bit
 (37 0)  (719 224)  (719 224)  LC_0 Logic Functioning bit
 (42 0)  (724 224)  (724 224)  LC_0 Logic Functioning bit
 (43 0)  (725 224)  (725 224)  LC_0 Logic Functioning bit
 (50 0)  (732 224)  (732 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 225)  (718 225)  LC_0 Logic Functioning bit
 (37 1)  (719 225)  (719 225)  LC_0 Logic Functioning bit
 (42 1)  (724 225)  (724 225)  LC_0 Logic Functioning bit
 (43 1)  (725 225)  (725 225)  LC_0 Logic Functioning bit
 (36 2)  (718 226)  (718 226)  LC_1 Logic Functioning bit
 (37 2)  (719 226)  (719 226)  LC_1 Logic Functioning bit
 (42 2)  (724 226)  (724 226)  LC_1 Logic Functioning bit
 (43 2)  (725 226)  (725 226)  LC_1 Logic Functioning bit
 (50 2)  (732 226)  (732 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 227)  (718 227)  LC_1 Logic Functioning bit
 (37 3)  (719 227)  (719 227)  LC_1 Logic Functioning bit
 (42 3)  (724 227)  (724 227)  LC_1 Logic Functioning bit
 (43 3)  (725 227)  (725 227)  LC_1 Logic Functioning bit
 (36 4)  (718 228)  (718 228)  LC_2 Logic Functioning bit
 (37 4)  (719 228)  (719 228)  LC_2 Logic Functioning bit
 (42 4)  (724 228)  (724 228)  LC_2 Logic Functioning bit
 (43 4)  (725 228)  (725 228)  LC_2 Logic Functioning bit
 (50 4)  (732 228)  (732 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 229)  (718 229)  LC_2 Logic Functioning bit
 (37 5)  (719 229)  (719 229)  LC_2 Logic Functioning bit
 (42 5)  (724 229)  (724 229)  LC_2 Logic Functioning bit
 (43 5)  (725 229)  (725 229)  LC_2 Logic Functioning bit
 (36 6)  (718 230)  (718 230)  LC_3 Logic Functioning bit
 (37 6)  (719 230)  (719 230)  LC_3 Logic Functioning bit
 (42 6)  (724 230)  (724 230)  LC_3 Logic Functioning bit
 (43 6)  (725 230)  (725 230)  LC_3 Logic Functioning bit
 (50 6)  (732 230)  (732 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 231)  (718 231)  LC_3 Logic Functioning bit
 (37 7)  (719 231)  (719 231)  LC_3 Logic Functioning bit
 (42 7)  (724 231)  (724 231)  LC_3 Logic Functioning bit
 (43 7)  (725 231)  (725 231)  LC_3 Logic Functioning bit
 (36 8)  (718 232)  (718 232)  LC_4 Logic Functioning bit
 (37 8)  (719 232)  (719 232)  LC_4 Logic Functioning bit
 (42 8)  (724 232)  (724 232)  LC_4 Logic Functioning bit
 (43 8)  (725 232)  (725 232)  LC_4 Logic Functioning bit
 (50 8)  (732 232)  (732 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 233)  (718 233)  LC_4 Logic Functioning bit
 (37 9)  (719 233)  (719 233)  LC_4 Logic Functioning bit
 (42 9)  (724 233)  (724 233)  LC_4 Logic Functioning bit
 (43 9)  (725 233)  (725 233)  LC_4 Logic Functioning bit
 (36 10)  (718 234)  (718 234)  LC_5 Logic Functioning bit
 (37 10)  (719 234)  (719 234)  LC_5 Logic Functioning bit
 (42 10)  (724 234)  (724 234)  LC_5 Logic Functioning bit
 (43 10)  (725 234)  (725 234)  LC_5 Logic Functioning bit
 (50 10)  (732 234)  (732 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 235)  (718 235)  LC_5 Logic Functioning bit
 (37 11)  (719 235)  (719 235)  LC_5 Logic Functioning bit
 (42 11)  (724 235)  (724 235)  LC_5 Logic Functioning bit
 (43 11)  (725 235)  (725 235)  LC_5 Logic Functioning bit
 (36 12)  (718 236)  (718 236)  LC_6 Logic Functioning bit
 (37 12)  (719 236)  (719 236)  LC_6 Logic Functioning bit
 (42 12)  (724 236)  (724 236)  LC_6 Logic Functioning bit
 (43 12)  (725 236)  (725 236)  LC_6 Logic Functioning bit
 (50 12)  (732 236)  (732 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 237)  (718 237)  LC_6 Logic Functioning bit
 (37 13)  (719 237)  (719 237)  LC_6 Logic Functioning bit
 (42 13)  (724 237)  (724 237)  LC_6 Logic Functioning bit
 (43 13)  (725 237)  (725 237)  LC_6 Logic Functioning bit
 (36 14)  (718 238)  (718 238)  LC_7 Logic Functioning bit
 (37 14)  (719 238)  (719 238)  LC_7 Logic Functioning bit
 (42 14)  (724 238)  (724 238)  LC_7 Logic Functioning bit
 (43 14)  (725 238)  (725 238)  LC_7 Logic Functioning bit
 (50 14)  (732 238)  (732 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 239)  (718 239)  LC_7 Logic Functioning bit
 (37 15)  (719 239)  (719 239)  LC_7 Logic Functioning bit
 (42 15)  (724 239)  (724 239)  LC_7 Logic Functioning bit
 (43 15)  (725 239)  (725 239)  LC_7 Logic Functioning bit


IpCon_Tile_0_13

 (36 0)  (36 208)  (36 208)  LC_0 Logic Functioning bit
 (37 0)  (37 208)  (37 208)  LC_0 Logic Functioning bit
 (42 0)  (42 208)  (42 208)  LC_0 Logic Functioning bit
 (43 0)  (43 208)  (43 208)  LC_0 Logic Functioning bit
 (50 0)  (50 208)  (50 208)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 209)  (36 209)  LC_0 Logic Functioning bit
 (37 1)  (37 209)  (37 209)  LC_0 Logic Functioning bit
 (42 1)  (42 209)  (42 209)  LC_0 Logic Functioning bit
 (43 1)  (43 209)  (43 209)  LC_0 Logic Functioning bit
 (36 2)  (36 210)  (36 210)  LC_1 Logic Functioning bit
 (37 2)  (37 210)  (37 210)  LC_1 Logic Functioning bit
 (42 2)  (42 210)  (42 210)  LC_1 Logic Functioning bit
 (43 2)  (43 210)  (43 210)  LC_1 Logic Functioning bit
 (50 2)  (50 210)  (50 210)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 211)  (36 211)  LC_1 Logic Functioning bit
 (37 3)  (37 211)  (37 211)  LC_1 Logic Functioning bit
 (42 3)  (42 211)  (42 211)  LC_1 Logic Functioning bit
 (43 3)  (43 211)  (43 211)  LC_1 Logic Functioning bit
 (36 4)  (36 212)  (36 212)  LC_2 Logic Functioning bit
 (37 4)  (37 212)  (37 212)  LC_2 Logic Functioning bit
 (42 4)  (42 212)  (42 212)  LC_2 Logic Functioning bit
 (43 4)  (43 212)  (43 212)  LC_2 Logic Functioning bit
 (50 4)  (50 212)  (50 212)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 213)  (36 213)  LC_2 Logic Functioning bit
 (37 5)  (37 213)  (37 213)  LC_2 Logic Functioning bit
 (42 5)  (42 213)  (42 213)  LC_2 Logic Functioning bit
 (43 5)  (43 213)  (43 213)  LC_2 Logic Functioning bit
 (36 6)  (36 214)  (36 214)  LC_3 Logic Functioning bit
 (37 6)  (37 214)  (37 214)  LC_3 Logic Functioning bit
 (42 6)  (42 214)  (42 214)  LC_3 Logic Functioning bit
 (43 6)  (43 214)  (43 214)  LC_3 Logic Functioning bit
 (50 6)  (50 214)  (50 214)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 215)  (36 215)  LC_3 Logic Functioning bit
 (37 7)  (37 215)  (37 215)  LC_3 Logic Functioning bit
 (42 7)  (42 215)  (42 215)  LC_3 Logic Functioning bit
 (43 7)  (43 215)  (43 215)  LC_3 Logic Functioning bit
 (36 8)  (36 216)  (36 216)  LC_4 Logic Functioning bit
 (37 8)  (37 216)  (37 216)  LC_4 Logic Functioning bit
 (42 8)  (42 216)  (42 216)  LC_4 Logic Functioning bit
 (43 8)  (43 216)  (43 216)  LC_4 Logic Functioning bit
 (50 8)  (50 216)  (50 216)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 217)  (36 217)  LC_4 Logic Functioning bit
 (37 9)  (37 217)  (37 217)  LC_4 Logic Functioning bit
 (42 9)  (42 217)  (42 217)  LC_4 Logic Functioning bit
 (43 9)  (43 217)  (43 217)  LC_4 Logic Functioning bit
 (36 10)  (36 218)  (36 218)  LC_5 Logic Functioning bit
 (37 10)  (37 218)  (37 218)  LC_5 Logic Functioning bit
 (42 10)  (42 218)  (42 218)  LC_5 Logic Functioning bit
 (43 10)  (43 218)  (43 218)  LC_5 Logic Functioning bit
 (50 10)  (50 218)  (50 218)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 219)  (36 219)  LC_5 Logic Functioning bit
 (37 11)  (37 219)  (37 219)  LC_5 Logic Functioning bit
 (42 11)  (42 219)  (42 219)  LC_5 Logic Functioning bit
 (43 11)  (43 219)  (43 219)  LC_5 Logic Functioning bit
 (36 12)  (36 220)  (36 220)  LC_6 Logic Functioning bit
 (37 12)  (37 220)  (37 220)  LC_6 Logic Functioning bit
 (42 12)  (42 220)  (42 220)  LC_6 Logic Functioning bit
 (43 12)  (43 220)  (43 220)  LC_6 Logic Functioning bit
 (50 12)  (50 220)  (50 220)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 221)  (36 221)  LC_6 Logic Functioning bit
 (37 13)  (37 221)  (37 221)  LC_6 Logic Functioning bit
 (42 13)  (42 221)  (42 221)  LC_6 Logic Functioning bit
 (43 13)  (43 221)  (43 221)  LC_6 Logic Functioning bit
 (36 14)  (36 222)  (36 222)  LC_7 Logic Functioning bit
 (37 14)  (37 222)  (37 222)  LC_7 Logic Functioning bit
 (42 14)  (42 222)  (42 222)  LC_7 Logic Functioning bit
 (43 14)  (43 222)  (43 222)  LC_7 Logic Functioning bit
 (50 14)  (50 222)  (50 222)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 223)  (36 223)  LC_7 Logic Functioning bit
 (37 15)  (37 223)  (37 223)  LC_7 Logic Functioning bit
 (42 15)  (42 223)  (42 223)  LC_7 Logic Functioning bit
 (43 15)  (43 223)  (43 223)  LC_7 Logic Functioning bit


RAM_Tile_10_13

 (3 0)  (535 208)  (535 208)  routing T_10_13.sp12_v_t_23 <X> T_10_13.sp12_v_b_0


IpCon_Tile_13_13

 (36 0)  (718 208)  (718 208)  LC_0 Logic Functioning bit
 (37 0)  (719 208)  (719 208)  LC_0 Logic Functioning bit
 (42 0)  (724 208)  (724 208)  LC_0 Logic Functioning bit
 (43 0)  (725 208)  (725 208)  LC_0 Logic Functioning bit
 (50 0)  (732 208)  (732 208)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 209)  (718 209)  LC_0 Logic Functioning bit
 (37 1)  (719 209)  (719 209)  LC_0 Logic Functioning bit
 (42 1)  (724 209)  (724 209)  LC_0 Logic Functioning bit
 (43 1)  (725 209)  (725 209)  LC_0 Logic Functioning bit
 (36 2)  (718 210)  (718 210)  LC_1 Logic Functioning bit
 (37 2)  (719 210)  (719 210)  LC_1 Logic Functioning bit
 (42 2)  (724 210)  (724 210)  LC_1 Logic Functioning bit
 (43 2)  (725 210)  (725 210)  LC_1 Logic Functioning bit
 (50 2)  (732 210)  (732 210)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 211)  (718 211)  LC_1 Logic Functioning bit
 (37 3)  (719 211)  (719 211)  LC_1 Logic Functioning bit
 (42 3)  (724 211)  (724 211)  LC_1 Logic Functioning bit
 (43 3)  (725 211)  (725 211)  LC_1 Logic Functioning bit
 (36 4)  (718 212)  (718 212)  LC_2 Logic Functioning bit
 (37 4)  (719 212)  (719 212)  LC_2 Logic Functioning bit
 (42 4)  (724 212)  (724 212)  LC_2 Logic Functioning bit
 (43 4)  (725 212)  (725 212)  LC_2 Logic Functioning bit
 (50 4)  (732 212)  (732 212)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 213)  (718 213)  LC_2 Logic Functioning bit
 (37 5)  (719 213)  (719 213)  LC_2 Logic Functioning bit
 (42 5)  (724 213)  (724 213)  LC_2 Logic Functioning bit
 (43 5)  (725 213)  (725 213)  LC_2 Logic Functioning bit
 (36 6)  (718 214)  (718 214)  LC_3 Logic Functioning bit
 (37 6)  (719 214)  (719 214)  LC_3 Logic Functioning bit
 (42 6)  (724 214)  (724 214)  LC_3 Logic Functioning bit
 (43 6)  (725 214)  (725 214)  LC_3 Logic Functioning bit
 (50 6)  (732 214)  (732 214)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 215)  (718 215)  LC_3 Logic Functioning bit
 (37 7)  (719 215)  (719 215)  LC_3 Logic Functioning bit
 (42 7)  (724 215)  (724 215)  LC_3 Logic Functioning bit
 (43 7)  (725 215)  (725 215)  LC_3 Logic Functioning bit
 (36 8)  (718 216)  (718 216)  LC_4 Logic Functioning bit
 (37 8)  (719 216)  (719 216)  LC_4 Logic Functioning bit
 (42 8)  (724 216)  (724 216)  LC_4 Logic Functioning bit
 (43 8)  (725 216)  (725 216)  LC_4 Logic Functioning bit
 (50 8)  (732 216)  (732 216)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 217)  (718 217)  LC_4 Logic Functioning bit
 (37 9)  (719 217)  (719 217)  LC_4 Logic Functioning bit
 (42 9)  (724 217)  (724 217)  LC_4 Logic Functioning bit
 (43 9)  (725 217)  (725 217)  LC_4 Logic Functioning bit
 (36 10)  (718 218)  (718 218)  LC_5 Logic Functioning bit
 (37 10)  (719 218)  (719 218)  LC_5 Logic Functioning bit
 (42 10)  (724 218)  (724 218)  LC_5 Logic Functioning bit
 (43 10)  (725 218)  (725 218)  LC_5 Logic Functioning bit
 (50 10)  (732 218)  (732 218)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 219)  (718 219)  LC_5 Logic Functioning bit
 (37 11)  (719 219)  (719 219)  LC_5 Logic Functioning bit
 (42 11)  (724 219)  (724 219)  LC_5 Logic Functioning bit
 (43 11)  (725 219)  (725 219)  LC_5 Logic Functioning bit
 (36 12)  (718 220)  (718 220)  LC_6 Logic Functioning bit
 (37 12)  (719 220)  (719 220)  LC_6 Logic Functioning bit
 (42 12)  (724 220)  (724 220)  LC_6 Logic Functioning bit
 (43 12)  (725 220)  (725 220)  LC_6 Logic Functioning bit
 (50 12)  (732 220)  (732 220)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 221)  (718 221)  LC_6 Logic Functioning bit
 (37 13)  (719 221)  (719 221)  LC_6 Logic Functioning bit
 (42 13)  (724 221)  (724 221)  LC_6 Logic Functioning bit
 (43 13)  (725 221)  (725 221)  LC_6 Logic Functioning bit
 (36 14)  (718 222)  (718 222)  LC_7 Logic Functioning bit
 (37 14)  (719 222)  (719 222)  LC_7 Logic Functioning bit
 (42 14)  (724 222)  (724 222)  LC_7 Logic Functioning bit
 (43 14)  (725 222)  (725 222)  LC_7 Logic Functioning bit
 (50 14)  (732 222)  (732 222)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 223)  (718 223)  LC_7 Logic Functioning bit
 (37 15)  (719 223)  (719 223)  LC_7 Logic Functioning bit
 (42 15)  (724 223)  (724 223)  LC_7 Logic Functioning bit
 (43 15)  (725 223)  (725 223)  LC_7 Logic Functioning bit


IpCon_Tile_0_12

 (36 0)  (36 192)  (36 192)  LC_0 Logic Functioning bit
 (37 0)  (37 192)  (37 192)  LC_0 Logic Functioning bit
 (42 0)  (42 192)  (42 192)  LC_0 Logic Functioning bit
 (43 0)  (43 192)  (43 192)  LC_0 Logic Functioning bit
 (50 0)  (50 192)  (50 192)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 193)  (36 193)  LC_0 Logic Functioning bit
 (37 1)  (37 193)  (37 193)  LC_0 Logic Functioning bit
 (42 1)  (42 193)  (42 193)  LC_0 Logic Functioning bit
 (43 1)  (43 193)  (43 193)  LC_0 Logic Functioning bit
 (36 2)  (36 194)  (36 194)  LC_1 Logic Functioning bit
 (37 2)  (37 194)  (37 194)  LC_1 Logic Functioning bit
 (42 2)  (42 194)  (42 194)  LC_1 Logic Functioning bit
 (43 2)  (43 194)  (43 194)  LC_1 Logic Functioning bit
 (50 2)  (50 194)  (50 194)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 195)  (36 195)  LC_1 Logic Functioning bit
 (37 3)  (37 195)  (37 195)  LC_1 Logic Functioning bit
 (42 3)  (42 195)  (42 195)  LC_1 Logic Functioning bit
 (43 3)  (43 195)  (43 195)  LC_1 Logic Functioning bit
 (36 4)  (36 196)  (36 196)  LC_2 Logic Functioning bit
 (37 4)  (37 196)  (37 196)  LC_2 Logic Functioning bit
 (42 4)  (42 196)  (42 196)  LC_2 Logic Functioning bit
 (43 4)  (43 196)  (43 196)  LC_2 Logic Functioning bit
 (50 4)  (50 196)  (50 196)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 197)  (36 197)  LC_2 Logic Functioning bit
 (37 5)  (37 197)  (37 197)  LC_2 Logic Functioning bit
 (42 5)  (42 197)  (42 197)  LC_2 Logic Functioning bit
 (43 5)  (43 197)  (43 197)  LC_2 Logic Functioning bit
 (36 6)  (36 198)  (36 198)  LC_3 Logic Functioning bit
 (37 6)  (37 198)  (37 198)  LC_3 Logic Functioning bit
 (42 6)  (42 198)  (42 198)  LC_3 Logic Functioning bit
 (43 6)  (43 198)  (43 198)  LC_3 Logic Functioning bit
 (50 6)  (50 198)  (50 198)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 199)  (36 199)  LC_3 Logic Functioning bit
 (37 7)  (37 199)  (37 199)  LC_3 Logic Functioning bit
 (42 7)  (42 199)  (42 199)  LC_3 Logic Functioning bit
 (43 7)  (43 199)  (43 199)  LC_3 Logic Functioning bit
 (36 8)  (36 200)  (36 200)  LC_4 Logic Functioning bit
 (37 8)  (37 200)  (37 200)  LC_4 Logic Functioning bit
 (42 8)  (42 200)  (42 200)  LC_4 Logic Functioning bit
 (43 8)  (43 200)  (43 200)  LC_4 Logic Functioning bit
 (50 8)  (50 200)  (50 200)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 201)  (36 201)  LC_4 Logic Functioning bit
 (37 9)  (37 201)  (37 201)  LC_4 Logic Functioning bit
 (42 9)  (42 201)  (42 201)  LC_4 Logic Functioning bit
 (43 9)  (43 201)  (43 201)  LC_4 Logic Functioning bit
 (36 10)  (36 202)  (36 202)  LC_5 Logic Functioning bit
 (37 10)  (37 202)  (37 202)  LC_5 Logic Functioning bit
 (42 10)  (42 202)  (42 202)  LC_5 Logic Functioning bit
 (43 10)  (43 202)  (43 202)  LC_5 Logic Functioning bit
 (50 10)  (50 202)  (50 202)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 203)  (36 203)  LC_5 Logic Functioning bit
 (37 11)  (37 203)  (37 203)  LC_5 Logic Functioning bit
 (42 11)  (42 203)  (42 203)  LC_5 Logic Functioning bit
 (43 11)  (43 203)  (43 203)  LC_5 Logic Functioning bit
 (36 12)  (36 204)  (36 204)  LC_6 Logic Functioning bit
 (37 12)  (37 204)  (37 204)  LC_6 Logic Functioning bit
 (42 12)  (42 204)  (42 204)  LC_6 Logic Functioning bit
 (43 12)  (43 204)  (43 204)  LC_6 Logic Functioning bit
 (50 12)  (50 204)  (50 204)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 205)  (36 205)  LC_6 Logic Functioning bit
 (37 13)  (37 205)  (37 205)  LC_6 Logic Functioning bit
 (42 13)  (42 205)  (42 205)  LC_6 Logic Functioning bit
 (43 13)  (43 205)  (43 205)  LC_6 Logic Functioning bit
 (36 14)  (36 206)  (36 206)  LC_7 Logic Functioning bit
 (37 14)  (37 206)  (37 206)  LC_7 Logic Functioning bit
 (42 14)  (42 206)  (42 206)  LC_7 Logic Functioning bit
 (43 14)  (43 206)  (43 206)  LC_7 Logic Functioning bit
 (50 14)  (50 206)  (50 206)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 207)  (36 207)  LC_7 Logic Functioning bit
 (37 15)  (37 207)  (37 207)  LC_7 Logic Functioning bit
 (42 15)  (42 207)  (42 207)  LC_7 Logic Functioning bit
 (43 15)  (43 207)  (43 207)  LC_7 Logic Functioning bit


IpCon_Tile_13_12

 (36 0)  (718 192)  (718 192)  LC_0 Logic Functioning bit
 (37 0)  (719 192)  (719 192)  LC_0 Logic Functioning bit
 (42 0)  (724 192)  (724 192)  LC_0 Logic Functioning bit
 (43 0)  (725 192)  (725 192)  LC_0 Logic Functioning bit
 (50 0)  (732 192)  (732 192)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 193)  (718 193)  LC_0 Logic Functioning bit
 (37 1)  (719 193)  (719 193)  LC_0 Logic Functioning bit
 (42 1)  (724 193)  (724 193)  LC_0 Logic Functioning bit
 (43 1)  (725 193)  (725 193)  LC_0 Logic Functioning bit
 (36 2)  (718 194)  (718 194)  LC_1 Logic Functioning bit
 (37 2)  (719 194)  (719 194)  LC_1 Logic Functioning bit
 (42 2)  (724 194)  (724 194)  LC_1 Logic Functioning bit
 (43 2)  (725 194)  (725 194)  LC_1 Logic Functioning bit
 (50 2)  (732 194)  (732 194)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 195)  (718 195)  LC_1 Logic Functioning bit
 (37 3)  (719 195)  (719 195)  LC_1 Logic Functioning bit
 (42 3)  (724 195)  (724 195)  LC_1 Logic Functioning bit
 (43 3)  (725 195)  (725 195)  LC_1 Logic Functioning bit
 (36 4)  (718 196)  (718 196)  LC_2 Logic Functioning bit
 (37 4)  (719 196)  (719 196)  LC_2 Logic Functioning bit
 (42 4)  (724 196)  (724 196)  LC_2 Logic Functioning bit
 (43 4)  (725 196)  (725 196)  LC_2 Logic Functioning bit
 (50 4)  (732 196)  (732 196)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 197)  (718 197)  LC_2 Logic Functioning bit
 (37 5)  (719 197)  (719 197)  LC_2 Logic Functioning bit
 (42 5)  (724 197)  (724 197)  LC_2 Logic Functioning bit
 (43 5)  (725 197)  (725 197)  LC_2 Logic Functioning bit
 (36 6)  (718 198)  (718 198)  LC_3 Logic Functioning bit
 (37 6)  (719 198)  (719 198)  LC_3 Logic Functioning bit
 (42 6)  (724 198)  (724 198)  LC_3 Logic Functioning bit
 (43 6)  (725 198)  (725 198)  LC_3 Logic Functioning bit
 (50 6)  (732 198)  (732 198)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 199)  (718 199)  LC_3 Logic Functioning bit
 (37 7)  (719 199)  (719 199)  LC_3 Logic Functioning bit
 (42 7)  (724 199)  (724 199)  LC_3 Logic Functioning bit
 (43 7)  (725 199)  (725 199)  LC_3 Logic Functioning bit
 (36 8)  (718 200)  (718 200)  LC_4 Logic Functioning bit
 (37 8)  (719 200)  (719 200)  LC_4 Logic Functioning bit
 (42 8)  (724 200)  (724 200)  LC_4 Logic Functioning bit
 (43 8)  (725 200)  (725 200)  LC_4 Logic Functioning bit
 (50 8)  (732 200)  (732 200)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 201)  (718 201)  LC_4 Logic Functioning bit
 (37 9)  (719 201)  (719 201)  LC_4 Logic Functioning bit
 (42 9)  (724 201)  (724 201)  LC_4 Logic Functioning bit
 (43 9)  (725 201)  (725 201)  LC_4 Logic Functioning bit
 (36 10)  (718 202)  (718 202)  LC_5 Logic Functioning bit
 (37 10)  (719 202)  (719 202)  LC_5 Logic Functioning bit
 (42 10)  (724 202)  (724 202)  LC_5 Logic Functioning bit
 (43 10)  (725 202)  (725 202)  LC_5 Logic Functioning bit
 (50 10)  (732 202)  (732 202)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 203)  (718 203)  LC_5 Logic Functioning bit
 (37 11)  (719 203)  (719 203)  LC_5 Logic Functioning bit
 (42 11)  (724 203)  (724 203)  LC_5 Logic Functioning bit
 (43 11)  (725 203)  (725 203)  LC_5 Logic Functioning bit
 (36 12)  (718 204)  (718 204)  LC_6 Logic Functioning bit
 (37 12)  (719 204)  (719 204)  LC_6 Logic Functioning bit
 (42 12)  (724 204)  (724 204)  LC_6 Logic Functioning bit
 (43 12)  (725 204)  (725 204)  LC_6 Logic Functioning bit
 (50 12)  (732 204)  (732 204)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 205)  (718 205)  LC_6 Logic Functioning bit
 (37 13)  (719 205)  (719 205)  LC_6 Logic Functioning bit
 (42 13)  (724 205)  (724 205)  LC_6 Logic Functioning bit
 (43 13)  (725 205)  (725 205)  LC_6 Logic Functioning bit
 (36 14)  (718 206)  (718 206)  LC_7 Logic Functioning bit
 (37 14)  (719 206)  (719 206)  LC_7 Logic Functioning bit
 (42 14)  (724 206)  (724 206)  LC_7 Logic Functioning bit
 (43 14)  (725 206)  (725 206)  LC_7 Logic Functioning bit
 (50 14)  (732 206)  (732 206)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 207)  (718 207)  LC_7 Logic Functioning bit
 (37 15)  (719 207)  (719 207)  LC_7 Logic Functioning bit
 (42 15)  (724 207)  (724 207)  LC_7 Logic Functioning bit
 (43 15)  (725 207)  (725 207)  LC_7 Logic Functioning bit


LogicTile_0_11

 (8 7)  (8 183)  (8 183)  routing T_0_11.sp4_v_b_1 <X> T_0_11.sp4_v_t_41
 (10 7)  (10 183)  (10 183)  routing T_0_11.sp4_v_b_1 <X> T_0_11.sp4_v_t_41


LogicTile_1_11



LogicTile_2_11



RAM_Tile_3_11



LogicTile_4_11



LogicTile_5_11



LogicTile_6_11



LogicTile_7_11



LogicTile_8_11



LogicTile_9_11



RAM_Tile_10_11



LogicTile_11_11



LogicTile_12_11



LogicTile_13_11



LogicTile_0_10

 (19 1)  (19 161)  (19 161)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (7 12)  (7 172)  (7 172)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_1_10

 (7 12)  (61 172)  (61 172)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_2_10

 (7 12)  (115 172)  (115 172)  Column buffer control bit: LH_colbuf_cntl_5



RAM_Tile_3_10



LogicTile_4_10



LogicTile_5_10



LogicTile_6_10



LogicTile_7_10



LogicTile_8_10



LogicTile_9_10



RAM_Tile_10_10



LogicTile_11_10



LogicTile_12_10



LogicTile_13_10



LogicTile_0_9

 (3 6)  (3 150)  (3 150)  routing T_0_9.sp12_v_b_0 <X> T_0_9.sp12_v_t_23


LogicTile_1_9

 (19 1)  (73 145)  (73 145)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_1_8

 (32 0)  (86 128)  (86 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 128)  (88 128)  routing T_1_8.lc_trk_g1_0 <X> T_1_8.wire_logic_cluster/lc_0/in_3
 (40 0)  (94 128)  (94 128)  LC_0 Logic Functioning bit
 (41 0)  (95 128)  (95 128)  LC_0 Logic Functioning bit
 (42 0)  (96 128)  (96 128)  LC_0 Logic Functioning bit
 (43 0)  (97 128)  (97 128)  LC_0 Logic Functioning bit
 (45 0)  (99 128)  (99 128)  LC_0 Logic Functioning bit
 (40 1)  (94 129)  (94 129)  LC_0 Logic Functioning bit
 (41 1)  (95 129)  (95 129)  LC_0 Logic Functioning bit
 (42 1)  (96 129)  (96 129)  LC_0 Logic Functioning bit
 (43 1)  (97 129)  (97 129)  LC_0 Logic Functioning bit
 (52 1)  (106 129)  (106 129)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (55 130)  (55 130)  routing T_1_8.glb_netwk_5 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (2 2)  (56 130)  (56 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (54 131)  (54 131)  routing T_1_8.glb_netwk_5 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (0 4)  (54 132)  (54 132)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_7/cen
 (1 4)  (55 132)  (55 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (68 132)  (68 132)  routing T_1_8.wire_logic_cluster/lc_0/out <X> T_1_8.lc_trk_g1_0
 (0 5)  (54 133)  (54 133)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_7/cen
 (1 5)  (55 133)  (55 133)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_7/cen
 (17 5)  (71 133)  (71 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 12)  (76 140)  (76 140)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (77 140)  (77 140)  routing T_1_8.sp12_v_b_11 <X> T_1_8.lc_trk_g3_3


LogicTile_0_7

 (27 0)  (27 112)  (27 112)  routing T_0_7.lc_trk_g3_0 <X> T_0_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (28 112)  (28 112)  routing T_0_7.lc_trk_g3_0 <X> T_0_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (29 112)  (29 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (32 112)  (32 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (33 112)  (33 112)  routing T_0_7.lc_trk_g2_3 <X> T_0_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (37 112)  (37 112)  LC_0 Logic Functioning bit
 (39 0)  (39 112)  (39 112)  LC_0 Logic Functioning bit
 (41 0)  (41 112)  (41 112)  LC_0 Logic Functioning bit
 (45 0)  (45 112)  (45 112)  LC_0 Logic Functioning bit
 (52 0)  (52 112)  (52 112)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (31 113)  (31 113)  routing T_0_7.lc_trk_g2_3 <X> T_0_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (32 113)  (32 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (33 113)  (33 113)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.input_2_0
 (35 1)  (35 113)  (35 113)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.input_2_0
 (37 1)  (37 113)  (37 113)  LC_0 Logic Functioning bit
 (39 1)  (39 113)  (39 113)  LC_0 Logic Functioning bit
 (41 1)  (41 113)  (41 113)  LC_0 Logic Functioning bit
 (1 2)  (1 114)  (1 114)  routing T_0_7.glb_netwk_5 <X> T_0_7.wire_logic_cluster/lc_7/clk
 (2 2)  (2 114)  (2 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (0 115)  (0 115)  routing T_0_7.glb_netwk_5 <X> T_0_7.wire_logic_cluster/lc_7/clk
 (0 4)  (0 116)  (0 116)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_logic_cluster/lc_7/cen
 (1 4)  (1 116)  (1 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (0 117)  (0 117)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_logic_cluster/lc_7/cen
 (1 5)  (1 117)  (1 117)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_logic_cluster/lc_7/cen
 (28 6)  (28 118)  (28 118)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (29 118)  (29 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (32 118)  (32 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (33 118)  (33 118)  routing T_0_7.lc_trk_g2_0 <X> T_0_7.wire_logic_cluster/lc_3/in_3
 (45 6)  (45 118)  (45 118)  LC_3 Logic Functioning bit
 (52 6)  (52 118)  (52 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (26 119)  (26 119)  routing T_0_7.lc_trk_g2_3 <X> T_0_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (28 119)  (28 119)  routing T_0_7.lc_trk_g2_3 <X> T_0_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (29 119)  (29 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (30 119)  (30 119)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_logic_cluster/lc_3/in_1
 (37 7)  (37 119)  (37 119)  LC_3 Logic Functioning bit
 (39 7)  (39 119)  (39 119)  LC_3 Logic Functioning bit
 (40 7)  (40 119)  (40 119)  LC_3 Logic Functioning bit
 (41 7)  (41 119)  (41 119)  LC_3 Logic Functioning bit
 (42 7)  (42 119)  (42 119)  LC_3 Logic Functioning bit
 (43 7)  (43 119)  (43 119)  LC_3 Logic Functioning bit
 (21 8)  (21 120)  (21 120)  routing T_0_7.sp4_h_r_35 <X> T_0_7.lc_trk_g2_3
 (22 8)  (22 120)  (22 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (23 120)  (23 120)  routing T_0_7.sp4_h_r_35 <X> T_0_7.lc_trk_g2_3
 (24 8)  (24 120)  (24 120)  routing T_0_7.sp4_h_r_35 <X> T_0_7.lc_trk_g2_3
 (25 8)  (25 120)  (25 120)  routing T_0_7.sp4_h_r_34 <X> T_0_7.lc_trk_g2_2
 (15 9)  (15 121)  (15 121)  routing T_0_7.tnr_op_0 <X> T_0_7.lc_trk_g2_0
 (17 9)  (17 121)  (17 121)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (22 121)  (22 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (23 121)  (23 121)  routing T_0_7.sp4_h_r_34 <X> T_0_7.lc_trk_g2_2
 (24 9)  (24 121)  (24 121)  routing T_0_7.sp4_h_r_34 <X> T_0_7.lc_trk_g2_2
 (14 11)  (14 123)  (14 123)  routing T_0_7.sp4_r_v_b_36 <X> T_0_7.lc_trk_g2_4
 (17 11)  (17 123)  (17 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 12)  (21 124)  (21 124)  routing T_0_7.sp4_v_t_14 <X> T_0_7.lc_trk_g3_3
 (22 12)  (22 124)  (22 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (23 124)  (23 124)  routing T_0_7.sp4_v_t_14 <X> T_0_7.lc_trk_g3_3
 (15 13)  (15 125)  (15 125)  routing T_0_7.tnr_op_0 <X> T_0_7.lc_trk_g3_0
 (17 13)  (17 125)  (17 125)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (0 126)  (0 126)  routing T_0_7.lc_trk_g2_4 <X> T_0_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (1 126)  (1 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1 127)  (1 127)  routing T_0_7.lc_trk_g2_4 <X> T_0_7.wire_logic_cluster/lc_7/s_r


LogicTile_1_7

 (22 0)  (76 112)  (76 112)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (78 112)  (78 112)  routing T_1_7.bot_op_3 <X> T_1_7.lc_trk_g0_3
 (14 1)  (68 113)  (68 113)  routing T_1_7.top_op_0 <X> T_1_7.lc_trk_g0_0
 (15 1)  (69 113)  (69 113)  routing T_1_7.top_op_0 <X> T_1_7.lc_trk_g0_0
 (17 1)  (71 113)  (71 113)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (1 2)  (55 114)  (55 114)  routing T_1_7.glb_netwk_5 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (56 114)  (56 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (54 115)  (54 115)  routing T_1_7.glb_netwk_5 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (0 4)  (54 116)  (54 116)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.wire_logic_cluster/lc_7/cen
 (1 4)  (55 116)  (55 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (80 116)  (80 116)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (81 116)  (81 116)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 116)  (82 116)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 116)  (83 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 116)  (84 116)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 116)  (86 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (95 116)  (95 116)  LC_2 Logic Functioning bit
 (45 4)  (99 116)  (99 116)  LC_2 Logic Functioning bit
 (52 4)  (106 116)  (106 116)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (55 117)  (55 117)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.wire_logic_cluster/lc_7/cen
 (26 5)  (80 117)  (80 117)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (81 117)  (81 117)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 117)  (82 117)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 117)  (83 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 117)  (84 117)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (85 117)  (85 117)  routing T_1_7.lc_trk_g0_3 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (86 117)  (86 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (40 5)  (94 117)  (94 117)  LC_2 Logic Functioning bit
 (42 5)  (96 117)  (96 117)  LC_2 Logic Functioning bit
 (22 9)  (76 121)  (76 121)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (77 121)  (77 121)  routing T_1_7.sp12_v_t_9 <X> T_1_7.lc_trk_g2_2
 (21 14)  (75 126)  (75 126)  routing T_1_7.sp4_h_l_34 <X> T_1_7.lc_trk_g3_7
 (22 14)  (76 126)  (76 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (77 126)  (77 126)  routing T_1_7.sp4_h_l_34 <X> T_1_7.lc_trk_g3_7
 (24 14)  (78 126)  (78 126)  routing T_1_7.sp4_h_l_34 <X> T_1_7.lc_trk_g3_7
 (21 15)  (75 127)  (75 127)  routing T_1_7.sp4_h_l_34 <X> T_1_7.lc_trk_g3_7
 (22 15)  (76 127)  (76 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_2_7

 (27 0)  (135 112)  (135 112)  routing T_2_7.lc_trk_g3_0 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 112)  (136 112)  routing T_2_7.lc_trk_g3_0 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 112)  (137 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 112)  (140 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 112)  (144 112)  LC_0 Logic Functioning bit
 (39 0)  (147 112)  (147 112)  LC_0 Logic Functioning bit
 (41 0)  (149 112)  (149 112)  LC_0 Logic Functioning bit
 (42 0)  (150 112)  (150 112)  LC_0 Logic Functioning bit
 (44 0)  (152 112)  (152 112)  LC_0 Logic Functioning bit
 (45 0)  (153 112)  (153 112)  LC_0 Logic Functioning bit
 (36 1)  (144 113)  (144 113)  LC_0 Logic Functioning bit
 (39 1)  (147 113)  (147 113)  LC_0 Logic Functioning bit
 (41 1)  (149 113)  (149 113)  LC_0 Logic Functioning bit
 (42 1)  (150 113)  (150 113)  LC_0 Logic Functioning bit
 (48 1)  (156 113)  (156 113)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (157 113)  (157 113)  Carry_In_Mux bit 

 (1 2)  (109 114)  (109 114)  routing T_2_7.glb_netwk_5 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (110 114)  (110 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (135 114)  (135 114)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 114)  (136 114)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 114)  (137 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 114)  (140 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 114)  (144 114)  LC_1 Logic Functioning bit
 (39 2)  (147 114)  (147 114)  LC_1 Logic Functioning bit
 (41 2)  (149 114)  (149 114)  LC_1 Logic Functioning bit
 (42 2)  (150 114)  (150 114)  LC_1 Logic Functioning bit
 (44 2)  (152 114)  (152 114)  LC_1 Logic Functioning bit
 (45 2)  (153 114)  (153 114)  LC_1 Logic Functioning bit
 (0 3)  (108 115)  (108 115)  routing T_2_7.glb_netwk_5 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (36 3)  (144 115)  (144 115)  LC_1 Logic Functioning bit
 (39 3)  (147 115)  (147 115)  LC_1 Logic Functioning bit
 (41 3)  (149 115)  (149 115)  LC_1 Logic Functioning bit
 (42 3)  (150 115)  (150 115)  LC_1 Logic Functioning bit
 (48 3)  (156 115)  (156 115)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (135 116)  (135 116)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 116)  (136 116)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 116)  (137 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 116)  (140 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 116)  (144 116)  LC_2 Logic Functioning bit
 (39 4)  (147 116)  (147 116)  LC_2 Logic Functioning bit
 (41 4)  (149 116)  (149 116)  LC_2 Logic Functioning bit
 (42 4)  (150 116)  (150 116)  LC_2 Logic Functioning bit
 (45 4)  (153 116)  (153 116)  LC_2 Logic Functioning bit
 (30 5)  (138 117)  (138 117)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 117)  (144 117)  LC_2 Logic Functioning bit
 (39 5)  (147 117)  (147 117)  LC_2 Logic Functioning bit
 (41 5)  (149 117)  (149 117)  LC_2 Logic Functioning bit
 (42 5)  (150 117)  (150 117)  LC_2 Logic Functioning bit
 (48 5)  (156 117)  (156 117)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (123 118)  (123 118)  routing T_2_7.sp4_v_b_21 <X> T_2_7.lc_trk_g1_5
 (16 6)  (124 118)  (124 118)  routing T_2_7.sp4_v_b_21 <X> T_2_7.lc_trk_g1_5
 (17 6)  (125 118)  (125 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 12)  (122 124)  (122 124)  routing T_2_7.wire_logic_cluster/lc_0/out <X> T_2_7.lc_trk_g3_0
 (17 12)  (125 124)  (125 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 124)  (126 124)  routing T_2_7.wire_logic_cluster/lc_1/out <X> T_2_7.lc_trk_g3_1
 (25 12)  (133 124)  (133 124)  routing T_2_7.wire_logic_cluster/lc_2/out <X> T_2_7.lc_trk_g3_2
 (17 13)  (125 125)  (125 125)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (130 125)  (130 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (109 126)  (109 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (117 126)  (117 126)  routing T_2_7.sp4_v_b_10 <X> T_2_7.sp4_h_l_47
 (0 15)  (108 127)  (108 127)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (1 15)  (109 127)  (109 127)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (13 15)  (121 127)  (121 127)  routing T_2_7.sp4_v_b_6 <X> T_2_7.sp4_h_l_46


LogicTile_0_6

 (17 0)  (17 96)  (17 96)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (18 96)  (18 96)  routing T_0_6.wire_logic_cluster/lc_1/out <X> T_0_6.lc_trk_g0_1
 (26 0)  (26 96)  (26 96)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_logic_cluster/lc_0/in_0
 (29 0)  (29 96)  (29 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (31 96)  (31 96)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (32 96)  (32 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (35 96)  (35 96)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.input_2_0
 (36 0)  (36 96)  (36 96)  LC_0 Logic Functioning bit
 (40 0)  (40 96)  (40 96)  LC_0 Logic Functioning bit
 (26 1)  (26 97)  (26 97)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (29 97)  (29 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (32 97)  (32 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (38 97)  (38 97)  LC_0 Logic Functioning bit
 (42 1)  (42 97)  (42 97)  LC_0 Logic Functioning bit
 (48 1)  (48 97)  (48 97)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1 98)  (1 98)  routing T_0_6.glb_netwk_5 <X> T_0_6.wire_logic_cluster/lc_7/clk
 (2 2)  (2 98)  (2 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (14 98)  (14 98)  routing T_0_6.sp4_v_t_1 <X> T_0_6.lc_trk_g0_4
 (15 2)  (15 98)  (15 98)  routing T_0_6.bot_op_5 <X> T_0_6.lc_trk_g0_5
 (17 2)  (17 98)  (17 98)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (31 2)  (31 98)  (31 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (32 98)  (32 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (33 98)  (33 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (34 98)  (34 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (36 98)  (36 98)  LC_1 Logic Functioning bit
 (37 2)  (37 98)  (37 98)  LC_1 Logic Functioning bit
 (38 2)  (38 98)  (38 98)  LC_1 Logic Functioning bit
 (39 2)  (39 98)  (39 98)  LC_1 Logic Functioning bit
 (45 2)  (45 98)  (45 98)  LC_1 Logic Functioning bit
 (53 2)  (53 98)  (53 98)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (0 99)  (0 99)  routing T_0_6.glb_netwk_5 <X> T_0_6.wire_logic_cluster/lc_7/clk
 (14 3)  (14 99)  (14 99)  routing T_0_6.sp4_v_t_1 <X> T_0_6.lc_trk_g0_4
 (16 3)  (16 99)  (16 99)  routing T_0_6.sp4_v_t_1 <X> T_0_6.lc_trk_g0_4
 (17 3)  (17 99)  (17 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (22 99)  (22 99)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (24 99)  (24 99)  routing T_0_6.bot_op_6 <X> T_0_6.lc_trk_g0_6
 (36 3)  (36 99)  (36 99)  LC_1 Logic Functioning bit
 (37 3)  (37 99)  (37 99)  LC_1 Logic Functioning bit
 (38 3)  (38 99)  (38 99)  LC_1 Logic Functioning bit
 (39 3)  (39 99)  (39 99)  LC_1 Logic Functioning bit
 (0 4)  (0 100)  (0 100)  routing T_0_6.lc_trk_g2_2 <X> T_0_6.wire_logic_cluster/lc_7/cen
 (1 4)  (1 100)  (1 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (29 4)  (29 100)  (29 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (31 100)  (31 100)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (32 100)  (32 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (37 100)  (37 100)  LC_2 Logic Functioning bit
 (39 4)  (39 100)  (39 100)  LC_2 Logic Functioning bit
 (41 4)  (41 100)  (41 100)  LC_2 Logic Functioning bit
 (43 4)  (43 100)  (43 100)  LC_2 Logic Functioning bit
 (1 5)  (1 101)  (1 101)  routing T_0_6.lc_trk_g2_2 <X> T_0_6.wire_logic_cluster/lc_7/cen
 (37 5)  (37 101)  (37 101)  LC_2 Logic Functioning bit
 (39 5)  (39 101)  (39 101)  LC_2 Logic Functioning bit
 (41 5)  (41 101)  (41 101)  LC_2 Logic Functioning bit
 (43 5)  (43 101)  (43 101)  LC_2 Logic Functioning bit
 (48 5)  (48 101)  (48 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 8)  (25 104)  (25 104)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (22 9)  (22 105)  (22 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (23 105)  (23 105)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (24 9)  (24 105)  (24 105)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (25 9)  (25 105)  (25 105)  routing T_0_6.sp4_h_r_42 <X> T_0_6.lc_trk_g2_2
 (15 14)  (15 110)  (15 110)  routing T_0_6.sp4_h_l_16 <X> T_0_6.lc_trk_g3_5
 (16 14)  (16 110)  (16 110)  routing T_0_6.sp4_h_l_16 <X> T_0_6.lc_trk_g3_5
 (17 14)  (17 110)  (17 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (18 111)  (18 111)  routing T_0_6.sp4_h_l_16 <X> T_0_6.lc_trk_g3_5


LogicTile_1_6

 (8 0)  (62 96)  (62 96)  routing T_1_6.sp4_v_b_1 <X> T_1_6.sp4_h_r_1
 (9 0)  (63 96)  (63 96)  routing T_1_6.sp4_v_b_1 <X> T_1_6.sp4_h_r_1
 (17 0)  (71 96)  (71 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (82 96)  (82 96)  routing T_1_6.lc_trk_g2_3 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 96)  (83 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 96)  (86 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 96)  (87 96)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 96)  (88 96)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 96)  (90 96)  LC_0 Logic Functioning bit
 (38 0)  (92 96)  (92 96)  LC_0 Logic Functioning bit
 (27 1)  (81 97)  (81 97)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 97)  (82 97)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 97)  (83 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 97)  (84 97)  routing T_1_6.lc_trk_g2_3 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 97)  (85 97)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (15 2)  (69 98)  (69 98)  routing T_1_6.sp4_h_r_5 <X> T_1_6.lc_trk_g0_5
 (16 2)  (70 98)  (70 98)  routing T_1_6.sp4_h_r_5 <X> T_1_6.lc_trk_g0_5
 (17 2)  (71 98)  (71 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (79 98)  (79 98)  routing T_1_6.sp4_h_r_14 <X> T_1_6.lc_trk_g0_6
 (26 2)  (80 98)  (80 98)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (82 98)  (82 98)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 98)  (83 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 98)  (84 98)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (85 98)  (85 98)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 98)  (86 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 98)  (88 98)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 98)  (90 98)  LC_1 Logic Functioning bit
 (38 2)  (92 98)  (92 98)  LC_1 Logic Functioning bit
 (50 2)  (104 98)  (104 98)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (72 99)  (72 99)  routing T_1_6.sp4_h_r_5 <X> T_1_6.lc_trk_g0_5
 (22 3)  (76 99)  (76 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (77 99)  (77 99)  routing T_1_6.sp4_h_r_14 <X> T_1_6.lc_trk_g0_6
 (24 3)  (78 99)  (78 99)  routing T_1_6.sp4_h_r_14 <X> T_1_6.lc_trk_g0_6
 (28 3)  (82 99)  (82 99)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 99)  (83 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (91 99)  (91 99)  LC_1 Logic Functioning bit
 (17 4)  (71 100)  (71 100)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (72 100)  (72 100)  routing T_1_6.bnr_op_1 <X> T_1_6.lc_trk_g1_1
 (27 4)  (81 100)  (81 100)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 100)  (82 100)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 100)  (83 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 100)  (86 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 100)  (87 100)  routing T_1_6.lc_trk_g2_1 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 100)  (90 100)  LC_2 Logic Functioning bit
 (37 4)  (91 100)  (91 100)  LC_2 Logic Functioning bit
 (38 4)  (92 100)  (92 100)  LC_2 Logic Functioning bit
 (41 4)  (95 100)  (95 100)  LC_2 Logic Functioning bit
 (43 4)  (97 100)  (97 100)  LC_2 Logic Functioning bit
 (48 4)  (102 100)  (102 100)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (104 100)  (104 100)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (72 101)  (72 101)  routing T_1_6.bnr_op_1 <X> T_1_6.lc_trk_g1_1
 (26 5)  (80 101)  (80 101)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 101)  (82 101)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 101)  (83 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (90 101)  (90 101)  LC_2 Logic Functioning bit
 (37 5)  (91 101)  (91 101)  LC_2 Logic Functioning bit
 (38 5)  (92 101)  (92 101)  LC_2 Logic Functioning bit
 (39 5)  (93 101)  (93 101)  LC_2 Logic Functioning bit
 (40 5)  (94 101)  (94 101)  LC_2 Logic Functioning bit
 (42 5)  (96 101)  (96 101)  LC_2 Logic Functioning bit
 (14 6)  (68 102)  (68 102)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g1_4
 (17 6)  (71 102)  (71 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 102)  (72 102)  routing T_1_6.wire_logic_cluster/lc_5/out <X> T_1_6.lc_trk_g1_5
 (31 6)  (85 102)  (85 102)  routing T_1_6.lc_trk_g0_6 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 102)  (86 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (90 102)  (90 102)  LC_3 Logic Functioning bit
 (37 6)  (91 102)  (91 102)  LC_3 Logic Functioning bit
 (40 6)  (94 102)  (94 102)  LC_3 Logic Functioning bit
 (41 6)  (95 102)  (95 102)  LC_3 Logic Functioning bit
 (42 6)  (96 102)  (96 102)  LC_3 Logic Functioning bit
 (43 6)  (97 102)  (97 102)  LC_3 Logic Functioning bit
 (50 6)  (104 102)  (104 102)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (105 102)  (105 102)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (68 103)  (68 103)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g1_4
 (17 7)  (71 103)  (71 103)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (31 7)  (85 103)  (85 103)  routing T_1_6.lc_trk_g0_6 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (90 103)  (90 103)  LC_3 Logic Functioning bit
 (37 7)  (91 103)  (91 103)  LC_3 Logic Functioning bit
 (40 7)  (94 103)  (94 103)  LC_3 Logic Functioning bit
 (41 7)  (95 103)  (95 103)  LC_3 Logic Functioning bit
 (42 7)  (96 103)  (96 103)  LC_3 Logic Functioning bit
 (43 7)  (97 103)  (97 103)  LC_3 Logic Functioning bit
 (15 8)  (69 104)  (69 104)  routing T_1_6.tnr_op_1 <X> T_1_6.lc_trk_g2_1
 (17 8)  (71 104)  (71 104)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (75 104)  (75 104)  routing T_1_6.rgt_op_3 <X> T_1_6.lc_trk_g2_3
 (22 8)  (76 104)  (76 104)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 104)  (78 104)  routing T_1_6.rgt_op_3 <X> T_1_6.lc_trk_g2_3
 (29 8)  (83 104)  (83 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 104)  (85 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 104)  (86 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 104)  (88 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 104)  (91 104)  LC_4 Logic Functioning bit
 (39 8)  (93 104)  (93 104)  LC_4 Logic Functioning bit
 (40 8)  (94 104)  (94 104)  LC_4 Logic Functioning bit
 (42 8)  (96 104)  (96 104)  LC_4 Logic Functioning bit
 (50 8)  (104 104)  (104 104)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (76 105)  (76 105)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (78 105)  (78 105)  routing T_1_6.tnr_op_2 <X> T_1_6.lc_trk_g2_2
 (27 9)  (81 105)  (81 105)  routing T_1_6.lc_trk_g1_1 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 105)  (83 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (91 105)  (91 105)  LC_4 Logic Functioning bit
 (39 9)  (93 105)  (93 105)  LC_4 Logic Functioning bit
 (40 9)  (94 105)  (94 105)  LC_4 Logic Functioning bit
 (41 9)  (95 105)  (95 105)  LC_4 Logic Functioning bit
 (42 9)  (96 105)  (96 105)  LC_4 Logic Functioning bit
 (8 10)  (62 106)  (62 106)  routing T_1_6.sp4_h_r_11 <X> T_1_6.sp4_h_l_42
 (10 10)  (64 106)  (64 106)  routing T_1_6.sp4_h_r_11 <X> T_1_6.sp4_h_l_42
 (14 10)  (68 106)  (68 106)  routing T_1_6.rgt_op_4 <X> T_1_6.lc_trk_g2_4
 (15 10)  (69 106)  (69 106)  routing T_1_6.rgt_op_5 <X> T_1_6.lc_trk_g2_5
 (17 10)  (71 106)  (71 106)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (72 106)  (72 106)  routing T_1_6.rgt_op_5 <X> T_1_6.lc_trk_g2_5
 (25 10)  (79 106)  (79 106)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g2_6
 (27 10)  (81 106)  (81 106)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 106)  (82 106)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 106)  (83 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 106)  (84 106)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 106)  (85 106)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 106)  (86 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 106)  (87 106)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 106)  (90 106)  LC_5 Logic Functioning bit
 (38 10)  (92 106)  (92 106)  LC_5 Logic Functioning bit
 (15 11)  (69 107)  (69 107)  routing T_1_6.rgt_op_4 <X> T_1_6.lc_trk_g2_4
 (17 11)  (71 107)  (71 107)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (76 107)  (76 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (78 107)  (78 107)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g2_6
 (30 11)  (84 107)  (84 107)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (85 107)  (85 107)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 107)  (90 107)  LC_5 Logic Functioning bit
 (38 11)  (92 107)  (92 107)  LC_5 Logic Functioning bit
 (15 12)  (69 108)  (69 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (17 12)  (71 108)  (71 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (72 108)  (72 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (25 12)  (79 108)  (79 108)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g3_2
 (28 12)  (82 108)  (82 108)  routing T_1_6.lc_trk_g2_3 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 108)  (83 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 108)  (86 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 108)  (87 108)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 108)  (88 108)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 108)  (90 108)  LC_6 Logic Functioning bit
 (38 12)  (92 108)  (92 108)  LC_6 Logic Functioning bit
 (15 13)  (69 109)  (69 109)  routing T_1_6.tnr_op_0 <X> T_1_6.lc_trk_g3_0
 (17 13)  (71 109)  (71 109)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (76 109)  (76 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (78 109)  (78 109)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g3_2
 (30 13)  (84 109)  (84 109)  routing T_1_6.lc_trk_g2_3 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (85 109)  (85 109)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 109)  (90 109)  LC_6 Logic Functioning bit
 (38 13)  (92 109)  (92 109)  LC_6 Logic Functioning bit
 (21 14)  (75 110)  (75 110)  routing T_1_6.rgt_op_7 <X> T_1_6.lc_trk_g3_7
 (22 14)  (76 110)  (76 110)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (78 110)  (78 110)  routing T_1_6.rgt_op_7 <X> T_1_6.lc_trk_g3_7
 (26 14)  (80 110)  (80 110)  routing T_1_6.lc_trk_g0_5 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (82 110)  (82 110)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 110)  (83 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 110)  (84 110)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 110)  (86 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 110)  (87 110)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 110)  (88 110)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 110)  (90 110)  LC_7 Logic Functioning bit
 (43 14)  (97 110)  (97 110)  LC_7 Logic Functioning bit
 (50 14)  (104 110)  (104 110)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (106 110)  (106 110)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (83 111)  (83 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (90 111)  (90 111)  LC_7 Logic Functioning bit


LogicTile_2_6

 (27 0)  (135 96)  (135 96)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 96)  (137 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 96)  (140 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 96)  (144 96)  LC_0 Logic Functioning bit
 (39 0)  (147 96)  (147 96)  LC_0 Logic Functioning bit
 (41 0)  (149 96)  (149 96)  LC_0 Logic Functioning bit
 (42 0)  (150 96)  (150 96)  LC_0 Logic Functioning bit
 (44 0)  (152 96)  (152 96)  LC_0 Logic Functioning bit
 (45 0)  (153 96)  (153 96)  LC_0 Logic Functioning bit
 (46 0)  (154 96)  (154 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (144 97)  (144 97)  LC_0 Logic Functioning bit
 (39 1)  (147 97)  (147 97)  LC_0 Logic Functioning bit
 (41 1)  (149 97)  (149 97)  LC_0 Logic Functioning bit
 (42 1)  (150 97)  (150 97)  LC_0 Logic Functioning bit
 (50 1)  (158 97)  (158 97)  Carry_In_Mux bit 

 (1 2)  (109 98)  (109 98)  routing T_2_6.glb_netwk_5 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (110 98)  (110 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (122 98)  (122 98)  routing T_2_6.sp4_h_l_1 <X> T_2_6.lc_trk_g0_4
 (27 2)  (135 98)  (135 98)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 98)  (136 98)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 98)  (137 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 98)  (140 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 98)  (144 98)  LC_1 Logic Functioning bit
 (39 2)  (147 98)  (147 98)  LC_1 Logic Functioning bit
 (41 2)  (149 98)  (149 98)  LC_1 Logic Functioning bit
 (42 2)  (150 98)  (150 98)  LC_1 Logic Functioning bit
 (44 2)  (152 98)  (152 98)  LC_1 Logic Functioning bit
 (45 2)  (153 98)  (153 98)  LC_1 Logic Functioning bit
 (0 3)  (108 99)  (108 99)  routing T_2_6.glb_netwk_5 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (15 3)  (123 99)  (123 99)  routing T_2_6.sp4_h_l_1 <X> T_2_6.lc_trk_g0_4
 (16 3)  (124 99)  (124 99)  routing T_2_6.sp4_h_l_1 <X> T_2_6.lc_trk_g0_4
 (17 3)  (125 99)  (125 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (144 99)  (144 99)  LC_1 Logic Functioning bit
 (39 3)  (147 99)  (147 99)  LC_1 Logic Functioning bit
 (41 3)  (149 99)  (149 99)  LC_1 Logic Functioning bit
 (42 3)  (150 99)  (150 99)  LC_1 Logic Functioning bit
 (14 4)  (122 100)  (122 100)  routing T_2_6.sp4_h_l_5 <X> T_2_6.lc_trk_g1_0
 (21 4)  (129 100)  (129 100)  routing T_2_6.wire_logic_cluster/lc_3/out <X> T_2_6.lc_trk_g1_3
 (22 4)  (130 100)  (130 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (133 100)  (133 100)  routing T_2_6.wire_logic_cluster/lc_2/out <X> T_2_6.lc_trk_g1_2
 (27 4)  (135 100)  (135 100)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 100)  (137 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 100)  (140 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 100)  (144 100)  LC_2 Logic Functioning bit
 (39 4)  (147 100)  (147 100)  LC_2 Logic Functioning bit
 (41 4)  (149 100)  (149 100)  LC_2 Logic Functioning bit
 (42 4)  (150 100)  (150 100)  LC_2 Logic Functioning bit
 (44 4)  (152 100)  (152 100)  LC_2 Logic Functioning bit
 (45 4)  (153 100)  (153 100)  LC_2 Logic Functioning bit
 (14 5)  (122 101)  (122 101)  routing T_2_6.sp4_h_l_5 <X> T_2_6.lc_trk_g1_0
 (15 5)  (123 101)  (123 101)  routing T_2_6.sp4_h_l_5 <X> T_2_6.lc_trk_g1_0
 (16 5)  (124 101)  (124 101)  routing T_2_6.sp4_h_l_5 <X> T_2_6.lc_trk_g1_0
 (17 5)  (125 101)  (125 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (130 101)  (130 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (138 101)  (138 101)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 101)  (144 101)  LC_2 Logic Functioning bit
 (39 5)  (147 101)  (147 101)  LC_2 Logic Functioning bit
 (41 5)  (149 101)  (149 101)  LC_2 Logic Functioning bit
 (42 5)  (150 101)  (150 101)  LC_2 Logic Functioning bit
 (12 6)  (120 102)  (120 102)  routing T_2_6.sp4_v_b_5 <X> T_2_6.sp4_h_l_40
 (17 6)  (125 102)  (125 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 102)  (126 102)  routing T_2_6.wire_logic_cluster/lc_5/out <X> T_2_6.lc_trk_g1_5
 (25 6)  (133 102)  (133 102)  routing T_2_6.wire_logic_cluster/lc_6/out <X> T_2_6.lc_trk_g1_6
 (27 6)  (135 102)  (135 102)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 102)  (137 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 102)  (140 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 102)  (144 102)  LC_3 Logic Functioning bit
 (39 6)  (147 102)  (147 102)  LC_3 Logic Functioning bit
 (41 6)  (149 102)  (149 102)  LC_3 Logic Functioning bit
 (42 6)  (150 102)  (150 102)  LC_3 Logic Functioning bit
 (44 6)  (152 102)  (152 102)  LC_3 Logic Functioning bit
 (45 6)  (153 102)  (153 102)  LC_3 Logic Functioning bit
 (22 7)  (130 103)  (130 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (138 103)  (138 103)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (144 103)  (144 103)  LC_3 Logic Functioning bit
 (39 7)  (147 103)  (147 103)  LC_3 Logic Functioning bit
 (41 7)  (149 103)  (149 103)  LC_3 Logic Functioning bit
 (42 7)  (150 103)  (150 103)  LC_3 Logic Functioning bit
 (27 8)  (135 104)  (135 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 104)  (136 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 104)  (137 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 104)  (138 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 104)  (140 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 104)  (144 104)  LC_4 Logic Functioning bit
 (39 8)  (147 104)  (147 104)  LC_4 Logic Functioning bit
 (41 8)  (149 104)  (149 104)  LC_4 Logic Functioning bit
 (42 8)  (150 104)  (150 104)  LC_4 Logic Functioning bit
 (44 8)  (152 104)  (152 104)  LC_4 Logic Functioning bit
 (45 8)  (153 104)  (153 104)  LC_4 Logic Functioning bit
 (36 9)  (144 105)  (144 105)  LC_4 Logic Functioning bit
 (39 9)  (147 105)  (147 105)  LC_4 Logic Functioning bit
 (41 9)  (149 105)  (149 105)  LC_4 Logic Functioning bit
 (42 9)  (150 105)  (150 105)  LC_4 Logic Functioning bit
 (27 10)  (135 106)  (135 106)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 106)  (137 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 106)  (138 106)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 106)  (140 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 106)  (144 106)  LC_5 Logic Functioning bit
 (39 10)  (147 106)  (147 106)  LC_5 Logic Functioning bit
 (41 10)  (149 106)  (149 106)  LC_5 Logic Functioning bit
 (42 10)  (150 106)  (150 106)  LC_5 Logic Functioning bit
 (44 10)  (152 106)  (152 106)  LC_5 Logic Functioning bit
 (45 10)  (153 106)  (153 106)  LC_5 Logic Functioning bit
 (36 11)  (144 107)  (144 107)  LC_5 Logic Functioning bit
 (39 11)  (147 107)  (147 107)  LC_5 Logic Functioning bit
 (41 11)  (149 107)  (149 107)  LC_5 Logic Functioning bit
 (42 11)  (150 107)  (150 107)  LC_5 Logic Functioning bit
 (17 12)  (125 108)  (125 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 108)  (126 108)  routing T_2_6.wire_logic_cluster/lc_1/out <X> T_2_6.lc_trk_g3_1
 (27 12)  (135 108)  (135 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 108)  (137 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 108)  (138 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 108)  (140 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 108)  (144 108)  LC_6 Logic Functioning bit
 (39 12)  (147 108)  (147 108)  LC_6 Logic Functioning bit
 (41 12)  (149 108)  (149 108)  LC_6 Logic Functioning bit
 (42 12)  (150 108)  (150 108)  LC_6 Logic Functioning bit
 (44 12)  (152 108)  (152 108)  LC_6 Logic Functioning bit
 (45 12)  (153 108)  (153 108)  LC_6 Logic Functioning bit
 (30 13)  (138 109)  (138 109)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (36 13)  (144 109)  (144 109)  LC_6 Logic Functioning bit
 (39 13)  (147 109)  (147 109)  LC_6 Logic Functioning bit
 (41 13)  (149 109)  (149 109)  LC_6 Logic Functioning bit
 (42 13)  (150 109)  (150 109)  LC_6 Logic Functioning bit
 (1 14)  (109 110)  (109 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (122 110)  (122 110)  routing T_2_6.wire_logic_cluster/lc_4/out <X> T_2_6.lc_trk_g3_4
 (21 14)  (129 110)  (129 110)  routing T_2_6.wire_logic_cluster/lc_7/out <X> T_2_6.lc_trk_g3_7
 (22 14)  (130 110)  (130 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (135 110)  (135 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 110)  (136 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 110)  (137 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 110)  (138 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 110)  (140 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 110)  (144 110)  LC_7 Logic Functioning bit
 (39 14)  (147 110)  (147 110)  LC_7 Logic Functioning bit
 (41 14)  (149 110)  (149 110)  LC_7 Logic Functioning bit
 (42 14)  (150 110)  (150 110)  LC_7 Logic Functioning bit
 (44 14)  (152 110)  (152 110)  LC_7 Logic Functioning bit
 (45 14)  (153 110)  (153 110)  LC_7 Logic Functioning bit
 (1 15)  (109 111)  (109 111)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (17 15)  (125 111)  (125 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (138 111)  (138 111)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (36 15)  (144 111)  (144 111)  LC_7 Logic Functioning bit
 (39 15)  (147 111)  (147 111)  LC_7 Logic Functioning bit
 (41 15)  (149 111)  (149 111)  LC_7 Logic Functioning bit
 (42 15)  (150 111)  (150 111)  LC_7 Logic Functioning bit


LogicTile_4_6

 (4 7)  (208 103)  (208 103)  routing T_4_6.sp4_v_b_10 <X> T_4_6.sp4_h_l_38


LogicTile_5_6

 (13 15)  (271 111)  (271 111)  routing T_5_6.sp4_v_b_6 <X> T_5_6.sp4_h_l_46


LogicTile_0_5

 (27 0)  (27 80)  (27 80)  routing T_0_5.lc_trk_g3_0 <X> T_0_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (28 80)  (28 80)  routing T_0_5.lc_trk_g3_0 <X> T_0_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (29 80)  (29 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (32 80)  (32 80)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (36 80)  (36 80)  LC_0 Logic Functioning bit
 (39 0)  (39 80)  (39 80)  LC_0 Logic Functioning bit
 (41 0)  (41 80)  (41 80)  LC_0 Logic Functioning bit
 (42 0)  (42 80)  (42 80)  LC_0 Logic Functioning bit
 (44 0)  (44 80)  (44 80)  LC_0 Logic Functioning bit
 (45 0)  (45 80)  (45 80)  LC_0 Logic Functioning bit
 (36 1)  (36 81)  (36 81)  LC_0 Logic Functioning bit
 (39 1)  (39 81)  (39 81)  LC_0 Logic Functioning bit
 (41 1)  (41 81)  (41 81)  LC_0 Logic Functioning bit
 (42 1)  (42 81)  (42 81)  LC_0 Logic Functioning bit
 (50 1)  (50 81)  (50 81)  Carry_In_Mux bit 

 (1 2)  (1 82)  (1 82)  routing T_0_5.glb_netwk_5 <X> T_0_5.wire_logic_cluster/lc_7/clk
 (2 2)  (2 82)  (2 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (27 82)  (27 82)  routing T_0_5.lc_trk_g3_1 <X> T_0_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (28 82)  (28 82)  routing T_0_5.lc_trk_g3_1 <X> T_0_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (29 82)  (29 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (32 82)  (32 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (36 82)  (36 82)  LC_1 Logic Functioning bit
 (39 2)  (39 82)  (39 82)  LC_1 Logic Functioning bit
 (41 2)  (41 82)  (41 82)  LC_1 Logic Functioning bit
 (42 2)  (42 82)  (42 82)  LC_1 Logic Functioning bit
 (44 2)  (44 82)  (44 82)  LC_1 Logic Functioning bit
 (45 2)  (45 82)  (45 82)  LC_1 Logic Functioning bit
 (0 3)  (0 83)  (0 83)  routing T_0_5.glb_netwk_5 <X> T_0_5.wire_logic_cluster/lc_7/clk
 (36 3)  (36 83)  (36 83)  LC_1 Logic Functioning bit
 (39 3)  (39 83)  (39 83)  LC_1 Logic Functioning bit
 (41 3)  (41 83)  (41 83)  LC_1 Logic Functioning bit
 (42 3)  (42 83)  (42 83)  LC_1 Logic Functioning bit
 (0 4)  (0 84)  (0 84)  routing T_0_5.lc_trk_g2_2 <X> T_0_5.wire_logic_cluster/lc_7/cen
 (1 4)  (1 84)  (1 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (21 84)  (21 84)  routing T_0_5.wire_logic_cluster/lc_3/out <X> T_0_5.lc_trk_g1_3
 (22 4)  (22 84)  (22 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (25 84)  (25 84)  routing T_0_5.wire_logic_cluster/lc_2/out <X> T_0_5.lc_trk_g1_2
 (27 4)  (27 84)  (27 84)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (29 84)  (29 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (32 84)  (32 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (36 84)  (36 84)  LC_2 Logic Functioning bit
 (39 4)  (39 84)  (39 84)  LC_2 Logic Functioning bit
 (41 4)  (41 84)  (41 84)  LC_2 Logic Functioning bit
 (42 4)  (42 84)  (42 84)  LC_2 Logic Functioning bit
 (44 4)  (44 84)  (44 84)  LC_2 Logic Functioning bit
 (45 4)  (45 84)  (45 84)  LC_2 Logic Functioning bit
 (53 4)  (53 84)  (53 84)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (1 85)  (1 85)  routing T_0_5.lc_trk_g2_2 <X> T_0_5.wire_logic_cluster/lc_7/cen
 (22 5)  (22 85)  (22 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (30 85)  (30 85)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_logic_cluster/lc_2/in_1
 (36 5)  (36 85)  (36 85)  LC_2 Logic Functioning bit
 (39 5)  (39 85)  (39 85)  LC_2 Logic Functioning bit
 (41 5)  (41 85)  (41 85)  LC_2 Logic Functioning bit
 (42 5)  (42 85)  (42 85)  LC_2 Logic Functioning bit
 (4 6)  (4 86)  (4 86)  routing T_0_5.sp4_h_r_3 <X> T_0_5.sp4_v_t_38
 (17 6)  (17 86)  (17 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (18 86)  (18 86)  routing T_0_5.wire_logic_cluster/lc_5/out <X> T_0_5.lc_trk_g1_5
 (21 6)  (21 86)  (21 86)  routing T_0_5.wire_logic_cluster/lc_7/out <X> T_0_5.lc_trk_g1_7
 (22 6)  (22 86)  (22 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (25 86)  (25 86)  routing T_0_5.wire_logic_cluster/lc_6/out <X> T_0_5.lc_trk_g1_6
 (27 6)  (27 86)  (27 86)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (29 86)  (29 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (32 86)  (32 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (36 86)  (36 86)  LC_3 Logic Functioning bit
 (39 6)  (39 86)  (39 86)  LC_3 Logic Functioning bit
 (41 6)  (41 86)  (41 86)  LC_3 Logic Functioning bit
 (42 6)  (42 86)  (42 86)  LC_3 Logic Functioning bit
 (44 6)  (44 86)  (44 86)  LC_3 Logic Functioning bit
 (45 6)  (45 86)  (45 86)  LC_3 Logic Functioning bit
 (53 6)  (53 86)  (53 86)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (5 87)  (5 87)  routing T_0_5.sp4_h_r_3 <X> T_0_5.sp4_v_t_38
 (22 7)  (22 87)  (22 87)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (30 87)  (30 87)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (36 87)  (36 87)  LC_3 Logic Functioning bit
 (39 7)  (39 87)  (39 87)  LC_3 Logic Functioning bit
 (41 7)  (41 87)  (41 87)  LC_3 Logic Functioning bit
 (42 7)  (42 87)  (42 87)  LC_3 Logic Functioning bit
 (25 8)  (25 88)  (25 88)  routing T_0_5.rgt_op_2 <X> T_0_5.lc_trk_g2_2
 (27 8)  (27 88)  (27 88)  routing T_0_5.lc_trk_g3_4 <X> T_0_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (28 88)  (28 88)  routing T_0_5.lc_trk_g3_4 <X> T_0_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (29 88)  (29 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (30 88)  (30 88)  routing T_0_5.lc_trk_g3_4 <X> T_0_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (32 88)  (32 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (36 88)  (36 88)  LC_4 Logic Functioning bit
 (39 8)  (39 88)  (39 88)  LC_4 Logic Functioning bit
 (41 8)  (41 88)  (41 88)  LC_4 Logic Functioning bit
 (42 8)  (42 88)  (42 88)  LC_4 Logic Functioning bit
 (44 8)  (44 88)  (44 88)  LC_4 Logic Functioning bit
 (45 8)  (45 88)  (45 88)  LC_4 Logic Functioning bit
 (22 9)  (22 89)  (22 89)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (24 89)  (24 89)  routing T_0_5.rgt_op_2 <X> T_0_5.lc_trk_g2_2
 (36 9)  (36 89)  (36 89)  LC_4 Logic Functioning bit
 (39 9)  (39 89)  (39 89)  LC_4 Logic Functioning bit
 (41 9)  (41 89)  (41 89)  LC_4 Logic Functioning bit
 (42 9)  (42 89)  (42 89)  LC_4 Logic Functioning bit
 (52 9)  (52 89)  (52 89)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (27 90)  (27 90)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (29 90)  (29 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (30 90)  (30 90)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (32 90)  (32 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (36 90)  (36 90)  LC_5 Logic Functioning bit
 (39 10)  (39 90)  (39 90)  LC_5 Logic Functioning bit
 (41 10)  (41 90)  (41 90)  LC_5 Logic Functioning bit
 (42 10)  (42 90)  (42 90)  LC_5 Logic Functioning bit
 (44 10)  (44 90)  (44 90)  LC_5 Logic Functioning bit
 (45 10)  (45 90)  (45 90)  LC_5 Logic Functioning bit
 (36 11)  (36 91)  (36 91)  LC_5 Logic Functioning bit
 (39 11)  (39 91)  (39 91)  LC_5 Logic Functioning bit
 (41 11)  (41 91)  (41 91)  LC_5 Logic Functioning bit
 (42 11)  (42 91)  (42 91)  LC_5 Logic Functioning bit
 (14 12)  (14 92)  (14 92)  routing T_0_5.wire_logic_cluster/lc_0/out <X> T_0_5.lc_trk_g3_0
 (17 12)  (17 92)  (17 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (18 92)  (18 92)  routing T_0_5.wire_logic_cluster/lc_1/out <X> T_0_5.lc_trk_g3_1
 (27 12)  (27 92)  (27 92)  routing T_0_5.lc_trk_g1_6 <X> T_0_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (29 92)  (29 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (30 92)  (30 92)  routing T_0_5.lc_trk_g1_6 <X> T_0_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (32 92)  (32 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (36 92)  (36 92)  LC_6 Logic Functioning bit
 (39 12)  (39 92)  (39 92)  LC_6 Logic Functioning bit
 (41 12)  (41 92)  (41 92)  LC_6 Logic Functioning bit
 (42 12)  (42 92)  (42 92)  LC_6 Logic Functioning bit
 (44 12)  (44 92)  (44 92)  LC_6 Logic Functioning bit
 (45 12)  (45 92)  (45 92)  LC_6 Logic Functioning bit
 (17 13)  (17 93)  (17 93)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (30 93)  (30 93)  routing T_0_5.lc_trk_g1_6 <X> T_0_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (36 93)  (36 93)  LC_6 Logic Functioning bit
 (39 13)  (39 93)  (39 93)  LC_6 Logic Functioning bit
 (41 13)  (41 93)  (41 93)  LC_6 Logic Functioning bit
 (42 13)  (42 93)  (42 93)  LC_6 Logic Functioning bit
 (0 14)  (0 94)  (0 94)  routing T_0_5.lc_trk_g3_5 <X> T_0_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (1 94)  (1 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (14 94)  (14 94)  routing T_0_5.wire_logic_cluster/lc_4/out <X> T_0_5.lc_trk_g3_4
 (16 14)  (16 94)  (16 94)  routing T_0_5.sp12_v_t_10 <X> T_0_5.lc_trk_g3_5
 (17 14)  (17 94)  (17 94)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (27 14)  (27 94)  (27 94)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (29 94)  (29 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (30 94)  (30 94)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (32 94)  (32 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (36 94)  (36 94)  LC_7 Logic Functioning bit
 (39 14)  (39 94)  (39 94)  LC_7 Logic Functioning bit
 (41 14)  (41 94)  (41 94)  LC_7 Logic Functioning bit
 (42 14)  (42 94)  (42 94)  LC_7 Logic Functioning bit
 (45 14)  (45 94)  (45 94)  LC_7 Logic Functioning bit
 (46 14)  (46 94)  (46 94)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (0 95)  (0 95)  routing T_0_5.lc_trk_g3_5 <X> T_0_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (1 95)  (1 95)  routing T_0_5.lc_trk_g3_5 <X> T_0_5.wire_logic_cluster/lc_7/s_r
 (17 15)  (17 95)  (17 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (30 95)  (30 95)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_logic_cluster/lc_7/in_1
 (36 15)  (36 95)  (36 95)  LC_7 Logic Functioning bit
 (39 15)  (39 95)  (39 95)  LC_7 Logic Functioning bit
 (41 15)  (41 95)  (41 95)  LC_7 Logic Functioning bit
 (42 15)  (42 95)  (42 95)  LC_7 Logic Functioning bit


LogicTile_1_5

 (14 0)  (68 80)  (68 80)  routing T_1_5.lft_op_0 <X> T_1_5.lc_trk_g0_0
 (15 0)  (69 80)  (69 80)  routing T_1_5.lft_op_1 <X> T_1_5.lc_trk_g0_1
 (17 0)  (71 80)  (71 80)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (72 80)  (72 80)  routing T_1_5.lft_op_1 <X> T_1_5.lc_trk_g0_1
 (22 0)  (76 80)  (76 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (78 80)  (78 80)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g0_3
 (25 0)  (79 80)  (79 80)  routing T_1_5.sp4_h_l_7 <X> T_1_5.lc_trk_g0_2
 (29 0)  (83 80)  (83 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 80)  (85 80)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 80)  (86 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (89 80)  (89 80)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.input_2_0
 (37 0)  (91 80)  (91 80)  LC_0 Logic Functioning bit
 (40 0)  (94 80)  (94 80)  LC_0 Logic Functioning bit
 (42 0)  (96 80)  (96 80)  LC_0 Logic Functioning bit
 (47 0)  (101 80)  (101 80)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (106 80)  (106 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (69 81)  (69 81)  routing T_1_5.lft_op_0 <X> T_1_5.lc_trk_g0_0
 (17 1)  (71 81)  (71 81)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (75 81)  (75 81)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g0_3
 (22 1)  (76 81)  (76 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (77 81)  (77 81)  routing T_1_5.sp4_h_l_7 <X> T_1_5.lc_trk_g0_2
 (24 1)  (78 81)  (78 81)  routing T_1_5.sp4_h_l_7 <X> T_1_5.lc_trk_g0_2
 (25 1)  (79 81)  (79 81)  routing T_1_5.sp4_h_l_7 <X> T_1_5.lc_trk_g0_2
 (26 1)  (80 81)  (80 81)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 81)  (81 81)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 81)  (82 81)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 81)  (83 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 81)  (84 81)  routing T_1_5.lc_trk_g0_3 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 81)  (85 81)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 81)  (86 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (42 1)  (96 81)  (96 81)  LC_0 Logic Functioning bit
 (14 2)  (68 82)  (68 82)  routing T_1_5.bnr_op_4 <X> T_1_5.lc_trk_g0_4
 (22 2)  (76 82)  (76 82)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (78 82)  (78 82)  routing T_1_5.bot_op_7 <X> T_1_5.lc_trk_g0_7
 (29 2)  (83 82)  (83 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (85 82)  (85 82)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 82)  (86 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 82)  (88 82)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (91 82)  (91 82)  LC_1 Logic Functioning bit
 (39 2)  (93 82)  (93 82)  LC_1 Logic Functioning bit
 (42 2)  (96 82)  (96 82)  LC_1 Logic Functioning bit
 (14 3)  (68 83)  (68 83)  routing T_1_5.bnr_op_4 <X> T_1_5.lc_trk_g0_4
 (17 3)  (71 83)  (71 83)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (29 3)  (83 83)  (83 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (85 83)  (85 83)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (86 83)  (86 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (88 83)  (88 83)  routing T_1_5.lc_trk_g1_0 <X> T_1_5.input_2_1
 (36 3)  (90 83)  (90 83)  LC_1 Logic Functioning bit
 (37 3)  (91 83)  (91 83)  LC_1 Logic Functioning bit
 (38 3)  (92 83)  (92 83)  LC_1 Logic Functioning bit
 (3 4)  (57 84)  (57 84)  routing T_1_5.sp12_v_b_0 <X> T_1_5.sp12_h_r_0
 (14 4)  (68 84)  (68 84)  routing T_1_5.bnr_op_0 <X> T_1_5.lc_trk_g1_0
 (32 4)  (86 84)  (86 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 84)  (88 84)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (37 4)  (91 84)  (91 84)  LC_2 Logic Functioning bit
 (39 4)  (93 84)  (93 84)  LC_2 Logic Functioning bit
 (40 4)  (94 84)  (94 84)  LC_2 Logic Functioning bit
 (41 4)  (95 84)  (95 84)  LC_2 Logic Functioning bit
 (42 4)  (96 84)  (96 84)  LC_2 Logic Functioning bit
 (43 4)  (97 84)  (97 84)  LC_2 Logic Functioning bit
 (3 5)  (57 85)  (57 85)  routing T_1_5.sp12_v_b_0 <X> T_1_5.sp12_h_r_0
 (14 5)  (68 85)  (68 85)  routing T_1_5.bnr_op_0 <X> T_1_5.lc_trk_g1_0
 (17 5)  (71 85)  (71 85)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (76 85)  (76 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (78 85)  (78 85)  routing T_1_5.top_op_2 <X> T_1_5.lc_trk_g1_2
 (25 5)  (79 85)  (79 85)  routing T_1_5.top_op_2 <X> T_1_5.lc_trk_g1_2
 (26 5)  (80 85)  (80 85)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 85)  (83 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (85 85)  (85 85)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 85)  (90 85)  LC_2 Logic Functioning bit
 (38 5)  (92 85)  (92 85)  LC_2 Logic Functioning bit
 (40 5)  (94 85)  (94 85)  LC_2 Logic Functioning bit
 (41 5)  (95 85)  (95 85)  LC_2 Logic Functioning bit
 (42 5)  (96 85)  (96 85)  LC_2 Logic Functioning bit
 (43 5)  (97 85)  (97 85)  LC_2 Logic Functioning bit
 (14 6)  (68 86)  (68 86)  routing T_1_5.bnr_op_4 <X> T_1_5.lc_trk_g1_4
 (15 6)  (69 86)  (69 86)  routing T_1_5.top_op_5 <X> T_1_5.lc_trk_g1_5
 (17 6)  (71 86)  (71 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (75 86)  (75 86)  routing T_1_5.bnr_op_7 <X> T_1_5.lc_trk_g1_7
 (22 6)  (76 86)  (76 86)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (29 6)  (83 86)  (83 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (85 86)  (85 86)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 86)  (86 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 86)  (88 86)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (38 6)  (92 86)  (92 86)  LC_3 Logic Functioning bit
 (41 6)  (95 86)  (95 86)  LC_3 Logic Functioning bit
 (43 6)  (97 86)  (97 86)  LC_3 Logic Functioning bit
 (14 7)  (68 87)  (68 87)  routing T_1_5.bnr_op_4 <X> T_1_5.lc_trk_g1_4
 (17 7)  (71 87)  (71 87)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (72 87)  (72 87)  routing T_1_5.top_op_5 <X> T_1_5.lc_trk_g1_5
 (21 7)  (75 87)  (75 87)  routing T_1_5.bnr_op_7 <X> T_1_5.lc_trk_g1_7
 (29 7)  (83 87)  (83 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (85 87)  (85 87)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (86 87)  (86 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (88 87)  (88 87)  routing T_1_5.lc_trk_g1_0 <X> T_1_5.input_2_3
 (40 7)  (94 87)  (94 87)  LC_3 Logic Functioning bit
 (41 7)  (95 87)  (95 87)  LC_3 Logic Functioning bit
 (42 7)  (96 87)  (96 87)  LC_3 Logic Functioning bit
 (16 8)  (70 88)  (70 88)  routing T_1_5.sp12_v_t_14 <X> T_1_5.lc_trk_g2_1
 (17 8)  (71 88)  (71 88)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (75 88)  (75 88)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g2_3
 (22 8)  (76 88)  (76 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (77 88)  (77 88)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g2_3
 (24 8)  (78 88)  (78 88)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g2_3
 (27 8)  (81 88)  (81 88)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 88)  (83 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 88)  (84 88)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 88)  (86 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 88)  (87 88)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 88)  (91 88)  LC_4 Logic Functioning bit
 (39 8)  (93 88)  (93 88)  LC_4 Logic Functioning bit
 (41 8)  (95 88)  (95 88)  LC_4 Logic Functioning bit
 (43 8)  (97 88)  (97 88)  LC_4 Logic Functioning bit
 (18 9)  (72 89)  (72 89)  routing T_1_5.sp12_v_t_14 <X> T_1_5.lc_trk_g2_1
 (21 9)  (75 89)  (75 89)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g2_3
 (31 9)  (85 89)  (85 89)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (37 9)  (91 89)  (91 89)  LC_4 Logic Functioning bit
 (39 9)  (93 89)  (93 89)  LC_4 Logic Functioning bit
 (41 9)  (95 89)  (95 89)  LC_4 Logic Functioning bit
 (43 9)  (97 89)  (97 89)  LC_4 Logic Functioning bit
 (27 10)  (81 90)  (81 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 90)  (82 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 90)  (83 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 90)  (84 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 90)  (85 90)  routing T_1_5.lc_trk_g1_5 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 90)  (86 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 90)  (88 90)  routing T_1_5.lc_trk_g1_5 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 90)  (90 90)  LC_5 Logic Functioning bit
 (38 10)  (92 90)  (92 90)  LC_5 Logic Functioning bit
 (27 11)  (81 91)  (81 91)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 91)  (82 91)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 91)  (83 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (86 91)  (86 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (87 91)  (87 91)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.input_2_5
 (37 11)  (91 91)  (91 91)  LC_5 Logic Functioning bit
 (21 12)  (75 92)  (75 92)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (22 12)  (76 92)  (76 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (77 92)  (77 92)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (24 12)  (78 92)  (78 92)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (27 12)  (81 92)  (81 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 92)  (82 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 92)  (83 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 92)  (84 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 92)  (86 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 92)  (87 92)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 92)  (88 92)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 92)  (90 92)  LC_6 Logic Functioning bit
 (37 12)  (91 92)  (91 92)  LC_6 Logic Functioning bit
 (38 12)  (92 92)  (92 92)  LC_6 Logic Functioning bit
 (39 12)  (93 92)  (93 92)  LC_6 Logic Functioning bit
 (40 12)  (94 92)  (94 92)  LC_6 Logic Functioning bit
 (42 12)  (96 92)  (96 92)  LC_6 Logic Functioning bit
 (43 12)  (97 92)  (97 92)  LC_6 Logic Functioning bit
 (50 12)  (104 92)  (104 92)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (68 93)  (68 93)  routing T_1_5.sp4_r_v_b_40 <X> T_1_5.lc_trk_g3_0
 (17 13)  (71 93)  (71 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (75 93)  (75 93)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (22 13)  (76 93)  (76 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 93)  (79 93)  routing T_1_5.sp4_r_v_b_42 <X> T_1_5.lc_trk_g3_2
 (26 13)  (80 93)  (80 93)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 93)  (83 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 93)  (85 93)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 93)  (90 93)  LC_6 Logic Functioning bit
 (38 13)  (92 93)  (92 93)  LC_6 Logic Functioning bit
 (41 13)  (95 93)  (95 93)  LC_6 Logic Functioning bit
 (43 13)  (97 93)  (97 93)  LC_6 Logic Functioning bit
 (48 13)  (102 93)  (102 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (107 93)  (107 93)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (69 94)  (69 94)  routing T_1_5.tnr_op_5 <X> T_1_5.lc_trk_g3_5
 (17 14)  (71 94)  (71 94)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (80 94)  (80 94)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 14)  (83 94)  (83 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 94)  (84 94)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 94)  (86 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 94)  (87 94)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 94)  (88 94)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 94)  (90 94)  LC_7 Logic Functioning bit
 (37 14)  (91 94)  (91 94)  LC_7 Logic Functioning bit
 (40 14)  (94 94)  (94 94)  LC_7 Logic Functioning bit
 (41 14)  (95 94)  (95 94)  LC_7 Logic Functioning bit
 (42 14)  (96 94)  (96 94)  LC_7 Logic Functioning bit
 (43 14)  (97 94)  (97 94)  LC_7 Logic Functioning bit
 (52 14)  (106 94)  (106 94)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (68 95)  (68 95)  routing T_1_5.sp4_r_v_b_44 <X> T_1_5.lc_trk_g3_4
 (17 15)  (71 95)  (71 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (80 95)  (80 95)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 95)  (83 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (85 95)  (85 95)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 95)  (86 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (89 95)  (89 95)  routing T_1_5.lc_trk_g0_3 <X> T_1_5.input_2_7
 (36 15)  (90 95)  (90 95)  LC_7 Logic Functioning bit
 (37 15)  (91 95)  (91 95)  LC_7 Logic Functioning bit
 (38 15)  (92 95)  (92 95)  LC_7 Logic Functioning bit
 (41 15)  (95 95)  (95 95)  LC_7 Logic Functioning bit
 (42 15)  (96 95)  (96 95)  LC_7 Logic Functioning bit
 (43 15)  (97 95)  (97 95)  LC_7 Logic Functioning bit
 (46 15)  (100 95)  (100 95)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_5

 (17 0)  (125 80)  (125 80)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (126 80)  (126 80)  routing T_2_5.wire_logic_cluster/lc_1/out <X> T_2_5.lc_trk_g0_1
 (21 0)  (129 80)  (129 80)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g0_3
 (22 0)  (130 80)  (130 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (134 80)  (134 80)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 80)  (137 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 80)  (140 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (143 80)  (143 80)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.input_2_0
 (36 0)  (144 80)  (144 80)  LC_0 Logic Functioning bit
 (38 0)  (146 80)  (146 80)  LC_0 Logic Functioning bit
 (41 0)  (149 80)  (149 80)  LC_0 Logic Functioning bit
 (11 1)  (119 81)  (119 81)  routing T_2_5.sp4_h_l_43 <X> T_2_5.sp4_h_r_2
 (13 1)  (121 81)  (121 81)  routing T_2_5.sp4_h_l_43 <X> T_2_5.sp4_h_r_2
 (26 1)  (134 81)  (134 81)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 81)  (137 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 81)  (139 81)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 81)  (140 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (142 81)  (142 81)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.input_2_0
 (35 1)  (143 81)  (143 81)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.input_2_0
 (36 1)  (144 81)  (144 81)  LC_0 Logic Functioning bit
 (37 1)  (145 81)  (145 81)  LC_0 Logic Functioning bit
 (39 1)  (147 81)  (147 81)  LC_0 Logic Functioning bit
 (40 1)  (148 81)  (148 81)  LC_0 Logic Functioning bit
 (43 1)  (151 81)  (151 81)  LC_0 Logic Functioning bit
 (1 2)  (109 82)  (109 82)  routing T_2_5.glb_netwk_5 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (110 82)  (110 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (122 82)  (122 82)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g0_4
 (21 2)  (129 82)  (129 82)  routing T_2_5.wire_logic_cluster/lc_7/out <X> T_2_5.lc_trk_g0_7
 (22 2)  (130 82)  (130 82)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (133 82)  (133 82)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g0_6
 (26 2)  (134 82)  (134 82)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 82)  (135 82)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 82)  (136 82)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 82)  (137 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 82)  (140 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 82)  (141 82)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 82)  (144 82)  LC_1 Logic Functioning bit
 (39 2)  (147 82)  (147 82)  LC_1 Logic Functioning bit
 (43 2)  (151 82)  (151 82)  LC_1 Logic Functioning bit
 (45 2)  (153 82)  (153 82)  LC_1 Logic Functioning bit
 (50 2)  (158 82)  (158 82)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (108 83)  (108 83)  routing T_2_5.glb_netwk_5 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (17 3)  (125 83)  (125 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (130 83)  (130 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (131 83)  (131 83)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g0_6
 (24 3)  (132 83)  (132 83)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g0_6
 (26 3)  (134 83)  (134 83)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 83)  (137 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 83)  (139 83)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 83)  (144 83)  LC_1 Logic Functioning bit
 (37 3)  (145 83)  (145 83)  LC_1 Logic Functioning bit
 (38 3)  (146 83)  (146 83)  LC_1 Logic Functioning bit
 (42 3)  (150 83)  (150 83)  LC_1 Logic Functioning bit
 (43 3)  (151 83)  (151 83)  LC_1 Logic Functioning bit
 (51 3)  (159 83)  (159 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (109 84)  (109 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (130 84)  (130 84)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (131 84)  (131 84)  routing T_2_5.sp12_h_r_11 <X> T_2_5.lc_trk_g1_3
 (26 4)  (134 84)  (134 84)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 84)  (137 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 84)  (139 84)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 84)  (140 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 84)  (141 84)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 84)  (142 84)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 84)  (144 84)  LC_2 Logic Functioning bit
 (38 4)  (146 84)  (146 84)  LC_2 Logic Functioning bit
 (39 4)  (147 84)  (147 84)  LC_2 Logic Functioning bit
 (40 4)  (148 84)  (148 84)  LC_2 Logic Functioning bit
 (42 4)  (150 84)  (150 84)  LC_2 Logic Functioning bit
 (0 5)  (108 85)  (108 85)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_7/cen
 (1 5)  (109 85)  (109 85)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_7/cen
 (22 5)  (130 85)  (130 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (131 85)  (131 85)  routing T_2_5.sp4_h_r_2 <X> T_2_5.lc_trk_g1_2
 (24 5)  (132 85)  (132 85)  routing T_2_5.sp4_h_r_2 <X> T_2_5.lc_trk_g1_2
 (25 5)  (133 85)  (133 85)  routing T_2_5.sp4_h_r_2 <X> T_2_5.lc_trk_g1_2
 (29 5)  (137 85)  (137 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 85)  (140 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (141 85)  (141 85)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_2
 (34 5)  (142 85)  (142 85)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_2
 (35 5)  (143 85)  (143 85)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_2
 (36 5)  (144 85)  (144 85)  LC_2 Logic Functioning bit
 (38 5)  (146 85)  (146 85)  LC_2 Logic Functioning bit
 (40 5)  (148 85)  (148 85)  LC_2 Logic Functioning bit
 (42 5)  (150 85)  (150 85)  LC_2 Logic Functioning bit
 (21 6)  (129 86)  (129 86)  routing T_2_5.wire_logic_cluster/lc_7/out <X> T_2_5.lc_trk_g1_7
 (22 6)  (130 86)  (130 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (133 86)  (133 86)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g1_6
 (26 6)  (134 86)  (134 86)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 86)  (135 86)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 86)  (136 86)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 86)  (137 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 86)  (139 86)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 86)  (140 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (145 86)  (145 86)  LC_3 Logic Functioning bit
 (38 6)  (146 86)  (146 86)  LC_3 Logic Functioning bit
 (41 6)  (149 86)  (149 86)  LC_3 Logic Functioning bit
 (22 7)  (130 87)  (130 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (131 87)  (131 87)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g1_6
 (24 7)  (132 87)  (132 87)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g1_6
 (27 7)  (135 87)  (135 87)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 87)  (136 87)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 87)  (137 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 87)  (138 87)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 87)  (140 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (144 87)  (144 87)  LC_3 Logic Functioning bit
 (39 7)  (147 87)  (147 87)  LC_3 Logic Functioning bit
 (40 7)  (148 87)  (148 87)  LC_3 Logic Functioning bit
 (43 7)  (151 87)  (151 87)  LC_3 Logic Functioning bit
 (25 8)  (133 88)  (133 88)  routing T_2_5.wire_logic_cluster/lc_2/out <X> T_2_5.lc_trk_g2_2
 (26 8)  (134 88)  (134 88)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 88)  (135 88)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 88)  (137 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 88)  (139 88)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 88)  (140 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 88)  (141 88)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 88)  (144 88)  LC_4 Logic Functioning bit
 (37 8)  (145 88)  (145 88)  LC_4 Logic Functioning bit
 (38 8)  (146 88)  (146 88)  LC_4 Logic Functioning bit
 (39 8)  (147 88)  (147 88)  LC_4 Logic Functioning bit
 (22 9)  (130 89)  (130 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (135 89)  (135 89)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 89)  (136 89)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 89)  (137 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 89)  (138 89)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 89)  (139 89)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 89)  (144 89)  LC_4 Logic Functioning bit
 (38 9)  (146 89)  (146 89)  LC_4 Logic Functioning bit
 (41 9)  (149 89)  (149 89)  LC_4 Logic Functioning bit
 (43 9)  (151 89)  (151 89)  LC_4 Logic Functioning bit
 (21 10)  (129 90)  (129 90)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g2_7
 (22 10)  (130 90)  (130 90)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (134 90)  (134 90)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 90)  (135 90)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 90)  (136 90)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 90)  (137 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 90)  (140 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 90)  (141 90)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 90)  (142 90)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 90)  (145 90)  LC_5 Logic Functioning bit
 (39 10)  (147 90)  (147 90)  LC_5 Logic Functioning bit
 (40 10)  (148 90)  (148 90)  LC_5 Logic Functioning bit
 (42 10)  (150 90)  (150 90)  LC_5 Logic Functioning bit
 (50 10)  (158 90)  (158 90)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (122 91)  (122 91)  routing T_2_5.tnl_op_4 <X> T_2_5.lc_trk_g2_4
 (15 11)  (123 91)  (123 91)  routing T_2_5.tnl_op_4 <X> T_2_5.lc_trk_g2_4
 (17 11)  (125 91)  (125 91)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (129 91)  (129 91)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g2_7
 (27 11)  (135 91)  (135 91)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 91)  (136 91)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 91)  (137 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 91)  (139 91)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 91)  (144 91)  LC_5 Logic Functioning bit
 (38 11)  (146 91)  (146 91)  LC_5 Logic Functioning bit
 (43 11)  (151 91)  (151 91)  LC_5 Logic Functioning bit
 (17 12)  (125 92)  (125 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 92)  (126 92)  routing T_2_5.wire_logic_cluster/lc_1/out <X> T_2_5.lc_trk_g3_1
 (22 12)  (130 92)  (130 92)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (132 92)  (132 92)  routing T_2_5.tnl_op_3 <X> T_2_5.lc_trk_g3_3
 (26 12)  (134 92)  (134 92)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 92)  (135 92)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 92)  (137 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 92)  (138 92)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 92)  (139 92)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 92)  (140 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 92)  (141 92)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 92)  (142 92)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 92)  (144 92)  LC_6 Logic Functioning bit
 (43 12)  (151 92)  (151 92)  LC_6 Logic Functioning bit
 (50 12)  (158 92)  (158 92)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (129 93)  (129 93)  routing T_2_5.tnl_op_3 <X> T_2_5.lc_trk_g3_3
 (26 13)  (134 93)  (134 93)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 93)  (135 93)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 93)  (137 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 93)  (138 93)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (144 93)  (144 93)  LC_6 Logic Functioning bit
 (37 13)  (145 93)  (145 93)  LC_6 Logic Functioning bit
 (38 13)  (146 93)  (146 93)  LC_6 Logic Functioning bit
 (39 13)  (147 93)  (147 93)  LC_6 Logic Functioning bit
 (41 13)  (149 93)  (149 93)  LC_6 Logic Functioning bit
 (43 13)  (151 93)  (151 93)  LC_6 Logic Functioning bit
 (14 14)  (122 94)  (122 94)  routing T_2_5.sp4_v_b_36 <X> T_2_5.lc_trk_g3_4
 (16 14)  (124 94)  (124 94)  routing T_2_5.sp4_v_t_16 <X> T_2_5.lc_trk_g3_5
 (17 14)  (125 94)  (125 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (126 94)  (126 94)  routing T_2_5.sp4_v_t_16 <X> T_2_5.lc_trk_g3_5
 (26 14)  (134 94)  (134 94)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 94)  (135 94)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 94)  (137 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 94)  (138 94)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 94)  (139 94)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 94)  (140 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 94)  (141 94)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 94)  (144 94)  LC_7 Logic Functioning bit
 (39 14)  (147 94)  (147 94)  LC_7 Logic Functioning bit
 (43 14)  (151 94)  (151 94)  LC_7 Logic Functioning bit
 (45 14)  (153 94)  (153 94)  LC_7 Logic Functioning bit
 (50 14)  (158 94)  (158 94)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (159 94)  (159 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (122 95)  (122 95)  routing T_2_5.sp4_v_b_36 <X> T_2_5.lc_trk_g3_4
 (16 15)  (124 95)  (124 95)  routing T_2_5.sp4_v_b_36 <X> T_2_5.lc_trk_g3_4
 (17 15)  (125 95)  (125 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (135 95)  (135 95)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 95)  (136 95)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 95)  (137 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 95)  (138 95)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (36 15)  (144 95)  (144 95)  LC_7 Logic Functioning bit
 (37 15)  (145 95)  (145 95)  LC_7 Logic Functioning bit
 (39 15)  (147 95)  (147 95)  LC_7 Logic Functioning bit
 (42 15)  (150 95)  (150 95)  LC_7 Logic Functioning bit
 (43 15)  (151 95)  (151 95)  LC_7 Logic Functioning bit
 (51 15)  (159 95)  (159 95)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_5

 (1 2)  (205 82)  (205 82)  routing T_4_5.glb_netwk_5 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (206 82)  (206 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (218 82)  (218 82)  routing T_4_5.sp4_v_t_1 <X> T_4_5.lc_trk_g0_4
 (0 3)  (204 83)  (204 83)  routing T_4_5.glb_netwk_5 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (14 3)  (218 83)  (218 83)  routing T_4_5.sp4_v_t_1 <X> T_4_5.lc_trk_g0_4
 (16 3)  (220 83)  (220 83)  routing T_4_5.sp4_v_t_1 <X> T_4_5.lc_trk_g0_4
 (17 3)  (221 83)  (221 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 4)  (225 84)  (225 84)  routing T_4_5.wire_logic_cluster/lc_3/out <X> T_4_5.lc_trk_g1_3
 (22 4)  (226 84)  (226 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (230 84)  (230 84)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (231 84)  (231 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (233 84)  (233 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (234 84)  (234 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (235 84)  (235 84)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (236 84)  (236 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (238 84)  (238 84)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (240 84)  (240 84)  LC_2 Logic Functioning bit
 (38 4)  (242 84)  (242 84)  LC_2 Logic Functioning bit
 (43 4)  (247 84)  (247 84)  LC_2 Logic Functioning bit
 (26 5)  (230 85)  (230 85)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (232 85)  (232 85)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (233 85)  (233 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (235 85)  (235 85)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (236 85)  (236 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (238 85)  (238 85)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.input_2_2
 (35 5)  (239 85)  (239 85)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.input_2_2
 (36 5)  (240 85)  (240 85)  LC_2 Logic Functioning bit
 (37 5)  (241 85)  (241 85)  LC_2 Logic Functioning bit
 (39 5)  (243 85)  (243 85)  LC_2 Logic Functioning bit
 (42 5)  (246 85)  (246 85)  LC_2 Logic Functioning bit
 (43 5)  (247 85)  (247 85)  LC_2 Logic Functioning bit
 (27 6)  (231 86)  (231 86)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (233 86)  (233 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (235 86)  (235 86)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (236 86)  (236 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (240 86)  (240 86)  LC_3 Logic Functioning bit
 (37 6)  (241 86)  (241 86)  LC_3 Logic Functioning bit
 (41 6)  (245 86)  (245 86)  LC_3 Logic Functioning bit
 (43 6)  (247 86)  (247 86)  LC_3 Logic Functioning bit
 (45 6)  (249 86)  (249 86)  LC_3 Logic Functioning bit
 (50 6)  (254 86)  (254 86)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (219 87)  (219 87)  routing T_4_5.bot_op_4 <X> T_4_5.lc_trk_g1_4
 (17 7)  (221 87)  (221 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (226 87)  (226 87)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (228 87)  (228 87)  routing T_4_5.bot_op_6 <X> T_4_5.lc_trk_g1_6
 (30 7)  (234 87)  (234 87)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (240 87)  (240 87)  LC_3 Logic Functioning bit
 (37 7)  (241 87)  (241 87)  LC_3 Logic Functioning bit
 (41 7)  (245 87)  (245 87)  LC_3 Logic Functioning bit
 (43 7)  (247 87)  (247 87)  LC_3 Logic Functioning bit
 (47 7)  (251 87)  (251 87)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 10)  (213 90)  (213 90)  routing T_4_5.sp4_v_b_7 <X> T_4_5.sp4_h_l_42
 (22 11)  (226 91)  (226 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6


LogicTile_6_5

 (1 2)  (313 82)  (313 82)  routing T_6_5.glb_netwk_5 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (314 82)  (314 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (312 83)  (312 83)  routing T_6_5.glb_netwk_5 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (0 4)  (312 84)  (312 84)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_7/cen
 (1 4)  (313 84)  (313 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (333 84)  (333 84)  routing T_6_5.wire_logic_cluster/lc_3/out <X> T_6_5.lc_trk_g1_3
 (22 4)  (334 84)  (334 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (344 84)  (344 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (345 84)  (345 84)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (346 84)  (346 84)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (37 4)  (349 84)  (349 84)  LC_2 Logic Functioning bit
 (39 4)  (351 84)  (351 84)  LC_2 Logic Functioning bit
 (41 4)  (353 84)  (353 84)  LC_2 Logic Functioning bit
 (43 4)  (355 84)  (355 84)  LC_2 Logic Functioning bit
 (45 4)  (357 84)  (357 84)  LC_2 Logic Functioning bit
 (0 5)  (312 85)  (312 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_7/cen
 (1 5)  (313 85)  (313 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_7/cen
 (26 5)  (338 85)  (338 85)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (339 85)  (339 85)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (341 85)  (341 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (343 85)  (343 85)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (348 85)  (348 85)  LC_2 Logic Functioning bit
 (38 5)  (350 85)  (350 85)  LC_2 Logic Functioning bit
 (40 5)  (352 85)  (352 85)  LC_2 Logic Functioning bit
 (42 5)  (354 85)  (354 85)  LC_2 Logic Functioning bit
 (14 6)  (326 86)  (326 86)  routing T_6_5.wire_logic_cluster/lc_4/out <X> T_6_5.lc_trk_g1_4
 (32 6)  (344 86)  (344 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (346 86)  (346 86)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (40 6)  (352 86)  (352 86)  LC_3 Logic Functioning bit
 (41 6)  (353 86)  (353 86)  LC_3 Logic Functioning bit
 (42 6)  (354 86)  (354 86)  LC_3 Logic Functioning bit
 (43 6)  (355 86)  (355 86)  LC_3 Logic Functioning bit
 (45 6)  (357 86)  (357 86)  LC_3 Logic Functioning bit
 (17 7)  (329 87)  (329 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (343 87)  (343 87)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (40 7)  (352 87)  (352 87)  LC_3 Logic Functioning bit
 (41 7)  (353 87)  (353 87)  LC_3 Logic Functioning bit
 (42 7)  (354 87)  (354 87)  LC_3 Logic Functioning bit
 (43 7)  (355 87)  (355 87)  LC_3 Logic Functioning bit
 (27 8)  (339 88)  (339 88)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (341 88)  (341 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (342 88)  (342 88)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (344 88)  (344 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (345 88)  (345 88)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (346 88)  (346 88)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (41 8)  (353 88)  (353 88)  LC_4 Logic Functioning bit
 (43 8)  (355 88)  (355 88)  LC_4 Logic Functioning bit
 (45 8)  (357 88)  (357 88)  LC_4 Logic Functioning bit
 (26 9)  (338 89)  (338 89)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (339 89)  (339 89)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (341 89)  (341 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (343 89)  (343 89)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (348 89)  (348 89)  LC_4 Logic Functioning bit
 (37 9)  (349 89)  (349 89)  LC_4 Logic Functioning bit
 (38 9)  (350 89)  (350 89)  LC_4 Logic Functioning bit
 (39 9)  (351 89)  (351 89)  LC_4 Logic Functioning bit
 (41 9)  (353 89)  (353 89)  LC_4 Logic Functioning bit
 (43 9)  (355 89)  (355 89)  LC_4 Logic Functioning bit
 (22 12)  (334 92)  (334 92)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (335 92)  (335 92)  routing T_6_5.sp12_v_b_11 <X> T_6_5.lc_trk_g3_3
 (25 12)  (337 92)  (337 92)  routing T_6_5.wire_logic_cluster/lc_2/out <X> T_6_5.lc_trk_g3_2
 (22 13)  (334 93)  (334 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (312 94)  (312 94)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (313 94)  (313 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (327 94)  (327 94)  routing T_6_5.sp4_v_t_32 <X> T_6_5.lc_trk_g3_5
 (16 14)  (328 94)  (328 94)  routing T_6_5.sp4_v_t_32 <X> T_6_5.lc_trk_g3_5
 (17 14)  (329 94)  (329 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (312 95)  (312 95)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (313 95)  (313 95)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_7/s_r


LogicTile_13_5

 (3 1)  (685 81)  (685 81)  routing T_13_5.sp12_h_l_23 <X> T_13_5.sp12_v_b_0


LogicTile_0_4

 (17 0)  (17 64)  (17 64)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (18 64)  (18 64)  routing T_0_4.wire_logic_cluster/lc_1/out <X> T_0_4.lc_trk_g0_1
 (25 0)  (25 64)  (25 64)  routing T_0_4.sp12_h_r_2 <X> T_0_4.lc_trk_g0_2
 (27 0)  (27 64)  (27 64)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (28 64)  (28 64)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (29 64)  (29 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (30 64)  (30 64)  routing T_0_4.lc_trk_g3_4 <X> T_0_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (32 64)  (32 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (34 64)  (34 64)  routing T_0_4.lc_trk_g1_0 <X> T_0_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (35 64)  (35 64)  routing T_0_4.lc_trk_g0_4 <X> T_0_4.input_2_0
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (39 0)  (39 64)  (39 64)  LC_0 Logic Functioning bit
 (40 0)  (40 64)  (40 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (14 1)  (14 65)  (14 65)  routing T_0_4.sp4_h_r_0 <X> T_0_4.lc_trk_g0_0
 (15 1)  (15 65)  (15 65)  routing T_0_4.sp4_h_r_0 <X> T_0_4.lc_trk_g0_0
 (16 1)  (16 65)  (16 65)  routing T_0_4.sp4_h_r_0 <X> T_0_4.lc_trk_g0_0
 (17 1)  (17 65)  (17 65)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (22 65)  (22 65)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (24 65)  (24 65)  routing T_0_4.sp12_h_r_2 <X> T_0_4.lc_trk_g0_2
 (25 1)  (25 65)  (25 65)  routing T_0_4.sp12_h_r_2 <X> T_0_4.lc_trk_g0_2
 (27 1)  (27 65)  (27 65)  routing T_0_4.lc_trk_g3_1 <X> T_0_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (28 65)  (28 65)  routing T_0_4.lc_trk_g3_1 <X> T_0_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (29 65)  (29 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (32 65)  (32 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (39 1)  (39 65)  (39 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (1 2)  (1 66)  (1 66)  routing T_0_4.glb_netwk_5 <X> T_0_4.wire_logic_cluster/lc_7/clk
 (2 2)  (2 66)  (2 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (14 66)  (14 66)  routing T_0_4.bnr_op_4 <X> T_0_4.lc_trk_g0_4
 (22 2)  (22 66)  (22 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (24 66)  (24 66)  routing T_0_4.top_op_7 <X> T_0_4.lc_trk_g0_7
 (31 2)  (31 66)  (31 66)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (32 66)  (32 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (0 67)  (0 67)  routing T_0_4.glb_netwk_5 <X> T_0_4.wire_logic_cluster/lc_7/clk
 (14 3)  (14 67)  (14 67)  routing T_0_4.bnr_op_4 <X> T_0_4.lc_trk_g0_4
 (17 3)  (17 67)  (17 67)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (21 67)  (21 67)  routing T_0_4.top_op_7 <X> T_0_4.lc_trk_g0_7
 (22 3)  (22 67)  (22 67)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (24 67)  (24 67)  routing T_0_4.top_op_6 <X> T_0_4.lc_trk_g0_6
 (25 3)  (25 67)  (25 67)  routing T_0_4.top_op_6 <X> T_0_4.lc_trk_g0_6
 (26 3)  (26 67)  (26 67)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (27 67)  (27 67)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (28 67)  (28 67)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (29 67)  (29 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (31 67)  (31 67)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_logic_cluster/lc_1/in_3
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (0 4)  (0 68)  (0 68)  routing T_0_4.lc_trk_g2_2 <X> T_0_4.wire_logic_cluster/lc_7/cen
 (1 4)  (1 68)  (1 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (14 68)  (14 68)  routing T_0_4.bnr_op_0 <X> T_0_4.lc_trk_g1_0
 (31 4)  (31 68)  (31 68)  routing T_0_4.lc_trk_g2_5 <X> T_0_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (32 68)  (32 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (33 68)  (33 68)  routing T_0_4.lc_trk_g2_5 <X> T_0_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (38 4)  (38 68)  (38 68)  LC_2 Logic Functioning bit
 (39 4)  (39 68)  (39 68)  LC_2 Logic Functioning bit
 (45 4)  (45 68)  (45 68)  LC_2 Logic Functioning bit
 (1 5)  (1 69)  (1 69)  routing T_0_4.lc_trk_g2_2 <X> T_0_4.wire_logic_cluster/lc_7/cen
 (14 5)  (14 69)  (14 69)  routing T_0_4.bnr_op_0 <X> T_0_4.lc_trk_g1_0
 (17 5)  (17 69)  (17 69)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (38 5)  (38 69)  (38 69)  LC_2 Logic Functioning bit
 (39 5)  (39 69)  (39 69)  LC_2 Logic Functioning bit
 (51 5)  (51 69)  (51 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (15 70)  (15 70)  routing T_0_4.top_op_5 <X> T_0_4.lc_trk_g1_5
 (17 6)  (17 70)  (17 70)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (25 70)  (25 70)  routing T_0_4.bnr_op_6 <X> T_0_4.lc_trk_g1_6
 (29 6)  (29 70)  (29 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (30 70)  (30 70)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (31 70)  (31 70)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (32 70)  (32 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (34 70)  (34 70)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (38 6)  (38 70)  (38 70)  LC_3 Logic Functioning bit
 (39 6)  (39 70)  (39 70)  LC_3 Logic Functioning bit
 (14 7)  (14 71)  (14 71)  routing T_0_4.sp4_r_v_b_28 <X> T_0_4.lc_trk_g1_4
 (17 7)  (17 71)  (17 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (18 71)  (18 71)  routing T_0_4.top_op_5 <X> T_0_4.lc_trk_g1_5
 (22 7)  (22 71)  (22 71)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (25 71)  (25 71)  routing T_0_4.bnr_op_6 <X> T_0_4.lc_trk_g1_6
 (26 7)  (26 71)  (26 71)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (27 71)  (27 71)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (28 71)  (28 71)  routing T_0_4.lc_trk_g3_2 <X> T_0_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (29 71)  (29 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (30 71)  (30 71)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_logic_cluster/lc_3/in_1
 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (38 7)  (38 71)  (38 71)  LC_3 Logic Functioning bit
 (41 7)  (41 71)  (41 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (31 8)  (31 72)  (31 72)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (32 72)  (32 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (39 8)  (39 72)  (39 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (22 73)  (22 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (23 73)  (23 73)  routing T_0_4.sp4_h_l_15 <X> T_0_4.lc_trk_g2_2
 (24 9)  (24 73)  (24 73)  routing T_0_4.sp4_h_l_15 <X> T_0_4.lc_trk_g2_2
 (25 9)  (25 73)  (25 73)  routing T_0_4.sp4_h_l_15 <X> T_0_4.lc_trk_g2_2
 (29 9)  (29 73)  (29 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (31 73)  (31 73)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (38 9)  (38 73)  (38 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (15 10)  (15 74)  (15 74)  routing T_0_4.sp4_v_t_32 <X> T_0_4.lc_trk_g2_5
 (16 10)  (16 74)  (16 74)  routing T_0_4.sp4_v_t_32 <X> T_0_4.lc_trk_g2_5
 (17 10)  (17 74)  (17 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (28 10)  (28 74)  (28 74)  routing T_0_4.lc_trk_g2_4 <X> T_0_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (29 74)  (29 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (30 74)  (30 74)  routing T_0_4.lc_trk_g2_4 <X> T_0_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (32 74)  (32 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (33 74)  (33 74)  routing T_0_4.lc_trk_g3_3 <X> T_0_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (34 74)  (34 74)  routing T_0_4.lc_trk_g3_3 <X> T_0_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (15 75)  (15 75)  routing T_0_4.tnr_op_4 <X> T_0_4.lc_trk_g2_4
 (17 11)  (17 75)  (17 75)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (27 75)  (27 75)  routing T_0_4.lc_trk_g3_0 <X> T_0_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (28 75)  (28 75)  routing T_0_4.lc_trk_g3_0 <X> T_0_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (29 75)  (29 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (31 75)  (31 75)  routing T_0_4.lc_trk_g3_3 <X> T_0_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (39 11)  (39 75)  (39 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (15 12)  (15 76)  (15 76)  routing T_0_4.rgt_op_1 <X> T_0_4.lc_trk_g3_1
 (17 12)  (17 76)  (17 76)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (18 76)  (18 76)  routing T_0_4.rgt_op_1 <X> T_0_4.lc_trk_g3_1
 (22 12)  (22 76)  (22 76)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (24 76)  (24 76)  routing T_0_4.tnr_op_3 <X> T_0_4.lc_trk_g3_3
 (25 12)  (25 76)  (25 76)  routing T_0_4.wire_logic_cluster/lc_2/out <X> T_0_4.lc_trk_g3_2
 (26 12)  (26 76)  (26 76)  routing T_0_4.lc_trk_g2_4 <X> T_0_4.wire_logic_cluster/lc_6/in_0
 (29 12)  (29 76)  (29 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (31 76)  (31 76)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (32 76)  (32 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (34 76)  (34 76)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (15 77)  (15 77)  routing T_0_4.sp4_v_t_29 <X> T_0_4.lc_trk_g3_0
 (16 13)  (16 77)  (16 77)  routing T_0_4.sp4_v_t_29 <X> T_0_4.lc_trk_g3_0
 (17 13)  (17 77)  (17 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (22 77)  (22 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (28 77)  (28 77)  routing T_0_4.lc_trk_g2_4 <X> T_0_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (29 77)  (29 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (31 77)  (31 77)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (38 13)  (38 77)  (38 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (26 14)  (26 78)  (26 78)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_logic_cluster/lc_7/in_0
 (29 14)  (29 78)  (29 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (39 14)  (39 78)  (39 78)  LC_7 Logic Functioning bit
 (40 14)  (40 78)  (40 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (52 78)  (52 78)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (15 79)  (15 79)  routing T_0_4.sp4_v_t_33 <X> T_0_4.lc_trk_g3_4
 (16 15)  (16 79)  (16 79)  routing T_0_4.sp4_v_t_33 <X> T_0_4.lc_trk_g3_4
 (17 15)  (17 79)  (17 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (27 79)  (27 79)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (29 79)  (29 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (30 79)  (30 79)  routing T_0_4.lc_trk_g0_2 <X> T_0_4.wire_logic_cluster/lc_7/in_1
 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (39 15)  (39 79)  (39 79)  LC_7 Logic Functioning bit
 (40 15)  (40 79)  (40 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4

 (25 0)  (79 64)  (79 64)  routing T_1_4.lft_op_2 <X> T_1_4.lc_trk_g0_2
 (22 1)  (76 65)  (76 65)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (78 65)  (78 65)  routing T_1_4.lft_op_2 <X> T_1_4.lc_trk_g0_2
 (27 2)  (81 66)  (81 66)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 66)  (82 66)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 66)  (83 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 66)  (86 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 66)  (87 66)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 66)  (90 66)  LC_1 Logic Functioning bit
 (38 2)  (92 66)  (92 66)  LC_1 Logic Functioning bit
 (40 2)  (94 66)  (94 66)  LC_1 Logic Functioning bit
 (42 2)  (96 66)  (96 66)  LC_1 Logic Functioning bit
 (31 3)  (85 67)  (85 67)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 67)  (90 67)  LC_1 Logic Functioning bit
 (38 3)  (92 67)  (92 67)  LC_1 Logic Functioning bit
 (40 3)  (94 67)  (94 67)  LC_1 Logic Functioning bit
 (42 3)  (96 67)  (96 67)  LC_1 Logic Functioning bit
 (14 4)  (68 68)  (68 68)  routing T_1_4.lft_op_0 <X> T_1_4.lc_trk_g1_0
 (15 4)  (69 68)  (69 68)  routing T_1_4.top_op_1 <X> T_1_4.lc_trk_g1_1
 (17 4)  (71 68)  (71 68)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (15 5)  (69 69)  (69 69)  routing T_1_4.lft_op_0 <X> T_1_4.lc_trk_g1_0
 (17 5)  (71 69)  (71 69)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (72 69)  (72 69)  routing T_1_4.top_op_1 <X> T_1_4.lc_trk_g1_1
 (14 6)  (68 70)  (68 70)  routing T_1_4.wire_logic_cluster/lc_4/out <X> T_1_4.lc_trk_g1_4
 (28 6)  (82 70)  (82 70)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 70)  (83 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 70)  (84 70)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 70)  (86 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 70)  (87 70)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 70)  (88 70)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 70)  (90 70)  LC_3 Logic Functioning bit
 (37 6)  (91 70)  (91 70)  LC_3 Logic Functioning bit
 (38 6)  (92 70)  (92 70)  LC_3 Logic Functioning bit
 (39 6)  (93 70)  (93 70)  LC_3 Logic Functioning bit
 (17 7)  (71 71)  (71 71)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (80 71)  (80 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 71)  (81 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 71)  (82 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 71)  (83 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (90 71)  (90 71)  LC_3 Logic Functioning bit
 (38 7)  (92 71)  (92 71)  LC_3 Logic Functioning bit
 (41 7)  (95 71)  (95 71)  LC_3 Logic Functioning bit
 (43 7)  (97 71)  (97 71)  LC_3 Logic Functioning bit
 (21 8)  (75 72)  (75 72)  routing T_1_4.rgt_op_3 <X> T_1_4.lc_trk_g2_3
 (22 8)  (76 72)  (76 72)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 72)  (78 72)  routing T_1_4.rgt_op_3 <X> T_1_4.lc_trk_g2_3
 (28 8)  (82 72)  (82 72)  routing T_1_4.lc_trk_g2_3 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 72)  (83 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 72)  (85 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 72)  (86 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 72)  (87 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 72)  (88 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 72)  (90 72)  LC_4 Logic Functioning bit
 (41 8)  (95 72)  (95 72)  LC_4 Logic Functioning bit
 (42 8)  (96 72)  (96 72)  LC_4 Logic Functioning bit
 (43 8)  (97 72)  (97 72)  LC_4 Logic Functioning bit
 (50 8)  (104 72)  (104 72)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (76 73)  (76 73)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (78 73)  (78 73)  routing T_1_4.tnl_op_2 <X> T_1_4.lc_trk_g2_2
 (25 9)  (79 73)  (79 73)  routing T_1_4.tnl_op_2 <X> T_1_4.lc_trk_g2_2
 (30 9)  (84 73)  (84 73)  routing T_1_4.lc_trk_g2_3 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (36 9)  (90 73)  (90 73)  LC_4 Logic Functioning bit
 (41 9)  (95 73)  (95 73)  LC_4 Logic Functioning bit
 (42 9)  (96 73)  (96 73)  LC_4 Logic Functioning bit
 (43 9)  (97 73)  (97 73)  LC_4 Logic Functioning bit
 (15 10)  (69 74)  (69 74)  routing T_1_4.tnl_op_5 <X> T_1_4.lc_trk_g2_5
 (17 10)  (71 74)  (71 74)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (80 74)  (80 74)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (81 74)  (81 74)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 74)  (82 74)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 74)  (83 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 74)  (86 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 74)  (88 74)  routing T_1_4.lc_trk_g1_1 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 74)  (90 74)  LC_5 Logic Functioning bit
 (37 10)  (91 74)  (91 74)  LC_5 Logic Functioning bit
 (38 10)  (92 74)  (92 74)  LC_5 Logic Functioning bit
 (39 10)  (93 74)  (93 74)  LC_5 Logic Functioning bit
 (14 11)  (68 75)  (68 75)  routing T_1_4.sp4_r_v_b_36 <X> T_1_4.lc_trk_g2_4
 (17 11)  (71 75)  (71 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (72 75)  (72 75)  routing T_1_4.tnl_op_5 <X> T_1_4.lc_trk_g2_5
 (22 11)  (76 75)  (76 75)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (78 75)  (78 75)  routing T_1_4.tnl_op_6 <X> T_1_4.lc_trk_g2_6
 (25 11)  (79 75)  (79 75)  routing T_1_4.tnl_op_6 <X> T_1_4.lc_trk_g2_6
 (28 11)  (82 75)  (82 75)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 75)  (83 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 75)  (84 75)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (36 11)  (90 75)  (90 75)  LC_5 Logic Functioning bit
 (38 11)  (92 75)  (92 75)  LC_5 Logic Functioning bit
 (41 11)  (95 75)  (95 75)  LC_5 Logic Functioning bit
 (43 11)  (97 75)  (97 75)  LC_5 Logic Functioning bit
 (15 12)  (69 76)  (69 76)  routing T_1_4.rgt_op_1 <X> T_1_4.lc_trk_g3_1
 (17 12)  (71 76)  (71 76)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (72 76)  (72 76)  routing T_1_4.rgt_op_1 <X> T_1_4.lc_trk_g3_1
 (22 12)  (76 76)  (76 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (77 76)  (77 76)  routing T_1_4.sp4_v_t_30 <X> T_1_4.lc_trk_g3_3
 (24 12)  (78 76)  (78 76)  routing T_1_4.sp4_v_t_30 <X> T_1_4.lc_trk_g3_3
 (25 12)  (79 76)  (79 76)  routing T_1_4.sp4_v_t_23 <X> T_1_4.lc_trk_g3_2
 (27 12)  (81 76)  (81 76)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 76)  (83 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 76)  (84 76)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 76)  (86 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 76)  (88 76)  routing T_1_4.lc_trk_g1_0 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 76)  (90 76)  LC_6 Logic Functioning bit
 (38 12)  (92 76)  (92 76)  LC_6 Logic Functioning bit
 (42 12)  (96 76)  (96 76)  LC_6 Logic Functioning bit
 (43 12)  (97 76)  (97 76)  LC_6 Logic Functioning bit
 (50 12)  (104 76)  (104 76)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (76 77)  (76 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (77 77)  (77 77)  routing T_1_4.sp4_v_t_23 <X> T_1_4.lc_trk_g3_2
 (25 13)  (79 77)  (79 77)  routing T_1_4.sp4_v_t_23 <X> T_1_4.lc_trk_g3_2
 (36 13)  (90 77)  (90 77)  LC_6 Logic Functioning bit
 (38 13)  (92 77)  (92 77)  LC_6 Logic Functioning bit
 (42 13)  (96 77)  (96 77)  LC_6 Logic Functioning bit
 (43 13)  (97 77)  (97 77)  LC_6 Logic Functioning bit
 (29 14)  (83 78)  (83 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (85 78)  (85 78)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 78)  (86 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 78)  (87 78)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (91 78)  (91 78)  LC_7 Logic Functioning bit
 (38 14)  (92 78)  (92 78)  LC_7 Logic Functioning bit
 (39 14)  (93 78)  (93 78)  LC_7 Logic Functioning bit
 (40 14)  (94 78)  (94 78)  LC_7 Logic Functioning bit
 (50 14)  (104 78)  (104 78)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (68 79)  (68 79)  routing T_1_4.tnl_op_4 <X> T_1_4.lc_trk_g3_4
 (15 15)  (69 79)  (69 79)  routing T_1_4.tnl_op_4 <X> T_1_4.lc_trk_g3_4
 (17 15)  (71 79)  (71 79)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (84 79)  (84 79)  routing T_1_4.lc_trk_g0_2 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 79)  (85 79)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (91 79)  (91 79)  LC_7 Logic Functioning bit
 (38 15)  (92 79)  (92 79)  LC_7 Logic Functioning bit
 (39 15)  (93 79)  (93 79)  LC_7 Logic Functioning bit
 (40 15)  (94 79)  (94 79)  LC_7 Logic Functioning bit


LogicTile_2_4

 (22 0)  (130 64)  (130 64)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (132 64)  (132 64)  routing T_2_4.bot_op_3 <X> T_2_4.lc_trk_g0_3
 (31 0)  (139 64)  (139 64)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 64)  (140 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (144 64)  (144 64)  LC_0 Logic Functioning bit
 (37 0)  (145 64)  (145 64)  LC_0 Logic Functioning bit
 (38 0)  (146 64)  (146 64)  LC_0 Logic Functioning bit
 (39 0)  (147 64)  (147 64)  LC_0 Logic Functioning bit
 (45 0)  (153 64)  (153 64)  LC_0 Logic Functioning bit
 (15 1)  (123 65)  (123 65)  routing T_2_4.bot_op_0 <X> T_2_4.lc_trk_g0_0
 (17 1)  (125 65)  (125 65)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (31 1)  (139 65)  (139 65)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (36 1)  (144 65)  (144 65)  LC_0 Logic Functioning bit
 (37 1)  (145 65)  (145 65)  LC_0 Logic Functioning bit
 (38 1)  (146 65)  (146 65)  LC_0 Logic Functioning bit
 (39 1)  (147 65)  (147 65)  LC_0 Logic Functioning bit
 (1 2)  (109 66)  (109 66)  routing T_2_4.glb_netwk_5 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (110 66)  (110 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (120 66)  (120 66)  routing T_2_4.sp4_h_r_11 <X> T_2_4.sp4_h_l_39
 (22 2)  (130 66)  (130 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (132 66)  (132 66)  routing T_2_4.bot_op_7 <X> T_2_4.lc_trk_g0_7
 (32 2)  (140 66)  (140 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 66)  (142 66)  routing T_2_4.lc_trk_g1_1 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 66)  (144 66)  LC_1 Logic Functioning bit
 (37 2)  (145 66)  (145 66)  LC_1 Logic Functioning bit
 (38 2)  (146 66)  (146 66)  LC_1 Logic Functioning bit
 (39 2)  (147 66)  (147 66)  LC_1 Logic Functioning bit
 (45 2)  (153 66)  (153 66)  LC_1 Logic Functioning bit
 (0 3)  (108 67)  (108 67)  routing T_2_4.glb_netwk_5 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (13 3)  (121 67)  (121 67)  routing T_2_4.sp4_h_r_11 <X> T_2_4.sp4_h_l_39
 (36 3)  (144 67)  (144 67)  LC_1 Logic Functioning bit
 (37 3)  (145 67)  (145 67)  LC_1 Logic Functioning bit
 (38 3)  (146 67)  (146 67)  LC_1 Logic Functioning bit
 (39 3)  (147 67)  (147 67)  LC_1 Logic Functioning bit
 (1 4)  (109 68)  (109 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (123 68)  (123 68)  routing T_2_4.bot_op_1 <X> T_2_4.lc_trk_g1_1
 (17 4)  (125 68)  (125 68)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (129 68)  (129 68)  routing T_2_4.sp4_h_r_11 <X> T_2_4.lc_trk_g1_3
 (22 4)  (130 68)  (130 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (131 68)  (131 68)  routing T_2_4.sp4_h_r_11 <X> T_2_4.lc_trk_g1_3
 (24 4)  (132 68)  (132 68)  routing T_2_4.sp4_h_r_11 <X> T_2_4.lc_trk_g1_3
 (32 4)  (140 68)  (140 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 68)  (142 68)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 68)  (144 68)  LC_2 Logic Functioning bit
 (37 4)  (145 68)  (145 68)  LC_2 Logic Functioning bit
 (38 4)  (146 68)  (146 68)  LC_2 Logic Functioning bit
 (39 4)  (147 68)  (147 68)  LC_2 Logic Functioning bit
 (45 4)  (153 68)  (153 68)  LC_2 Logic Functioning bit
 (0 5)  (108 69)  (108 69)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_7/cen
 (1 5)  (109 69)  (109 69)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_7/cen
 (22 5)  (130 69)  (130 69)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (132 69)  (132 69)  routing T_2_4.bot_op_2 <X> T_2_4.lc_trk_g1_2
 (31 5)  (139 69)  (139 69)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 69)  (144 69)  LC_2 Logic Functioning bit
 (37 5)  (145 69)  (145 69)  LC_2 Logic Functioning bit
 (38 5)  (146 69)  (146 69)  LC_2 Logic Functioning bit
 (39 5)  (147 69)  (147 69)  LC_2 Logic Functioning bit
 (51 5)  (159 69)  (159 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (36 6)  (144 70)  (144 70)  LC_3 Logic Functioning bit
 (38 6)  (146 70)  (146 70)  LC_3 Logic Functioning bit
 (41 6)  (149 70)  (149 70)  LC_3 Logic Functioning bit
 (43 6)  (151 70)  (151 70)  LC_3 Logic Functioning bit
 (45 6)  (153 70)  (153 70)  LC_3 Logic Functioning bit
 (22 7)  (130 71)  (130 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (132 71)  (132 71)  routing T_2_4.bot_op_6 <X> T_2_4.lc_trk_g1_6
 (26 7)  (134 71)  (134 71)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 71)  (137 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (145 71)  (145 71)  LC_3 Logic Functioning bit
 (39 7)  (147 71)  (147 71)  LC_3 Logic Functioning bit
 (40 7)  (148 71)  (148 71)  LC_3 Logic Functioning bit
 (42 7)  (150 71)  (150 71)  LC_3 Logic Functioning bit
 (31 8)  (139 72)  (139 72)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 72)  (140 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 72)  (142 72)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 72)  (144 72)  LC_4 Logic Functioning bit
 (37 8)  (145 72)  (145 72)  LC_4 Logic Functioning bit
 (38 8)  (146 72)  (146 72)  LC_4 Logic Functioning bit
 (39 8)  (147 72)  (147 72)  LC_4 Logic Functioning bit
 (45 8)  (153 72)  (153 72)  LC_4 Logic Functioning bit
 (46 8)  (154 72)  (154 72)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (159 72)  (159 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (139 73)  (139 73)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 73)  (144 73)  LC_4 Logic Functioning bit
 (37 9)  (145 73)  (145 73)  LC_4 Logic Functioning bit
 (38 9)  (146 73)  (146 73)  LC_4 Logic Functioning bit
 (39 9)  (147 73)  (147 73)  LC_4 Logic Functioning bit
 (29 14)  (137 78)  (137 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (144 78)  (144 78)  LC_7 Logic Functioning bit
 (38 14)  (146 78)  (146 78)  LC_7 Logic Functioning bit
 (41 14)  (149 78)  (149 78)  LC_7 Logic Functioning bit
 (43 14)  (151 78)  (151 78)  LC_7 Logic Functioning bit
 (45 14)  (153 78)  (153 78)  LC_7 Logic Functioning bit
 (36 15)  (144 79)  (144 79)  LC_7 Logic Functioning bit
 (38 15)  (146 79)  (146 79)  LC_7 Logic Functioning bit
 (41 15)  (149 79)  (149 79)  LC_7 Logic Functioning bit
 (43 15)  (151 79)  (151 79)  LC_7 Logic Functioning bit


LogicTile_4_4

 (21 0)  (225 64)  (225 64)  routing T_4_4.bnr_op_3 <X> T_4_4.lc_trk_g0_3
 (22 0)  (226 64)  (226 64)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (230 64)  (230 64)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (29 0)  (233 64)  (233 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (234 64)  (234 64)  routing T_4_4.lc_trk_g0_5 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (235 64)  (235 64)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (236 64)  (236 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (237 64)  (237 64)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (240 64)  (240 64)  LC_0 Logic Functioning bit
 (37 0)  (241 64)  (241 64)  LC_0 Logic Functioning bit
 (38 0)  (242 64)  (242 64)  LC_0 Logic Functioning bit
 (39 0)  (243 64)  (243 64)  LC_0 Logic Functioning bit
 (41 0)  (245 64)  (245 64)  LC_0 Logic Functioning bit
 (43 0)  (247 64)  (247 64)  LC_0 Logic Functioning bit
 (21 1)  (225 65)  (225 65)  routing T_4_4.bnr_op_3 <X> T_4_4.lc_trk_g0_3
 (22 1)  (226 65)  (226 65)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (228 65)  (228 65)  routing T_4_4.bot_op_2 <X> T_4_4.lc_trk_g0_2
 (29 1)  (233 65)  (233 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (240 65)  (240 65)  LC_0 Logic Functioning bit
 (37 1)  (241 65)  (241 65)  LC_0 Logic Functioning bit
 (38 1)  (242 65)  (242 65)  LC_0 Logic Functioning bit
 (39 1)  (243 65)  (243 65)  LC_0 Logic Functioning bit
 (40 1)  (244 65)  (244 65)  LC_0 Logic Functioning bit
 (41 1)  (245 65)  (245 65)  LC_0 Logic Functioning bit
 (42 1)  (246 65)  (246 65)  LC_0 Logic Functioning bit
 (43 1)  (247 65)  (247 65)  LC_0 Logic Functioning bit
 (1 2)  (205 66)  (205 66)  routing T_4_4.glb_netwk_5 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (206 66)  (206 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (219 66)  (219 66)  routing T_4_4.bot_op_5 <X> T_4_4.lc_trk_g0_5
 (17 2)  (221 66)  (221 66)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (233 66)  (233 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (236 66)  (236 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (237 66)  (237 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (238 66)  (238 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (240 66)  (240 66)  LC_1 Logic Functioning bit
 (37 2)  (241 66)  (241 66)  LC_1 Logic Functioning bit
 (38 2)  (242 66)  (242 66)  LC_1 Logic Functioning bit
 (39 2)  (243 66)  (243 66)  LC_1 Logic Functioning bit
 (45 2)  (249 66)  (249 66)  LC_1 Logic Functioning bit
 (47 2)  (251 66)  (251 66)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (254 66)  (254 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (204 67)  (204 67)  routing T_4_4.glb_netwk_5 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (15 3)  (219 67)  (219 67)  routing T_4_4.bot_op_4 <X> T_4_4.lc_trk_g0_4
 (17 3)  (221 67)  (221 67)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (230 67)  (230 67)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (233 67)  (233 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (234 67)  (234 67)  routing T_4_4.lc_trk_g0_2 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (36 3)  (240 67)  (240 67)  LC_1 Logic Functioning bit
 (37 3)  (241 67)  (241 67)  LC_1 Logic Functioning bit
 (38 3)  (242 67)  (242 67)  LC_1 Logic Functioning bit
 (41 3)  (245 67)  (245 67)  LC_1 Logic Functioning bit
 (48 3)  (252 67)  (252 67)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (255 67)  (255 67)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 8)  (230 72)  (230 72)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (29 8)  (233 72)  (233 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (234 72)  (234 72)  routing T_4_4.lc_trk_g0_5 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (235 72)  (235 72)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (236 72)  (236 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (237 72)  (237 72)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (240 72)  (240 72)  LC_4 Logic Functioning bit
 (37 8)  (241 72)  (241 72)  LC_4 Logic Functioning bit
 (38 8)  (242 72)  (242 72)  LC_4 Logic Functioning bit
 (39 8)  (243 72)  (243 72)  LC_4 Logic Functioning bit
 (40 8)  (244 72)  (244 72)  LC_4 Logic Functioning bit
 (41 8)  (245 72)  (245 72)  LC_4 Logic Functioning bit
 (42 8)  (246 72)  (246 72)  LC_4 Logic Functioning bit
 (43 8)  (247 72)  (247 72)  LC_4 Logic Functioning bit
 (29 9)  (233 73)  (233 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (240 73)  (240 73)  LC_4 Logic Functioning bit
 (37 9)  (241 73)  (241 73)  LC_4 Logic Functioning bit
 (38 9)  (242 73)  (242 73)  LC_4 Logic Functioning bit
 (39 9)  (243 73)  (243 73)  LC_4 Logic Functioning bit
 (41 9)  (245 73)  (245 73)  LC_4 Logic Functioning bit
 (43 9)  (247 73)  (247 73)  LC_4 Logic Functioning bit
 (15 10)  (219 74)  (219 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (17 10)  (221 74)  (221 74)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (222 74)  (222 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (17 12)  (221 76)  (221 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (222 76)  (222 76)  routing T_4_4.wire_logic_cluster/lc_1/out <X> T_4_4.lc_trk_g3_1
 (26 12)  (230 76)  (230 76)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 12)  (233 76)  (233 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (234 76)  (234 76)  routing T_4_4.lc_trk_g0_5 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (31 12)  (235 76)  (235 76)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (236 76)  (236 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (237 76)  (237 76)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (29 13)  (233 77)  (233 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (244 77)  (244 77)  LC_6 Logic Functioning bit
 (42 13)  (246 77)  (246 77)  LC_6 Logic Functioning bit


LogicTile_5_4

 (22 1)  (280 65)  (280 65)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (282 65)  (282 65)  routing T_5_4.bot_op_2 <X> T_5_4.lc_trk_g0_2
 (1 2)  (259 66)  (259 66)  routing T_5_4.glb_netwk_5 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (260 66)  (260 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (280 66)  (280 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (282 66)  (282 66)  routing T_5_4.bot_op_7 <X> T_5_4.lc_trk_g0_7
 (26 2)  (284 66)  (284 66)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (28 2)  (286 66)  (286 66)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (287 66)  (287 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (288 66)  (288 66)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (289 66)  (289 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (290 66)  (290 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (291 66)  (291 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (292 66)  (292 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (40 2)  (298 66)  (298 66)  LC_1 Logic Functioning bit
 (0 3)  (258 67)  (258 67)  routing T_5_4.glb_netwk_5 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (22 3)  (280 67)  (280 67)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (282 67)  (282 67)  routing T_5_4.bot_op_6 <X> T_5_4.lc_trk_g0_6
 (28 3)  (286 67)  (286 67)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (287 67)  (287 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (290 67)  (290 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (291 67)  (291 67)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_1
 (34 3)  (292 67)  (292 67)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_1
 (35 3)  (293 67)  (293 67)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_1
 (43 3)  (301 67)  (301 67)  LC_1 Logic Functioning bit
 (22 4)  (280 68)  (280 68)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (282 68)  (282 68)  routing T_5_4.bot_op_3 <X> T_5_4.lc_trk_g1_3
 (27 4)  (285 68)  (285 68)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (286 68)  (286 68)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (287 68)  (287 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (289 68)  (289 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (290 68)  (290 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (291 68)  (291 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (292 68)  (292 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (294 68)  (294 68)  LC_2 Logic Functioning bit
 (43 4)  (301 68)  (301 68)  LC_2 Logic Functioning bit
 (50 4)  (308 68)  (308 68)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (284 69)  (284 69)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (285 69)  (285 69)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (287 69)  (287 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (288 69)  (288 69)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (37 5)  (295 69)  (295 69)  LC_2 Logic Functioning bit
 (41 5)  (299 69)  (299 69)  LC_2 Logic Functioning bit
 (42 5)  (300 69)  (300 69)  LC_2 Logic Functioning bit
 (43 5)  (301 69)  (301 69)  LC_2 Logic Functioning bit
 (21 6)  (279 70)  (279 70)  routing T_5_4.wire_logic_cluster/lc_7/out <X> T_5_4.lc_trk_g1_7
 (22 6)  (280 70)  (280 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (283 70)  (283 70)  routing T_5_4.sp4_h_l_11 <X> T_5_4.lc_trk_g1_6
 (26 6)  (284 70)  (284 70)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (28 6)  (286 70)  (286 70)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (287 70)  (287 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (289 70)  (289 70)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (290 70)  (290 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (292 70)  (292 70)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (294 70)  (294 70)  LC_3 Logic Functioning bit
 (37 6)  (295 70)  (295 70)  LC_3 Logic Functioning bit
 (38 6)  (296 70)  (296 70)  LC_3 Logic Functioning bit
 (39 6)  (297 70)  (297 70)  LC_3 Logic Functioning bit
 (41 6)  (299 70)  (299 70)  LC_3 Logic Functioning bit
 (42 6)  (300 70)  (300 70)  LC_3 Logic Functioning bit
 (43 6)  (301 70)  (301 70)  LC_3 Logic Functioning bit
 (45 6)  (303 70)  (303 70)  LC_3 Logic Functioning bit
 (46 6)  (304 70)  (304 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (308 70)  (308 70)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (273 71)  (273 71)  routing T_5_4.bot_op_4 <X> T_5_4.lc_trk_g1_4
 (17 7)  (275 71)  (275 71)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (280 71)  (280 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (281 71)  (281 71)  routing T_5_4.sp4_h_l_11 <X> T_5_4.lc_trk_g1_6
 (24 7)  (282 71)  (282 71)  routing T_5_4.sp4_h_l_11 <X> T_5_4.lc_trk_g1_6
 (25 7)  (283 71)  (283 71)  routing T_5_4.sp4_h_l_11 <X> T_5_4.lc_trk_g1_6
 (26 7)  (284 71)  (284 71)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (285 71)  (285 71)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (287 71)  (287 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (288 71)  (288 71)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (289 71)  (289 71)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (294 71)  (294 71)  LC_3 Logic Functioning bit
 (38 7)  (296 71)  (296 71)  LC_3 Logic Functioning bit
 (43 7)  (301 71)  (301 71)  LC_3 Logic Functioning bit
 (25 8)  (283 72)  (283 72)  routing T_5_4.rgt_op_2 <X> T_5_4.lc_trk_g2_2
 (26 8)  (284 72)  (284 72)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (31 8)  (289 72)  (289 72)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (290 72)  (290 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (291 72)  (291 72)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (294 72)  (294 72)  LC_4 Logic Functioning bit
 (37 8)  (295 72)  (295 72)  LC_4 Logic Functioning bit
 (38 8)  (296 72)  (296 72)  LC_4 Logic Functioning bit
 (39 8)  (297 72)  (297 72)  LC_4 Logic Functioning bit
 (41 8)  (299 72)  (299 72)  LC_4 Logic Functioning bit
 (43 8)  (301 72)  (301 72)  LC_4 Logic Functioning bit
 (22 9)  (280 73)  (280 73)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (282 73)  (282 73)  routing T_5_4.rgt_op_2 <X> T_5_4.lc_trk_g2_2
 (27 9)  (285 73)  (285 73)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (286 73)  (286 73)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (287 73)  (287 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (294 73)  (294 73)  LC_4 Logic Functioning bit
 (37 9)  (295 73)  (295 73)  LC_4 Logic Functioning bit
 (38 9)  (296 73)  (296 73)  LC_4 Logic Functioning bit
 (39 9)  (297 73)  (297 73)  LC_4 Logic Functioning bit
 (40 9)  (298 73)  (298 73)  LC_4 Logic Functioning bit
 (42 9)  (300 73)  (300 73)  LC_4 Logic Functioning bit
 (14 10)  (272 74)  (272 74)  routing T_5_4.bnl_op_4 <X> T_5_4.lc_trk_g2_4
 (17 10)  (275 74)  (275 74)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (276 74)  (276 74)  routing T_5_4.wire_logic_cluster/lc_5/out <X> T_5_4.lc_trk_g2_5
 (26 10)  (284 74)  (284 74)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (29 10)  (287 74)  (287 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (288 74)  (288 74)  routing T_5_4.lc_trk_g0_6 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (290 74)  (290 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (293 74)  (293 74)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.input_2_5
 (36 10)  (294 74)  (294 74)  LC_5 Logic Functioning bit
 (37 10)  (295 74)  (295 74)  LC_5 Logic Functioning bit
 (38 10)  (296 74)  (296 74)  LC_5 Logic Functioning bit
 (39 10)  (297 74)  (297 74)  LC_5 Logic Functioning bit
 (41 10)  (299 74)  (299 74)  LC_5 Logic Functioning bit
 (42 10)  (300 74)  (300 74)  LC_5 Logic Functioning bit
 (43 10)  (301 74)  (301 74)  LC_5 Logic Functioning bit
 (14 11)  (272 75)  (272 75)  routing T_5_4.bnl_op_4 <X> T_5_4.lc_trk_g2_4
 (17 11)  (275 75)  (275 75)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (284 75)  (284 75)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (287 75)  (287 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (288 75)  (288 75)  routing T_5_4.lc_trk_g0_6 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (31 11)  (289 75)  (289 75)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (290 75)  (290 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (292 75)  (292 75)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.input_2_5
 (36 11)  (294 75)  (294 75)  LC_5 Logic Functioning bit
 (37 11)  (295 75)  (295 75)  LC_5 Logic Functioning bit
 (38 11)  (296 75)  (296 75)  LC_5 Logic Functioning bit
 (39 11)  (297 75)  (297 75)  LC_5 Logic Functioning bit
 (40 11)  (298 75)  (298 75)  LC_5 Logic Functioning bit
 (41 11)  (299 75)  (299 75)  LC_5 Logic Functioning bit
 (42 11)  (300 75)  (300 75)  LC_5 Logic Functioning bit
 (43 11)  (301 75)  (301 75)  LC_5 Logic Functioning bit
 (25 12)  (283 76)  (283 76)  routing T_5_4.bnl_op_2 <X> T_5_4.lc_trk_g3_2
 (26 12)  (284 76)  (284 76)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (36 12)  (294 76)  (294 76)  LC_6 Logic Functioning bit
 (37 12)  (295 76)  (295 76)  LC_6 Logic Functioning bit
 (38 12)  (296 76)  (296 76)  LC_6 Logic Functioning bit
 (41 12)  (299 76)  (299 76)  LC_6 Logic Functioning bit
 (42 12)  (300 76)  (300 76)  LC_6 Logic Functioning bit
 (43 12)  (301 76)  (301 76)  LC_6 Logic Functioning bit
 (50 12)  (308 76)  (308 76)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (280 77)  (280 77)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (283 77)  (283 77)  routing T_5_4.bnl_op_2 <X> T_5_4.lc_trk_g3_2
 (28 13)  (286 77)  (286 77)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (287 77)  (287 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (294 77)  (294 77)  LC_6 Logic Functioning bit
 (37 13)  (295 77)  (295 77)  LC_6 Logic Functioning bit
 (39 13)  (297 77)  (297 77)  LC_6 Logic Functioning bit
 (40 13)  (298 77)  (298 77)  LC_6 Logic Functioning bit
 (42 13)  (300 77)  (300 77)  LC_6 Logic Functioning bit
 (43 13)  (301 77)  (301 77)  LC_6 Logic Functioning bit
 (14 14)  (272 78)  (272 78)  routing T_5_4.wire_logic_cluster/lc_4/out <X> T_5_4.lc_trk_g3_4
 (17 14)  (275 78)  (275 78)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (276 78)  (276 78)  routing T_5_4.bnl_op_5 <X> T_5_4.lc_trk_g3_5
 (27 14)  (285 78)  (285 78)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (287 78)  (287 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (289 78)  (289 78)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (290 78)  (290 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (291 78)  (291 78)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (292 78)  (292 78)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (39 14)  (297 78)  (297 78)  LC_7 Logic Functioning bit
 (50 14)  (308 78)  (308 78)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (275 79)  (275 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (276 79)  (276 79)  routing T_5_4.bnl_op_5 <X> T_5_4.lc_trk_g3_5
 (26 15)  (284 79)  (284 79)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (285 79)  (285 79)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (286 79)  (286 79)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (287 79)  (287 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (288 79)  (288 79)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (47 15)  (305 79)  (305 79)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (309 79)  (309 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_4

 (21 0)  (333 64)  (333 64)  routing T_6_4.bnr_op_3 <X> T_6_4.lc_trk_g0_3
 (22 0)  (334 64)  (334 64)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (338 64)  (338 64)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 0)  (341 64)  (341 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (342 64)  (342 64)  routing T_6_4.lc_trk_g0_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (344 64)  (344 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (348 64)  (348 64)  LC_0 Logic Functioning bit
 (38 0)  (350 64)  (350 64)  LC_0 Logic Functioning bit
 (21 1)  (333 65)  (333 65)  routing T_6_4.bnr_op_3 <X> T_6_4.lc_trk_g0_3
 (22 1)  (334 65)  (334 65)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (336 65)  (336 65)  routing T_6_4.top_op_2 <X> T_6_4.lc_trk_g0_2
 (25 1)  (337 65)  (337 65)  routing T_6_4.top_op_2 <X> T_6_4.lc_trk_g0_2
 (26 1)  (338 65)  (338 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (339 65)  (339 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (340 65)  (340 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (341 65)  (341 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (342 65)  (342 65)  routing T_6_4.lc_trk_g0_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (343 65)  (343 65)  routing T_6_4.lc_trk_g0_3 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (48 1)  (360 65)  (360 65)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (334 66)  (334 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (336 66)  (336 66)  routing T_6_4.bot_op_7 <X> T_6_4.lc_trk_g0_7
 (27 2)  (339 66)  (339 66)  routing T_6_4.lc_trk_g1_1 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (341 66)  (341 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (344 66)  (344 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (345 66)  (345 66)  routing T_6_4.lc_trk_g2_0 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (50 2)  (362 66)  (362 66)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (338 67)  (338 67)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (340 67)  (340 67)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (341 67)  (341 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (349 67)  (349 67)  LC_1 Logic Functioning bit
 (46 3)  (358 67)  (358 67)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (326 68)  (326 68)  routing T_6_4.wire_logic_cluster/lc_0/out <X> T_6_4.lc_trk_g1_0
 (15 4)  (327 68)  (327 68)  routing T_6_4.sp4_v_b_17 <X> T_6_4.lc_trk_g1_1
 (16 4)  (328 68)  (328 68)  routing T_6_4.sp4_v_b_17 <X> T_6_4.lc_trk_g1_1
 (17 4)  (329 68)  (329 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (334 68)  (334 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (336 68)  (336 68)  routing T_6_4.top_op_3 <X> T_6_4.lc_trk_g1_3
 (31 4)  (343 68)  (343 68)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (344 68)  (344 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (346 68)  (346 68)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (348 68)  (348 68)  LC_2 Logic Functioning bit
 (37 4)  (349 68)  (349 68)  LC_2 Logic Functioning bit
 (38 4)  (350 68)  (350 68)  LC_2 Logic Functioning bit
 (39 4)  (351 68)  (351 68)  LC_2 Logic Functioning bit
 (41 4)  (353 68)  (353 68)  LC_2 Logic Functioning bit
 (42 4)  (354 68)  (354 68)  LC_2 Logic Functioning bit
 (43 4)  (355 68)  (355 68)  LC_2 Logic Functioning bit
 (17 5)  (329 69)  (329 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (333 69)  (333 69)  routing T_6_4.top_op_3 <X> T_6_4.lc_trk_g1_3
 (22 5)  (334 69)  (334 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (336 69)  (336 69)  routing T_6_4.top_op_2 <X> T_6_4.lc_trk_g1_2
 (25 5)  (337 69)  (337 69)  routing T_6_4.top_op_2 <X> T_6_4.lc_trk_g1_2
 (26 5)  (338 69)  (338 69)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (339 69)  (339 69)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (341 69)  (341 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (344 69)  (344 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (347 69)  (347 69)  routing T_6_4.lc_trk_g0_2 <X> T_6_4.input_2_2
 (36 5)  (348 69)  (348 69)  LC_2 Logic Functioning bit
 (37 5)  (349 69)  (349 69)  LC_2 Logic Functioning bit
 (38 5)  (350 69)  (350 69)  LC_2 Logic Functioning bit
 (39 5)  (351 69)  (351 69)  LC_2 Logic Functioning bit
 (40 5)  (352 69)  (352 69)  LC_2 Logic Functioning bit
 (42 5)  (354 69)  (354 69)  LC_2 Logic Functioning bit
 (43 5)  (355 69)  (355 69)  LC_2 Logic Functioning bit
 (14 7)  (326 71)  (326 71)  routing T_6_4.top_op_4 <X> T_6_4.lc_trk_g1_4
 (15 7)  (327 71)  (327 71)  routing T_6_4.top_op_4 <X> T_6_4.lc_trk_g1_4
 (17 7)  (329 71)  (329 71)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 8)  (333 72)  (333 72)  routing T_6_4.sp4_h_r_35 <X> T_6_4.lc_trk_g2_3
 (22 8)  (334 72)  (334 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (335 72)  (335 72)  routing T_6_4.sp4_h_r_35 <X> T_6_4.lc_trk_g2_3
 (24 8)  (336 72)  (336 72)  routing T_6_4.sp4_h_r_35 <X> T_6_4.lc_trk_g2_3
 (29 8)  (341 72)  (341 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (342 72)  (342 72)  routing T_6_4.lc_trk_g0_7 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (344 72)  (344 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (347 72)  (347 72)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_4
 (17 9)  (329 73)  (329 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (339 73)  (339 73)  routing T_6_4.lc_trk_g1_1 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (341 73)  (341 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (342 73)  (342 73)  routing T_6_4.lc_trk_g0_7 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (31 9)  (343 73)  (343 73)  routing T_6_4.lc_trk_g0_3 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (344 73)  (344 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (345 73)  (345 73)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_4
 (34 9)  (346 73)  (346 73)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_4
 (35 9)  (347 73)  (347 73)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_4
 (36 9)  (348 73)  (348 73)  LC_4 Logic Functioning bit
 (11 10)  (323 74)  (323 74)  routing T_6_4.sp4_h_r_2 <X> T_6_4.sp4_v_t_45
 (13 10)  (325 74)  (325 74)  routing T_6_4.sp4_h_r_2 <X> T_6_4.sp4_v_t_45
 (27 10)  (339 74)  (339 74)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (341 74)  (341 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (344 74)  (344 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (345 74)  (345 74)  routing T_6_4.lc_trk_g2_0 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (50 10)  (362 74)  (362 74)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (324 75)  (324 75)  routing T_6_4.sp4_h_r_2 <X> T_6_4.sp4_v_t_45
 (26 11)  (338 75)  (338 75)  routing T_6_4.lc_trk_g1_2 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (339 75)  (339 75)  routing T_6_4.lc_trk_g1_2 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (341 75)  (341 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (342 75)  (342 75)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (36 11)  (348 75)  (348 75)  LC_5 Logic Functioning bit
 (53 11)  (365 75)  (365 75)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (32 12)  (344 76)  (344 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (346 76)  (346 76)  routing T_6_4.lc_trk_g1_0 <X> T_6_4.wire_logic_cluster/lc_6/in_3
 (38 12)  (350 76)  (350 76)  LC_6 Logic Functioning bit
 (52 12)  (364 76)  (364 76)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (340 77)  (340 77)  routing T_6_4.lc_trk_g2_0 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (341 77)  (341 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (344 77)  (344 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (346 77)  (346 77)  routing T_6_4.lc_trk_g1_1 <X> T_6_4.input_2_6
 (39 13)  (351 77)  (351 77)  LC_6 Logic Functioning bit
 (22 14)  (334 78)  (334 78)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (335 78)  (335 78)  routing T_6_4.sp12_v_b_23 <X> T_6_4.lc_trk_g3_7
 (29 14)  (341 78)  (341 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (344 78)  (344 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (346 78)  (346 78)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (348 78)  (348 78)  LC_7 Logic Functioning bit
 (37 14)  (349 78)  (349 78)  LC_7 Logic Functioning bit
 (38 14)  (350 78)  (350 78)  LC_7 Logic Functioning bit
 (39 14)  (351 78)  (351 78)  LC_7 Logic Functioning bit
 (41 14)  (353 78)  (353 78)  LC_7 Logic Functioning bit
 (43 14)  (355 78)  (355 78)  LC_7 Logic Functioning bit
 (21 15)  (333 79)  (333 79)  routing T_6_4.sp12_v_b_23 <X> T_6_4.lc_trk_g3_7
 (30 15)  (342 79)  (342 79)  routing T_6_4.lc_trk_g0_2 <X> T_6_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (343 79)  (343 79)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (348 79)  (348 79)  LC_7 Logic Functioning bit
 (37 15)  (349 79)  (349 79)  LC_7 Logic Functioning bit
 (38 15)  (350 79)  (350 79)  LC_7 Logic Functioning bit
 (39 15)  (351 79)  (351 79)  LC_7 Logic Functioning bit
 (41 15)  (353 79)  (353 79)  LC_7 Logic Functioning bit
 (43 15)  (355 79)  (355 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (3 0)  (3 48)  (3 48)  routing T_0_3.sp12_h_r_0 <X> T_0_3.sp12_v_b_0
 (8 0)  (8 48)  (8 48)  routing T_0_3.sp4_v_b_7 <X> T_0_3.sp4_h_r_1
 (9 0)  (9 48)  (9 48)  routing T_0_3.sp4_v_b_7 <X> T_0_3.sp4_h_r_1
 (10 0)  (10 48)  (10 48)  routing T_0_3.sp4_v_b_7 <X> T_0_3.sp4_h_r_1
 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (3 1)  (3 49)  (3 49)  routing T_0_3.sp12_h_r_0 <X> T_0_3.sp12_v_b_0
 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (5 4)  (5 52)  (5 52)  routing T_0_3.sp4_v_b_3 <X> T_0_3.sp4_h_r_3
 (12 4)  (12 52)  (12 52)  routing T_0_3.sp4_v_b_11 <X> T_0_3.sp4_h_r_5
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (47 4)  (47 52)  (47 52)  Enable bit of Mux _out_links/OutMux5_2 => slf_op_2 sp12_h_l_11
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (6 5)  (6 53)  (6 53)  routing T_0_3.sp4_v_b_3 <X> T_0_3.sp4_h_r_3
 (11 5)  (11 53)  (11 53)  routing T_0_3.sp4_v_b_11 <X> T_0_3.sp4_h_r_5
 (13 5)  (13 53)  (13 53)  routing T_0_3.sp4_v_b_11 <X> T_0_3.sp4_h_r_5
 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (46 5)  (46 53)  (46 53)  Enable bit of Mux _out_links/OutMux6_2 => slf_op_2 sp4_h_r_4
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (8 8)  (8 56)  (8 56)  routing T_0_3.sp4_v_b_1 <X> T_0_3.sp4_h_r_7
 (9 8)  (9 56)  (9 56)  routing T_0_3.sp4_v_b_1 <X> T_0_3.sp4_h_r_7
 (10 8)  (10 56)  (10 56)  routing T_0_3.sp4_v_b_1 <X> T_0_3.sp4_h_r_7
 (25 8)  (25 56)  (25 56)  routing T_0_3.rgt_op_2 <X> T_0_3.lc_trk_g2_2
 (27 8)  (27 56)  (27 56)  routing T_0_3.lc_trk_g3_2 <X> T_0_3.wire_con_box/lc_4/in_1
 (28 8)  (28 56)  (28 56)  routing T_0_3.lc_trk_g3_2 <X> T_0_3.wire_con_box/lc_4/in_1
 (29 8)  (29 56)  (29 56)  Enable bit of Mux _con_box/lcb1_4 => lc_trk_g3_2 wire_con_box/lc_4/in_1
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (22 9)  (22 57)  (22 57)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (24 57)  (24 57)  routing T_0_3.rgt_op_2 <X> T_0_3.lc_trk_g2_2
 (30 9)  (30 57)  (30 57)  routing T_0_3.lc_trk_g3_2 <X> T_0_3.wire_con_box/lc_4/in_1
 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (11 10)  (11 58)  (11 58)  routing T_0_3.sp4_h_r_2 <X> T_0_3.sp4_v_t_45
 (13 10)  (13 58)  (13 58)  routing T_0_3.sp4_h_r_2 <X> T_0_3.sp4_v_t_45
 (28 10)  (28 58)  (28 58)  routing T_0_3.lc_trk_g2_2 <X> T_0_3.wire_con_box/lc_5/in_1
 (29 10)  (29 58)  (29 58)  Enable bit of Mux _con_box/lcb1_5 => lc_trk_g2_2 wire_con_box/lc_5/in_1
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (12 11)  (12 59)  (12 59)  routing T_0_3.sp4_h_r_2 <X> T_0_3.sp4_v_t_45
 (30 11)  (30 59)  (30 59)  routing T_0_3.lc_trk_g2_2 <X> T_0_3.wire_con_box/lc_5/in_1
 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (7 12)  (7 60)  (7 60)  Column buffer control bit: IPCON_colbuf_cntl_5

 (25 12)  (25 60)  (25 60)  routing T_0_3.rgt_op_2 <X> T_0_3.lc_trk_g3_2
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (22 13)  (22 61)  (22 61)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (24 61)  (24 61)  routing T_0_3.rgt_op_2 <X> T_0_3.lc_trk_g3_2
 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


LogicTile_1_3

 (12 0)  (66 48)  (66 48)  routing T_1_3.sp4_v_b_8 <X> T_1_3.sp4_h_r_2
 (28 0)  (82 48)  (82 48)  routing T_1_3.lc_trk_g2_3 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 48)  (83 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 48)  (86 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 48)  (87 48)  routing T_1_3.lc_trk_g2_1 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 48)  (91 48)  LC_0 Logic Functioning bit
 (39 0)  (93 48)  (93 48)  LC_0 Logic Functioning bit
 (41 0)  (95 48)  (95 48)  LC_0 Logic Functioning bit
 (43 0)  (97 48)  (97 48)  LC_0 Logic Functioning bit
 (11 1)  (65 49)  (65 49)  routing T_1_3.sp4_v_b_8 <X> T_1_3.sp4_h_r_2
 (13 1)  (67 49)  (67 49)  routing T_1_3.sp4_v_b_8 <X> T_1_3.sp4_h_r_2
 (30 1)  (84 49)  (84 49)  routing T_1_3.lc_trk_g2_3 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (37 1)  (91 49)  (91 49)  LC_0 Logic Functioning bit
 (39 1)  (93 49)  (93 49)  LC_0 Logic Functioning bit
 (41 1)  (95 49)  (95 49)  LC_0 Logic Functioning bit
 (43 1)  (97 49)  (97 49)  LC_0 Logic Functioning bit
 (8 4)  (62 52)  (62 52)  routing T_1_3.sp4_v_b_4 <X> T_1_3.sp4_h_r_4
 (9 4)  (63 52)  (63 52)  routing T_1_3.sp4_v_b_4 <X> T_1_3.sp4_h_r_4
 (36 4)  (90 52)  (90 52)  LC_2 Logic Functioning bit
 (37 4)  (91 52)  (91 52)  LC_2 Logic Functioning bit
 (38 4)  (92 52)  (92 52)  LC_2 Logic Functioning bit
 (39 4)  (93 52)  (93 52)  LC_2 Logic Functioning bit
 (40 4)  (94 52)  (94 52)  LC_2 Logic Functioning bit
 (41 4)  (95 52)  (95 52)  LC_2 Logic Functioning bit
 (42 4)  (96 52)  (96 52)  LC_2 Logic Functioning bit
 (43 4)  (97 52)  (97 52)  LC_2 Logic Functioning bit
 (51 4)  (105 52)  (105 52)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (36 5)  (90 53)  (90 53)  LC_2 Logic Functioning bit
 (37 5)  (91 53)  (91 53)  LC_2 Logic Functioning bit
 (38 5)  (92 53)  (92 53)  LC_2 Logic Functioning bit
 (39 5)  (93 53)  (93 53)  LC_2 Logic Functioning bit
 (40 5)  (94 53)  (94 53)  LC_2 Logic Functioning bit
 (41 5)  (95 53)  (95 53)  LC_2 Logic Functioning bit
 (42 5)  (96 53)  (96 53)  LC_2 Logic Functioning bit
 (43 5)  (97 53)  (97 53)  LC_2 Logic Functioning bit
 (16 8)  (70 56)  (70 56)  routing T_1_3.sp4_v_b_33 <X> T_1_3.lc_trk_g2_1
 (17 8)  (71 56)  (71 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (72 56)  (72 56)  routing T_1_3.sp4_v_b_33 <X> T_1_3.lc_trk_g2_1
 (22 8)  (76 56)  (76 56)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (78 56)  (78 56)  routing T_1_3.tnr_op_3 <X> T_1_3.lc_trk_g2_3
 (27 8)  (81 56)  (81 56)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 56)  (82 56)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 56)  (83 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 56)  (85 56)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 56)  (86 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 56)  (87 56)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 56)  (91 56)  LC_4 Logic Functioning bit
 (39 8)  (93 56)  (93 56)  LC_4 Logic Functioning bit
 (41 8)  (95 56)  (95 56)  LC_4 Logic Functioning bit
 (43 8)  (97 56)  (97 56)  LC_4 Logic Functioning bit
 (18 9)  (72 57)  (72 57)  routing T_1_3.sp4_v_b_33 <X> T_1_3.lc_trk_g2_1
 (30 9)  (84 57)  (84 57)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (31 9)  (85 57)  (85 57)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (37 9)  (91 57)  (91 57)  LC_4 Logic Functioning bit
 (39 9)  (93 57)  (93 57)  LC_4 Logic Functioning bit
 (41 9)  (95 57)  (95 57)  LC_4 Logic Functioning bit
 (43 9)  (97 57)  (97 57)  LC_4 Logic Functioning bit
 (22 10)  (76 58)  (76 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (77 58)  (77 58)  routing T_1_3.sp4_v_b_47 <X> T_1_3.lc_trk_g2_7
 (24 10)  (78 58)  (78 58)  routing T_1_3.sp4_v_b_47 <X> T_1_3.lc_trk_g2_7
 (31 10)  (85 58)  (85 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 58)  (86 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 58)  (87 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 58)  (88 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 58)  (89 58)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.input_2_5
 (36 10)  (90 58)  (90 58)  LC_5 Logic Functioning bit
 (37 10)  (91 58)  (91 58)  LC_5 Logic Functioning bit
 (39 10)  (93 58)  (93 58)  LC_5 Logic Functioning bit
 (42 10)  (96 58)  (96 58)  LC_5 Logic Functioning bit
 (26 11)  (80 59)  (80 59)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 59)  (81 59)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 59)  (82 59)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 59)  (83 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (86 59)  (86 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (87 59)  (87 59)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.input_2_5
 (35 11)  (89 59)  (89 59)  routing T_1_3.lc_trk_g2_7 <X> T_1_3.input_2_5
 (36 11)  (90 59)  (90 59)  LC_5 Logic Functioning bit
 (37 11)  (91 59)  (91 59)  LC_5 Logic Functioning bit
 (38 11)  (92 59)  (92 59)  LC_5 Logic Functioning bit
 (43 11)  (97 59)  (97 59)  LC_5 Logic Functioning bit
 (28 12)  (82 60)  (82 60)  routing T_1_3.lc_trk_g2_3 <X> T_1_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 60)  (83 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 60)  (86 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 60)  (87 60)  routing T_1_3.lc_trk_g2_1 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 60)  (90 60)  LC_6 Logic Functioning bit
 (37 12)  (91 60)  (91 60)  LC_6 Logic Functioning bit
 (39 12)  (93 60)  (93 60)  LC_6 Logic Functioning bit
 (42 12)  (96 60)  (96 60)  LC_6 Logic Functioning bit
 (50 12)  (104 60)  (104 60)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (64 61)  (64 61)  routing T_1_3.sp4_h_r_5 <X> T_1_3.sp4_v_b_10
 (22 13)  (76 61)  (76 61)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (78 61)  (78 61)  routing T_1_3.tnr_op_2 <X> T_1_3.lc_trk_g3_2
 (30 13)  (84 61)  (84 61)  routing T_1_3.lc_trk_g2_3 <X> T_1_3.wire_logic_cluster/lc_6/in_1
 (36 13)  (90 61)  (90 61)  LC_6 Logic Functioning bit
 (37 13)  (91 61)  (91 61)  LC_6 Logic Functioning bit
 (39 13)  (93 61)  (93 61)  LC_6 Logic Functioning bit
 (42 13)  (96 61)  (96 61)  LC_6 Logic Functioning bit
 (15 14)  (69 62)  (69 62)  routing T_1_3.sp4_v_t_32 <X> T_1_3.lc_trk_g3_5
 (16 14)  (70 62)  (70 62)  routing T_1_3.sp4_v_t_32 <X> T_1_3.lc_trk_g3_5
 (17 14)  (71 62)  (71 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_2_3

 (2 0)  (110 48)  (110 48)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (32 0)  (140 48)  (140 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 48)  (141 48)  routing T_2_3.lc_trk_g2_1 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 48)  (144 48)  LC_0 Logic Functioning bit
 (37 0)  (145 48)  (145 48)  LC_0 Logic Functioning bit
 (38 0)  (146 48)  (146 48)  LC_0 Logic Functioning bit
 (39 0)  (147 48)  (147 48)  LC_0 Logic Functioning bit
 (45 0)  (153 48)  (153 48)  LC_0 Logic Functioning bit
 (36 1)  (144 49)  (144 49)  LC_0 Logic Functioning bit
 (37 1)  (145 49)  (145 49)  LC_0 Logic Functioning bit
 (38 1)  (146 49)  (146 49)  LC_0 Logic Functioning bit
 (39 1)  (147 49)  (147 49)  LC_0 Logic Functioning bit
 (1 2)  (109 50)  (109 50)  routing T_2_3.glb_netwk_5 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (2 2)  (110 50)  (110 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (134 50)  (134 50)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (36 2)  (144 50)  (144 50)  LC_1 Logic Functioning bit
 (38 2)  (146 50)  (146 50)  LC_1 Logic Functioning bit
 (41 2)  (149 50)  (149 50)  LC_1 Logic Functioning bit
 (43 2)  (151 50)  (151 50)  LC_1 Logic Functioning bit
 (45 2)  (153 50)  (153 50)  LC_1 Logic Functioning bit
 (0 3)  (108 51)  (108 51)  routing T_2_3.glb_netwk_5 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (27 3)  (135 51)  (135 51)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 51)  (136 51)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 51)  (137 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (145 51)  (145 51)  LC_1 Logic Functioning bit
 (39 3)  (147 51)  (147 51)  LC_1 Logic Functioning bit
 (40 3)  (148 51)  (148 51)  LC_1 Logic Functioning bit
 (42 3)  (150 51)  (150 51)  LC_1 Logic Functioning bit
 (0 4)  (108 52)  (108 52)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_7/cen
 (1 4)  (109 52)  (109 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (123 52)  (123 52)  routing T_2_3.sp4_h_l_4 <X> T_2_3.lc_trk_g1_1
 (16 4)  (124 52)  (124 52)  routing T_2_3.sp4_h_l_4 <X> T_2_3.lc_trk_g1_1
 (17 4)  (125 52)  (125 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (126 52)  (126 52)  routing T_2_3.sp4_h_l_4 <X> T_2_3.lc_trk_g1_1
 (31 4)  (139 52)  (139 52)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 52)  (140 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 52)  (141 52)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 52)  (144 52)  LC_2 Logic Functioning bit
 (37 4)  (145 52)  (145 52)  LC_2 Logic Functioning bit
 (38 4)  (146 52)  (146 52)  LC_2 Logic Functioning bit
 (39 4)  (147 52)  (147 52)  LC_2 Logic Functioning bit
 (45 4)  (153 52)  (153 52)  LC_2 Logic Functioning bit
 (0 5)  (108 53)  (108 53)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_7/cen
 (1 5)  (109 53)  (109 53)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_7/cen
 (10 5)  (118 53)  (118 53)  routing T_2_3.sp4_h_r_11 <X> T_2_3.sp4_v_b_4
 (18 5)  (126 53)  (126 53)  routing T_2_3.sp4_h_l_4 <X> T_2_3.lc_trk_g1_1
 (36 5)  (144 53)  (144 53)  LC_2 Logic Functioning bit
 (37 5)  (145 53)  (145 53)  LC_2 Logic Functioning bit
 (38 5)  (146 53)  (146 53)  LC_2 Logic Functioning bit
 (39 5)  (147 53)  (147 53)  LC_2 Logic Functioning bit
 (31 6)  (139 54)  (139 54)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 54)  (140 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 54)  (141 54)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 54)  (142 54)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 54)  (144 54)  LC_3 Logic Functioning bit
 (37 6)  (145 54)  (145 54)  LC_3 Logic Functioning bit
 (38 6)  (146 54)  (146 54)  LC_3 Logic Functioning bit
 (39 6)  (147 54)  (147 54)  LC_3 Logic Functioning bit
 (45 6)  (153 54)  (153 54)  LC_3 Logic Functioning bit
 (36 7)  (144 55)  (144 55)  LC_3 Logic Functioning bit
 (37 7)  (145 55)  (145 55)  LC_3 Logic Functioning bit
 (38 7)  (146 55)  (146 55)  LC_3 Logic Functioning bit
 (39 7)  (147 55)  (147 55)  LC_3 Logic Functioning bit
 (15 8)  (123 56)  (123 56)  routing T_2_3.sp4_h_r_25 <X> T_2_3.lc_trk_g2_1
 (16 8)  (124 56)  (124 56)  routing T_2_3.sp4_h_r_25 <X> T_2_3.lc_trk_g2_1
 (17 8)  (125 56)  (125 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (130 56)  (130 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (131 56)  (131 56)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g2_3
 (24 8)  (132 56)  (132 56)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g2_3
 (31 8)  (139 56)  (139 56)  routing T_2_3.lc_trk_g2_7 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 56)  (140 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 56)  (141 56)  routing T_2_3.lc_trk_g2_7 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 56)  (144 56)  LC_4 Logic Functioning bit
 (37 8)  (145 56)  (145 56)  LC_4 Logic Functioning bit
 (38 8)  (146 56)  (146 56)  LC_4 Logic Functioning bit
 (39 8)  (147 56)  (147 56)  LC_4 Logic Functioning bit
 (45 8)  (153 56)  (153 56)  LC_4 Logic Functioning bit
 (51 8)  (159 56)  (159 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (126 57)  (126 57)  routing T_2_3.sp4_h_r_25 <X> T_2_3.lc_trk_g2_1
 (21 9)  (129 57)  (129 57)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g2_3
 (31 9)  (139 57)  (139 57)  routing T_2_3.lc_trk_g2_7 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 57)  (144 57)  LC_4 Logic Functioning bit
 (37 9)  (145 57)  (145 57)  LC_4 Logic Functioning bit
 (38 9)  (146 57)  (146 57)  LC_4 Logic Functioning bit
 (39 9)  (147 57)  (147 57)  LC_4 Logic Functioning bit
 (15 10)  (123 58)  (123 58)  routing T_2_3.sp4_h_l_16 <X> T_2_3.lc_trk_g2_5
 (16 10)  (124 58)  (124 58)  routing T_2_3.sp4_h_l_16 <X> T_2_3.lc_trk_g2_5
 (17 10)  (125 58)  (125 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (129 58)  (129 58)  routing T_2_3.sp4_v_t_26 <X> T_2_3.lc_trk_g2_7
 (22 10)  (130 58)  (130 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (131 58)  (131 58)  routing T_2_3.sp4_v_t_26 <X> T_2_3.lc_trk_g2_7
 (31 10)  (139 58)  (139 58)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 58)  (140 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 58)  (141 58)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 58)  (142 58)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 58)  (144 58)  LC_5 Logic Functioning bit
 (37 10)  (145 58)  (145 58)  LC_5 Logic Functioning bit
 (38 10)  (146 58)  (146 58)  LC_5 Logic Functioning bit
 (39 10)  (147 58)  (147 58)  LC_5 Logic Functioning bit
 (45 10)  (153 58)  (153 58)  LC_5 Logic Functioning bit
 (46 10)  (154 58)  (154 58)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (126 59)  (126 59)  routing T_2_3.sp4_h_l_16 <X> T_2_3.lc_trk_g2_5
 (21 11)  (129 59)  (129 59)  routing T_2_3.sp4_v_t_26 <X> T_2_3.lc_trk_g2_7
 (31 11)  (139 59)  (139 59)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 59)  (144 59)  LC_5 Logic Functioning bit
 (37 11)  (145 59)  (145 59)  LC_5 Logic Functioning bit
 (38 11)  (146 59)  (146 59)  LC_5 Logic Functioning bit
 (39 11)  (147 59)  (147 59)  LC_5 Logic Functioning bit
 (7 12)  (115 60)  (115 60)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (129 60)  (129 60)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g3_3
 (22 12)  (130 60)  (130 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (131 60)  (131 60)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g3_3
 (24 12)  (132 60)  (132 60)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g3_3
 (32 12)  (140 60)  (140 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 60)  (141 60)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 60)  (144 60)  LC_6 Logic Functioning bit
 (37 12)  (145 60)  (145 60)  LC_6 Logic Functioning bit
 (38 12)  (146 60)  (146 60)  LC_6 Logic Functioning bit
 (39 12)  (147 60)  (147 60)  LC_6 Logic Functioning bit
 (45 12)  (153 60)  (153 60)  LC_6 Logic Functioning bit
 (21 13)  (129 61)  (129 61)  routing T_2_3.sp4_h_r_43 <X> T_2_3.lc_trk_g3_3
 (31 13)  (139 61)  (139 61)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (36 13)  (144 61)  (144 61)  LC_6 Logic Functioning bit
 (37 13)  (145 61)  (145 61)  LC_6 Logic Functioning bit
 (38 13)  (146 61)  (146 61)  LC_6 Logic Functioning bit
 (39 13)  (147 61)  (147 61)  LC_6 Logic Functioning bit
 (16 14)  (124 62)  (124 62)  routing T_2_3.sp4_v_b_37 <X> T_2_3.lc_trk_g3_5
 (17 14)  (125 62)  (125 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (126 62)  (126 62)  routing T_2_3.sp4_v_b_37 <X> T_2_3.lc_trk_g3_5
 (22 14)  (130 62)  (130 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (131 62)  (131 62)  routing T_2_3.sp4_h_r_31 <X> T_2_3.lc_trk_g3_7
 (24 14)  (132 62)  (132 62)  routing T_2_3.sp4_h_r_31 <X> T_2_3.lc_trk_g3_7
 (32 14)  (140 62)  (140 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 62)  (142 62)  routing T_2_3.lc_trk_g1_1 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 62)  (144 62)  LC_7 Logic Functioning bit
 (37 14)  (145 62)  (145 62)  LC_7 Logic Functioning bit
 (38 14)  (146 62)  (146 62)  LC_7 Logic Functioning bit
 (39 14)  (147 62)  (147 62)  LC_7 Logic Functioning bit
 (45 14)  (153 62)  (153 62)  LC_7 Logic Functioning bit
 (14 15)  (122 63)  (122 63)  routing T_2_3.sp4_r_v_b_44 <X> T_2_3.lc_trk_g3_4
 (17 15)  (125 63)  (125 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (126 63)  (126 63)  routing T_2_3.sp4_v_b_37 <X> T_2_3.lc_trk_g3_5
 (21 15)  (129 63)  (129 63)  routing T_2_3.sp4_h_r_31 <X> T_2_3.lc_trk_g3_7
 (36 15)  (144 63)  (144 63)  LC_7 Logic Functioning bit
 (37 15)  (145 63)  (145 63)  LC_7 Logic Functioning bit
 (38 15)  (146 63)  (146 63)  LC_7 Logic Functioning bit
 (39 15)  (147 63)  (147 63)  LC_7 Logic Functioning bit


RAM_Tile_3_3

 (6 11)  (168 59)  (168 59)  routing T_3_3.sp4_h_r_6 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (22 0)  (226 48)  (226 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (227 48)  (227 48)  routing T_4_3.sp4_v_b_19 <X> T_4_3.lc_trk_g0_3
 (24 0)  (228 48)  (228 48)  routing T_4_3.sp4_v_b_19 <X> T_4_3.lc_trk_g0_3
 (22 1)  (226 49)  (226 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (227 49)  (227 49)  routing T_4_3.sp4_h_r_2 <X> T_4_3.lc_trk_g0_2
 (24 1)  (228 49)  (228 49)  routing T_4_3.sp4_h_r_2 <X> T_4_3.lc_trk_g0_2
 (25 1)  (229 49)  (229 49)  routing T_4_3.sp4_h_r_2 <X> T_4_3.lc_trk_g0_2
 (1 2)  (205 50)  (205 50)  routing T_4_3.glb_netwk_5 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (2 2)  (206 50)  (206 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (225 50)  (225 50)  routing T_4_3.sp4_v_b_7 <X> T_4_3.lc_trk_g0_7
 (22 2)  (226 50)  (226 50)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (227 50)  (227 50)  routing T_4_3.sp4_v_b_7 <X> T_4_3.lc_trk_g0_7
 (0 3)  (204 51)  (204 51)  routing T_4_3.glb_netwk_5 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (1 4)  (205 52)  (205 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (235 52)  (235 52)  routing T_4_3.lc_trk_g0_7 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (236 52)  (236 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (240 52)  (240 52)  LC_2 Logic Functioning bit
 (37 4)  (241 52)  (241 52)  LC_2 Logic Functioning bit
 (38 4)  (242 52)  (242 52)  LC_2 Logic Functioning bit
 (39 4)  (243 52)  (243 52)  LC_2 Logic Functioning bit
 (45 4)  (249 52)  (249 52)  LC_2 Logic Functioning bit
 (1 5)  (205 53)  (205 53)  routing T_4_3.lc_trk_g0_2 <X> T_4_3.wire_logic_cluster/lc_7/cen
 (31 5)  (235 53)  (235 53)  routing T_4_3.lc_trk_g0_7 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (240 53)  (240 53)  LC_2 Logic Functioning bit
 (37 5)  (241 53)  (241 53)  LC_2 Logic Functioning bit
 (38 5)  (242 53)  (242 53)  LC_2 Logic Functioning bit
 (39 5)  (243 53)  (243 53)  LC_2 Logic Functioning bit
 (51 5)  (255 53)  (255 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 8)  (215 56)  (215 56)  routing T_4_3.sp4_h_r_3 <X> T_4_3.sp4_v_b_8
 (32 8)  (236 56)  (236 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (240 56)  (240 56)  LC_4 Logic Functioning bit
 (37 8)  (241 56)  (241 56)  LC_4 Logic Functioning bit
 (38 8)  (242 56)  (242 56)  LC_4 Logic Functioning bit
 (39 8)  (243 56)  (243 56)  LC_4 Logic Functioning bit
 (45 8)  (249 56)  (249 56)  LC_4 Logic Functioning bit
 (8 9)  (212 57)  (212 57)  routing T_4_3.sp4_h_l_36 <X> T_4_3.sp4_v_b_7
 (9 9)  (213 57)  (213 57)  routing T_4_3.sp4_h_l_36 <X> T_4_3.sp4_v_b_7
 (10 9)  (214 57)  (214 57)  routing T_4_3.sp4_h_l_36 <X> T_4_3.sp4_v_b_7
 (31 9)  (235 57)  (235 57)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.wire_logic_cluster/lc_4/in_3
 (36 9)  (240 57)  (240 57)  LC_4 Logic Functioning bit
 (37 9)  (241 57)  (241 57)  LC_4 Logic Functioning bit
 (38 9)  (242 57)  (242 57)  LC_4 Logic Functioning bit
 (39 9)  (243 57)  (243 57)  LC_4 Logic Functioning bit
 (31 10)  (235 58)  (235 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (236 58)  (236 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (237 58)  (237 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (238 58)  (238 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (240 58)  (240 58)  LC_5 Logic Functioning bit
 (37 10)  (241 58)  (241 58)  LC_5 Logic Functioning bit
 (38 10)  (242 58)  (242 58)  LC_5 Logic Functioning bit
 (39 10)  (243 58)  (243 58)  LC_5 Logic Functioning bit
 (45 10)  (249 58)  (249 58)  LC_5 Logic Functioning bit
 (36 11)  (240 59)  (240 59)  LC_5 Logic Functioning bit
 (37 11)  (241 59)  (241 59)  LC_5 Logic Functioning bit
 (38 11)  (242 59)  (242 59)  LC_5 Logic Functioning bit
 (39 11)  (243 59)  (243 59)  LC_5 Logic Functioning bit
 (2 12)  (206 60)  (206 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (7 12)  (211 60)  (211 60)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (213 60)  (213 60)  routing T_4_3.sp4_h_l_42 <X> T_4_3.sp4_h_r_10
 (10 12)  (214 60)  (214 60)  routing T_4_3.sp4_h_l_42 <X> T_4_3.sp4_h_r_10
 (11 12)  (215 60)  (215 60)  routing T_4_3.sp4_h_r_6 <X> T_4_3.sp4_v_b_11
 (8 13)  (212 61)  (212 61)  routing T_4_3.sp4_h_l_41 <X> T_4_3.sp4_v_b_10
 (9 13)  (213 61)  (213 61)  routing T_4_3.sp4_h_l_41 <X> T_4_3.sp4_v_b_10
 (10 13)  (214 61)  (214 61)  routing T_4_3.sp4_h_l_41 <X> T_4_3.sp4_v_b_10
 (11 13)  (215 61)  (215 61)  routing T_4_3.sp4_h_l_38 <X> T_4_3.sp4_h_r_11
 (13 13)  (217 61)  (217 61)  routing T_4_3.sp4_h_l_38 <X> T_4_3.sp4_h_r_11
 (15 14)  (219 62)  (219 62)  routing T_4_3.sp4_v_t_32 <X> T_4_3.lc_trk_g3_5
 (16 14)  (220 62)  (220 62)  routing T_4_3.sp4_v_t_32 <X> T_4_3.lc_trk_g3_5
 (17 14)  (221 62)  (221 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_5_3

 (13 0)  (271 48)  (271 48)  routing T_5_3.sp4_h_l_39 <X> T_5_3.sp4_v_b_2
 (12 1)  (270 49)  (270 49)  routing T_5_3.sp4_h_l_39 <X> T_5_3.sp4_v_b_2
 (22 1)  (280 49)  (280 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (259 50)  (259 50)  routing T_5_3.glb_netwk_5 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (2 2)  (260 50)  (260 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (272 50)  (272 50)  routing T_5_3.sp4_v_b_4 <X> T_5_3.lc_trk_g0_4
 (21 2)  (279 50)  (279 50)  routing T_5_3.sp4_h_l_10 <X> T_5_3.lc_trk_g0_7
 (22 2)  (280 50)  (280 50)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (281 50)  (281 50)  routing T_5_3.sp4_h_l_10 <X> T_5_3.lc_trk_g0_7
 (24 2)  (282 50)  (282 50)  routing T_5_3.sp4_h_l_10 <X> T_5_3.lc_trk_g0_7
 (0 3)  (258 51)  (258 51)  routing T_5_3.glb_netwk_5 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (16 3)  (274 51)  (274 51)  routing T_5_3.sp4_v_b_4 <X> T_5_3.lc_trk_g0_4
 (17 3)  (275 51)  (275 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (279 51)  (279 51)  routing T_5_3.sp4_h_l_10 <X> T_5_3.lc_trk_g0_7
 (1 4)  (259 52)  (259 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (283 52)  (283 52)  routing T_5_3.sp4_v_b_2 <X> T_5_3.lc_trk_g1_2
 (32 4)  (290 52)  (290 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (292 52)  (292 52)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (294 52)  (294 52)  LC_2 Logic Functioning bit
 (37 4)  (295 52)  (295 52)  LC_2 Logic Functioning bit
 (38 4)  (296 52)  (296 52)  LC_2 Logic Functioning bit
 (39 4)  (297 52)  (297 52)  LC_2 Logic Functioning bit
 (45 4)  (303 52)  (303 52)  LC_2 Logic Functioning bit
 (1 5)  (259 53)  (259 53)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_7/cen
 (8 5)  (266 53)  (266 53)  routing T_5_3.sp4_h_l_41 <X> T_5_3.sp4_v_b_4
 (9 5)  (267 53)  (267 53)  routing T_5_3.sp4_h_l_41 <X> T_5_3.sp4_v_b_4
 (22 5)  (280 53)  (280 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (281 53)  (281 53)  routing T_5_3.sp4_v_b_2 <X> T_5_3.lc_trk_g1_2
 (31 5)  (289 53)  (289 53)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (294 53)  (294 53)  LC_2 Logic Functioning bit
 (37 5)  (295 53)  (295 53)  LC_2 Logic Functioning bit
 (38 5)  (296 53)  (296 53)  LC_2 Logic Functioning bit
 (39 5)  (297 53)  (297 53)  LC_2 Logic Functioning bit
 (25 6)  (283 54)  (283 54)  routing T_5_3.sp4_h_l_11 <X> T_5_3.lc_trk_g1_6
 (31 6)  (289 54)  (289 54)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (290 54)  (290 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (294 54)  (294 54)  LC_3 Logic Functioning bit
 (37 6)  (295 54)  (295 54)  LC_3 Logic Functioning bit
 (38 6)  (296 54)  (296 54)  LC_3 Logic Functioning bit
 (39 6)  (297 54)  (297 54)  LC_3 Logic Functioning bit
 (45 6)  (303 54)  (303 54)  LC_3 Logic Functioning bit
 (22 7)  (280 55)  (280 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (281 55)  (281 55)  routing T_5_3.sp4_h_l_11 <X> T_5_3.lc_trk_g1_6
 (24 7)  (282 55)  (282 55)  routing T_5_3.sp4_h_l_11 <X> T_5_3.lc_trk_g1_6
 (25 7)  (283 55)  (283 55)  routing T_5_3.sp4_h_l_11 <X> T_5_3.lc_trk_g1_6
 (36 7)  (294 55)  (294 55)  LC_3 Logic Functioning bit
 (37 7)  (295 55)  (295 55)  LC_3 Logic Functioning bit
 (38 7)  (296 55)  (296 55)  LC_3 Logic Functioning bit
 (39 7)  (297 55)  (297 55)  LC_3 Logic Functioning bit
 (51 7)  (309 55)  (309 55)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (31 8)  (289 56)  (289 56)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (290 56)  (290 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (292 56)  (292 56)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (294 56)  (294 56)  LC_4 Logic Functioning bit
 (37 8)  (295 56)  (295 56)  LC_4 Logic Functioning bit
 (38 8)  (296 56)  (296 56)  LC_4 Logic Functioning bit
 (39 8)  (297 56)  (297 56)  LC_4 Logic Functioning bit
 (45 8)  (303 56)  (303 56)  LC_4 Logic Functioning bit
 (31 9)  (289 57)  (289 57)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (36 9)  (294 57)  (294 57)  LC_4 Logic Functioning bit
 (37 9)  (295 57)  (295 57)  LC_4 Logic Functioning bit
 (38 9)  (296 57)  (296 57)  LC_4 Logic Functioning bit
 (39 9)  (297 57)  (297 57)  LC_4 Logic Functioning bit
 (7 12)  (265 60)  (265 60)  Column buffer control bit: LH_colbuf_cntl_5

 (31 12)  (289 60)  (289 60)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (290 60)  (290 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (294 60)  (294 60)  LC_6 Logic Functioning bit
 (37 12)  (295 60)  (295 60)  LC_6 Logic Functioning bit
 (38 12)  (296 60)  (296 60)  LC_6 Logic Functioning bit
 (39 12)  (297 60)  (297 60)  LC_6 Logic Functioning bit
 (45 12)  (303 60)  (303 60)  LC_6 Logic Functioning bit
 (31 13)  (289 61)  (289 61)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (36 13)  (294 61)  (294 61)  LC_6 Logic Functioning bit
 (37 13)  (295 61)  (295 61)  LC_6 Logic Functioning bit
 (38 13)  (296 61)  (296 61)  LC_6 Logic Functioning bit
 (39 13)  (297 61)  (297 61)  LC_6 Logic Functioning bit
 (22 14)  (280 62)  (280 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (289 62)  (289 62)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (290 62)  (290 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (291 62)  (291 62)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (292 62)  (292 62)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (294 62)  (294 62)  LC_7 Logic Functioning bit
 (37 14)  (295 62)  (295 62)  LC_7 Logic Functioning bit
 (38 14)  (296 62)  (296 62)  LC_7 Logic Functioning bit
 (39 14)  (297 62)  (297 62)  LC_7 Logic Functioning bit
 (45 14)  (303 62)  (303 62)  LC_7 Logic Functioning bit
 (21 15)  (279 63)  (279 63)  routing T_5_3.sp4_r_v_b_47 <X> T_5_3.lc_trk_g3_7
 (31 15)  (289 63)  (289 63)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (294 63)  (294 63)  LC_7 Logic Functioning bit
 (37 15)  (295 63)  (295 63)  LC_7 Logic Functioning bit
 (38 15)  (296 63)  (296 63)  LC_7 Logic Functioning bit
 (39 15)  (297 63)  (297 63)  LC_7 Logic Functioning bit


LogicTile_6_3

 (27 0)  (339 48)  (339 48)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (340 48)  (340 48)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (341 48)  (341 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (342 48)  (342 48)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (32 0)  (344 48)  (344 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (346 48)  (346 48)  routing T_6_3.lc_trk_g1_0 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (46 0)  (358 48)  (358 48)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (315 49)  (315 49)  routing T_6_3.sp12_h_l_23 <X> T_6_3.sp12_v_b_0
 (14 1)  (326 49)  (326 49)  routing T_6_3.top_op_0 <X> T_6_3.lc_trk_g0_0
 (15 1)  (327 49)  (327 49)  routing T_6_3.top_op_0 <X> T_6_3.lc_trk_g0_0
 (17 1)  (329 49)  (329 49)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (341 49)  (341 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (40 1)  (352 49)  (352 49)  LC_0 Logic Functioning bit
 (42 1)  (354 49)  (354 49)  LC_0 Logic Functioning bit
 (1 2)  (313 50)  (313 50)  routing T_6_3.glb_netwk_5 <X> T_6_3.wire_logic_cluster/lc_7/clk
 (2 2)  (314 50)  (314 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (329 50)  (329 50)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (330 50)  (330 50)  routing T_6_3.bnr_op_5 <X> T_6_3.lc_trk_g0_5
 (22 2)  (334 50)  (334 50)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (336 50)  (336 50)  routing T_6_3.top_op_7 <X> T_6_3.lc_trk_g0_7
 (27 2)  (339 50)  (339 50)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (341 50)  (341 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (342 50)  (342 50)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (344 50)  (344 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (345 50)  (345 50)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (346 50)  (346 50)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (42 2)  (354 50)  (354 50)  LC_1 Logic Functioning bit
 (0 3)  (312 51)  (312 51)  routing T_6_3.glb_netwk_5 <X> T_6_3.wire_logic_cluster/lc_7/clk
 (18 3)  (330 51)  (330 51)  routing T_6_3.bnr_op_5 <X> T_6_3.lc_trk_g0_5
 (21 3)  (333 51)  (333 51)  routing T_6_3.top_op_7 <X> T_6_3.lc_trk_g0_7
 (27 3)  (339 51)  (339 51)  routing T_6_3.lc_trk_g1_0 <X> T_6_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (341 51)  (341 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (343 51)  (343 51)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (344 51)  (344 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (345 51)  (345 51)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.input_2_1
 (34 3)  (346 51)  (346 51)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.input_2_1
 (35 3)  (347 51)  (347 51)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.input_2_1
 (37 3)  (349 51)  (349 51)  LC_1 Logic Functioning bit
 (39 3)  (351 51)  (351 51)  LC_1 Logic Functioning bit
 (40 3)  (352 51)  (352 51)  LC_1 Logic Functioning bit
 (42 3)  (354 51)  (354 51)  LC_1 Logic Functioning bit
 (43 3)  (355 51)  (355 51)  LC_1 Logic Functioning bit
 (14 4)  (326 52)  (326 52)  routing T_6_3.bnr_op_0 <X> T_6_3.lc_trk_g1_0
 (26 4)  (338 52)  (338 52)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (339 52)  (339 52)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (340 52)  (340 52)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (341 52)  (341 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (343 52)  (343 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (344 52)  (344 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (345 52)  (345 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (346 52)  (346 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (348 52)  (348 52)  LC_2 Logic Functioning bit
 (37 4)  (349 52)  (349 52)  LC_2 Logic Functioning bit
 (38 4)  (350 52)  (350 52)  LC_2 Logic Functioning bit
 (42 4)  (354 52)  (354 52)  LC_2 Logic Functioning bit
 (45 4)  (357 52)  (357 52)  LC_2 Logic Functioning bit
 (47 4)  (359 52)  (359 52)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (362 52)  (362 52)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (322 53)  (322 53)  routing T_6_3.sp4_h_r_11 <X> T_6_3.sp4_v_b_4
 (14 5)  (326 53)  (326 53)  routing T_6_3.bnr_op_0 <X> T_6_3.lc_trk_g1_0
 (17 5)  (329 53)  (329 53)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (338 53)  (338 53)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (339 53)  (339 53)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (341 53)  (341 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (342 53)  (342 53)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (36 5)  (348 53)  (348 53)  LC_2 Logic Functioning bit
 (38 5)  (350 53)  (350 53)  LC_2 Logic Functioning bit
 (43 5)  (355 53)  (355 53)  LC_2 Logic Functioning bit
 (14 6)  (326 54)  (326 54)  routing T_6_3.wire_logic_cluster/lc_4/out <X> T_6_3.lc_trk_g1_4
 (15 6)  (327 54)  (327 54)  routing T_6_3.bot_op_5 <X> T_6_3.lc_trk_g1_5
 (17 6)  (329 54)  (329 54)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (333 54)  (333 54)  routing T_6_3.wire_logic_cluster/lc_7/out <X> T_6_3.lc_trk_g1_7
 (22 6)  (334 54)  (334 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 7)  (315 55)  (315 55)  routing T_6_3.sp12_h_l_23 <X> T_6_3.sp12_v_t_23
 (17 7)  (329 55)  (329 55)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (339 56)  (339 56)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (340 56)  (340 56)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (341 56)  (341 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (342 56)  (342 56)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (344 56)  (344 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (346 56)  (346 56)  routing T_6_3.lc_trk_g1_0 <X> T_6_3.wire_logic_cluster/lc_4/in_3
 (41 8)  (353 56)  (353 56)  LC_4 Logic Functioning bit
 (43 8)  (355 56)  (355 56)  LC_4 Logic Functioning bit
 (41 9)  (353 57)  (353 57)  LC_4 Logic Functioning bit
 (43 9)  (355 57)  (355 57)  LC_4 Logic Functioning bit
 (14 10)  (326 58)  (326 58)  routing T_6_3.bnl_op_4 <X> T_6_3.lc_trk_g2_4
 (29 10)  (341 58)  (341 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (343 58)  (343 58)  routing T_6_3.lc_trk_g2_4 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (344 58)  (344 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (345 58)  (345 58)  routing T_6_3.lc_trk_g2_4 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (347 58)  (347 58)  routing T_6_3.lc_trk_g0_7 <X> T_6_3.input_2_5
 (41 10)  (353 58)  (353 58)  LC_5 Logic Functioning bit
 (46 10)  (358 58)  (358 58)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (326 59)  (326 59)  routing T_6_3.bnl_op_4 <X> T_6_3.lc_trk_g2_4
 (17 11)  (329 59)  (329 59)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (339 59)  (339 59)  routing T_6_3.lc_trk_g1_0 <X> T_6_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (341 59)  (341 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (344 59)  (344 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (347 59)  (347 59)  routing T_6_3.lc_trk_g0_7 <X> T_6_3.input_2_5
 (51 11)  (363 59)  (363 59)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (7 12)  (319 60)  (319 60)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (333 60)  (333 60)  routing T_6_3.rgt_op_3 <X> T_6_3.lc_trk_g3_3
 (22 12)  (334 60)  (334 60)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (336 60)  (336 60)  routing T_6_3.rgt_op_3 <X> T_6_3.lc_trk_g3_3
 (25 12)  (337 60)  (337 60)  routing T_6_3.wire_logic_cluster/lc_2/out <X> T_6_3.lc_trk_g3_2
 (26 12)  (338 60)  (338 60)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (339 60)  (339 60)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (340 60)  (340 60)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (341 60)  (341 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (342 60)  (342 60)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (343 60)  (343 60)  routing T_6_3.lc_trk_g0_5 <X> T_6_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (344 60)  (344 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (347 60)  (347 60)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.input_2_6
 (36 12)  (348 60)  (348 60)  LC_6 Logic Functioning bit
 (37 12)  (349 60)  (349 60)  LC_6 Logic Functioning bit
 (38 12)  (350 60)  (350 60)  LC_6 Logic Functioning bit
 (41 12)  (353 60)  (353 60)  LC_6 Logic Functioning bit
 (43 12)  (355 60)  (355 60)  LC_6 Logic Functioning bit
 (22 13)  (334 61)  (334 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (338 61)  (338 61)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_6/in_0
 (27 13)  (339 61)  (339 61)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (341 61)  (341 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (344 61)  (344 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (345 61)  (345 61)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.input_2_6
 (34 13)  (346 61)  (346 61)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.input_2_6
 (39 13)  (351 61)  (351 61)  LC_6 Logic Functioning bit
 (40 13)  (352 61)  (352 61)  LC_6 Logic Functioning bit
 (42 13)  (354 61)  (354 61)  LC_6 Logic Functioning bit
 (14 14)  (326 62)  (326 62)  routing T_6_3.bnl_op_4 <X> T_6_3.lc_trk_g3_4
 (17 14)  (329 62)  (329 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (338 62)  (338 62)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (339 62)  (339 62)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (341 62)  (341 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (342 62)  (342 62)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (344 62)  (344 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (345 62)  (345 62)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (346 62)  (346 62)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (348 62)  (348 62)  LC_7 Logic Functioning bit
 (37 14)  (349 62)  (349 62)  LC_7 Logic Functioning bit
 (41 14)  (353 62)  (353 62)  LC_7 Logic Functioning bit
 (43 14)  (355 62)  (355 62)  LC_7 Logic Functioning bit
 (45 14)  (357 62)  (357 62)  LC_7 Logic Functioning bit
 (46 14)  (358 62)  (358 62)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (362 62)  (362 62)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (363 62)  (363 62)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (323 63)  (323 63)  routing T_6_3.sp4_h_r_11 <X> T_6_3.sp4_h_l_46
 (14 15)  (326 63)  (326 63)  routing T_6_3.bnl_op_4 <X> T_6_3.lc_trk_g3_4
 (17 15)  (329 63)  (329 63)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (339 63)  (339 63)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (341 63)  (341 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (342 63)  (342 63)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (343 63)  (343 63)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (348 63)  (348 63)  LC_7 Logic Functioning bit
 (37 15)  (349 63)  (349 63)  LC_7 Logic Functioning bit
 (40 15)  (352 63)  (352 63)  LC_7 Logic Functioning bit
 (41 15)  (353 63)  (353 63)  LC_7 Logic Functioning bit
 (42 15)  (354 63)  (354 63)  LC_7 Logic Functioning bit
 (43 15)  (355 63)  (355 63)  LC_7 Logic Functioning bit
 (48 15)  (360 63)  (360 63)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_3

 (12 0)  (382 48)  (382 48)  routing T_7_3.sp4_h_l_46 <X> T_7_3.sp4_h_r_2
 (27 0)  (397 48)  (397 48)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (398 48)  (398 48)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (399 48)  (399 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (400 48)  (400 48)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_0/in_1
 (32 0)  (402 48)  (402 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (404 48)  (404 48)  routing T_7_3.lc_trk_g1_0 <X> T_7_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (405 48)  (405 48)  routing T_7_3.lc_trk_g1_5 <X> T_7_3.input_2_0
 (36 0)  (406 48)  (406 48)  LC_0 Logic Functioning bit
 (38 0)  (408 48)  (408 48)  LC_0 Logic Functioning bit
 (45 0)  (415 48)  (415 48)  LC_0 Logic Functioning bit
 (13 1)  (383 49)  (383 49)  routing T_7_3.sp4_h_l_46 <X> T_7_3.sp4_h_r_2
 (15 1)  (385 49)  (385 49)  routing T_7_3.bot_op_0 <X> T_7_3.lc_trk_g0_0
 (17 1)  (387 49)  (387 49)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (392 49)  (392 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (393 49)  (393 49)  routing T_7_3.sp4_h_r_2 <X> T_7_3.lc_trk_g0_2
 (24 1)  (394 49)  (394 49)  routing T_7_3.sp4_h_r_2 <X> T_7_3.lc_trk_g0_2
 (25 1)  (395 49)  (395 49)  routing T_7_3.sp4_h_r_2 <X> T_7_3.lc_trk_g0_2
 (28 1)  (398 49)  (398 49)  routing T_7_3.lc_trk_g2_0 <X> T_7_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (399 49)  (399 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (402 49)  (402 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (404 49)  (404 49)  routing T_7_3.lc_trk_g1_5 <X> T_7_3.input_2_0
 (37 1)  (407 49)  (407 49)  LC_0 Logic Functioning bit
 (39 1)  (409 49)  (409 49)  LC_0 Logic Functioning bit
 (40 1)  (410 49)  (410 49)  LC_0 Logic Functioning bit
 (41 1)  (411 49)  (411 49)  LC_0 Logic Functioning bit
 (42 1)  (412 49)  (412 49)  LC_0 Logic Functioning bit
 (1 2)  (371 50)  (371 50)  routing T_7_3.glb_netwk_5 <X> T_7_3.wire_logic_cluster/lc_7/clk
 (2 2)  (372 50)  (372 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (391 50)  (391 50)  routing T_7_3.lft_op_7 <X> T_7_3.lc_trk_g0_7
 (22 2)  (392 50)  (392 50)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (394 50)  (394 50)  routing T_7_3.lft_op_7 <X> T_7_3.lc_trk_g0_7
 (25 2)  (395 50)  (395 50)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (27 2)  (397 50)  (397 50)  routing T_7_3.lc_trk_g1_5 <X> T_7_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (399 50)  (399 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (400 50)  (400 50)  routing T_7_3.lc_trk_g1_5 <X> T_7_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (402 50)  (402 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (403 50)  (403 50)  routing T_7_3.lc_trk_g2_0 <X> T_7_3.wire_logic_cluster/lc_1/in_3
 (37 2)  (407 50)  (407 50)  LC_1 Logic Functioning bit
 (39 2)  (409 50)  (409 50)  LC_1 Logic Functioning bit
 (40 2)  (410 50)  (410 50)  LC_1 Logic Functioning bit
 (42 2)  (412 50)  (412 50)  LC_1 Logic Functioning bit
 (0 3)  (370 51)  (370 51)  routing T_7_3.glb_netwk_5 <X> T_7_3.wire_logic_cluster/lc_7/clk
 (22 3)  (392 51)  (392 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (393 51)  (393 51)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (24 3)  (394 51)  (394 51)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (25 3)  (395 51)  (395 51)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (27 3)  (397 51)  (397 51)  routing T_7_3.lc_trk_g1_0 <X> T_7_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (399 51)  (399 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (406 51)  (406 51)  LC_1 Logic Functioning bit
 (38 3)  (408 51)  (408 51)  LC_1 Logic Functioning bit
 (11 4)  (381 52)  (381 52)  routing T_7_3.sp4_h_l_46 <X> T_7_3.sp4_v_b_5
 (13 4)  (383 52)  (383 52)  routing T_7_3.sp4_h_l_46 <X> T_7_3.sp4_v_b_5
 (15 4)  (385 52)  (385 52)  routing T_7_3.bot_op_1 <X> T_7_3.lc_trk_g1_1
 (17 4)  (387 52)  (387 52)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (397 52)  (397 52)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (398 52)  (398 52)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (399 52)  (399 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (401 52)  (401 52)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (402 52)  (402 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (406 52)  (406 52)  LC_2 Logic Functioning bit
 (37 4)  (407 52)  (407 52)  LC_2 Logic Functioning bit
 (38 4)  (408 52)  (408 52)  LC_2 Logic Functioning bit
 (39 4)  (409 52)  (409 52)  LC_2 Logic Functioning bit
 (40 4)  (410 52)  (410 52)  LC_2 Logic Functioning bit
 (41 4)  (411 52)  (411 52)  LC_2 Logic Functioning bit
 (42 4)  (412 52)  (412 52)  LC_2 Logic Functioning bit
 (43 4)  (413 52)  (413 52)  LC_2 Logic Functioning bit
 (50 4)  (420 52)  (420 52)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (382 53)  (382 53)  routing T_7_3.sp4_h_l_46 <X> T_7_3.sp4_v_b_5
 (15 5)  (385 53)  (385 53)  routing T_7_3.bot_op_0 <X> T_7_3.lc_trk_g1_0
 (17 5)  (387 53)  (387 53)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (396 53)  (396 53)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (399 53)  (399 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (401 53)  (401 53)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (406 53)  (406 53)  LC_2 Logic Functioning bit
 (37 5)  (407 53)  (407 53)  LC_2 Logic Functioning bit
 (38 5)  (408 53)  (408 53)  LC_2 Logic Functioning bit
 (41 5)  (411 53)  (411 53)  LC_2 Logic Functioning bit
 (43 5)  (413 53)  (413 53)  LC_2 Logic Functioning bit
 (17 6)  (387 54)  (387 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (388 54)  (388 54)  routing T_7_3.wire_logic_cluster/lc_5/out <X> T_7_3.lc_trk_g1_5
 (21 6)  (391 54)  (391 54)  routing T_7_3.wire_logic_cluster/lc_7/out <X> T_7_3.lc_trk_g1_7
 (22 6)  (392 54)  (392 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (397 54)  (397 54)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (399 54)  (399 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (400 54)  (400 54)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (401 54)  (401 54)  routing T_7_3.lc_trk_g0_6 <X> T_7_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (402 54)  (402 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (406 54)  (406 54)  LC_3 Logic Functioning bit
 (37 6)  (407 54)  (407 54)  LC_3 Logic Functioning bit
 (45 6)  (415 54)  (415 54)  LC_3 Logic Functioning bit
 (46 6)  (416 54)  (416 54)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (420 54)  (420 54)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (397 55)  (397 55)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (398 55)  (398 55)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (399 55)  (399 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (400 55)  (400 55)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (401 55)  (401 55)  routing T_7_3.lc_trk_g0_6 <X> T_7_3.wire_logic_cluster/lc_3/in_3
 (36 7)  (406 55)  (406 55)  LC_3 Logic Functioning bit
 (37 7)  (407 55)  (407 55)  LC_3 Logic Functioning bit
 (41 7)  (411 55)  (411 55)  LC_3 Logic Functioning bit
 (43 7)  (413 55)  (413 55)  LC_3 Logic Functioning bit
 (47 7)  (417 55)  (417 55)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (384 56)  (384 56)  routing T_7_3.wire_logic_cluster/lc_0/out <X> T_7_3.lc_trk_g2_0
 (17 8)  (387 56)  (387 56)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (388 56)  (388 56)  routing T_7_3.bnl_op_1 <X> T_7_3.lc_trk_g2_1
 (17 9)  (387 57)  (387 57)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (388 57)  (388 57)  routing T_7_3.bnl_op_1 <X> T_7_3.lc_trk_g2_1
 (5 10)  (375 58)  (375 58)  routing T_7_3.sp4_v_t_43 <X> T_7_3.sp4_h_l_43
 (15 10)  (385 58)  (385 58)  routing T_7_3.sp4_h_l_16 <X> T_7_3.lc_trk_g2_5
 (16 10)  (386 58)  (386 58)  routing T_7_3.sp4_h_l_16 <X> T_7_3.lc_trk_g2_5
 (17 10)  (387 58)  (387 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (396 58)  (396 58)  routing T_7_3.lc_trk_g2_5 <X> T_7_3.wire_logic_cluster/lc_5/in_0
 (27 10)  (397 58)  (397 58)  routing T_7_3.lc_trk_g1_5 <X> T_7_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (399 58)  (399 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (400 58)  (400 58)  routing T_7_3.lc_trk_g1_5 <X> T_7_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (402 58)  (402 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (403 58)  (403 58)  routing T_7_3.lc_trk_g2_0 <X> T_7_3.wire_logic_cluster/lc_5/in_3
 (45 10)  (415 58)  (415 58)  LC_5 Logic Functioning bit
 (6 11)  (376 59)  (376 59)  routing T_7_3.sp4_v_t_43 <X> T_7_3.sp4_h_l_43
 (18 11)  (388 59)  (388 59)  routing T_7_3.sp4_h_l_16 <X> T_7_3.lc_trk_g2_5
 (28 11)  (398 59)  (398 59)  routing T_7_3.lc_trk_g2_5 <X> T_7_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (399 59)  (399 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (406 59)  (406 59)  LC_5 Logic Functioning bit
 (37 11)  (407 59)  (407 59)  LC_5 Logic Functioning bit
 (38 11)  (408 59)  (408 59)  LC_5 Logic Functioning bit
 (39 11)  (409 59)  (409 59)  LC_5 Logic Functioning bit
 (41 11)  (411 59)  (411 59)  LC_5 Logic Functioning bit
 (43 11)  (413 59)  (413 59)  LC_5 Logic Functioning bit
 (7 12)  (377 60)  (377 60)  Column buffer control bit: LH_colbuf_cntl_5

 (29 12)  (399 60)  (399 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (400 60)  (400 60)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (402 60)  (402 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (403 60)  (403 60)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (406 60)  (406 60)  LC_6 Logic Functioning bit
 (38 12)  (408 60)  (408 60)  LC_6 Logic Functioning bit
 (15 13)  (385 61)  (385 61)  routing T_7_3.sp4_v_t_29 <X> T_7_3.lc_trk_g3_0
 (16 13)  (386 61)  (386 61)  routing T_7_3.sp4_v_t_29 <X> T_7_3.lc_trk_g3_0
 (17 13)  (387 61)  (387 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (396 61)  (396 61)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (399 61)  (399 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (400 61)  (400 61)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (37 13)  (407 61)  (407 61)  LC_6 Logic Functioning bit
 (39 13)  (409 61)  (409 61)  LC_6 Logic Functioning bit
 (40 13)  (410 61)  (410 61)  LC_6 Logic Functioning bit
 (42 13)  (412 61)  (412 61)  LC_6 Logic Functioning bit
 (26 14)  (396 62)  (396 62)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_7/in_0
 (29 14)  (399 62)  (399 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (402 62)  (402 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (404 62)  (404 62)  routing T_7_3.lc_trk_g1_1 <X> T_7_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (406 62)  (406 62)  LC_7 Logic Functioning bit
 (37 14)  (407 62)  (407 62)  LC_7 Logic Functioning bit
 (39 14)  (409 62)  (409 62)  LC_7 Logic Functioning bit
 (40 14)  (410 62)  (410 62)  LC_7 Logic Functioning bit
 (42 14)  (412 62)  (412 62)  LC_7 Logic Functioning bit
 (43 14)  (413 62)  (413 62)  LC_7 Logic Functioning bit
 (50 14)  (420 62)  (420 62)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (384 63)  (384 63)  routing T_7_3.tnl_op_4 <X> T_7_3.lc_trk_g3_4
 (15 15)  (385 63)  (385 63)  routing T_7_3.tnl_op_4 <X> T_7_3.lc_trk_g3_4
 (17 15)  (387 63)  (387 63)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (26 15)  (396 63)  (396 63)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (399 63)  (399 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (406 63)  (406 63)  LC_7 Logic Functioning bit
 (37 15)  (407 63)  (407 63)  LC_7 Logic Functioning bit
 (39 15)  (409 63)  (409 63)  LC_7 Logic Functioning bit
 (43 15)  (413 63)  (413 63)  LC_7 Logic Functioning bit


LogicTile_8_3



LogicTile_9_3



RAM_Tile_10_3

 (3 2)  (535 50)  (535 50)  routing T_10_3.sp12_v_t_23 <X> T_10_3.sp12_h_l_23


LogicTile_11_3



LogicTile_12_3



IpCon_Tile_13_3

 (36 0)  (718 48)  (718 48)  LC_0 Logic Functioning bit
 (37 0)  (719 48)  (719 48)  LC_0 Logic Functioning bit
 (42 0)  (724 48)  (724 48)  LC_0 Logic Functioning bit
 (43 0)  (725 48)  (725 48)  LC_0 Logic Functioning bit
 (50 0)  (732 48)  (732 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 49)  (718 49)  LC_0 Logic Functioning bit
 (37 1)  (719 49)  (719 49)  LC_0 Logic Functioning bit
 (42 1)  (724 49)  (724 49)  LC_0 Logic Functioning bit
 (43 1)  (725 49)  (725 49)  LC_0 Logic Functioning bit
 (36 2)  (718 50)  (718 50)  LC_1 Logic Functioning bit
 (37 2)  (719 50)  (719 50)  LC_1 Logic Functioning bit
 (42 2)  (724 50)  (724 50)  LC_1 Logic Functioning bit
 (43 2)  (725 50)  (725 50)  LC_1 Logic Functioning bit
 (50 2)  (732 50)  (732 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 51)  (718 51)  LC_1 Logic Functioning bit
 (37 3)  (719 51)  (719 51)  LC_1 Logic Functioning bit
 (42 3)  (724 51)  (724 51)  LC_1 Logic Functioning bit
 (43 3)  (725 51)  (725 51)  LC_1 Logic Functioning bit
 (36 4)  (718 52)  (718 52)  LC_2 Logic Functioning bit
 (37 4)  (719 52)  (719 52)  LC_2 Logic Functioning bit
 (42 4)  (724 52)  (724 52)  LC_2 Logic Functioning bit
 (43 4)  (725 52)  (725 52)  LC_2 Logic Functioning bit
 (50 4)  (732 52)  (732 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 53)  (718 53)  LC_2 Logic Functioning bit
 (37 5)  (719 53)  (719 53)  LC_2 Logic Functioning bit
 (42 5)  (724 53)  (724 53)  LC_2 Logic Functioning bit
 (43 5)  (725 53)  (725 53)  LC_2 Logic Functioning bit
 (36 6)  (718 54)  (718 54)  LC_3 Logic Functioning bit
 (37 6)  (719 54)  (719 54)  LC_3 Logic Functioning bit
 (42 6)  (724 54)  (724 54)  LC_3 Logic Functioning bit
 (43 6)  (725 54)  (725 54)  LC_3 Logic Functioning bit
 (50 6)  (732 54)  (732 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 55)  (718 55)  LC_3 Logic Functioning bit
 (37 7)  (719 55)  (719 55)  LC_3 Logic Functioning bit
 (42 7)  (724 55)  (724 55)  LC_3 Logic Functioning bit
 (43 7)  (725 55)  (725 55)  LC_3 Logic Functioning bit
 (36 8)  (718 56)  (718 56)  LC_4 Logic Functioning bit
 (37 8)  (719 56)  (719 56)  LC_4 Logic Functioning bit
 (42 8)  (724 56)  (724 56)  LC_4 Logic Functioning bit
 (43 8)  (725 56)  (725 56)  LC_4 Logic Functioning bit
 (50 8)  (732 56)  (732 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 57)  (718 57)  LC_4 Logic Functioning bit
 (37 9)  (719 57)  (719 57)  LC_4 Logic Functioning bit
 (42 9)  (724 57)  (724 57)  LC_4 Logic Functioning bit
 (43 9)  (725 57)  (725 57)  LC_4 Logic Functioning bit
 (36 10)  (718 58)  (718 58)  LC_5 Logic Functioning bit
 (37 10)  (719 58)  (719 58)  LC_5 Logic Functioning bit
 (42 10)  (724 58)  (724 58)  LC_5 Logic Functioning bit
 (43 10)  (725 58)  (725 58)  LC_5 Logic Functioning bit
 (50 10)  (732 58)  (732 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 59)  (718 59)  LC_5 Logic Functioning bit
 (37 11)  (719 59)  (719 59)  LC_5 Logic Functioning bit
 (42 11)  (724 59)  (724 59)  LC_5 Logic Functioning bit
 (43 11)  (725 59)  (725 59)  LC_5 Logic Functioning bit
 (36 12)  (718 60)  (718 60)  LC_6 Logic Functioning bit
 (37 12)  (719 60)  (719 60)  LC_6 Logic Functioning bit
 (42 12)  (724 60)  (724 60)  LC_6 Logic Functioning bit
 (43 12)  (725 60)  (725 60)  LC_6 Logic Functioning bit
 (50 12)  (732 60)  (732 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 61)  (718 61)  LC_6 Logic Functioning bit
 (37 13)  (719 61)  (719 61)  LC_6 Logic Functioning bit
 (42 13)  (724 61)  (724 61)  LC_6 Logic Functioning bit
 (43 13)  (725 61)  (725 61)  LC_6 Logic Functioning bit
 (36 14)  (718 62)  (718 62)  LC_7 Logic Functioning bit
 (37 14)  (719 62)  (719 62)  LC_7 Logic Functioning bit
 (42 14)  (724 62)  (724 62)  LC_7 Logic Functioning bit
 (43 14)  (725 62)  (725 62)  LC_7 Logic Functioning bit
 (50 14)  (732 62)  (732 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 63)  (718 63)  LC_7 Logic Functioning bit
 (37 15)  (719 63)  (719 63)  LC_7 Logic Functioning bit
 (42 15)  (724 63)  (724 63)  LC_7 Logic Functioning bit
 (43 15)  (725 63)  (725 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (7 0)  (7 32)  (7 32)  Hard IP config bit: IPCON_bram_cbit_1

 (32 0)  (32 32)  (32 32)  Enable bit of Mux _con_box/lcb3_0 => lc_trk_g1_2 wire_con_box/lc_0/in_3
 (34 0)  (34 32)  (34 32)  routing T_0_2.lc_trk_g1_2 <X> T_0_2.wire_con_box/lc_0/in_3
 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (53 0)  (53 32)  (53 32)  Enable bit of Mux _out_links/OutMuxa_0 => slf_op_0 sp4_r_v_b_17
 (7 1)  (7 33)  (7 33)  Hard IP config bit: IPCON_bram_cbit_0

 (22 1)  (22 33)  (22 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (23 33)  (23 33)  routing T_0_2.sp4_h_r_2 <X> T_0_2.lc_trk_g0_2
 (24 1)  (24 33)  (24 33)  routing T_0_2.sp4_h_r_2 <X> T_0_2.lc_trk_g0_2
 (25 1)  (25 33)  (25 33)  routing T_0_2.sp4_h_r_2 <X> T_0_2.lc_trk_g0_2
 (31 1)  (31 33)  (31 33)  routing T_0_2.lc_trk_g1_2 <X> T_0_2.wire_con_box/lc_0/in_3
 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (28 2)  (28 34)  (28 34)  routing T_0_2.lc_trk_g2_2 <X> T_0_2.wire_con_box/lc_1/in_1
 (29 2)  (29 34)  (29 34)  Enable bit of Mux _con_box/lcb1_1 => lc_trk_g2_2 wire_con_box/lc_1/in_1
 (31 2)  (31 34)  (31 34)  routing T_0_2.lc_trk_g2_6 <X> T_0_2.wire_con_box/lc_1/in_3
 (32 2)  (32 34)  (32 34)  Enable bit of Mux _con_box/lcb3_1 => lc_trk_g2_6 wire_con_box/lc_1/in_3
 (33 2)  (33 34)  (33 34)  routing T_0_2.lc_trk_g2_6 <X> T_0_2.wire_con_box/lc_1/in_3
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (30 3)  (30 35)  (30 35)  routing T_0_2.lc_trk_g2_2 <X> T_0_2.wire_con_box/lc_1/in_1
 (31 3)  (31 35)  (31 35)  routing T_0_2.lc_trk_g2_6 <X> T_0_2.wire_con_box/lc_1/in_3
 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (48 3)  (48 35)  (48 35)  Enable bit of Mux _out_links/OutMux1_1 => slf_op_1 sp4_v_b_18
 (7 4)  (7 36)  (7 36)  Hard IP config bit: IPCON_bram_cbit_5

 (32 4)  (32 36)  (32 36)  Enable bit of Mux _con_box/lcb3_2 => lc_trk_g2_3 wire_con_box/lc_2/in_3
 (33 4)  (33 36)  (33 36)  routing T_0_2.lc_trk_g2_3 <X> T_0_2.wire_con_box/lc_2/in_3
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (46 4)  (46 36)  (46 36)  Enable bit of Mux _out_links/OutMux7_2 => slf_op_2 sp4_h_r_20
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (53 4)  (53 36)  (53 36)  Enable bit of Mux _out_links/OutMuxa_2 => slf_op_2 sp4_r_v_b_21
 (22 5)  (22 37)  (22 37)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (23 37)  (23 37)  routing T_0_2.sp12_h_l_9 <X> T_0_2.lc_trk_g1_2
 (31 5)  (31 37)  (31 37)  routing T_0_2.lc_trk_g2_3 <X> T_0_2.wire_con_box/lc_2/in_3
 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (7 6)  (7 38)  (7 38)  Hard IP config bit: IPCON_bram_cbit_7

 (32 6)  (32 38)  (32 38)  Enable bit of Mux _con_box/lcb3_3 => lc_trk_g0_2 wire_con_box/lc_3/in_3
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 39)  (7 39)  Hard IP config bit: IPCON_bram_cbit_6

 (31 7)  (31 39)  (31 39)  routing T_0_2.lc_trk_g0_2 <X> T_0_2.wire_con_box/lc_3/in_3
 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (48 7)  (48 39)  (48 39)  Enable bit of Mux _out_links/OutMux1_3 => slf_op_3 sp4_v_b_22
 (21 8)  (21 40)  (21 40)  routing T_0_2.sp12_v_b_3 <X> T_0_2.lc_trk_g2_3
 (22 8)  (22 40)  (22 40)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_3 lc_trk_g2_3
 (24 8)  (24 40)  (24 40)  routing T_0_2.sp12_v_b_3 <X> T_0_2.lc_trk_g2_3
 (32 8)  (32 40)  (32 40)  Enable bit of Mux _con_box/lcb3_4 => lc_trk_g3_2 wire_con_box/lc_4/in_3
 (33 8)  (33 40)  (33 40)  routing T_0_2.lc_trk_g3_2 <X> T_0_2.wire_con_box/lc_4/in_3
 (34 8)  (34 40)  (34 40)  routing T_0_2.lc_trk_g3_2 <X> T_0_2.wire_con_box/lc_4/in_3
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (46 8)  (46 40)  (46 40)  Enable bit of Mux _out_links/OutMux7_4 => slf_op_4 sp4_h_r_24
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (21 9)  (21 41)  (21 41)  routing T_0_2.sp12_v_b_3 <X> T_0_2.lc_trk_g2_3
 (22 9)  (22 41)  (22 41)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (24 41)  (24 41)  routing T_0_2.tnr_op_2 <X> T_0_2.lc_trk_g2_2
 (31 9)  (31 41)  (31 41)  routing T_0_2.lc_trk_g3_2 <X> T_0_2.wire_con_box/lc_4/in_3
 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (46 9)  (46 41)  (46 41)  Enable bit of Mux _out_links/OutMux6_4 => slf_op_4 sp4_h_r_8
 (25 10)  (25 42)  (25 42)  routing T_0_2.sp4_h_l_35 <X> T_0_2.lc_trk_g2_6
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (46 10)  (46 42)  (46 42)  Enable bit of Mux _out_links/OutMux7_5 => slf_op_5 sp4_h_r_26
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (22 11)  (22 43)  (22 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_35 lc_trk_g2_6
 (23 11)  (23 43)  (23 43)  routing T_0_2.sp4_h_l_35 <X> T_0_2.lc_trk_g2_6
 (24 11)  (24 43)  (24 43)  routing T_0_2.sp4_h_l_35 <X> T_0_2.lc_trk_g2_6
 (25 11)  (25 43)  (25 43)  routing T_0_2.sp4_h_l_35 <X> T_0_2.lc_trk_g2_6
 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (47 12)  (47 44)  (47 44)  Enable bit of Mux _out_links/OutMux4_6 => slf_op_6 sp12_h_r_4
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (7 13)  (7 45)  (7 45)  Column buffer control bit: IPCON_colbuf_cntl_4

 (22 13)  (22 45)  (22 45)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (24 45)  (24 45)  routing T_0_2.tnr_op_2 <X> T_0_2.lc_trk_g3_2
 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (48 13)  (48 45)  (48 45)  Enable bit of Mux _out_links/OutMux0_6 => slf_op_6 sp4_v_b_12
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit
 (48 15)  (48 47)  (48 47)  Enable bit of Mux _out_links/OutMux0_7 => slf_op_7 sp4_v_t_3


LogicTile_1_2

 (21 0)  (75 32)  (75 32)  routing T_1_2.sp12_h_r_3 <X> T_1_2.lc_trk_g0_3
 (22 0)  (76 32)  (76 32)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (78 32)  (78 32)  routing T_1_2.sp12_h_r_3 <X> T_1_2.lc_trk_g0_3
 (14 1)  (68 33)  (68 33)  routing T_1_2.sp12_h_r_16 <X> T_1_2.lc_trk_g0_0
 (16 1)  (70 33)  (70 33)  routing T_1_2.sp12_h_r_16 <X> T_1_2.lc_trk_g0_0
 (17 1)  (71 33)  (71 33)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (75 33)  (75 33)  routing T_1_2.sp12_h_r_3 <X> T_1_2.lc_trk_g0_3
 (1 2)  (55 34)  (55 34)  routing T_1_2.glb_netwk_5 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (2 2)  (56 34)  (56 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (54 35)  (54 35)  routing T_1_2.glb_netwk_5 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (25 6)  (79 38)  (79 38)  routing T_1_2.wire_logic_cluster/lc_6/out <X> T_1_2.lc_trk_g1_6
 (22 7)  (76 39)  (76 39)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 10)  (83 42)  (83 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 42)  (86 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 42)  (87 42)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 42)  (88 42)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 42)  (89 42)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.input_2_5
 (37 10)  (91 42)  (91 42)  LC_5 Logic Functioning bit
 (39 10)  (93 42)  (93 42)  LC_5 Logic Functioning bit
 (42 10)  (96 42)  (96 42)  LC_5 Logic Functioning bit
 (43 10)  (97 42)  (97 42)  LC_5 Logic Functioning bit
 (26 11)  (80 43)  (80 43)  routing T_1_2.lc_trk_g3_2 <X> T_1_2.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 43)  (81 43)  routing T_1_2.lc_trk_g3_2 <X> T_1_2.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 43)  (82 43)  routing T_1_2.lc_trk_g3_2 <X> T_1_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 43)  (83 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (86 43)  (86 43)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (88 43)  (88 43)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.input_2_5
 (35 11)  (89 43)  (89 43)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.input_2_5
 (42 11)  (96 43)  (96 43)  LC_5 Logic Functioning bit
 (43 11)  (97 43)  (97 43)  LC_5 Logic Functioning bit
 (7 12)  (61 44)  (61 44)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (71 44)  (71 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (81 44)  (81 44)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 44)  (83 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 44)  (84 44)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 44)  (86 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (90 44)  (90 44)  LC_6 Logic Functioning bit
 (38 12)  (92 44)  (92 44)  LC_6 Logic Functioning bit
 (41 12)  (95 44)  (95 44)  LC_6 Logic Functioning bit
 (42 12)  (96 44)  (96 44)  LC_6 Logic Functioning bit
 (43 12)  (97 44)  (97 44)  LC_6 Logic Functioning bit
 (45 12)  (99 44)  (99 44)  LC_6 Logic Functioning bit
 (50 12)  (104 44)  (104 44)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (76 45)  (76 45)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (78 45)  (78 45)  routing T_1_2.tnl_op_2 <X> T_1_2.lc_trk_g3_2
 (25 13)  (79 45)  (79 45)  routing T_1_2.tnl_op_2 <X> T_1_2.lc_trk_g3_2
 (29 13)  (83 45)  (83 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 45)  (84 45)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.wire_logic_cluster/lc_6/in_1
 (31 13)  (85 45)  (85 45)  routing T_1_2.lc_trk_g0_3 <X> T_1_2.wire_logic_cluster/lc_6/in_3
 (42 13)  (96 45)  (96 45)  LC_6 Logic Functioning bit
 (43 13)  (97 45)  (97 45)  LC_6 Logic Functioning bit
 (11 15)  (65 47)  (65 47)  routing T_1_2.sp4_h_r_3 <X> T_1_2.sp4_h_l_46
 (13 15)  (67 47)  (67 47)  routing T_1_2.sp4_h_r_3 <X> T_1_2.sp4_h_l_46


LogicTile_2_2

 (5 3)  (113 35)  (113 35)  routing T_2_2.sp4_h_l_37 <X> T_2_2.sp4_v_t_37
 (12 3)  (120 35)  (120 35)  routing T_2_2.sp4_h_l_39 <X> T_2_2.sp4_v_t_39
 (8 12)  (116 44)  (116 44)  routing T_2_2.sp4_h_l_39 <X> T_2_2.sp4_h_r_10
 (10 12)  (118 44)  (118 44)  routing T_2_2.sp4_h_l_39 <X> T_2_2.sp4_h_r_10


RAM_Tile_3_2

 (11 5)  (173 37)  (173 37)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_h_r_5
 (13 5)  (175 37)  (175 37)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_h_r_5
 (5 15)  (167 47)  (167 47)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (21 0)  (225 32)  (225 32)  routing T_4_2.sp12_h_r_3 <X> T_4_2.lc_trk_g0_3
 (22 0)  (226 32)  (226 32)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (228 32)  (228 32)  routing T_4_2.sp12_h_r_3 <X> T_4_2.lc_trk_g0_3
 (27 0)  (231 32)  (231 32)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (233 32)  (233 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (234 32)  (234 32)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (236 32)  (236 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (240 32)  (240 32)  LC_0 Logic Functioning bit
 (37 0)  (241 32)  (241 32)  LC_0 Logic Functioning bit
 (38 0)  (242 32)  (242 32)  LC_0 Logic Functioning bit
 (39 0)  (243 32)  (243 32)  LC_0 Logic Functioning bit
 (41 0)  (245 32)  (245 32)  LC_0 Logic Functioning bit
 (43 0)  (247 32)  (247 32)  LC_0 Logic Functioning bit
 (47 0)  (251 32)  (251 32)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (219 33)  (219 33)  routing T_4_2.bot_op_0 <X> T_4_2.lc_trk_g0_0
 (17 1)  (221 33)  (221 33)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (225 33)  (225 33)  routing T_4_2.sp12_h_r_3 <X> T_4_2.lc_trk_g0_3
 (22 1)  (226 33)  (226 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (227 33)  (227 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (24 1)  (228 33)  (228 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (25 1)  (229 33)  (229 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (30 1)  (234 33)  (234 33)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (235 33)  (235 33)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.wire_logic_cluster/lc_0/in_3
 (36 1)  (240 33)  (240 33)  LC_0 Logic Functioning bit
 (37 1)  (241 33)  (241 33)  LC_0 Logic Functioning bit
 (38 1)  (242 33)  (242 33)  LC_0 Logic Functioning bit
 (39 1)  (243 33)  (243 33)  LC_0 Logic Functioning bit
 (41 1)  (245 33)  (245 33)  LC_0 Logic Functioning bit
 (43 1)  (247 33)  (247 33)  LC_0 Logic Functioning bit
 (1 2)  (205 34)  (205 34)  routing T_4_2.glb_netwk_5 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (2 2)  (206 34)  (206 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (219 34)  (219 34)  routing T_4_2.sp4_v_b_21 <X> T_4_2.lc_trk_g0_5
 (16 2)  (220 34)  (220 34)  routing T_4_2.sp4_v_b_21 <X> T_4_2.lc_trk_g0_5
 (17 2)  (221 34)  (221 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (204 35)  (204 35)  routing T_4_2.glb_netwk_5 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (13 3)  (217 35)  (217 35)  routing T_4_2.sp4_v_b_9 <X> T_4_2.sp4_h_l_39
 (22 3)  (226 35)  (226 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (227 35)  (227 35)  routing T_4_2.sp4_v_b_22 <X> T_4_2.lc_trk_g0_6
 (24 3)  (228 35)  (228 35)  routing T_4_2.sp4_v_b_22 <X> T_4_2.lc_trk_g0_6
 (21 4)  (225 36)  (225 36)  routing T_4_2.wire_logic_cluster/lc_3/out <X> T_4_2.lc_trk_g1_3
 (22 4)  (226 36)  (226 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (230 36)  (230 36)  routing T_4_2.lc_trk_g0_6 <X> T_4_2.wire_logic_cluster/lc_2/in_0
 (29 4)  (233 36)  (233 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (235 36)  (235 36)  routing T_4_2.lc_trk_g0_5 <X> T_4_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (236 36)  (236 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (240 36)  (240 36)  LC_2 Logic Functioning bit
 (37 4)  (241 36)  (241 36)  LC_2 Logic Functioning bit
 (38 4)  (242 36)  (242 36)  LC_2 Logic Functioning bit
 (39 4)  (243 36)  (243 36)  LC_2 Logic Functioning bit
 (41 4)  (245 36)  (245 36)  LC_2 Logic Functioning bit
 (43 4)  (247 36)  (247 36)  LC_2 Logic Functioning bit
 (26 5)  (230 37)  (230 37)  routing T_4_2.lc_trk_g0_6 <X> T_4_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (233 37)  (233 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (234 37)  (234 37)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.wire_logic_cluster/lc_2/in_1
 (36 5)  (240 37)  (240 37)  LC_2 Logic Functioning bit
 (37 5)  (241 37)  (241 37)  LC_2 Logic Functioning bit
 (38 5)  (242 37)  (242 37)  LC_2 Logic Functioning bit
 (39 5)  (243 37)  (243 37)  LC_2 Logic Functioning bit
 (40 5)  (244 37)  (244 37)  LC_2 Logic Functioning bit
 (41 5)  (245 37)  (245 37)  LC_2 Logic Functioning bit
 (42 5)  (246 37)  (246 37)  LC_2 Logic Functioning bit
 (43 5)  (247 37)  (247 37)  LC_2 Logic Functioning bit
 (22 6)  (226 38)  (226 38)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (227 38)  (227 38)  routing T_4_2.sp4_v_b_23 <X> T_4_2.lc_trk_g1_7
 (24 6)  (228 38)  (228 38)  routing T_4_2.sp4_v_b_23 <X> T_4_2.lc_trk_g1_7
 (26 6)  (230 38)  (230 38)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_3/in_0
 (27 6)  (231 38)  (231 38)  routing T_4_2.lc_trk_g1_3 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (233 38)  (233 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (235 38)  (235 38)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (236 38)  (236 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (238 38)  (238 38)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (240 38)  (240 38)  LC_3 Logic Functioning bit
 (38 6)  (242 38)  (242 38)  LC_3 Logic Functioning bit
 (41 6)  (245 38)  (245 38)  LC_3 Logic Functioning bit
 (42 6)  (246 38)  (246 38)  LC_3 Logic Functioning bit
 (43 6)  (247 38)  (247 38)  LC_3 Logic Functioning bit
 (45 6)  (249 38)  (249 38)  LC_3 Logic Functioning bit
 (50 6)  (254 38)  (254 38)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (226 39)  (226 39)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (227 39)  (227 39)  routing T_4_2.sp4_v_b_22 <X> T_4_2.lc_trk_g1_6
 (24 7)  (228 39)  (228 39)  routing T_4_2.sp4_v_b_22 <X> T_4_2.lc_trk_g1_6
 (27 7)  (231 39)  (231 39)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_3/in_0
 (28 7)  (232 39)  (232 39)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (233 39)  (233 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (234 39)  (234 39)  routing T_4_2.lc_trk_g1_3 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (31 7)  (235 39)  (235 39)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (38 7)  (242 39)  (242 39)  LC_3 Logic Functioning bit
 (41 7)  (245 39)  (245 39)  LC_3 Logic Functioning bit
 (43 7)  (247 39)  (247 39)  LC_3 Logic Functioning bit
 (51 7)  (255 39)  (255 39)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (233 40)  (233 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (234 40)  (234 40)  routing T_4_2.lc_trk_g0_5 <X> T_4_2.wire_logic_cluster/lc_4/in_1
 (31 8)  (235 40)  (235 40)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (236 40)  (236 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (238 40)  (238 40)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (35 8)  (239 40)  (239 40)  routing T_4_2.lc_trk_g2_4 <X> T_4_2.input_2_4
 (36 8)  (240 40)  (240 40)  LC_4 Logic Functioning bit
 (37 8)  (241 40)  (241 40)  LC_4 Logic Functioning bit
 (40 8)  (244 40)  (244 40)  LC_4 Logic Functioning bit
 (42 8)  (246 40)  (246 40)  LC_4 Logic Functioning bit
 (43 8)  (247 40)  (247 40)  LC_4 Logic Functioning bit
 (17 9)  (221 41)  (221 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (232 41)  (232 41)  routing T_4_2.lc_trk_g2_0 <X> T_4_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (233 41)  (233 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (235 41)  (235 41)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (32 9)  (236 41)  (236 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (237 41)  (237 41)  routing T_4_2.lc_trk_g2_4 <X> T_4_2.input_2_4
 (36 9)  (240 41)  (240 41)  LC_4 Logic Functioning bit
 (37 9)  (241 41)  (241 41)  LC_4 Logic Functioning bit
 (42 9)  (246 41)  (246 41)  LC_4 Logic Functioning bit
 (43 9)  (247 41)  (247 41)  LC_4 Logic Functioning bit
 (14 10)  (218 42)  (218 42)  routing T_4_2.rgt_op_4 <X> T_4_2.lc_trk_g2_4
 (17 10)  (221 42)  (221 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (222 42)  (222 42)  routing T_4_2.wire_logic_cluster/lc_5/out <X> T_4_2.lc_trk_g2_5
 (26 10)  (230 42)  (230 42)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_5/in_0
 (29 10)  (233 42)  (233 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (236 42)  (236 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (240 42)  (240 42)  LC_5 Logic Functioning bit
 (41 10)  (245 42)  (245 42)  LC_5 Logic Functioning bit
 (43 10)  (247 42)  (247 42)  LC_5 Logic Functioning bit
 (45 10)  (249 42)  (249 42)  LC_5 Logic Functioning bit
 (48 10)  (252 42)  (252 42)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (254 42)  (254 42)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (216 43)  (216 43)  routing T_4_2.sp4_h_l_45 <X> T_4_2.sp4_v_t_45
 (15 11)  (219 43)  (219 43)  routing T_4_2.rgt_op_4 <X> T_4_2.lc_trk_g2_4
 (17 11)  (221 43)  (221 43)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (232 43)  (232 43)  routing T_4_2.lc_trk_g2_5 <X> T_4_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (233 43)  (233 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (235 43)  (235 43)  routing T_4_2.lc_trk_g0_2 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (37 11)  (241 43)  (241 43)  LC_5 Logic Functioning bit
 (41 11)  (245 43)  (245 43)  LC_5 Logic Functioning bit
 (42 11)  (246 43)  (246 43)  LC_5 Logic Functioning bit
 (43 11)  (247 43)  (247 43)  LC_5 Logic Functioning bit
 (7 12)  (211 44)  (211 44)  Column buffer control bit: LH_colbuf_cntl_5

 (27 12)  (231 44)  (231 44)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (233 44)  (233 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (234 44)  (234 44)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (31 12)  (235 44)  (235 44)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (236 44)  (236 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (237 44)  (237 44)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (34 12)  (238 44)  (238 44)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (240 44)  (240 44)  LC_6 Logic Functioning bit
 (37 12)  (241 44)  (241 44)  LC_6 Logic Functioning bit
 (38 12)  (242 44)  (242 44)  LC_6 Logic Functioning bit
 (39 12)  (243 44)  (243 44)  LC_6 Logic Functioning bit
 (40 12)  (244 44)  (244 44)  LC_6 Logic Functioning bit
 (42 12)  (246 44)  (246 44)  LC_6 Logic Functioning bit
 (7 13)  (211 45)  (211 45)  Column buffer control bit: LH_colbuf_cntl_4

 (30 13)  (234 45)  (234 45)  routing T_4_2.lc_trk_g1_6 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (36 13)  (240 45)  (240 45)  LC_6 Logic Functioning bit
 (37 13)  (241 45)  (241 45)  LC_6 Logic Functioning bit
 (38 13)  (242 45)  (242 45)  LC_6 Logic Functioning bit
 (39 13)  (243 45)  (243 45)  LC_6 Logic Functioning bit
 (40 13)  (244 45)  (244 45)  LC_6 Logic Functioning bit
 (42 13)  (246 45)  (246 45)  LC_6 Logic Functioning bit
 (14 14)  (218 46)  (218 46)  routing T_4_2.rgt_op_4 <X> T_4_2.lc_trk_g3_4
 (15 15)  (219 47)  (219 47)  routing T_4_2.rgt_op_4 <X> T_4_2.lc_trk_g3_4
 (17 15)  (221 47)  (221 47)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_5_2

 (1 2)  (259 34)  (259 34)  routing T_5_2.glb_netwk_5 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (2 2)  (260 34)  (260 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (261 34)  (261 34)  routing T_5_2.sp12_h_r_0 <X> T_5_2.sp12_h_l_23
 (14 2)  (272 34)  (272 34)  routing T_5_2.wire_logic_cluster/lc_4/out <X> T_5_2.lc_trk_g0_4
 (0 3)  (258 35)  (258 35)  routing T_5_2.glb_netwk_5 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (3 3)  (261 35)  (261 35)  routing T_5_2.sp12_h_r_0 <X> T_5_2.sp12_h_l_23
 (17 3)  (275 35)  (275 35)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (272 36)  (272 36)  routing T_5_2.sp4_h_r_8 <X> T_5_2.lc_trk_g1_0
 (15 5)  (273 37)  (273 37)  routing T_5_2.sp4_h_r_8 <X> T_5_2.lc_trk_g1_0
 (16 5)  (274 37)  (274 37)  routing T_5_2.sp4_h_r_8 <X> T_5_2.lc_trk_g1_0
 (17 5)  (275 37)  (275 37)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (5 6)  (263 38)  (263 38)  routing T_5_2.sp4_v_b_3 <X> T_5_2.sp4_h_l_38
 (26 8)  (284 40)  (284 40)  routing T_5_2.lc_trk_g0_4 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (27 8)  (285 40)  (285 40)  routing T_5_2.lc_trk_g3_0 <X> T_5_2.wire_logic_cluster/lc_4/in_1
 (28 8)  (286 40)  (286 40)  routing T_5_2.lc_trk_g3_0 <X> T_5_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (287 40)  (287 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (290 40)  (290 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (292 40)  (292 40)  routing T_5_2.lc_trk_g1_0 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (294 40)  (294 40)  LC_4 Logic Functioning bit
 (38 8)  (296 40)  (296 40)  LC_4 Logic Functioning bit
 (41 8)  (299 40)  (299 40)  LC_4 Logic Functioning bit
 (43 8)  (301 40)  (301 40)  LC_4 Logic Functioning bit
 (45 8)  (303 40)  (303 40)  LC_4 Logic Functioning bit
 (46 8)  (304 40)  (304 40)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (305 40)  (305 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (270 41)  (270 41)  routing T_5_2.sp4_h_r_8 <X> T_5_2.sp4_v_b_8
 (29 9)  (287 41)  (287 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (294 41)  (294 41)  LC_4 Logic Functioning bit
 (37 9)  (295 41)  (295 41)  LC_4 Logic Functioning bit
 (38 9)  (296 41)  (296 41)  LC_4 Logic Functioning bit
 (39 9)  (297 41)  (297 41)  LC_4 Logic Functioning bit
 (40 9)  (298 41)  (298 41)  LC_4 Logic Functioning bit
 (42 9)  (300 41)  (300 41)  LC_4 Logic Functioning bit
 (53 9)  (311 41)  (311 41)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 11)  (275 43)  (275 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (7 12)  (265 44)  (265 44)  Column buffer control bit: LH_colbuf_cntl_5

 (14 13)  (272 45)  (272 45)  routing T_5_2.sp4_r_v_b_40 <X> T_5_2.lc_trk_g3_0
 (17 13)  (275 45)  (275 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (258 46)  (258 46)  routing T_5_2.lc_trk_g2_4 <X> T_5_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (259 46)  (259 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (259 47)  (259 47)  routing T_5_2.lc_trk_g2_4 <X> T_5_2.wire_logic_cluster/lc_7/s_r


LogicTile_6_2

 (11 0)  (323 32)  (323 32)  routing T_6_2.sp4_v_t_46 <X> T_6_2.sp4_v_b_2
 (14 0)  (326 32)  (326 32)  routing T_6_2.wire_logic_cluster/lc_0/out <X> T_6_2.lc_trk_g0_0
 (19 0)  (331 32)  (331 32)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (338 32)  (338 32)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.wire_logic_cluster/lc_0/in_0
 (29 0)  (341 32)  (341 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (342 32)  (342 32)  routing T_6_2.lc_trk_g0_7 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (344 32)  (344 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (345 32)  (345 32)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (12 1)  (324 33)  (324 33)  routing T_6_2.sp4_v_t_46 <X> T_6_2.sp4_v_b_2
 (17 1)  (329 33)  (329 33)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (341 33)  (341 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (342 33)  (342 33)  routing T_6_2.lc_trk_g0_7 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (343 33)  (343 33)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (344 33)  (344 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (345 33)  (345 33)  routing T_6_2.lc_trk_g3_3 <X> T_6_2.input_2_0
 (34 1)  (346 33)  (346 33)  routing T_6_2.lc_trk_g3_3 <X> T_6_2.input_2_0
 (35 1)  (347 33)  (347 33)  routing T_6_2.lc_trk_g3_3 <X> T_6_2.input_2_0
 (43 1)  (355 33)  (355 33)  LC_0 Logic Functioning bit
 (1 2)  (313 34)  (313 34)  routing T_6_2.glb_netwk_5 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (2 2)  (314 34)  (314 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (326 34)  (326 34)  routing T_6_2.lft_op_4 <X> T_6_2.lc_trk_g0_4
 (22 2)  (334 34)  (334 34)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (336 34)  (336 34)  routing T_6_2.top_op_7 <X> T_6_2.lc_trk_g0_7
 (28 2)  (340 34)  (340 34)  routing T_6_2.lc_trk_g2_0 <X> T_6_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (341 34)  (341 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (344 34)  (344 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (345 34)  (345 34)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (346 34)  (346 34)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (348 34)  (348 34)  LC_1 Logic Functioning bit
 (38 2)  (350 34)  (350 34)  LC_1 Logic Functioning bit
 (39 2)  (351 34)  (351 34)  LC_1 Logic Functioning bit
 (43 2)  (355 34)  (355 34)  LC_1 Logic Functioning bit
 (45 2)  (357 34)  (357 34)  LC_1 Logic Functioning bit
 (50 2)  (362 34)  (362 34)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (312 35)  (312 35)  routing T_6_2.glb_netwk_5 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (15 3)  (327 35)  (327 35)  routing T_6_2.lft_op_4 <X> T_6_2.lc_trk_g0_4
 (17 3)  (329 35)  (329 35)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (333 35)  (333 35)  routing T_6_2.top_op_7 <X> T_6_2.lc_trk_g0_7
 (36 3)  (348 35)  (348 35)  LC_1 Logic Functioning bit
 (38 3)  (350 35)  (350 35)  LC_1 Logic Functioning bit
 (39 3)  (351 35)  (351 35)  LC_1 Logic Functioning bit
 (43 3)  (355 35)  (355 35)  LC_1 Logic Functioning bit
 (21 4)  (333 36)  (333 36)  routing T_6_2.wire_logic_cluster/lc_3/out <X> T_6_2.lc_trk_g1_3
 (22 4)  (334 36)  (334 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (326 37)  (326 37)  routing T_6_2.sp12_h_r_16 <X> T_6_2.lc_trk_g1_0
 (16 5)  (328 37)  (328 37)  routing T_6_2.sp12_h_r_16 <X> T_6_2.lc_trk_g1_0
 (17 5)  (329 37)  (329 37)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 6)  (334 38)  (334 38)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (336 38)  (336 38)  routing T_6_2.top_op_7 <X> T_6_2.lc_trk_g1_7
 (29 6)  (341 38)  (341 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (344 38)  (344 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (346 38)  (346 38)  routing T_6_2.lc_trk_g1_3 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (348 38)  (348 38)  LC_3 Logic Functioning bit
 (37 6)  (349 38)  (349 38)  LC_3 Logic Functioning bit
 (38 6)  (350 38)  (350 38)  LC_3 Logic Functioning bit
 (39 6)  (351 38)  (351 38)  LC_3 Logic Functioning bit
 (41 6)  (353 38)  (353 38)  LC_3 Logic Functioning bit
 (43 6)  (355 38)  (355 38)  LC_3 Logic Functioning bit
 (45 6)  (357 38)  (357 38)  LC_3 Logic Functioning bit
 (46 6)  (358 38)  (358 38)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (333 39)  (333 39)  routing T_6_2.top_op_7 <X> T_6_2.lc_trk_g1_7
 (27 7)  (339 39)  (339 39)  routing T_6_2.lc_trk_g1_0 <X> T_6_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (341 39)  (341 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (343 39)  (343 39)  routing T_6_2.lc_trk_g1_3 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (37 7)  (349 39)  (349 39)  LC_3 Logic Functioning bit
 (39 7)  (351 39)  (351 39)  LC_3 Logic Functioning bit
 (14 8)  (326 40)  (326 40)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (22 8)  (334 40)  (334 40)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (336 40)  (336 40)  routing T_6_2.tnr_op_3 <X> T_6_2.lc_trk_g2_3
 (14 9)  (326 41)  (326 41)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (15 9)  (327 41)  (327 41)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (16 9)  (328 41)  (328 41)  routing T_6_2.sp4_h_r_40 <X> T_6_2.lc_trk_g2_0
 (17 9)  (329 41)  (329 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 10)  (339 42)  (339 42)  routing T_6_2.lc_trk_g3_3 <X> T_6_2.wire_logic_cluster/lc_5/in_1
 (28 10)  (340 42)  (340 42)  routing T_6_2.lc_trk_g3_3 <X> T_6_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (341 42)  (341 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (343 42)  (343 42)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (344 42)  (344 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (348 42)  (348 42)  LC_5 Logic Functioning bit
 (37 10)  (349 42)  (349 42)  LC_5 Logic Functioning bit
 (38 10)  (350 42)  (350 42)  LC_5 Logic Functioning bit
 (39 10)  (351 42)  (351 42)  LC_5 Logic Functioning bit
 (41 10)  (353 42)  (353 42)  LC_5 Logic Functioning bit
 (43 10)  (355 42)  (355 42)  LC_5 Logic Functioning bit
 (46 10)  (358 42)  (358 42)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (342 43)  (342 43)  routing T_6_2.lc_trk_g3_3 <X> T_6_2.wire_logic_cluster/lc_5/in_1
 (36 11)  (348 43)  (348 43)  LC_5 Logic Functioning bit
 (37 11)  (349 43)  (349 43)  LC_5 Logic Functioning bit
 (38 11)  (350 43)  (350 43)  LC_5 Logic Functioning bit
 (39 11)  (351 43)  (351 43)  LC_5 Logic Functioning bit
 (41 11)  (353 43)  (353 43)  LC_5 Logic Functioning bit
 (43 11)  (355 43)  (355 43)  LC_5 Logic Functioning bit
 (7 12)  (319 44)  (319 44)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (326 44)  (326 44)  routing T_6_2.rgt_op_0 <X> T_6_2.lc_trk_g3_0
 (17 12)  (329 44)  (329 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (330 44)  (330 44)  routing T_6_2.wire_logic_cluster/lc_1/out <X> T_6_2.lc_trk_g3_1
 (21 12)  (333 44)  (333 44)  routing T_6_2.sp12_v_t_0 <X> T_6_2.lc_trk_g3_3
 (22 12)  (334 44)  (334 44)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (336 44)  (336 44)  routing T_6_2.sp12_v_t_0 <X> T_6_2.lc_trk_g3_3
 (26 12)  (338 44)  (338 44)  routing T_6_2.lc_trk_g1_7 <X> T_6_2.wire_logic_cluster/lc_6/in_0
 (28 12)  (340 44)  (340 44)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (341 44)  (341 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (344 44)  (344 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (345 44)  (345 44)  routing T_6_2.lc_trk_g3_0 <X> T_6_2.wire_logic_cluster/lc_6/in_3
 (34 12)  (346 44)  (346 44)  routing T_6_2.lc_trk_g3_0 <X> T_6_2.wire_logic_cluster/lc_6/in_3
 (35 12)  (347 44)  (347 44)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.input_2_6
 (42 12)  (354 44)  (354 44)  LC_6 Logic Functioning bit
 (10 13)  (322 45)  (322 45)  routing T_6_2.sp4_h_r_5 <X> T_6_2.sp4_v_b_10
 (15 13)  (327 45)  (327 45)  routing T_6_2.rgt_op_0 <X> T_6_2.lc_trk_g3_0
 (17 13)  (329 45)  (329 45)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (333 45)  (333 45)  routing T_6_2.sp12_v_t_0 <X> T_6_2.lc_trk_g3_3
 (26 13)  (338 45)  (338 45)  routing T_6_2.lc_trk_g1_7 <X> T_6_2.wire_logic_cluster/lc_6/in_0
 (27 13)  (339 45)  (339 45)  routing T_6_2.lc_trk_g1_7 <X> T_6_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (341 45)  (341 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (342 45)  (342 45)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (32 13)  (344 45)  (344 45)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (48 13)  (360 45)  (360 45)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 15)  (320 47)  (320 47)  routing T_6_2.sp4_h_l_47 <X> T_6_2.sp4_v_t_47


LogicTile_7_2

 (22 0)  (392 32)  (392 32)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (394 32)  (394 32)  routing T_7_2.top_op_3 <X> T_7_2.lc_trk_g0_3
 (25 0)  (395 32)  (395 32)  routing T_7_2.wire_logic_cluster/lc_2/out <X> T_7_2.lc_trk_g0_2
 (29 0)  (399 32)  (399 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (401 32)  (401 32)  routing T_7_2.lc_trk_g3_6 <X> T_7_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (402 32)  (402 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (403 32)  (403 32)  routing T_7_2.lc_trk_g3_6 <X> T_7_2.wire_logic_cluster/lc_0/in_3
 (34 0)  (404 32)  (404 32)  routing T_7_2.lc_trk_g3_6 <X> T_7_2.wire_logic_cluster/lc_0/in_3
 (37 0)  (407 32)  (407 32)  LC_0 Logic Functioning bit
 (41 0)  (411 32)  (411 32)  LC_0 Logic Functioning bit
 (42 0)  (412 32)  (412 32)  LC_0 Logic Functioning bit
 (43 0)  (413 32)  (413 32)  LC_0 Logic Functioning bit
 (45 0)  (415 32)  (415 32)  LC_0 Logic Functioning bit
 (46 0)  (416 32)  (416 32)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (417 32)  (417 32)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (384 33)  (384 33)  routing T_7_2.top_op_0 <X> T_7_2.lc_trk_g0_0
 (15 1)  (385 33)  (385 33)  routing T_7_2.top_op_0 <X> T_7_2.lc_trk_g0_0
 (17 1)  (387 33)  (387 33)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (391 33)  (391 33)  routing T_7_2.top_op_3 <X> T_7_2.lc_trk_g0_3
 (22 1)  (392 33)  (392 33)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (398 33)  (398 33)  routing T_7_2.lc_trk_g2_0 <X> T_7_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (399 33)  (399 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (400 33)  (400 33)  routing T_7_2.lc_trk_g0_3 <X> T_7_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (401 33)  (401 33)  routing T_7_2.lc_trk_g3_6 <X> T_7_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (402 33)  (402 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (405 33)  (405 33)  routing T_7_2.lc_trk_g0_2 <X> T_7_2.input_2_0
 (36 1)  (406 33)  (406 33)  LC_0 Logic Functioning bit
 (37 1)  (407 33)  (407 33)  LC_0 Logic Functioning bit
 (38 1)  (408 33)  (408 33)  LC_0 Logic Functioning bit
 (39 1)  (409 33)  (409 33)  LC_0 Logic Functioning bit
 (40 1)  (410 33)  (410 33)  LC_0 Logic Functioning bit
 (42 1)  (412 33)  (412 33)  LC_0 Logic Functioning bit
 (47 1)  (417 33)  (417 33)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (421 33)  (421 33)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (371 34)  (371 34)  routing T_7_2.glb_netwk_5 <X> T_7_2.wire_logic_cluster/lc_7/clk
 (2 2)  (372 34)  (372 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (36 2)  (406 34)  (406 34)  LC_1 Logic Functioning bit
 (43 2)  (413 34)  (413 34)  LC_1 Logic Functioning bit
 (0 3)  (370 35)  (370 35)  routing T_7_2.glb_netwk_5 <X> T_7_2.wire_logic_cluster/lc_7/clk
 (26 3)  (396 35)  (396 35)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_1/in_0
 (28 3)  (398 35)  (398 35)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (399 35)  (399 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (402 35)  (402 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (404 35)  (404 35)  routing T_7_2.lc_trk_g1_0 <X> T_7_2.input_2_1
 (37 3)  (407 35)  (407 35)  LC_1 Logic Functioning bit
 (42 3)  (412 35)  (412 35)  LC_1 Logic Functioning bit
 (15 4)  (385 36)  (385 36)  routing T_7_2.lft_op_1 <X> T_7_2.lc_trk_g1_1
 (17 4)  (387 36)  (387 36)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (388 36)  (388 36)  routing T_7_2.lft_op_1 <X> T_7_2.lc_trk_g1_1
 (26 4)  (396 36)  (396 36)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_2/in_0
 (31 4)  (401 36)  (401 36)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (402 36)  (402 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (404 36)  (404 36)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_2/in_3
 (37 4)  (407 36)  (407 36)  LC_2 Logic Functioning bit
 (39 4)  (409 36)  (409 36)  LC_2 Logic Functioning bit
 (15 5)  (385 37)  (385 37)  routing T_7_2.sp4_v_t_5 <X> T_7_2.lc_trk_g1_0
 (16 5)  (386 37)  (386 37)  routing T_7_2.sp4_v_t_5 <X> T_7_2.lc_trk_g1_0
 (17 5)  (387 37)  (387 37)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (396 37)  (396 37)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_2/in_0
 (27 5)  (397 37)  (397 37)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (398 37)  (398 37)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (399 37)  (399 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (406 37)  (406 37)  LC_2 Logic Functioning bit
 (38 5)  (408 37)  (408 37)  LC_2 Logic Functioning bit
 (11 6)  (381 38)  (381 38)  routing T_7_2.sp4_h_l_37 <X> T_7_2.sp4_v_t_40
 (14 6)  (384 38)  (384 38)  routing T_7_2.sp12_h_l_3 <X> T_7_2.lc_trk_g1_4
 (15 6)  (385 38)  (385 38)  routing T_7_2.top_op_5 <X> T_7_2.lc_trk_g1_5
 (17 6)  (387 38)  (387 38)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (391 38)  (391 38)  routing T_7_2.wire_logic_cluster/lc_7/out <X> T_7_2.lc_trk_g1_7
 (22 6)  (392 38)  (392 38)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (399 38)  (399 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (401 38)  (401 38)  routing T_7_2.lc_trk_g1_5 <X> T_7_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (402 38)  (402 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (404 38)  (404 38)  routing T_7_2.lc_trk_g1_5 <X> T_7_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (406 38)  (406 38)  LC_3 Logic Functioning bit
 (38 6)  (408 38)  (408 38)  LC_3 Logic Functioning bit
 (40 6)  (410 38)  (410 38)  LC_3 Logic Functioning bit
 (41 6)  (411 38)  (411 38)  LC_3 Logic Functioning bit
 (42 6)  (412 38)  (412 38)  LC_3 Logic Functioning bit
 (43 6)  (413 38)  (413 38)  LC_3 Logic Functioning bit
 (14 7)  (384 39)  (384 39)  routing T_7_2.sp12_h_l_3 <X> T_7_2.lc_trk_g1_4
 (15 7)  (385 39)  (385 39)  routing T_7_2.sp12_h_l_3 <X> T_7_2.lc_trk_g1_4
 (17 7)  (387 39)  (387 39)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (388 39)  (388 39)  routing T_7_2.top_op_5 <X> T_7_2.lc_trk_g1_5
 (36 7)  (406 39)  (406 39)  LC_3 Logic Functioning bit
 (38 7)  (408 39)  (408 39)  LC_3 Logic Functioning bit
 (40 7)  (410 39)  (410 39)  LC_3 Logic Functioning bit
 (41 7)  (411 39)  (411 39)  LC_3 Logic Functioning bit
 (42 7)  (412 39)  (412 39)  LC_3 Logic Functioning bit
 (43 7)  (413 39)  (413 39)  LC_3 Logic Functioning bit
 (14 8)  (384 40)  (384 40)  routing T_7_2.wire_logic_cluster/lc_0/out <X> T_7_2.lc_trk_g2_0
 (21 8)  (391 40)  (391 40)  routing T_7_2.sp4_h_r_35 <X> T_7_2.lc_trk_g2_3
 (22 8)  (392 40)  (392 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (393 40)  (393 40)  routing T_7_2.sp4_h_r_35 <X> T_7_2.lc_trk_g2_3
 (24 8)  (394 40)  (394 40)  routing T_7_2.sp4_h_r_35 <X> T_7_2.lc_trk_g2_3
 (28 8)  (398 40)  (398 40)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (399 40)  (399 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (402 40)  (402 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (408 40)  (408 40)  LC_4 Logic Functioning bit
 (39 8)  (409 40)  (409 40)  LC_4 Logic Functioning bit
 (50 8)  (420 40)  (420 40)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (387 41)  (387 41)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (398 41)  (398 41)  routing T_7_2.lc_trk_g2_0 <X> T_7_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (399 41)  (399 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (400 41)  (400 41)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_4/in_1
 (31 9)  (401 41)  (401 41)  routing T_7_2.lc_trk_g0_3 <X> T_7_2.wire_logic_cluster/lc_4/in_3
 (38 9)  (408 41)  (408 41)  LC_4 Logic Functioning bit
 (39 9)  (409 41)  (409 41)  LC_4 Logic Functioning bit
 (41 9)  (411 41)  (411 41)  LC_4 Logic Functioning bit
 (43 9)  (413 41)  (413 41)  LC_4 Logic Functioning bit
 (27 10)  (397 42)  (397 42)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_5/in_1
 (28 10)  (398 42)  (398 42)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (399 42)  (399 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (400 42)  (400 42)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_5/in_1
 (31 10)  (401 42)  (401 42)  routing T_7_2.lc_trk_g1_7 <X> T_7_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (402 42)  (402 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (404 42)  (404 42)  routing T_7_2.lc_trk_g1_7 <X> T_7_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (406 42)  (406 42)  LC_5 Logic Functioning bit
 (38 10)  (408 42)  (408 42)  LC_5 Logic Functioning bit
 (43 10)  (413 42)  (413 42)  LC_5 Logic Functioning bit
 (50 10)  (420 42)  (420 42)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (397 43)  (397 43)  routing T_7_2.lc_trk_g1_0 <X> T_7_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (399 43)  (399 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (400 43)  (400 43)  routing T_7_2.lc_trk_g3_7 <X> T_7_2.wire_logic_cluster/lc_5/in_1
 (31 11)  (401 43)  (401 43)  routing T_7_2.lc_trk_g1_7 <X> T_7_2.wire_logic_cluster/lc_5/in_3
 (37 11)  (407 43)  (407 43)  LC_5 Logic Functioning bit
 (39 11)  (409 43)  (409 43)  LC_5 Logic Functioning bit
 (40 11)  (410 43)  (410 43)  LC_5 Logic Functioning bit
 (42 11)  (412 43)  (412 43)  LC_5 Logic Functioning bit
 (7 12)  (377 44)  (377 44)  Column buffer control bit: LH_colbuf_cntl_5

 (31 12)  (401 44)  (401 44)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (402 44)  (402 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (404 44)  (404 44)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_6/in_3
 (42 12)  (412 44)  (412 44)  LC_6 Logic Functioning bit
 (43 12)  (413 44)  (413 44)  LC_6 Logic Functioning bit
 (50 12)  (420 44)  (420 44)  Cascade bit: LH_LC06_inmux02_5

 (42 13)  (412 45)  (412 45)  LC_6 Logic Functioning bit
 (43 13)  (413 45)  (413 45)  LC_6 Logic Functioning bit
 (22 14)  (392 46)  (392 46)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (394 46)  (394 46)  routing T_7_2.tnl_op_7 <X> T_7_2.lc_trk_g3_7
 (25 14)  (395 46)  (395 46)  routing T_7_2.wire_logic_cluster/lc_6/out <X> T_7_2.lc_trk_g3_6
 (27 14)  (397 46)  (397 46)  routing T_7_2.lc_trk_g1_1 <X> T_7_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (399 46)  (399 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (402 46)  (402 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (403 46)  (403 46)  routing T_7_2.lc_trk_g2_0 <X> T_7_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (406 46)  (406 46)  LC_7 Logic Functioning bit
 (38 14)  (408 46)  (408 46)  LC_7 Logic Functioning bit
 (21 15)  (391 47)  (391 47)  routing T_7_2.tnl_op_7 <X> T_7_2.lc_trk_g3_7
 (22 15)  (392 47)  (392 47)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (396 47)  (396 47)  routing T_7_2.lc_trk_g0_3 <X> T_7_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (399 47)  (399 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (406 47)  (406 47)  LC_7 Logic Functioning bit
 (37 15)  (407 47)  (407 47)  LC_7 Logic Functioning bit
 (38 15)  (408 47)  (408 47)  LC_7 Logic Functioning bit
 (39 15)  (409 47)  (409 47)  LC_7 Logic Functioning bit


LogicTile_8_2



LogicTile_9_2



RAM_Tile_10_2



LogicTile_11_2



LogicTile_12_2



IpCon_Tile_13_2

 (28 0)  (710 32)  (710 32)  routing T_13_2.lc_trk_g2_7 <X> T_13_2.wire_con_box/lc_0/in_1
 (29 0)  (711 32)  (711 32)  Enable bit of Mux _con_box/lcb1_0 => lc_trk_g2_7 wire_con_box/lc_0/in_1
 (30 0)  (712 32)  (712 32)  routing T_13_2.lc_trk_g2_7 <X> T_13_2.wire_con_box/lc_0/in_1
 (36 0)  (718 32)  (718 32)  LC_0 Logic Functioning bit
 (37 0)  (719 32)  (719 32)  LC_0 Logic Functioning bit
 (42 0)  (724 32)  (724 32)  LC_0 Logic Functioning bit
 (43 0)  (725 32)  (725 32)  LC_0 Logic Functioning bit
 (50 0)  (732 32)  (732 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (30 1)  (712 33)  (712 33)  routing T_13_2.lc_trk_g2_7 <X> T_13_2.wire_con_box/lc_0/in_1
 (36 1)  (718 33)  (718 33)  LC_0 Logic Functioning bit
 (37 1)  (719 33)  (719 33)  LC_0 Logic Functioning bit
 (42 1)  (724 33)  (724 33)  LC_0 Logic Functioning bit
 (43 1)  (725 33)  (725 33)  LC_0 Logic Functioning bit
 (36 2)  (718 34)  (718 34)  LC_1 Logic Functioning bit
 (37 2)  (719 34)  (719 34)  LC_1 Logic Functioning bit
 (42 2)  (724 34)  (724 34)  LC_1 Logic Functioning bit
 (43 2)  (725 34)  (725 34)  LC_1 Logic Functioning bit
 (50 2)  (732 34)  (732 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 35)  (718 35)  LC_1 Logic Functioning bit
 (37 3)  (719 35)  (719 35)  LC_1 Logic Functioning bit
 (42 3)  (724 35)  (724 35)  LC_1 Logic Functioning bit
 (43 3)  (725 35)  (725 35)  LC_1 Logic Functioning bit
 (36 4)  (718 36)  (718 36)  LC_2 Logic Functioning bit
 (37 4)  (719 36)  (719 36)  LC_2 Logic Functioning bit
 (42 4)  (724 36)  (724 36)  LC_2 Logic Functioning bit
 (43 4)  (725 36)  (725 36)  LC_2 Logic Functioning bit
 (50 4)  (732 36)  (732 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 37)  (718 37)  LC_2 Logic Functioning bit
 (37 5)  (719 37)  (719 37)  LC_2 Logic Functioning bit
 (42 5)  (724 37)  (724 37)  LC_2 Logic Functioning bit
 (43 5)  (725 37)  (725 37)  LC_2 Logic Functioning bit
 (36 6)  (718 38)  (718 38)  LC_3 Logic Functioning bit
 (37 6)  (719 38)  (719 38)  LC_3 Logic Functioning bit
 (42 6)  (724 38)  (724 38)  LC_3 Logic Functioning bit
 (43 6)  (725 38)  (725 38)  LC_3 Logic Functioning bit
 (50 6)  (732 38)  (732 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 39)  (718 39)  LC_3 Logic Functioning bit
 (37 7)  (719 39)  (719 39)  LC_3 Logic Functioning bit
 (42 7)  (724 39)  (724 39)  LC_3 Logic Functioning bit
 (43 7)  (725 39)  (725 39)  LC_3 Logic Functioning bit
 (36 8)  (718 40)  (718 40)  LC_4 Logic Functioning bit
 (37 8)  (719 40)  (719 40)  LC_4 Logic Functioning bit
 (42 8)  (724 40)  (724 40)  LC_4 Logic Functioning bit
 (43 8)  (725 40)  (725 40)  LC_4 Logic Functioning bit
 (50 8)  (732 40)  (732 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 41)  (718 41)  LC_4 Logic Functioning bit
 (37 9)  (719 41)  (719 41)  LC_4 Logic Functioning bit
 (42 9)  (724 41)  (724 41)  LC_4 Logic Functioning bit
 (43 9)  (725 41)  (725 41)  LC_4 Logic Functioning bit
 (21 10)  (703 42)  (703 42)  routing T_13_2.sp12_v_t_4 <X> T_13_2.lc_trk_g2_7
 (22 10)  (704 42)  (704 42)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_4 lc_trk_g2_7
 (24 10)  (706 42)  (706 42)  routing T_13_2.sp12_v_t_4 <X> T_13_2.lc_trk_g2_7
 (36 10)  (718 42)  (718 42)  LC_5 Logic Functioning bit
 (37 10)  (719 42)  (719 42)  LC_5 Logic Functioning bit
 (42 10)  (724 42)  (724 42)  LC_5 Logic Functioning bit
 (43 10)  (725 42)  (725 42)  LC_5 Logic Functioning bit
 (50 10)  (732 42)  (732 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (21 11)  (703 43)  (703 43)  routing T_13_2.sp12_v_t_4 <X> T_13_2.lc_trk_g2_7
 (36 11)  (718 43)  (718 43)  LC_5 Logic Functioning bit
 (37 11)  (719 43)  (719 43)  LC_5 Logic Functioning bit
 (42 11)  (724 43)  (724 43)  LC_5 Logic Functioning bit
 (43 11)  (725 43)  (725 43)  LC_5 Logic Functioning bit
 (36 12)  (718 44)  (718 44)  LC_6 Logic Functioning bit
 (37 12)  (719 44)  (719 44)  LC_6 Logic Functioning bit
 (42 12)  (724 44)  (724 44)  LC_6 Logic Functioning bit
 (43 12)  (725 44)  (725 44)  LC_6 Logic Functioning bit
 (50 12)  (732 44)  (732 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 45)  (718 45)  LC_6 Logic Functioning bit
 (37 13)  (719 45)  (719 45)  LC_6 Logic Functioning bit
 (42 13)  (724 45)  (724 45)  LC_6 Logic Functioning bit
 (43 13)  (725 45)  (725 45)  LC_6 Logic Functioning bit
 (36 14)  (718 46)  (718 46)  LC_7 Logic Functioning bit
 (37 14)  (719 46)  (719 46)  LC_7 Logic Functioning bit
 (42 14)  (724 46)  (724 46)  LC_7 Logic Functioning bit
 (43 14)  (725 46)  (725 46)  LC_7 Logic Functioning bit
 (50 14)  (732 46)  (732 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 47)  (718 47)  LC_7 Logic Functioning bit
 (37 15)  (719 47)  (719 47)  LC_7 Logic Functioning bit
 (42 15)  (724 47)  (724 47)  LC_7 Logic Functioning bit
 (43 15)  (725 47)  (725 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (7 0)  (7 16)  (7 16)  Hard IP config bit: IPCON_bram_cbit_1

 (15 0)  (15 16)  (15 16)  routing T_0_1.sp4_h_r_9 <X> T_0_1.lc_trk_g0_1
 (16 0)  (16 16)  (16 16)  routing T_0_1.sp4_h_r_9 <X> T_0_1.lc_trk_g0_1
 (17 0)  (17 16)  (17 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (18 16)  (18 16)  routing T_0_1.sp4_h_r_9 <X> T_0_1.lc_trk_g0_1
 (26 0)  (26 16)  (26 16)  routing T_0_1.lc_trk_g1_5 <X> T_0_1.wire_con_box/lc_0/in_0
 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (52 0)  (52 16)  (52 16)  Enable bit of Mux _out_links/OutMux4_0 => slf_op_0 sp12_v_b_16
 (7 1)  (7 17)  (7 17)  Hard IP config bit: IPCON_bram_cbit_0

 (16 1)  (16 17)  (16 17)  routing T_0_1.sp12_h_l_7 <X> T_0_1.lc_trk_g0_0
 (17 1)  (17 17)  (17 17)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_l_7 lc_trk_g0_0
 (27 1)  (27 17)  (27 17)  routing T_0_1.lc_trk_g1_5 <X> T_0_1.wire_con_box/lc_0/in_0
 (29 1)  (29 17)  (29 17)  Enable bit of Mux _con_box/lcb0_0 => lc_trk_g1_5 wire_con_box/lc_0/in_0
 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (1 2)  (1 18)  (1 18)  routing T_0_1.glb_netwk_4 <X> T_0_1.clk
 (2 2)  (2 18)  (2 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 clk
 (7 2)  (7 18)  (7 18)  Hard IP config bit: IPCON_bram_cbit_3

 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (52 2)  (52 18)  (52 18)  Enable bit of Mux _out_links/OutMux4_1 => slf_op_1 sp12_v_t_17
 (7 3)  (7 19)  (7 19)  Hard IP config bit: IPCON_bram_cbit_2

 (22 3)  (22 19)  (22 19)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (23 19)  (23 19)  routing T_0_1.sp12_h_r_14 <X> T_0_1.lc_trk_g0_6
 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (26 4)  (26 20)  (26 20)  routing T_0_1.lc_trk_g0_6 <X> T_0_1.wire_con_box/lc_2/in_0
 (27 4)  (27 20)  (27 20)  routing T_0_1.lc_trk_g1_4 <X> T_0_1.wire_con_box/lc_2/in_1
 (29 4)  (29 20)  (29 20)  Enable bit of Mux _con_box/lcb1_2 => lc_trk_g1_4 wire_con_box/lc_2/in_1
 (30 4)  (30 20)  (30 20)  routing T_0_1.lc_trk_g1_4 <X> T_0_1.wire_con_box/lc_2/in_1
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (26 5)  (26 21)  (26 21)  routing T_0_1.lc_trk_g0_6 <X> T_0_1.wire_con_box/lc_2/in_0
 (29 5)  (29 21)  (29 21)  Enable bit of Mux _con_box/lcb0_2 => lc_trk_g0_6 wire_con_box/lc_2/in_0
 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (7 6)  (7 22)  (7 22)  Hard IP config bit: IPCON_bram_cbit_7

 (14 6)  (14 22)  (14 22)  routing T_0_1.sp12_h_r_4 <X> T_0_1.lc_trk_g1_4
 (15 6)  (15 22)  (15 22)  routing T_0_1.sp12_h_r_5 <X> T_0_1.lc_trk_g1_5
 (17 6)  (17 22)  (17 22)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (18 22)  (18 22)  routing T_0_1.sp12_h_r_5 <X> T_0_1.lc_trk_g1_5
 (28 6)  (28 22)  (28 22)  routing T_0_1.lc_trk_g2_2 <X> T_0_1.wire_con_box/lc_3/in_1
 (29 6)  (29 22)  (29 22)  Enable bit of Mux _con_box/lcb1_3 => lc_trk_g2_2 wire_con_box/lc_3/in_1
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (14 7)  (14 23)  (14 23)  routing T_0_1.sp12_h_r_4 <X> T_0_1.lc_trk_g1_4
 (15 7)  (15 23)  (15 23)  routing T_0_1.sp12_h_r_4 <X> T_0_1.lc_trk_g1_4
 (17 7)  (17 23)  (17 23)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_4 lc_trk_g1_4
 (18 7)  (18 23)  (18 23)  routing T_0_1.sp12_h_r_5 <X> T_0_1.lc_trk_g1_5
 (30 7)  (30 23)  (30 23)  routing T_0_1.lc_trk_g2_2 <X> T_0_1.wire_con_box/lc_3/in_1
 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (29 8)  (29 24)  (29 24)  Enable bit of Mux _con_box/lcb1_4 => lc_trk_g0_1 wire_con_box/lc_4/in_1
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (22 9)  (22 25)  (22 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (25 25)  (25 25)  routing T_0_1.sp4_r_v_b_34 <X> T_0_1.lc_trk_g2_2
 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (26 10)  (26 26)  (26 26)  routing T_0_1.lc_trk_g3_6 <X> T_0_1.wire_con_box/lc_5/in_0
 (29 10)  (29 26)  (29 26)  Enable bit of Mux _con_box/lcb1_5 => lc_trk_g0_0 wire_con_box/lc_5/in_1
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (26 11)  (26 27)  (26 27)  routing T_0_1.lc_trk_g3_6 <X> T_0_1.wire_con_box/lc_5/in_0
 (27 11)  (27 27)  (27 27)  routing T_0_1.lc_trk_g3_6 <X> T_0_1.wire_con_box/lc_5/in_0
 (28 11)  (28 27)  (28 27)  routing T_0_1.lc_trk_g3_6 <X> T_0_1.wire_con_box/lc_5/in_0
 (29 11)  (29 27)  (29 27)  Enable bit of Mux _con_box/lcb0_5 => lc_trk_g3_6 wire_con_box/lc_5/in_0
 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (22 15)  (22 31)  (22 31)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (24 31)  (24 31)  routing T_0_1.tnr_op_6 <X> T_0_1.lc_trk_g3_6
 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_4_1

 (25 0)  (229 16)  (229 16)  routing T_4_1.wire_logic_cluster/lc_2/out <X> T_4_1.lc_trk_g0_2
 (28 0)  (232 16)  (232 16)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (233 16)  (233 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (236 16)  (236 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (237 16)  (237 16)  routing T_4_1.lc_trk_g3_0 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (34 0)  (238 16)  (238 16)  routing T_4_1.lc_trk_g3_0 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (240 16)  (240 16)  LC_0 Logic Functioning bit
 (37 0)  (241 16)  (241 16)  LC_0 Logic Functioning bit
 (38 0)  (242 16)  (242 16)  LC_0 Logic Functioning bit
 (39 0)  (243 16)  (243 16)  LC_0 Logic Functioning bit
 (41 0)  (245 16)  (245 16)  LC_0 Logic Functioning bit
 (43 0)  (247 16)  (247 16)  LC_0 Logic Functioning bit
 (22 1)  (226 17)  (226 17)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (234 17)  (234 17)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (36 1)  (240 17)  (240 17)  LC_0 Logic Functioning bit
 (37 1)  (241 17)  (241 17)  LC_0 Logic Functioning bit
 (38 1)  (242 17)  (242 17)  LC_0 Logic Functioning bit
 (39 1)  (243 17)  (243 17)  LC_0 Logic Functioning bit
 (41 1)  (245 17)  (245 17)  LC_0 Logic Functioning bit
 (43 1)  (247 17)  (247 17)  LC_0 Logic Functioning bit
 (1 2)  (205 18)  (205 18)  routing T_4_1.glb_netwk_5 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (2 2)  (206 18)  (206 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (218 18)  (218 18)  routing T_4_1.wire_logic_cluster/lc_4/out <X> T_4_1.lc_trk_g0_4
 (17 2)  (221 18)  (221 18)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (230 18)  (230 18)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_1/in_0
 (29 2)  (233 18)  (233 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (235 18)  (235 18)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (236 18)  (236 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (237 18)  (237 18)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (238 18)  (238 18)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (240 18)  (240 18)  LC_1 Logic Functioning bit
 (38 2)  (242 18)  (242 18)  LC_1 Logic Functioning bit
 (41 2)  (245 18)  (245 18)  LC_1 Logic Functioning bit
 (43 2)  (247 18)  (247 18)  LC_1 Logic Functioning bit
 (50 2)  (254 18)  (254 18)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (204 19)  (204 19)  routing T_4_1.glb_netwk_5 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (17 3)  (221 19)  (221 19)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (231 19)  (231 19)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_1/in_0
 (28 3)  (232 19)  (232 19)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (233 19)  (233 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (234 19)  (234 19)  routing T_4_1.lc_trk_g0_2 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (41 3)  (245 19)  (245 19)  LC_1 Logic Functioning bit
 (27 4)  (231 20)  (231 20)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (28 4)  (232 20)  (232 20)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (233 20)  (233 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (234 20)  (234 20)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (32 4)  (236 20)  (236 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (237 20)  (237 20)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (240 20)  (240 20)  LC_2 Logic Functioning bit
 (37 4)  (241 20)  (241 20)  LC_2 Logic Functioning bit
 (39 4)  (243 20)  (243 20)  LC_2 Logic Functioning bit
 (42 4)  (246 20)  (246 20)  LC_2 Logic Functioning bit
 (43 4)  (247 20)  (247 20)  LC_2 Logic Functioning bit
 (45 4)  (249 20)  (249 20)  LC_2 Logic Functioning bit
 (50 4)  (254 20)  (254 20)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (230 21)  (230 21)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (232 21)  (232 21)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (233 21)  (233 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (235 21)  (235 21)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (36 5)  (240 21)  (240 21)  LC_2 Logic Functioning bit
 (37 5)  (241 21)  (241 21)  LC_2 Logic Functioning bit
 (42 5)  (246 21)  (246 21)  LC_2 Logic Functioning bit
 (43 5)  (247 21)  (247 21)  LC_2 Logic Functioning bit
 (48 5)  (252 21)  (252 21)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (225 22)  (225 22)  routing T_4_1.wire_logic_cluster/lc_7/out <X> T_4_1.lc_trk_g1_7
 (22 6)  (226 22)  (226 22)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (233 22)  (233 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (234 22)  (234 22)  routing T_4_1.lc_trk_g0_4 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (236 22)  (236 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (237 22)  (237 22)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (35 6)  (239 22)  (239 22)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.input_2_3
 (36 6)  (240 22)  (240 22)  LC_3 Logic Functioning bit
 (40 6)  (244 22)  (244 22)  LC_3 Logic Functioning bit
 (43 6)  (247 22)  (247 22)  LC_3 Logic Functioning bit
 (22 7)  (226 23)  (226 23)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (228 23)  (228 23)  routing T_4_1.top_op_6 <X> T_4_1.lc_trk_g1_6
 (25 7)  (229 23)  (229 23)  routing T_4_1.top_op_6 <X> T_4_1.lc_trk_g1_6
 (26 7)  (230 23)  (230 23)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (232 23)  (232 23)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (233 23)  (233 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (235 23)  (235 23)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (32 7)  (236 23)  (236 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (237 23)  (237 23)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.input_2_3
 (34 7)  (238 23)  (238 23)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.input_2_3
 (36 7)  (240 23)  (240 23)  LC_3 Logic Functioning bit
 (41 7)  (245 23)  (245 23)  LC_3 Logic Functioning bit
 (43 7)  (247 23)  (247 23)  LC_3 Logic Functioning bit
 (1 8)  (205 24)  (205 24)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (218 24)  (218 24)  routing T_4_1.wire_logic_cluster/lc_0/out <X> T_4_1.lc_trk_g2_0
 (21 8)  (225 24)  (225 24)  routing T_4_1.sp4_v_t_22 <X> T_4_1.lc_trk_g2_3
 (22 8)  (226 24)  (226 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (227 24)  (227 24)  routing T_4_1.sp4_v_t_22 <X> T_4_1.lc_trk_g2_3
 (25 8)  (229 24)  (229 24)  routing T_4_1.sp4_v_t_23 <X> T_4_1.lc_trk_g2_2
 (26 8)  (230 24)  (230 24)  routing T_4_1.lc_trk_g0_4 <X> T_4_1.wire_logic_cluster/lc_4/in_0
 (28 8)  (232 24)  (232 24)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (233 24)  (233 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (234 24)  (234 24)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (31 8)  (235 24)  (235 24)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (236 24)  (236 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (238 24)  (238 24)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (240 24)  (240 24)  LC_4 Logic Functioning bit
 (43 8)  (247 24)  (247 24)  LC_4 Logic Functioning bit
 (45 8)  (249 24)  (249 24)  LC_4 Logic Functioning bit
 (48 8)  (252 24)  (252 24)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (254 24)  (254 24)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (205 25)  (205 25)  routing T_4_1.glb_netwk_4 <X> T_4_1.glb2local_1
 (17 9)  (221 25)  (221 25)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (225 25)  (225 25)  routing T_4_1.sp4_v_t_22 <X> T_4_1.lc_trk_g2_3
 (22 9)  (226 25)  (226 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (227 25)  (227 25)  routing T_4_1.sp4_v_t_23 <X> T_4_1.lc_trk_g2_2
 (25 9)  (229 25)  (229 25)  routing T_4_1.sp4_v_t_23 <X> T_4_1.lc_trk_g2_2
 (29 9)  (233 25)  (233 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (235 25)  (235 25)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (36 9)  (240 25)  (240 25)  LC_4 Logic Functioning bit
 (37 9)  (241 25)  (241 25)  LC_4 Logic Functioning bit
 (39 9)  (243 25)  (243 25)  LC_4 Logic Functioning bit
 (43 9)  (247 25)  (247 25)  LC_4 Logic Functioning bit
 (15 10)  (219 26)  (219 26)  routing T_4_1.rgt_op_5 <X> T_4_1.lc_trk_g2_5
 (17 10)  (221 26)  (221 26)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (222 26)  (222 26)  routing T_4_1.rgt_op_5 <X> T_4_1.lc_trk_g2_5
 (26 10)  (230 26)  (230 26)  routing T_4_1.lc_trk_g0_5 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (36 10)  (240 26)  (240 26)  LC_5 Logic Functioning bit
 (38 10)  (242 26)  (242 26)  LC_5 Logic Functioning bit
 (41 10)  (245 26)  (245 26)  LC_5 Logic Functioning bit
 (43 10)  (247 26)  (247 26)  LC_5 Logic Functioning bit
 (46 10)  (250 26)  (250 26)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (29 11)  (233 27)  (233 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (241 27)  (241 27)  LC_5 Logic Functioning bit
 (39 11)  (243 27)  (243 27)  LC_5 Logic Functioning bit
 (40 11)  (244 27)  (244 27)  LC_5 Logic Functioning bit
 (42 11)  (246 27)  (246 27)  LC_5 Logic Functioning bit
 (14 12)  (218 28)  (218 28)  routing T_4_1.sp4_v_t_21 <X> T_4_1.lc_trk_g3_0
 (25 12)  (229 28)  (229 28)  routing T_4_1.sp4_v_t_23 <X> T_4_1.lc_trk_g3_2
 (26 12)  (230 28)  (230 28)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (27 12)  (231 28)  (231 28)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (28 12)  (232 28)  (232 28)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (233 28)  (233 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (235 28)  (235 28)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (236 28)  (236 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (237 28)  (237 28)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (34 12)  (238 28)  (238 28)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (35 12)  (239 28)  (239 28)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_6
 (37 12)  (241 28)  (241 28)  LC_6 Logic Functioning bit
 (42 12)  (246 28)  (246 28)  LC_6 Logic Functioning bit
 (14 13)  (218 29)  (218 29)  routing T_4_1.sp4_v_t_21 <X> T_4_1.lc_trk_g3_0
 (16 13)  (220 29)  (220 29)  routing T_4_1.sp4_v_t_21 <X> T_4_1.lc_trk_g3_0
 (17 13)  (221 29)  (221 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (226 29)  (226 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (227 29)  (227 29)  routing T_4_1.sp4_v_t_23 <X> T_4_1.lc_trk_g3_2
 (25 13)  (229 29)  (229 29)  routing T_4_1.sp4_v_t_23 <X> T_4_1.lc_trk_g3_2
 (27 13)  (231 29)  (231 29)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (232 29)  (232 29)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (233 29)  (233 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (234 29)  (234 29)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (32 13)  (236 29)  (236 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (238 29)  (238 29)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_6
 (35 13)  (239 29)  (239 29)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_6
 (36 13)  (240 29)  (240 29)  LC_6 Logic Functioning bit
 (40 13)  (244 29)  (244 29)  LC_6 Logic Functioning bit
 (42 13)  (246 29)  (246 29)  LC_6 Logic Functioning bit
 (43 13)  (247 29)  (247 29)  LC_6 Logic Functioning bit
 (5 14)  (209 30)  (209 30)  routing T_4_1.sp4_v_t_38 <X> T_4_1.sp4_h_l_44
 (17 14)  (221 30)  (221 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (230 30)  (230 30)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_7/in_0
 (27 14)  (231 30)  (231 30)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (233 30)  (233 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (234 30)  (234 30)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (236 30)  (236 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (237 30)  (237 30)  routing T_4_1.lc_trk_g2_0 <X> T_4_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (240 30)  (240 30)  LC_7 Logic Functioning bit
 (38 14)  (242 30)  (242 30)  LC_7 Logic Functioning bit
 (41 14)  (245 30)  (245 30)  LC_7 Logic Functioning bit
 (42 14)  (246 30)  (246 30)  LC_7 Logic Functioning bit
 (43 14)  (247 30)  (247 30)  LC_7 Logic Functioning bit
 (45 14)  (249 30)  (249 30)  LC_7 Logic Functioning bit
 (48 14)  (252 30)  (252 30)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (254 30)  (254 30)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (208 31)  (208 31)  routing T_4_1.sp4_v_t_38 <X> T_4_1.sp4_h_l_44
 (6 15)  (210 31)  (210 31)  routing T_4_1.sp4_v_t_38 <X> T_4_1.sp4_h_l_44
 (15 15)  (219 31)  (219 31)  routing T_4_1.tnr_op_4 <X> T_4_1.lc_trk_g3_4
 (17 15)  (221 31)  (221 31)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (231 31)  (231 31)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_7/in_0
 (28 15)  (232 31)  (232 31)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (233 31)  (233 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (234 31)  (234 31)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (42 15)  (246 31)  (246 31)  LC_7 Logic Functioning bit
 (43 15)  (247 31)  (247 31)  LC_7 Logic Functioning bit


LogicTile_5_1

 (21 0)  (279 16)  (279 16)  routing T_5_1.wire_logic_cluster/lc_3/out <X> T_5_1.lc_trk_g0_3
 (22 0)  (280 16)  (280 16)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (17 1)  (275 17)  (275 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (1 2)  (259 18)  (259 18)  routing T_5_1.glb_netwk_5 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (2 2)  (260 18)  (260 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (258 19)  (258 19)  routing T_5_1.glb_netwk_5 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (14 3)  (272 19)  (272 19)  routing T_5_1.sp4_r_v_b_28 <X> T_5_1.lc_trk_g0_4
 (17 3)  (275 19)  (275 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 4)  (279 20)  (279 20)  routing T_5_1.wire_logic_cluster/lc_3/out <X> T_5_1.lc_trk_g1_3
 (22 4)  (280 20)  (280 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (284 20)  (284 20)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (29 4)  (287 20)  (287 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (289 20)  (289 20)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (290 20)  (290 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (291 20)  (291 20)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_2/in_3
 (35 4)  (293 20)  (293 20)  routing T_5_1.lc_trk_g0_4 <X> T_5_1.input_2_2
 (43 4)  (301 20)  (301 20)  LC_2 Logic Functioning bit
 (26 5)  (284 21)  (284 21)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (27 5)  (285 21)  (285 21)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (286 21)  (286 21)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (287 21)  (287 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (288 21)  (288 21)  routing T_5_1.lc_trk_g0_3 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (32 5)  (290 21)  (290 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (296 21)  (296 21)  LC_2 Logic Functioning bit
 (41 5)  (299 21)  (299 21)  LC_2 Logic Functioning bit
 (42 5)  (300 21)  (300 21)  LC_2 Logic Functioning bit
 (21 6)  (279 22)  (279 22)  routing T_5_1.wire_logic_cluster/lc_7/out <X> T_5_1.lc_trk_g1_7
 (22 6)  (280 22)  (280 22)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (284 22)  (284 22)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (28 6)  (286 22)  (286 22)  routing T_5_1.lc_trk_g2_6 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (287 22)  (287 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (288 22)  (288 22)  routing T_5_1.lc_trk_g2_6 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (290 22)  (290 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (292 22)  (292 22)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (294 22)  (294 22)  LC_3 Logic Functioning bit
 (37 6)  (295 22)  (295 22)  LC_3 Logic Functioning bit
 (38 6)  (296 22)  (296 22)  LC_3 Logic Functioning bit
 (42 6)  (300 22)  (300 22)  LC_3 Logic Functioning bit
 (45 6)  (303 22)  (303 22)  LC_3 Logic Functioning bit
 (47 6)  (305 22)  (305 22)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (308 22)  (308 22)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (272 23)  (272 23)  routing T_5_1.top_op_4 <X> T_5_1.lc_trk_g1_4
 (15 7)  (273 23)  (273 23)  routing T_5_1.top_op_4 <X> T_5_1.lc_trk_g1_4
 (17 7)  (275 23)  (275 23)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (285 23)  (285 23)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (287 23)  (287 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (288 23)  (288 23)  routing T_5_1.lc_trk_g2_6 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (289 23)  (289 23)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (37 7)  (295 23)  (295 23)  LC_3 Logic Functioning bit
 (39 7)  (297 23)  (297 23)  LC_3 Logic Functioning bit
 (42 7)  (300 23)  (300 23)  LC_3 Logic Functioning bit
 (26 8)  (284 24)  (284 24)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (31 8)  (289 24)  (289 24)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (290 24)  (290 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (291 24)  (291 24)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (35 8)  (293 24)  (293 24)  routing T_5_1.lc_trk_g0_4 <X> T_5_1.input_2_4
 (38 8)  (296 24)  (296 24)  LC_4 Logic Functioning bit
 (39 8)  (297 24)  (297 24)  LC_4 Logic Functioning bit
 (43 8)  (301 24)  (301 24)  LC_4 Logic Functioning bit
 (26 9)  (284 25)  (284 25)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (27 9)  (285 25)  (285 25)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (286 25)  (286 25)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (287 25)  (287 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (289 25)  (289 25)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (32 9)  (290 25)  (290 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (296 25)  (296 25)  LC_4 Logic Functioning bit
 (39 9)  (297 25)  (297 25)  LC_4 Logic Functioning bit
 (42 9)  (300 25)  (300 25)  LC_4 Logic Functioning bit
 (14 10)  (272 26)  (272 26)  routing T_5_1.wire_logic_cluster/lc_4/out <X> T_5_1.lc_trk_g2_4
 (15 10)  (273 26)  (273 26)  routing T_5_1.tnr_op_5 <X> T_5_1.lc_trk_g2_5
 (17 10)  (275 26)  (275 26)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (280 26)  (280 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (287 26)  (287 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (288 26)  (288 26)  routing T_5_1.lc_trk_g0_4 <X> T_5_1.wire_logic_cluster/lc_5/in_1
 (31 10)  (289 26)  (289 26)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (290 26)  (290 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (291 26)  (291 26)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (34 10)  (292 26)  (292 26)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (294 26)  (294 26)  LC_5 Logic Functioning bit
 (37 10)  (295 26)  (295 26)  LC_5 Logic Functioning bit
 (38 10)  (296 26)  (296 26)  LC_5 Logic Functioning bit
 (39 10)  (297 26)  (297 26)  LC_5 Logic Functioning bit
 (41 10)  (299 26)  (299 26)  LC_5 Logic Functioning bit
 (43 10)  (301 26)  (301 26)  LC_5 Logic Functioning bit
 (17 11)  (275 27)  (275 27)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (280 27)  (280 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (283 27)  (283 27)  routing T_5_1.sp4_r_v_b_38 <X> T_5_1.lc_trk_g2_6
 (31 11)  (289 27)  (289 27)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (36 11)  (294 27)  (294 27)  LC_5 Logic Functioning bit
 (37 11)  (295 27)  (295 27)  LC_5 Logic Functioning bit
 (38 11)  (296 27)  (296 27)  LC_5 Logic Functioning bit
 (39 11)  (297 27)  (297 27)  LC_5 Logic Functioning bit
 (41 11)  (299 27)  (299 27)  LC_5 Logic Functioning bit
 (43 11)  (301 27)  (301 27)  LC_5 Logic Functioning bit
 (27 12)  (285 28)  (285 28)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (287 28)  (287 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (288 28)  (288 28)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (31 12)  (289 28)  (289 28)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (290 28)  (290 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (291 28)  (291 28)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (294 28)  (294 28)  LC_6 Logic Functioning bit
 (38 12)  (296 28)  (296 28)  LC_6 Logic Functioning bit
 (39 12)  (297 28)  (297 28)  LC_6 Logic Functioning bit
 (40 12)  (298 28)  (298 28)  LC_6 Logic Functioning bit
 (41 12)  (299 28)  (299 28)  LC_6 Logic Functioning bit
 (43 12)  (301 28)  (301 28)  LC_6 Logic Functioning bit
 (50 12)  (308 28)  (308 28)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (287 29)  (287 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (289 29)  (289 29)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (36 13)  (294 29)  (294 29)  LC_6 Logic Functioning bit
 (38 13)  (296 29)  (296 29)  LC_6 Logic Functioning bit
 (40 13)  (298 29)  (298 29)  LC_6 Logic Functioning bit
 (41 13)  (299 29)  (299 29)  LC_6 Logic Functioning bit
 (43 13)  (301 29)  (301 29)  LC_6 Logic Functioning bit
 (22 14)  (280 30)  (280 30)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (284 30)  (284 30)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (27 14)  (285 30)  (285 30)  routing T_5_1.lc_trk_g1_7 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (287 30)  (287 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (288 30)  (288 30)  routing T_5_1.lc_trk_g1_7 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (31 14)  (289 30)  (289 30)  routing T_5_1.lc_trk_g2_4 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (290 30)  (290 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (291 30)  (291 30)  routing T_5_1.lc_trk_g2_4 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (294 30)  (294 30)  LC_7 Logic Functioning bit
 (37 14)  (295 30)  (295 30)  LC_7 Logic Functioning bit
 (39 14)  (297 30)  (297 30)  LC_7 Logic Functioning bit
 (43 14)  (301 30)  (301 30)  LC_7 Logic Functioning bit
 (45 14)  (303 30)  (303 30)  LC_7 Logic Functioning bit
 (50 14)  (308 30)  (308 30)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (286 31)  (286 31)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (287 31)  (287 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (288 31)  (288 31)  routing T_5_1.lc_trk_g1_7 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (36 15)  (294 31)  (294 31)  LC_7 Logic Functioning bit
 (38 15)  (296 31)  (296 31)  LC_7 Logic Functioning bit
 (43 15)  (301 31)  (301 31)  LC_7 Logic Functioning bit
 (48 15)  (306 31)  (306 31)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_1

 (11 8)  (323 24)  (323 24)  routing T_6_1.sp4_h_l_39 <X> T_6_1.sp4_v_b_8
 (13 8)  (325 24)  (325 24)  routing T_6_1.sp4_h_l_39 <X> T_6_1.sp4_v_b_8
 (12 9)  (324 25)  (324 25)  routing T_6_1.sp4_h_l_39 <X> T_6_1.sp4_v_b_8


RAM_Tile_10_1

 (3 2)  (535 18)  (535 18)  routing T_10_1.sp12_v_t_23 <X> T_10_1.sp12_h_l_23


IpCon_Tile_13_1

 (7 0)  (689 16)  (689 16)  Hard IP config bit: IPCON_bram_cbit_1

 (36 0)  (718 16)  (718 16)  LC_0 Logic Functioning bit
 (37 0)  (719 16)  (719 16)  LC_0 Logic Functioning bit
 (42 0)  (724 16)  (724 16)  LC_0 Logic Functioning bit
 (43 0)  (725 16)  (725 16)  LC_0 Logic Functioning bit
 (50 0)  (732 16)  (732 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (718 17)  (718 17)  LC_0 Logic Functioning bit
 (37 1)  (719 17)  (719 17)  LC_0 Logic Functioning bit
 (42 1)  (724 17)  (724 17)  LC_0 Logic Functioning bit
 (43 1)  (725 17)  (725 17)  LC_0 Logic Functioning bit
 (36 2)  (718 18)  (718 18)  LC_1 Logic Functioning bit
 (37 2)  (719 18)  (719 18)  LC_1 Logic Functioning bit
 (42 2)  (724 18)  (724 18)  LC_1 Logic Functioning bit
 (43 2)  (725 18)  (725 18)  LC_1 Logic Functioning bit
 (50 2)  (732 18)  (732 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (718 19)  (718 19)  LC_1 Logic Functioning bit
 (37 3)  (719 19)  (719 19)  LC_1 Logic Functioning bit
 (42 3)  (724 19)  (724 19)  LC_1 Logic Functioning bit
 (43 3)  (725 19)  (725 19)  LC_1 Logic Functioning bit
 (36 4)  (718 20)  (718 20)  LC_2 Logic Functioning bit
 (37 4)  (719 20)  (719 20)  LC_2 Logic Functioning bit
 (42 4)  (724 20)  (724 20)  LC_2 Logic Functioning bit
 (43 4)  (725 20)  (725 20)  LC_2 Logic Functioning bit
 (50 4)  (732 20)  (732 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (718 21)  (718 21)  LC_2 Logic Functioning bit
 (37 5)  (719 21)  (719 21)  LC_2 Logic Functioning bit
 (42 5)  (724 21)  (724 21)  LC_2 Logic Functioning bit
 (43 5)  (725 21)  (725 21)  LC_2 Logic Functioning bit
 (36 6)  (718 22)  (718 22)  LC_3 Logic Functioning bit
 (37 6)  (719 22)  (719 22)  LC_3 Logic Functioning bit
 (42 6)  (724 22)  (724 22)  LC_3 Logic Functioning bit
 (43 6)  (725 22)  (725 22)  LC_3 Logic Functioning bit
 (50 6)  (732 22)  (732 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (718 23)  (718 23)  LC_3 Logic Functioning bit
 (37 7)  (719 23)  (719 23)  LC_3 Logic Functioning bit
 (42 7)  (724 23)  (724 23)  LC_3 Logic Functioning bit
 (43 7)  (725 23)  (725 23)  LC_3 Logic Functioning bit
 (36 8)  (718 24)  (718 24)  LC_4 Logic Functioning bit
 (37 8)  (719 24)  (719 24)  LC_4 Logic Functioning bit
 (42 8)  (724 24)  (724 24)  LC_4 Logic Functioning bit
 (43 8)  (725 24)  (725 24)  LC_4 Logic Functioning bit
 (50 8)  (732 24)  (732 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (718 25)  (718 25)  LC_4 Logic Functioning bit
 (37 9)  (719 25)  (719 25)  LC_4 Logic Functioning bit
 (42 9)  (724 25)  (724 25)  LC_4 Logic Functioning bit
 (43 9)  (725 25)  (725 25)  LC_4 Logic Functioning bit
 (36 10)  (718 26)  (718 26)  LC_5 Logic Functioning bit
 (37 10)  (719 26)  (719 26)  LC_5 Logic Functioning bit
 (42 10)  (724 26)  (724 26)  LC_5 Logic Functioning bit
 (43 10)  (725 26)  (725 26)  LC_5 Logic Functioning bit
 (50 10)  (732 26)  (732 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (718 27)  (718 27)  LC_5 Logic Functioning bit
 (37 11)  (719 27)  (719 27)  LC_5 Logic Functioning bit
 (42 11)  (724 27)  (724 27)  LC_5 Logic Functioning bit
 (43 11)  (725 27)  (725 27)  LC_5 Logic Functioning bit
 (36 12)  (718 28)  (718 28)  LC_6 Logic Functioning bit
 (37 12)  (719 28)  (719 28)  LC_6 Logic Functioning bit
 (42 12)  (724 28)  (724 28)  LC_6 Logic Functioning bit
 (43 12)  (725 28)  (725 28)  LC_6 Logic Functioning bit
 (50 12)  (732 28)  (732 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (718 29)  (718 29)  LC_6 Logic Functioning bit
 (37 13)  (719 29)  (719 29)  LC_6 Logic Functioning bit
 (42 13)  (724 29)  (724 29)  LC_6 Logic Functioning bit
 (43 13)  (725 29)  (725 29)  LC_6 Logic Functioning bit
 (36 14)  (718 30)  (718 30)  LC_7 Logic Functioning bit
 (37 14)  (719 30)  (719 30)  LC_7 Logic Functioning bit
 (42 14)  (724 30)  (724 30)  LC_7 Logic Functioning bit
 (43 14)  (725 30)  (725 30)  LC_7 Logic Functioning bit
 (50 14)  (732 30)  (732 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (718 31)  (718 31)  LC_7 Logic Functioning bit
 (37 15)  (719 31)  (719 31)  LC_7 Logic Functioning bit
 (42 15)  (724 31)  (724 31)  LC_7 Logic Functioning bit
 (43 15)  (725 31)  (725 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (0 2)  (366 113)  (366 113)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_3_0

 (3 10)  (189 4)  (189 4)  Hard core to fabric routing bit: GIOLEFT1_cbit2usealt_in_0

 (2 12)  (188 3)  (188 3)  Hard core to fabric routing bit: GIOLEFT1_cbit2usealt_in_1

 (3 12)  (189 3)  (189 3)  Hard core to fabric routing bit: GIOLEFT1_SDA_input_delay

 (15 14)  (199 0)  (199 0)  IO control bit: GIOLEFT1_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: GIOLEFT1_extra_padeb_test_0



IO_Tile_4_0

 (11 13)  (237 2)  (237 2)  routing T_4_0.span4_horz_l_15 <X> T_4_0.span4_vert_43
 (15 14)  (241 0)  (241 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (240 1)  (240 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (15 14)  (295 0)  (295 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (294 1)  (294 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_6_0

 (15 4)  (349 11)  (349 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (348 10)  (348 10)  routing T_6_0.lc_trk_g1_0 <X> T_6_0.wire_gbuf/in
 (4 8)  (328 7)  (328 7)  routing T_6_0.span4_vert_8 <X> T_6_0.lc_trk_g1_0
 (4 9)  (328 6)  (328 6)  routing T_6_0.span4_vert_8 <X> T_6_0.lc_trk_g1_0
 (6 9)  (330 6)  (330 6)  routing T_6_0.span4_vert_8 <X> T_6_0.lc_trk_g1_0
 (7 9)  (331 6)  (331 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (15 14)  (349 0)  (349 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (348 1)  (348 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_7_0

 (15 14)  (407 0)  (407 0)  IO control bit: GIODOWN0_extra_padeb_test_1

 (14 15)  (406 1)  (406 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_8_0

 (15 14)  (461 0)  (461 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (460 1)  (460 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_9_0

 (15 14)  (515 0)  (515 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (514 1)  (514 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (569 0)  (569 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (568 1)  (568 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (611 0)  (611 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (610 1)  (610 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_12_0

 (15 14)  (665 0)  (665 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (664 1)  (664 1)  IO control bit: BIODOWN_extra_padeb_test_0


