ASSIGNMENT 4 BLOCKING

ROW_ACCESS_DELAY: 10
COLUMN_ACCESS_DELAY: 2
Clock Cycles with Last Row Writeback(if any): 4488

Cycle Wise Analysis

Cycle Count          Instruction                                             Register/Memory/Request                           
Cycle 1:             add $t0,$t2,$t2                                         $t0 = 0                                           
Cycle 2:             add $t3,$t0,$t1                                         $t3 = 0                                           
Cycle 3:             slt $t1,$t2,$t3                                         $t1 = 0                                           
Cycle 4:             add $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 5:             sub $t3,$t2,$t0                                         $t3 = 0                                           
Cycle 6:             add $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 7:             sw $t3,2460($zero)                                      DRAM: Request Issued                              
Cycle 8-17:          DRAM: Activate row 2      (Ins: sw $t3,2460($zero))                                                       
Cycle 18-19:         DRAM: Column Access (412) (Ins: sw $t3,2460($zero))     Address 2460-2463 = 0                             
Cycle 20:            sw $t2,2368($zero)                                      DRAM: Request Issued                              
Cycle 21-22:         DRAM: Column Access (320) (Ins: sw $t2,2368($zero))     Address 2368-2371 = 0                             
Cycle 23:            lw $t1,3940($zero)                                      DRAM: Request Issued                              
Cycle 24-33:         DRAM: Writeback row 2                                                                                     
Cycle 34-43:         DRAM: Activate row 3      (Ins: lw $t1,3940($zero))                                                       
Cycle 44-45:         DRAM: Column Access (868) (Ins: lw $t1,3940($zero))     $t1 = 0                                           
Cycle 46:            sub $t3,$t0,$t1                                         $t3 = 0                                           
Cycle 47:            addi $t3,$t3,3996                                       $t3 = 3996                                        
Cycle 48:            add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 49:            mul $t0,$t3,$t3                                         $t0 = 15968016                                    
Cycle 50:            lw $t0,3316($zero)                                      DRAM: Request Issued                              
Cycle 51-52:         DRAM: Column Access (244) (Ins: lw $t0,3316($zero))     $t0 = 0                                           
Cycle 53:            sw $t1,1176($zero)                                      DRAM: Request Issued                              
Cycle 54-63:         DRAM: Writeback row 3                                                                                     
Cycle 64-73:         DRAM: Activate row 1      (Ins: sw $t1,1176($zero))                                                       
Cycle 74-75:         DRAM: Column Access (152) (Ins: sw $t1,1176($zero))     Address 1176-1179 = 0                             
Cycle 76:            lw $t4,1564($zero)                                      DRAM: Request Issued                              
Cycle 77-78:         DRAM: Column Access (540) (Ins: lw $t4,1564($zero))     $t4 = 0                                           
Cycle 79:            lw $t1,2620($zero)                                      DRAM: Request Issued                              
Cycle 80-89:         DRAM: Writeback row 1                                                                                     
Cycle 90-99:         DRAM: Activate row 2      (Ins: lw $t1,2620($zero))                                                       
Cycle 100-101:       DRAM: Column Access (572) (Ins: lw $t1,2620($zero))     $t1 = 0                                           
Cycle 102:           lw $t3,2316($zero)                                      DRAM: Request Issued                              
Cycle 103-104:       DRAM: Column Access (268) (Ins: lw $t3,2316($zero))     $t3 = 0                                           
Cycle 105:           sub $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 106:           lw $t0,2628($zero)                                      DRAM: Request Issued                              
Cycle 107-108:       DRAM: Column Access (580) (Ins: lw $t0,2628($zero))     $t0 = 0                                           
Cycle 109:           sw $t3,2088($zero)                                      DRAM: Request Issued                              
Cycle 110-111:       DRAM: Column Access (40) (Ins: sw $t3,2088($zero))      Address 2088-2091 = 0                             
Cycle 112:           lw $t2,332($zero)                                       DRAM: Request Issued                              
Cycle 113-122:       DRAM: Writeback row 2                                                                                     
Cycle 123-132:       DRAM: Activate row 0      (Ins: lw $t2,332($zero))                                                        
Cycle 133-134:       DRAM: Column Access (332) (Ins: lw $t2,332($zero))      $t2 = 0                                           
Cycle 135:           add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 136:           mul $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 137:           addi $t4,$t3,2936                                       $t4 = 2936                                        
Cycle 138:           sub $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 139:           mul $t0,$t4,$t4                                         $t0 = 8620096                                     
Cycle 140:           add $t3,$t4,$t0                                         $t3 = 8623032                                     
Cycle 141:           add $t1,$t4,$t3                                         $t1 = 8625968                                     
Cycle 142:           slt $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 143:           lw $t0,292($zero)                                       DRAM: Request Issued                              
Cycle 144-145:       DRAM: Column Access (292) (Ins: lw $t0,292($zero))      $t0 = 0                                           
Cycle 146:           add $t1,$t3,$t0                                         $t1 = 8623032                                     
Cycle 147:           sub $t1,$t3,$t2                                         $t1 = 8623032                                     
Cycle 148:           sub $t0,$t2,$t1                                         $t0 = -8623032                                    
Cycle 149:           addi $t1,$t3,2228                                       $t1 = 8625260                                     
Cycle 150:           mul $t1,$t1,$t2                                         $t1 = 0                                           
Cycle 151:           mul $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 152:           sw $t2,1516($zero)                                      DRAM: Request Issued                              
Cycle 153-162:       DRAM: Writeback row 0                                                                                     
Cycle 163-172:       DRAM: Activate row 1      (Ins: sw $t2,1516($zero))                                                       
Cycle 173-174:       DRAM: Column Access (492) (Ins: sw $t2,1516($zero))     Address 1516-1519 = 0                             
Cycle 175:           add $t2,$t0,$t1                                         $t2 = -8623032                                    
Cycle 176:           sub $t3,$t0,$t0                                         $t3 = 0                                           
Cycle 177:           addi $t1,$t0,72                                         $t1 = -8622960                                    
Cycle 178:           slt $t3,$t1,$t3                                         $t3 = 1                                           
Cycle 179:           lw $t4,3980($zero)                                      DRAM: Request Issued                              
Cycle 180-189:       DRAM: Writeback row 1                                                                                     
Cycle 190-199:       DRAM: Activate row 3      (Ins: lw $t4,3980($zero))                                                       
Cycle 200-201:       DRAM: Column Access (908) (Ins: lw $t4,3980($zero))     $t4 = 0                                           
Cycle 202:           mul $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 203:           slt $t4,$t3,$t1                                         $t4 = 0                                           
Cycle 204:           addi $t1,$t4,3296                                       $t1 = 3296                                        
Cycle 205:           addi $t1,$t0,1936                                       $t1 = -8621096                                    
Cycle 206:           lw $t3,476($zero)                                       DRAM: Request Issued                              
Cycle 207-216:       DRAM: Writeback row 3                                                                                     
Cycle 217-226:       DRAM: Activate row 0      (Ins: lw $t3,476($zero))                                                        
Cycle 227-228:       DRAM: Column Access (476) (Ins: lw $t3,476($zero))      $t3 = 0                                           
Cycle 229:           slt $t3,$t1,$t1                                         $t3 = 0                                           
Cycle 230:           add $t4,$t2,$t2                                         $t4 = -17246064                                   
Cycle 231:           slt $t1,$t0,$t0                                         $t1 = 0                                           
Cycle 232:           add $t2,$t2,$t4                                         $t2 = -25869096                                   
Cycle 233:           mul $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 234:           add $t0,$t3,$t4                                         $t0 = -17246064                                   
Cycle 235:           slt $t2,$t0,$t1                                         $t2 = 1                                           
Cycle 236:           addi $t4,$t3,1028                                       $t4 = 1028                                        
Cycle 237:           add $t2,$t1,$t4                                         $t2 = 1028                                        
Cycle 238:           sub $t1,$t0,$t2                                         $t1 = -17247092                                   
Cycle 239:           sw $t3,3632($zero)                                      DRAM: Request Issued                              
Cycle 240-249:       DRAM: Writeback row 0                                                                                     
Cycle 250-259:       DRAM: Activate row 3      (Ins: sw $t3,3632($zero))                                                       
Cycle 260-261:       DRAM: Column Access (560) (Ins: sw $t3,3632($zero))     Address 3632-3635 = 0                             
Cycle 262:           slt $t3,$t2,$t3                                         $t3 = 0                                           
Cycle 263:           mul $t1,$t0,$t0                                         $t1 = 238244096                                   
Cycle 264:           sub $t4,$t4,$t0                                         $t4 = 17247092                                    
Cycle 265:           slt $t2,$t1,$t3                                         $t2 = 0                                           
Cycle 266:           slt $t3,$t2,$t1                                         $t3 = 1                                           
Cycle 267:           addi $t3,$t0,2784                                       $t3 = -17243280                                   
Cycle 268:           sub $t3,$t0,$t2                                         $t3 = -17246064                                   
Cycle 269:           add $t2,$t0,$t2                                         $t2 = -17246064                                   
Cycle 270:           addi $t0,$t1,2200                                       $t0 = 238246296                                   
Cycle 271:           sw $t1,2984($zero)                                      DRAM: Request Issued                              
Cycle 272-281:       DRAM: Writeback row 3                                                                                     
Cycle 282-291:       DRAM: Activate row 2      (Ins: sw $t1,2984($zero))                                                       
Cycle 292-293:       DRAM: Column Access (936) (Ins: sw $t1,2984($zero))     Address 2984-2987 = 238244096                     
Cycle 294:           sub $t1,$t4,$t3                                         $t1 = 34493156                                    
Cycle 295:           mul $t0,$t1,$t0                                         $t0 = 784235360                                   
Cycle 296:           sw $t2,3844($zero)                                      DRAM: Request Issued                              
Cycle 297-306:       DRAM: Writeback row 2                                                                                     
Cycle 307-316:       DRAM: Activate row 3      (Ins: sw $t2,3844($zero))                                                       
Cycle 317-318:       DRAM: Column Access (772) (Ins: sw $t2,3844($zero))     Address 3844-3847 = -17246064                     
Cycle 319:           slt $t2,$t1,$t2                                         $t2 = 0                                           
Cycle 320:           sub $t0,$t0,$t1                                         $t0 = 749742204                                   
Cycle 321:           slt $t4,$t2,$t0                                         $t4 = 1                                           
Cycle 322:           mul $t0,$t1,$t2                                         $t0 = 0                                           
Cycle 323:           sub $t0,$t2,$t4                                         $t0 = -1                                          
Cycle 324:           add $t2,$t3,$t2                                         $t2 = -17246064                                   
Cycle 325:           sub $t1,$t3,$t2                                         $t1 = 0                                           
Cycle 326:           slt $t3,$t0,$t0                                         $t3 = 0                                           
Cycle 327:           add $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 328:           sw $t1,3276($zero)                                      DRAM: Request Issued                              
Cycle 329-330:       DRAM: Column Access (204) (Ins: sw $t1,3276($zero))     Address 3276-3279 = 0                             
Cycle 331:           sw $t2,920($zero)                                       DRAM: Request Issued                              
Cycle 332-341:       DRAM: Writeback row 3                                                                                     
Cycle 342-351:       DRAM: Activate row 0      (Ins: sw $t2,920($zero))                                                        
Cycle 352-353:       DRAM: Column Access (920) (Ins: sw $t2,920($zero))      Address 920-923 = -17246064                       
Cycle 354:           lw $t2,3448($zero)                                      DRAM: Request Issued                              
Cycle 355-364:       DRAM: Writeback row 0                                                                                     
Cycle 365-374:       DRAM: Activate row 3      (Ins: lw $t2,3448($zero))                                                       
Cycle 375-376:       DRAM: Column Access (376) (Ins: lw $t2,3448($zero))     $t2 = 0                                           
Cycle 377:           lw $t2,540($zero)                                       DRAM: Request Issued                              
Cycle 378-387:       DRAM: Writeback row 3                                                                                     
Cycle 388-397:       DRAM: Activate row 0      (Ins: lw $t2,540($zero))                                                        
Cycle 398-399:       DRAM: Column Access (540) (Ins: lw $t2,540($zero))      $t2 = 0                                           
Cycle 400:           sub $t2,$t4,$t3                                         $t2 = 1                                           
Cycle 401:           add $t2,$t2,$t3                                         $t2 = 1                                           
Cycle 402:           mul $t4,$t0,$t2                                         $t4 = -1                                          
Cycle 403:           add $t2,$t1,$t3                                         $t2 = 0                                           
Cycle 404:           add $t1,$t3,$t0                                         $t1 = -1                                          
Cycle 405:           sub $t4,$t1,$t0                                         $t4 = 0                                           
Cycle 406:           sw $t1,572($zero)                                       DRAM: Request Issued                              
Cycle 407-408:       DRAM: Column Access (572) (Ins: sw $t1,572($zero))      Address 572-575 = -1                              
Cycle 409:           slt $t1,$t1,$t0                                         $t1 = 0                                           
Cycle 410:           sw $t3,3640($zero)                                      DRAM: Request Issued                              
Cycle 411-420:       DRAM: Writeback row 0                                                                                     
Cycle 421-430:       DRAM: Activate row 3      (Ins: sw $t3,3640($zero))                                                       
Cycle 431-432:       DRAM: Column Access (568) (Ins: sw $t3,3640($zero))     Address 3640-3643 = 0                             
Cycle 433:           lw $t3,2276($zero)                                      DRAM: Request Issued                              
Cycle 434-443:       DRAM: Writeback row 3                                                                                     
Cycle 444-453:       DRAM: Activate row 2      (Ins: lw $t3,2276($zero))                                                       
Cycle 454-455:       DRAM: Column Access (228) (Ins: lw $t3,2276($zero))     $t3 = 0                                           
Cycle 456:           sw $t3,2936($zero)                                      DRAM: Request Issued                              
Cycle 457-458:       DRAM: Column Access (888) (Ins: sw $t3,2936($zero))     Address 2936-2939 = 0                             
Cycle 459:           addi $t3,$t3,3924                                       $t3 = 3924                                        
Cycle 460:           sub $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 461:           sub $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 462:           sub $t1,$t2,$t1                                         $t1 = 0                                           
Cycle 463:           lw $t3,588($zero)                                       DRAM: Request Issued                              
Cycle 464-473:       DRAM: Writeback row 2                                                                                     
Cycle 474-483:       DRAM: Activate row 0      (Ins: lw $t3,588($zero))                                                        
Cycle 484-485:       DRAM: Column Access (588) (Ins: lw $t3,588($zero))      $t3 = 0                                           
Cycle 486:           sw $t4,692($zero)                                       DRAM: Request Issued                              
Cycle 487-488:       DRAM: Column Access (692) (Ins: sw $t4,692($zero))      Address 692-695 = 0                               
Cycle 489:           mul $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 490:           add $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 491:           sub $t0,$t1,$t1                                         $t0 = 0                                           
Cycle 492:           sw $t0,928($zero)                                       DRAM: Request Issued                              
Cycle 493-494:       DRAM: Column Access (928) (Ins: sw $t0,928($zero))      Address 928-931 = 0                               
Cycle 495:           sw $t1,692($zero)                                       DRAM: Request Issued                              
Cycle 496-497:       DRAM: Column Access (692) (Ins: sw $t1,692($zero))      Address 692-695 = 0                               
Cycle 498:           lw $t3,3636($zero)                                      DRAM: Request Issued                              
Cycle 499-508:       DRAM: Writeback row 0                                                                                     
Cycle 509-518:       DRAM: Activate row 3      (Ins: lw $t3,3636($zero))                                                       
Cycle 519-520:       DRAM: Column Access (564) (Ins: lw $t3,3636($zero))     $t3 = 0                                           
Cycle 521:           slt $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 522:           slt $t0,$t3,$t1                                         $t0 = 0                                           
Cycle 523:           addi $t1,$t3,2100                                       $t1 = 2100                                        
Cycle 524:           sub $t0,$t4,$t1                                         $t0 = -2100                                       
Cycle 525:           sw $t3,3784($zero)                                      DRAM: Request Issued                              
Cycle 526-527:       DRAM: Column Access (712) (Ins: sw $t3,3784($zero))     Address 3784-3787 = 0                             
Cycle 528:           slt $t4,$t2,$t4                                         $t4 = 0                                           
Cycle 529:           sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 530:           lw $t0,3944($zero)                                      DRAM: Request Issued                              
Cycle 531-532:       DRAM: Column Access (872) (Ins: lw $t0,3944($zero))     $t0 = 0                                           
Cycle 533:           addi $t0,$t0,876                                        $t0 = 876                                         
Cycle 534:           slt $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 535:           add $t4,$t3,$t1                                         $t4 = 2100                                        
Cycle 536:           sub $t0,$t3,$t0                                         $t0 = 0                                           
Cycle 537:           slt $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 538:           add $t1,$t2,$t1                                         $t1 = 0                                           
Cycle 539:           add $t2,$t4,$t4                                         $t2 = 4200                                        
Cycle 540:           slt $t1,$t4,$t2                                         $t1 = 1                                           
Cycle 541:           mul $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 542:           add $t3,$t2,$t4                                         $t3 = 4200                                        
Cycle 543:           mul $t0,$t4,$t3                                         $t0 = 0                                           
Cycle 544:           sub $t1,$t1,$t0                                         $t1 = 1                                           
Cycle 545:           addi $t4,$t3,1672                                       $t4 = 5872                                        
Cycle 546:           slt $t4,$t1,$t3                                         $t4 = 1                                           
Cycle 547:           sw $t4,2896($zero)                                      DRAM: Request Issued                              
Cycle 548-557:       DRAM: Writeback row 3                                                                                     
Cycle 558-567:       DRAM: Activate row 2      (Ins: sw $t4,2896($zero))                                                       
Cycle 568-569:       DRAM: Column Access (848) (Ins: sw $t4,2896($zero))     Address 2896-2899 = 1                             
Cycle 570:           sw $t1,2816($zero)                                      DRAM: Request Issued                              
Cycle 571-572:       DRAM: Column Access (768) (Ins: sw $t1,2816($zero))     Address 2816-2819 = 1                             
Cycle 573:           sw $t0,2672($zero)                                      DRAM: Request Issued                              
Cycle 574-575:       DRAM: Column Access (624) (Ins: sw $t0,2672($zero))     Address 2672-2675 = 0                             
Cycle 576:           addi $t4,$t2,3620                                       $t4 = 7820                                        
Cycle 577:           lw $t0,3976($zero)                                      DRAM: Request Issued                              
Cycle 578-587:       DRAM: Writeback row 2                                                                                     
Cycle 588-597:       DRAM: Activate row 3      (Ins: lw $t0,3976($zero))                                                       
Cycle 598-599:       DRAM: Column Access (904) (Ins: lw $t0,3976($zero))     $t0 = 0                                           
Cycle 600:           slt $t0,$t2,$t3                                         $t0 = 0                                           
Cycle 601:           add $t3,$t3,$t0                                         $t3 = 4200                                        
Cycle 602:           lw $t4,2572($zero)                                      DRAM: Request Issued                              
Cycle 603-612:       DRAM: Writeback row 3                                                                                     
Cycle 613-622:       DRAM: Activate row 2      (Ins: lw $t4,2572($zero))                                                       
Cycle 623-624:       DRAM: Column Access (524) (Ins: lw $t4,2572($zero))     $t4 = 0                                           
Cycle 625:           add $t4,$t3,$t1                                         $t4 = 4201                                        
Cycle 626:           add $t0,$t2,$t4                                         $t0 = 8401                                        
Cycle 627:           slt $t1,$t2,$t4                                         $t1 = 1                                           
Cycle 628:           sub $t1,$t2,$t0                                         $t1 = -4201                                       
Cycle 629:           add $t0,$t4,$t0                                         $t0 = 12602                                       
Cycle 630:           slt $t4,$t0,$t4                                         $t4 = 0                                           
Cycle 631:           sub $t2,$t3,$t0                                         $t2 = -8402                                       
Cycle 632:           slt $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 633:           addi $t3,$t0,1080                                       $t3 = 13682                                       
Cycle 634:           addi $t2,$t3,2684                                       $t2 = 16366                                       
Cycle 635:           sw $t0,96($zero)                                        DRAM: Request Issued                              
Cycle 636-645:       DRAM: Writeback row 2                                                                                     
Cycle 646-655:       DRAM: Activate row 0     (Ins: sw $t0,96($zero))                                                          
Cycle 656-657:       DRAM: Column Access (96) (Ins: sw $t0,96($zero))        Address 96-99 = 12602                             
Cycle 658:           sw $t0,1000($zero)                                      DRAM: Request Issued                              
Cycle 659-660:       DRAM: Column Access (1000) (Ins: sw $t0,1000($zero))    Address 1000-1003 = 12602                         
Cycle 661:           add $t0,$t4,$t1                                         $t0 = -4201                                       
Cycle 662:           mul $t1,$t1,$t1                                         $t1 = 17648401                                    
Cycle 663:           slt $t1,$t0,$t2                                         $t1 = 1                                           
Cycle 664:           sub $t0,$t2,$t3                                         $t0 = 2684                                        
Cycle 665:           addi $t2,$t4,596                                        $t2 = 596                                         
Cycle 666:           addi $t2,$t3,3264                                       $t2 = 16946                                       
Cycle 667:           sw $t2,3992($zero)                                      DRAM: Request Issued                              
Cycle 668-677:       DRAM: Writeback row 0                                                                                     
Cycle 678-687:       DRAM: Activate row 3      (Ins: sw $t2,3992($zero))                                                       
Cycle 688-689:       DRAM: Column Access (920) (Ins: sw $t2,3992($zero))     Address 3992-3995 = 16946                         
Cycle 690:           slt $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 691:           slt $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 692:           addi $t4,$t4,1720                                       $t4 = 1720                                        
Cycle 693:           lw $t0,2424($zero)                                      DRAM: Request Issued                              
Cycle 694-703:       DRAM: Writeback row 3                                                                                     
Cycle 704-713:       DRAM: Activate row 2      (Ins: lw $t0,2424($zero))                                                       
Cycle 714-715:       DRAM: Column Access (376) (Ins: lw $t0,2424($zero))     $t0 = 0                                           
Cycle 716:           lw $t1,1240($zero)                                      DRAM: Request Issued                              
Cycle 717-726:       DRAM: Writeback row 2                                                                                     
Cycle 727-736:       DRAM: Activate row 1      (Ins: lw $t1,1240($zero))                                                       
Cycle 737-738:       DRAM: Column Access (216) (Ins: lw $t1,1240($zero))     $t1 = 0                                           
Cycle 739:           mul $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 740:           mul $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 741:           sub $t4,$t0,$t2                                         $t4 = 0                                           
Cycle 742:           sw $t0,1304($zero)                                      DRAM: Request Issued                              
Cycle 743-744:       DRAM: Column Access (280) (Ins: sw $t0,1304($zero))     Address 1304-1307 = 0                             
Cycle 745:           lw $t3,2240($zero)                                      DRAM: Request Issued                              
Cycle 746-755:       DRAM: Writeback row 1                                                                                     
Cycle 756-765:       DRAM: Activate row 2      (Ins: lw $t3,2240($zero))                                                       
Cycle 766-767:       DRAM: Column Access (192) (Ins: lw $t3,2240($zero))     $t3 = 0                                           
Cycle 768:           lw $t3,496($zero)                                       DRAM: Request Issued                              
Cycle 769-778:       DRAM: Writeback row 2                                                                                     
Cycle 779-788:       DRAM: Activate row 0      (Ins: lw $t3,496($zero))                                                        
Cycle 789-790:       DRAM: Column Access (496) (Ins: lw $t3,496($zero))      $t3 = 0                                           
Cycle 791:           lw $t4,500($zero)                                       DRAM: Request Issued                              
Cycle 792-793:       DRAM: Column Access (500) (Ins: lw $t4,500($zero))      $t4 = 0                                           
Cycle 794:           sub $t1,$t3,$t0                                         $t1 = 0                                           
Cycle 795:           sw $t4,3820($zero)                                      DRAM: Request Issued                              
Cycle 796-805:       DRAM: Writeback row 0                                                                                     
Cycle 806-815:       DRAM: Activate row 3      (Ins: sw $t4,3820($zero))                                                       
Cycle 816-817:       DRAM: Column Access (748) (Ins: sw $t4,3820($zero))     Address 3820-3823 = 0                             
Cycle 818:           sub $t4,$t4,$t0                                         $t4 = 0                                           
Cycle 819:           addi $t4,$t1,416                                        $t4 = 416                                         
Cycle 820:           mul $t0,$t4,$t0                                         $t0 = 0                                           
Cycle 821:           lw $t2,1696($zero)                                      DRAM: Request Issued                              
Cycle 822-831:       DRAM: Writeback row 3                                                                                     
Cycle 832-841:       DRAM: Activate row 1      (Ins: lw $t2,1696($zero))                                                       
Cycle 842-843:       DRAM: Column Access (672) (Ins: lw $t2,1696($zero))     $t2 = 0                                           
Cycle 844:           mul $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 845:           add $t2,$t0,$t4                                         $t2 = 416                                         
Cycle 846:           sub $t3,$t3,$t0                                         $t3 = 0                                           
Cycle 847:           lw $t4,180($zero)                                       DRAM: Request Issued                              
Cycle 848-857:       DRAM: Writeback row 1                                                                                     
Cycle 858-867:       DRAM: Activate row 0      (Ins: lw $t4,180($zero))                                                        
Cycle 868-869:       DRAM: Column Access (180) (Ins: lw $t4,180($zero))      $t4 = 0                                           
Cycle 870:           sw $t1,576($zero)                                       DRAM: Request Issued                              
Cycle 871-872:       DRAM: Column Access (576) (Ins: sw $t1,576($zero))      Address 576-579 = 0                               
Cycle 873:           lw $t1,824($zero)                                       DRAM: Request Issued                              
Cycle 874-875:       DRAM: Column Access (824) (Ins: lw $t1,824($zero))      $t1 = 0                                           
Cycle 876:           add $t4,$t4,$t0                                         $t4 = 0                                           
Cycle 877:           lw $t0,3924($zero)                                      DRAM: Request Issued                              
Cycle 878-887:       DRAM: Writeback row 0                                                                                     
Cycle 888-897:       DRAM: Activate row 3      (Ins: lw $t0,3924($zero))                                                       
Cycle 898-899:       DRAM: Column Access (852) (Ins: lw $t0,3924($zero))     $t0 = 0                                           
Cycle 900:           slt $t0,$t4,$t3                                         $t0 = 0                                           
Cycle 901:           addi $t2,$t2,1036                                       $t2 = 1452                                        
Cycle 902:           lw $t3,2280($zero)                                      DRAM: Request Issued                              
Cycle 903-912:       DRAM: Writeback row 3                                                                                     
Cycle 913-922:       DRAM: Activate row 2      (Ins: lw $t3,2280($zero))                                                       
Cycle 923-924:       DRAM: Column Access (232) (Ins: lw $t3,2280($zero))     $t3 = 0                                           
Cycle 925:           sw $t0,2096($zero)                                      DRAM: Request Issued                              
Cycle 926-927:       DRAM: Column Access (48) (Ins: sw $t0,2096($zero))      Address 2096-2099 = 0                             
Cycle 928:           slt $t3,$t3,$t2                                         $t3 = 1                                           
Cycle 929:           add $t1,$t2,$t2                                         $t1 = 2904                                        
Cycle 930:           add $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 931:           slt $t0,$t4,$t3                                         $t0 = 1                                           
Cycle 932:           sub $t2,$t0,$t2                                         $t2 = -1451                                       
Cycle 933:           sw $t4,3440($zero)                                      DRAM: Request Issued                              
Cycle 934-943:       DRAM: Writeback row 2                                                                                     
Cycle 944-953:       DRAM: Activate row 3      (Ins: sw $t4,3440($zero))                                                       
Cycle 954-955:       DRAM: Column Access (368) (Ins: sw $t4,3440($zero))     Address 3440-3443 = 0                             
Cycle 956:           sub $t4,$t0,$t1                                         $t4 = 1                                           
Cycle 957:           slt $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 958:           addi $t2,$t2,1516                                       $t2 = 65                                          
Cycle 959:           sw $t1,3980($zero)                                      DRAM: Request Issued                              
Cycle 960-961:       DRAM: Column Access (908) (Ins: sw $t1,3980($zero))     Address 3980-3983 = 0                             
Cycle 962:           lw $t0,656($zero)                                       DRAM: Request Issued                              
Cycle 963-972:       DRAM: Writeback row 3                                                                                     
Cycle 973-982:       DRAM: Activate row 0      (Ins: lw $t0,656($zero))                                                        
Cycle 983-984:       DRAM: Column Access (656) (Ins: lw $t0,656($zero))      $t0 = 0                                           
Cycle 985:           lw $t3,580($zero)                                       DRAM: Request Issued                              
Cycle 986-987:       DRAM: Column Access (580) (Ins: lw $t3,580($zero))      $t3 = 0                                           
Cycle 988:           add $t0,$t4,$t1                                         $t0 = 0                                           
Cycle 989:           addi $t3,$t1,84                                         $t3 = 84                                          
Cycle 990:           mul $t1,$t4,$t2                                         $t1 = 0                                           
Cycle 991:           mul $t0,$t2,$t0                                         $t0 = 0                                           
Cycle 992:           addi $t1,$t4,1524                                       $t1 = 1524                                        
Cycle 993:           lw $t3,1368($zero)                                      DRAM: Request Issued                              
Cycle 994-1003:      DRAM: Writeback row 0                                                                                     
Cycle 1004-1013:     DRAM: Activate row 1      (Ins: lw $t3,1368($zero))                                                       
Cycle 1014-1015:     DRAM: Column Access (344) (Ins: lw $t3,1368($zero))     $t3 = 0                                           
Cycle 1016:          addi $t3,$t1,1952                                       $t3 = 3476                                        
Cycle 1017:          sub $t0,$t1,$t3                                         $t0 = -1952                                       
Cycle 1018:          addi $t0,$t0,1552                                       $t0 = -400                                        
Cycle 1019:          sub $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 1020:          addi $t1,$t0,2188                                       $t1 = 1788                                        
Cycle 1021:          sw $t2,3408($zero)                                      DRAM: Request Issued                              
Cycle 1022-1031:     DRAM: Writeback row 1                                                                                     
Cycle 1032-1041:     DRAM: Activate row 3      (Ins: sw $t2,3408($zero))                                                       
Cycle 1042-1043:     DRAM: Column Access (336) (Ins: sw $t2,3408($zero))     Address 3408-3411 = 0                             
Cycle 1044:          slt $t2,$t1,$t2                                         $t2 = 0                                           
Cycle 1045:          mul $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 1046:          sw $t1,3752($zero)                                      DRAM: Request Issued                              
Cycle 1047-1048:     DRAM: Column Access (680) (Ins: sw $t1,3752($zero))     Address 3752-3755 = 1788                          
Cycle 1049:          addi $t1,$t3,3824                                       $t1 = 7300                                        
Cycle 1050:          slt $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 1051:          sub $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 1052:          addi $t0,$t1,740                                        $t0 = 740                                         
Cycle 1053:          mul $t4,$t2,$t4                                         $t4 = 0                                           
Cycle 1054:          lw $t1,1356($zero)                                      DRAM: Request Issued                              
Cycle 1055-1064:     DRAM: Writeback row 3                                                                                     
Cycle 1065-1074:     DRAM: Activate row 1      (Ins: lw $t1,1356($zero))                                                       
Cycle 1075-1076:     DRAM: Column Access (332) (Ins: lw $t1,1356($zero))     $t1 = 0                                           
Cycle 1077:          addi $t1,$t1,2760                                       $t1 = 2760                                        
Cycle 1078:          lw $t2,0($zero)                                         DRAM: Request Issued                              
Cycle 1079-1088:     DRAM: Writeback row 1                                                                                     
Cycle 1089-1098:     DRAM: Activate row 0    (Ins: lw $t2,0($zero))                                                            
Cycle 1099-1100:     DRAM: Column Access (0) (Ins: lw $t2,0($zero))          $t2 = 0                                           
Cycle 1101:          add $t3,$t0,$t2                                         $t3 = 740                                         
Cycle 1102:          lw $t1,344($zero)                                       DRAM: Request Issued                              
Cycle 1103-1104:     DRAM: Column Access (344) (Ins: lw $t1,344($zero))      $t1 = 0                                           
Cycle 1105:          sub $t3,$t1,$t2                                         $t3 = 0                                           
Cycle 1106:          slt $t3,$t4,$t1                                         $t3 = 0                                           
Cycle 1107:          lw $t2,1240($zero)                                      DRAM: Request Issued                              
Cycle 1108-1117:     DRAM: Writeback row 0                                                                                     
Cycle 1118-1127:     DRAM: Activate row 1      (Ins: lw $t2,1240($zero))                                                       
Cycle 1128-1129:     DRAM: Column Access (216) (Ins: lw $t2,1240($zero))     $t2 = 0                                           
Cycle 1130:          add $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 1131:          addi $t3,$t2,2052                                       $t3 = 2052                                        
Cycle 1132:          add $t2,$t0,$t3                                         $t2 = 2792                                        
Cycle 1133:          sw $t3,1032($zero)                                      DRAM: Request Issued                              
Cycle 1134-1135:     DRAM: Column Access (8) (Ins: sw $t3,1032($zero))       Address 1032-1035 = 2052                          
Cycle 1136:          sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 1137:          sw $t0,2988($zero)                                      DRAM: Request Issued                              
Cycle 1138-1147:     DRAM: Writeback row 1                                                                                     
Cycle 1148-1157:     DRAM: Activate row 2      (Ins: sw $t0,2988($zero))                                                       
Cycle 1158-1159:     DRAM: Column Access (940) (Ins: sw $t0,2988($zero))     Address 2988-2991 = 740                           
Cycle 1160:          slt $t0,$t4,$t2                                         $t0 = 1                                           
Cycle 1161:          mul $t0,$t0,$t3                                         $t0 = 0                                           
Cycle 1162:          sub $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 1163:          add $t0,$t0,$t1                                         $t0 = 0                                           
Cycle 1164:          slt $t4,$t1,$t3                                         $t4 = 0                                           
Cycle 1165:          add $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 1166:          lw $t2,3964($zero)                                      DRAM: Request Issued                              
Cycle 1167-1176:     DRAM: Writeback row 2                                                                                     
Cycle 1177-1186:     DRAM: Activate row 3      (Ins: lw $t2,3964($zero))                                                       
Cycle 1187-1188:     DRAM: Column Access (892) (Ins: lw $t2,3964($zero))     $t2 = 0                                           
Cycle 1189:          sub $t2,$t2,$t3                                         $t2 = 0                                           
Cycle 1190:          lw $t4,676($zero)                                       DRAM: Request Issued                              
Cycle 1191-1200:     DRAM: Writeback row 3                                                                                     
Cycle 1201-1210:     DRAM: Activate row 0      (Ins: lw $t4,676($zero))                                                        
Cycle 1211-1212:     DRAM: Column Access (676) (Ins: lw $t4,676($zero))      $t4 = 0                                           
Cycle 1213:          slt $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 1214:          sub $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 1215:          slt $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 1216:          slt $t0,$t0,$t4                                         $t0 = 0                                           
Cycle 1217:          add $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 1218:          slt $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 1219:          add $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 1220:          addi $t1,$t1,3344                                       $t1 = 3344                                        
Cycle 1221:          mul $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 1222:          sub $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 1223:          slt $t3,$t0,$t1                                         $t3 = 0                                           
Cycle 1224:          add $t0,$t2,$t1                                         $t0 = 0                                           
Cycle 1225:          slt $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 1226:          add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 1227:          addi $t0,$t4,2912                                       $t0 = 2912                                        
Cycle 1228:          slt $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 1229:          mul $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 1230:          lw $t4,96($zero)                                        DRAM: Request Issued                              
Cycle 1231-1232:     DRAM: Column Access (96) (Ins: lw $t4,96($zero))        $t4 = 12602                                       
Cycle 1233:          sw $t3,3812($zero)                                      DRAM: Request Issued                              
Cycle 1234-1243:     DRAM: Writeback row 0                                                                                     
Cycle 1244-1253:     DRAM: Activate row 3      (Ins: sw $t3,3812($zero))                                                       
Cycle 1254-1255:     DRAM: Column Access (740) (Ins: sw $t3,3812($zero))     Address 3812-3815 = 0                             
Cycle 1256:          sw $t0,3084($zero)                                      DRAM: Request Issued                              
Cycle 1257-1258:     DRAM: Column Access (12) (Ins: sw $t0,3084($zero))      Address 3084-3087 = 2912                          
Cycle 1259:          lw $t3,1944($zero)                                      DRAM: Request Issued                              
Cycle 1260-1269:     DRAM: Writeback row 3                                                                                     
Cycle 1270-1279:     DRAM: Activate row 1      (Ins: lw $t3,1944($zero))                                                       
Cycle 1280-1281:     DRAM: Column Access (920) (Ins: lw $t3,1944($zero))     $t3 = 0                                           
Cycle 1282:          lw $t3,1216($zero)                                      DRAM: Request Issued                              
Cycle 1283-1284:     DRAM: Column Access (192) (Ins: lw $t3,1216($zero))     $t3 = 0                                           
Cycle 1285:          mul $t3,$t3,$t4                                         $t3 = 0                                           
Cycle 1286:          mul $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 1287:          sub $t3,$t0,$t1                                         $t3 = 2912                                        
Cycle 1288:          add $t4,$t3,$t1                                         $t4 = 2912                                        
Cycle 1289:          sub $t4,$t3,$t2                                         $t4 = 2912                                        
Cycle 1290:          slt $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 1291:          sw $t0,96($zero)                                        DRAM: Request Issued                              
Cycle 1292-1301:     DRAM: Writeback row 1                                                                                     
Cycle 1302-1311:     DRAM: Activate row 0     (Ins: sw $t0,96($zero))                                                          
Cycle 1312-1313:     DRAM: Column Access (96) (Ins: sw $t0,96($zero))        Address 96-99 = 2912                              
Cycle 1314:          sub $t0,$t1,$t0                                         $t0 = -2912                                       
Cycle 1315:          slt $t4,$t4,$t1                                         $t4 = 0                                           
Cycle 1316:          sub $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 1317:          slt $t3,$t3,$t0                                         $t3 = 0                                           
Cycle 1318:          addi $t4,$t1,3136                                       $t4 = 3136                                        
Cycle 1319:          addi $t2,$t3,2008                                       $t2 = 2008                                        
Cycle 1320:          mul $t4,$t1,$t0                                         $t4 = 0                                           
Cycle 1321:          addi $t0,$t2,3624                                       $t0 = 5632                                        
Cycle 1322:          add $t0,$t4,$t2                                         $t0 = 2008                                        
Cycle 1323:          lw $t4,2752($zero)                                      DRAM: Request Issued                              
Cycle 1324-1333:     DRAM: Writeback row 0                                                                                     
Cycle 1334-1343:     DRAM: Activate row 2      (Ins: lw $t4,2752($zero))                                                       
Cycle 1344-1345:     DRAM: Column Access (704) (Ins: lw $t4,2752($zero))     $t4 = 0                                           
Cycle 1346:          add $t4,$t2,$t0                                         $t4 = 4016                                        
Cycle 1347:          slt $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 1348:          slt $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 1349:          mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 1350:          addi $t0,$t4,236                                        $t0 = 236                                         
Cycle 1351:          slt $t4,$t1,$t0                                         $t4 = 1                                           
Cycle 1352:          mul $t3,$t4,$t4                                         $t3 = 1                                           
Cycle 1353:          addi $t4,$t3,3980                                       $t4 = 3981                                        
Cycle 1354:          lw $t4,3660($zero)                                      DRAM: Request Issued                              
Cycle 1355-1364:     DRAM: Writeback row 2                                                                                     
Cycle 1365-1374:     DRAM: Activate row 3      (Ins: lw $t4,3660($zero))                                                       
Cycle 1375-1376:     DRAM: Column Access (588) (Ins: lw $t4,3660($zero))     $t4 = 0                                           
Cycle 1377:          sub $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 1378:          sub $t3,$t4,$t0                                         $t3 = -1                                          
Cycle 1379:          addi $t4,$t2,1052                                       $t4 = 3060                                        
Cycle 1380:          sw $t2,984($zero)                                       DRAM: Request Issued                              
Cycle 1381-1390:     DRAM: Writeback row 3                                                                                     
Cycle 1391-1400:     DRAM: Activate row 0      (Ins: sw $t2,984($zero))                                                        
Cycle 1401-1402:     DRAM: Column Access (984) (Ins: sw $t2,984($zero))      Address 984-987 = 2008                            
Cycle 1403:          mul $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 1404:          lw $t0,952($zero)                                       DRAM: Request Issued                              
Cycle 1405-1406:     DRAM: Column Access (952) (Ins: lw $t0,952($zero))      $t0 = 0                                           
Cycle 1407:          slt $t3,$t1,$t3                                         $t3 = 0                                           
Cycle 1408:          slt $t0,$t4,$t3                                         $t0 = 0                                           
Cycle 1409:          lw $t4,288($zero)                                       DRAM: Request Issued                              
Cycle 1410-1411:     DRAM: Column Access (288) (Ins: lw $t4,288($zero))      $t4 = 0                                           
Cycle 1412:          mul $t1,$t3,$t0                                         $t1 = 0                                           
Cycle 1413:          slt $t0,$t3,$t4                                         $t0 = 0                                           
Cycle 1414:          sub $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 1415:          sw $t1,936($zero)                                       DRAM: Request Issued                              
Cycle 1416-1417:     DRAM: Column Access (936) (Ins: sw $t1,936($zero))      Address 936-939 = 0                               
Cycle 1418:          lw $t2,1156($zero)                                      DRAM: Request Issued                              
Cycle 1419-1428:     DRAM: Writeback row 0                                                                                     
Cycle 1429-1438:     DRAM: Activate row 1      (Ins: lw $t2,1156($zero))                                                       
Cycle 1439-1440:     DRAM: Column Access (132) (Ins: lw $t2,1156($zero))     $t2 = 0                                           
Cycle 1441:          lw $t2,2960($zero)                                      DRAM: Request Issued                              
Cycle 1442-1451:     DRAM: Writeback row 1                                                                                     
Cycle 1452-1461:     DRAM: Activate row 2      (Ins: lw $t2,2960($zero))                                                       
Cycle 1462-1463:     DRAM: Column Access (912) (Ins: lw $t2,2960($zero))     $t2 = 0                                           
Cycle 1464:          sw $t2,3344($zero)                                      DRAM: Request Issued                              
Cycle 1465-1474:     DRAM: Writeback row 2                                                                                     
Cycle 1475-1484:     DRAM: Activate row 3      (Ins: sw $t2,3344($zero))                                                       
Cycle 1485-1486:     DRAM: Column Access (272) (Ins: sw $t2,3344($zero))     Address 3344-3347 = 0                             
Cycle 1487:          sub $t2,$t0,$t1                                         $t2 = 0                                           
Cycle 1488:          addi $t0,$t0,2208                                       $t0 = 2208                                        
Cycle 1489:          sw $t0,3716($zero)                                      DRAM: Request Issued                              
Cycle 1490-1491:     DRAM: Column Access (644) (Ins: sw $t0,3716($zero))     Address 3716-3719 = 2208                          
Cycle 1492:          mul $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 1493:          sub $t4,$t0,$t2                                         $t4 = 2208                                        
Cycle 1494:          add $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 1495:          add $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 1496:          addi $t3,$t4,1872                                       $t3 = 1872                                        
Cycle 1497:          sub $t0,$t3,$t2                                         $t0 = 1872                                        
Cycle 1498:          sub $t4,$t4,$t2                                         $t4 = 0                                           
Cycle 1499:          sub $t4,$t4,$t3                                         $t4 = -1872                                       
Cycle 1500:          sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 1501:          add $t2,$t0,$t3                                         $t2 = 1872                                        
Cycle 1502:          mul $t1,$t4,$t3                                         $t1 = 0                                           
Cycle 1503:          mul $t0,$t0,$t2                                         $t0 = 3504384                                     
Cycle 1504:          sub $t1,$t3,$t0                                         $t1 = -3504384                                    
Cycle 1505:          addi $t2,$t0,1784                                       $t2 = 3506168                                     
Cycle 1506:          add $t4,$t1,$t0                                         $t4 = 0                                           
Cycle 1507:          lw $t0,304($zero)                                       DRAM: Request Issued                              
Cycle 1508-1517:     DRAM: Writeback row 3                                                                                     
Cycle 1518-1527:     DRAM: Activate row 0      (Ins: lw $t0,304($zero))                                                        
Cycle 1528-1529:     DRAM: Column Access (304) (Ins: lw $t0,304($zero))      $t0 = 0                                           
Cycle 1530:          addi $t3,$t0,1060                                       $t3 = 3505444                                     
Cycle 1531:          add $t4,$t0,$t1                                         $t4 = -3504384                                    
Cycle 1532:          sub $t4,$t2,$t1                                         $t4 = 7010552                                     
Cycle 1533:          sw $t2,2820($zero)                                      DRAM: Request Issued                              
Cycle 1534-1543:     DRAM: Writeback row 0                                                                                     
Cycle 1544-1553:     DRAM: Activate row 2      (Ins: sw $t2,2820($zero))                                                       
Cycle 1554-1555:     DRAM: Column Access (772) (Ins: sw $t2,2820($zero))     Address 2820-2823 = 3506168                       
Cycle 1556:          addi $t2,$t4,1352                                       $t2 = 7011904                                     
Cycle 1557:          sub $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 1558:          add $t4,$t3,$t0                                         $t4 = 3505444                                     
Cycle 1559:          add $t1,$t0,$t2                                         $t1 = 0                                           
Cycle 1560:          slt $t1,$t0,$t1                                         $t1 = 0                                           
Cycle 1561:          sw $t4,340($zero)                                       DRAM: Request Issued                              
Cycle 1562-1571:     DRAM: Writeback row 2                                                                                     
Cycle 1572-1581:     DRAM: Activate row 0      (Ins: sw $t4,340($zero))                                                        
Cycle 1582-1583:     DRAM: Column Access (340) (Ins: sw $t4,340($zero))      Address 340-343 = 3505444                         
Cycle 1584:          add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 1585:          sub $t1,$t1,$t3                                         $t1 = -3505444                                    
Cycle 1586:          lw $t2,360($zero)                                       DRAM: Request Issued                              
Cycle 1587-1588:     DRAM: Column Access (360) (Ins: lw $t2,360($zero))      $t2 = 0                                           
Cycle 1589:          add $t4,$t0,$t0                                         $t4 = 0                                           
Cycle 1590:          addi $t3,$t0,728                                        $t3 = 728                                         
Cycle 1591:          sw $t4,780($zero)                                       DRAM: Request Issued                              
Cycle 1592-1593:     DRAM: Column Access (780) (Ins: sw $t4,780($zero))      Address 780-783 = 0                               
Cycle 1594:          add $t2,$t0,$t2                                         $t2 = 0                                           
Cycle 1595:          lw $t1,2176($zero)                                      DRAM: Request Issued                              
Cycle 1596-1605:     DRAM: Writeback row 0                                                                                     
Cycle 1606-1615:     DRAM: Activate row 2      (Ins: lw $t1,2176($zero))                                                       
Cycle 1616-1617:     DRAM: Column Access (128) (Ins: lw $t1,2176($zero))     $t1 = 0                                           
Cycle 1618:          lw $t1,1016($zero)                                      DRAM: Request Issued                              
Cycle 1619-1628:     DRAM: Writeback row 2                                                                                     
Cycle 1629-1638:     DRAM: Activate row 0       (Ins: lw $t1,1016($zero))                                                      
Cycle 1639-1640:     DRAM: Column Access (1016) (Ins: lw $t1,1016($zero))    $t1 = 0                                           
Cycle 1641:          slt $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 1642:          add $t1,$t0,$t0                                         $t1 = 0                                           
Cycle 1643:          sw $t0,3160($zero)                                      DRAM: Request Issued                              
Cycle 1644-1653:     DRAM: Writeback row 0                                                                                     
Cycle 1654-1663:     DRAM: Activate row 3     (Ins: sw $t0,3160($zero))                                                        
Cycle 1664-1665:     DRAM: Column Access (88) (Ins: sw $t0,3160($zero))      Address 3160-3163 = 0                             
Cycle 1666:          sw $t0,3268($zero)                                      DRAM: Request Issued                              
Cycle 1667-1668:     DRAM: Column Access (196) (Ins: sw $t0,3268($zero))     Address 3268-3271 = 0                             
Cycle 1669:          add $t0,$t3,$t4                                         $t0 = 728                                         
Cycle 1670:          mul $t4,$t0,$t0                                         $t4 = 529984                                      
Cycle 1671:          slt $t3,$t2,$t2                                         $t3 = 0                                           
Cycle 1672:          slt $t0,$t3,$t0                                         $t0 = 1                                           
Cycle 1673:          add $t4,$t4,$t3                                         $t4 = 529984                                      
Cycle 1674:          lw $t3,264($zero)                                       DRAM: Request Issued                              
Cycle 1675-1684:     DRAM: Writeback row 3                                                                                     
Cycle 1685-1694:     DRAM: Activate row 0      (Ins: lw $t3,264($zero))                                                        
Cycle 1695-1696:     DRAM: Column Access (264) (Ins: lw $t3,264($zero))      $t3 = 0                                           
Cycle 1697:          lw $t0,1044($zero)                                      DRAM: Request Issued                              
Cycle 1698-1707:     DRAM: Writeback row 0                                                                                     
Cycle 1708-1717:     DRAM: Activate row 1     (Ins: lw $t0,1044($zero))                                                        
Cycle 1718-1719:     DRAM: Column Access (20) (Ins: lw $t0,1044($zero))      $t0 = 0                                           
Cycle 1720:          lw $t0,1804($zero)                                      DRAM: Request Issued                              
Cycle 1721-1722:     DRAM: Column Access (780) (Ins: lw $t0,1804($zero))     $t0 = 0                                           
Cycle 1723:          mul $t3,$t0,$t3                                         $t3 = 0                                           
Cycle 1724:          add $t1,$t4,$t0                                         $t1 = 529984                                      
Cycle 1725:          sub $t4,$t0,$t1                                         $t4 = -529984                                     
Cycle 1726:          sw $t1,1252($zero)                                      DRAM: Request Issued                              
Cycle 1727-1728:     DRAM: Column Access (228) (Ins: sw $t1,1252($zero))     Address 1252-1255 = 529984                        
Cycle 1729:          sub $t4,$t0,$t0                                         $t4 = 0                                           
Cycle 1730:          sub $t3,$t1,$t3                                         $t3 = 529984                                      
Cycle 1731:          addi $t3,$t2,2388                                       $t3 = 2388                                        
Cycle 1732:          sub $t4,$t1,$t0                                         $t4 = 529984                                      
Cycle 1733:          sub $t3,$t2,$t0                                         $t3 = 0                                           
Cycle 1734:          addi $t3,$t2,3208                                       $t3 = 3208                                        
Cycle 1735:          add $t0,$t3,$t0                                         $t0 = 3208                                        
Cycle 1736:          sw $t2,960($zero)                                       DRAM: Request Issued                              
Cycle 1737-1746:     DRAM: Writeback row 1                                                                                     
Cycle 1747-1756:     DRAM: Activate row 0      (Ins: sw $t2,960($zero))                                                        
Cycle 1757-1758:     DRAM: Column Access (960) (Ins: sw $t2,960($zero))      Address 960-963 = 0                               
Cycle 1759:          add $t2,$t2,$t1                                         $t2 = 529984                                      
Cycle 1760:          mul $t4,$t1,$t3                                         $t4 = 1700188672                                  
Cycle 1761:          sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 1762:          addi $t0,$t4,3408                                       $t0 = 1700192080                                  
Cycle 1763:          add $t2,$t2,$t0                                         $t2 = 1700722064                                  
Cycle 1764:          lw $t0,48($zero)                                        DRAM: Request Issued                              
Cycle 1765-1766:     DRAM: Column Access (48) (Ins: lw $t0,48($zero))        $t0 = 0                                           
Cycle 1767:          add $t0,$t1,$t0                                         $t0 = 529984                                      
Cycle 1768:          add $t4,$t3,$t2                                         $t4 = 1700722064                                  
Cycle 1769:          add $t2,$t1,$t4                                         $t2 = 1701252048                                  
Cycle 1770:          lw $t0,3452($zero)                                      DRAM: Request Issued                              
Cycle 1771-1780:     DRAM: Writeback row 0                                                                                     
Cycle 1781-1790:     DRAM: Activate row 3      (Ins: lw $t0,3452($zero))                                                       
Cycle 1791-1792:     DRAM: Column Access (380) (Ins: lw $t0,3452($zero))     $t0 = 0                                           
Cycle 1793:          addi $t0,$t3,2744                                       $t0 = 2744                                        
Cycle 1794:          addi $t4,$t1,736                                        $t4 = 530720                                      
Cycle 1795:          sw $t3,3036($zero)                                      DRAM: Request Issued                              
Cycle 1796-1805:     DRAM: Writeback row 3                                                                                     
Cycle 1806-1815:     DRAM: Activate row 2      (Ins: sw $t3,3036($zero))                                                       
Cycle 1816-1817:     DRAM: Column Access (988) (Ins: sw $t3,3036($zero))     Address 3036-3039 = 0                             
Cycle 1818:          sub $t3,$t4,$t2                                         $t3 = -1700721328                                 
Cycle 1819:          slt $t0,$t3,$t2                                         $t0 = 1                                           
Cycle 1820:          sub $t4,$t1,$t4                                         $t4 = -736                                        
Cycle 1821:          sub $t3,$t3,$t1                                         $t3 = -1701251312                                 
Cycle 1822:          lw $t0,552($zero)                                       DRAM: Request Issued                              
Cycle 1823-1832:     DRAM: Writeback row 2                                                                                     
Cycle 1833-1842:     DRAM: Activate row 0      (Ins: lw $t0,552($zero))                                                        
Cycle 1843-1844:     DRAM: Column Access (552) (Ins: lw $t0,552($zero))      $t0 = 0                                           
Cycle 1845:          sw $t1,28($zero)                                        DRAM: Request Issued                              
Cycle 1846-1847:     DRAM: Column Access (28) (Ins: sw $t1,28($zero))        Address 28-31 = 529984                            
Cycle 1848:          lw $t1,2236($zero)                                      DRAM: Request Issued                              
Cycle 1849-1858:     DRAM: Writeback row 0                                                                                     
Cycle 1859-1868:     DRAM: Activate row 2      (Ins: lw $t1,2236($zero))                                                       
Cycle 1869-1870:     DRAM: Column Access (188) (Ins: lw $t1,2236($zero))     $t1 = 0                                           
Cycle 1871:          mul $t0,$t1,$t1                                         $t0 = 0                                           
Cycle 1872:          addi $t2,$t4,1660                                       $t2 = 924                                         
Cycle 1873:          mul $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 1874:          lw $t2,3560($zero)                                      DRAM: Request Issued                              
Cycle 1875-1884:     DRAM: Writeback row 2                                                                                     
Cycle 1885-1894:     DRAM: Activate row 3      (Ins: lw $t2,3560($zero))                                                       
Cycle 1895-1896:     DRAM: Column Access (488) (Ins: lw $t2,3560($zero))     $t2 = 0                                           
Cycle 1897:          sub $t2,$t1,$t2                                         $t2 = 0                                           
Cycle 1898:          addi $t4,$t2,3932                                       $t4 = 3932                                        
Cycle 1899:          sub $t0,$t4,$t0                                         $t0 = 3932                                        
Cycle 1900:          sub $t4,$t3,$t1                                         $t4 = 0                                           
Cycle 1901:          addi $t0,$t0,876                                        $t0 = 4808                                        
Cycle 1902:          add $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 1903:          lw $t2,3412($zero)                                      DRAM: Request Issued                              
Cycle 1904-1905:     DRAM: Column Access (340) (Ins: lw $t2,3412($zero))     $t2 = 0                                           
Cycle 1906:          sw $t0,3508($zero)                                      DRAM: Request Issued                              
Cycle 1907-1908:     DRAM: Column Access (436) (Ins: sw $t0,3508($zero))     Address 3508-3511 = 4808                          
Cycle 1909:          sw $t1,92($zero)                                        DRAM: Request Issued                              
Cycle 1910-1919:     DRAM: Writeback row 3                                                                                     
Cycle 1920-1929:     DRAM: Activate row 0     (Ins: sw $t1,92($zero))                                                          
Cycle 1930-1931:     DRAM: Column Access (92) (Ins: sw $t1,92($zero))        Address 92-95 = 0                                 
Cycle 1932:          add $t1,$t0,$t1                                         $t1 = 4808                                        
Cycle 1933:          addi $t0,$t2,3000                                       $t0 = 3000                                        
Cycle 1934:          sw $t4,1216($zero)                                      DRAM: Request Issued                              
Cycle 1935-1944:     DRAM: Writeback row 0                                                                                     
Cycle 1945-1954:     DRAM: Activate row 1      (Ins: sw $t4,1216($zero))                                                       
Cycle 1955-1956:     DRAM: Column Access (192) (Ins: sw $t4,1216($zero))     Address 1216-1219 = 0                             
Cycle 1957:          lw $t4,3788($zero)                                      DRAM: Request Issued                              
Cycle 1958-1967:     DRAM: Writeback row 1                                                                                     
Cycle 1968-1977:     DRAM: Activate row 3      (Ins: lw $t4,3788($zero))                                                       
Cycle 1978-1979:     DRAM: Column Access (716) (Ins: lw $t4,3788($zero))     $t4 = 0                                           
Cycle 1980:          lw $t4,608($zero)                                       DRAM: Request Issued                              
Cycle 1981-1990:     DRAM: Writeback row 3                                                                                     
Cycle 1991-2000:     DRAM: Activate row 0      (Ins: lw $t4,608($zero))                                                        
Cycle 2001-2002:     DRAM: Column Access (608) (Ins: lw $t4,608($zero))      $t4 = 0                                           
Cycle 2003:          add $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 2004:          slt $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 2005:          add $t3,$t1,$t3                                         $t3 = 4808                                        
Cycle 2006:          addi $t4,$t4,2436                                       $t4 = 2436                                        
Cycle 2007:          sub $t3,$t0,$t2                                         $t3 = 3000                                        
Cycle 2008:          slt $t3,$t0,$t1                                         $t3 = 1                                           
Cycle 2009:          mul $t1,$t1,$t1                                         $t1 = 23116864                                    
Cycle 2010:          mul $t3,$t2,$t3                                         $t3 = 0                                           
Cycle 2011:          sub $t2,$t1,$t2                                         $t2 = 23116864                                    
Cycle 2012:          slt $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 2013:          sw $t0,2220($zero)                                      DRAM: Request Issued                              
Cycle 2014-2023:     DRAM: Writeback row 0                                                                                     
Cycle 2024-2033:     DRAM: Activate row 2      (Ins: sw $t0,2220($zero))                                                       
Cycle 2034-2035:     DRAM: Column Access (172) (Ins: sw $t0,2220($zero))     Address 2220-2223 = 3000                          
Cycle 2036:          mul $t0,$t3,$t4                                         $t0 = 0                                           
Cycle 2037:          sub $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 2038:          slt $t0,$t0,$t2                                         $t0 = 0                                           
Cycle 2039:          slt $t4,$t2,$t1                                         $t4 = 1                                           
Cycle 2040:          mul $t4,$t4,$t3                                         $t4 = 0                                           
Cycle 2041:          add $t4,$t4,$t0                                         $t4 = 0                                           
Cycle 2042:          sub $t4,$t0,$t2                                         $t4 = 0                                           
Cycle 2043:          addi $t3,$t1,3412                                       $t3 = 23120276                                    
Cycle 2044:          sub $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 2045:          add $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 2046:          sub $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 2047:          mul $t4,$t0,$t1                                         $t4 = 0                                           
Cycle 2048:          mul $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 2049:          lw $t4,2064($zero)                                      DRAM: Request Issued                              
Cycle 2050-2051:     DRAM: Column Access (16) (Ins: lw $t4,2064($zero))      $t4 = 0                                           
Cycle 2052:          mul $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 2053:          sw $t2,3888($zero)                                      DRAM: Request Issued                              
Cycle 2054-2063:     DRAM: Writeback row 2                                                                                     
Cycle 2064-2073:     DRAM: Activate row 3      (Ins: sw $t2,3888($zero))                                                       
Cycle 2074-2075:     DRAM: Column Access (816) (Ins: sw $t2,3888($zero))     Address 3888-3891 = 0                             
Cycle 2076:          sw $t2,3304($zero)                                      DRAM: Request Issued                              
Cycle 2077-2078:     DRAM: Column Access (232) (Ins: sw $t2,3304($zero))     Address 3304-3307 = 0                             
Cycle 2079:          slt $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 2080:          lw $t1,3276($zero)                                      DRAM: Request Issued                              
Cycle 2081-2082:     DRAM: Column Access (204) (Ins: lw $t1,3276($zero))     $t1 = 0                                           
Cycle 2083:          add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 2084:          slt $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 2085:          mul $t2,$t0,$t3                                         $t2 = 0                                           
Cycle 2086:          addi $t0,$t0,1528                                       $t0 = 1528                                        
Cycle 2087:          mul $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 2088:          addi $t4,$t0,3904                                       $t4 = 5432                                        
Cycle 2089:          slt $t4,$t4,$t3                                         $t4 = 0                                           
Cycle 2090:          mul $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 2091:          addi $t1,$t3,1032                                       $t1 = 1032                                        
Cycle 2092:          addi $t3,$t3,336                                        $t3 = 336                                         
Cycle 2093:          addi $t0,$t1,2168                                       $t0 = 3200                                        
Cycle 2094:          mul $t0,$t4,$t1                                         $t0 = 0                                           
Cycle 2095:          add $t1,$t4,$t3                                         $t1 = 336                                         
Cycle 2096:          sw $t3,1868($zero)                                      DRAM: Request Issued                              
Cycle 2097-2106:     DRAM: Writeback row 3                                                                                     
Cycle 2107-2116:     DRAM: Activate row 1      (Ins: sw $t3,1868($zero))                                                       
Cycle 2117-2118:     DRAM: Column Access (844) (Ins: sw $t3,1868($zero))     Address 1868-1871 = 336                           
Cycle 2119:          add $t3,$t0,$t1                                         $t3 = 336                                         
Cycle 2120:          slt $t3,$t1,$t3                                         $t3 = 0                                           
Cycle 2121:          sw $t1,2004($zero)                                      DRAM: Request Issued                              
Cycle 2122-2123:     DRAM: Column Access (980) (Ins: sw $t1,2004($zero))     Address 2004-2007 = 336                           
Cycle 2124:          lw $t3,2168($zero)                                      DRAM: Request Issued                              
Cycle 2125-2134:     DRAM: Writeback row 1                                                                                     
Cycle 2135-2144:     DRAM: Activate row 2      (Ins: lw $t3,2168($zero))                                                       
Cycle 2145-2146:     DRAM: Column Access (120) (Ins: lw $t3,2168($zero))     $t3 = 0                                           
Cycle 2147:          sw $t3,2972($zero)                                      DRAM: Request Issued                              
Cycle 2148-2149:     DRAM: Column Access (924) (Ins: sw $t3,2972($zero))     Address 2972-2975 = 0                             
Cycle 2150:          sw $t2,2868($zero)                                      DRAM: Request Issued                              
Cycle 2151-2152:     DRAM: Column Access (820) (Ins: sw $t2,2868($zero))     Address 2868-2871 = 0                             
Cycle 2153:          slt $t4,$t1,$t3                                         $t4 = 0                                           
Cycle 2154:          addi $t2,$t2,2428                                       $t2 = 2428                                        
Cycle 2155:          add $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 2156:          slt $t1,$t4,$t0                                         $t1 = 0                                           
Cycle 2157:          sub $t1,$t2,$t3                                         $t1 = 2428                                        
Cycle 2158:          addi $t0,$t1,1876                                       $t0 = 4304                                        
Cycle 2159:          mul $t2,$t1,$t3                                         $t2 = 0                                           
Cycle 2160:          addi $t1,$t3,2596                                       $t1 = 2596                                        
Cycle 2161:          lw $t0,2280($zero)                                      DRAM: Request Issued                              
Cycle 2162-2163:     DRAM: Column Access (232) (Ins: lw $t0,2280($zero))     $t0 = 0                                           
Cycle 2164:          lw $t4,2452($zero)                                      DRAM: Request Issued                              
Cycle 2165-2166:     DRAM: Column Access (404) (Ins: lw $t4,2452($zero))     $t4 = 0                                           
Cycle 2167:          sw $t2,3640($zero)                                      DRAM: Request Issued                              
Cycle 2168-2177:     DRAM: Writeback row 2                                                                                     
Cycle 2178-2187:     DRAM: Activate row 3      (Ins: sw $t2,3640($zero))                                                       
Cycle 2188-2189:     DRAM: Column Access (568) (Ins: sw $t2,3640($zero))     Address 3640-3643 = 0                             
Cycle 2190:          slt $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 2191:          lw $t3,1844($zero)                                      DRAM: Request Issued                              
Cycle 2192-2201:     DRAM: Writeback row 3                                                                                     
Cycle 2202-2211:     DRAM: Activate row 1      (Ins: lw $t3,1844($zero))                                                       
Cycle 2212-2213:     DRAM: Column Access (820) (Ins: lw $t3,1844($zero))     $t3 = 0                                           
Cycle 2214:          slt $t3,$t0,$t1                                         $t3 = 1                                           
Cycle 2215:          addi $t2,$t2,1628                                       $t2 = 1628                                        
Cycle 2216:          addi $t1,$t0,2136                                       $t1 = 2136                                        
Cycle 2217:          sub $t4,$t1,$t0                                         $t4 = 2136                                        
Cycle 2218:          add $t2,$t1,$t2                                         $t2 = 3764                                        
Cycle 2219:          sub $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 2220:          lw $t3,336($zero)                                       DRAM: Request Issued                              
Cycle 2221-2230:     DRAM: Writeback row 1                                                                                     
Cycle 2231-2240:     DRAM: Activate row 0      (Ins: lw $t3,336($zero))                                                        
Cycle 2241-2242:     DRAM: Column Access (336) (Ins: lw $t3,336($zero))      $t3 = 0                                           
Cycle 2243:          add $t2,$t3,$t0                                         $t2 = 0                                           
Cycle 2244:          addi $t4,$t3,2624                                       $t4 = 2624                                        
Cycle 2245:          sub $t4,$t0,$t1                                         $t4 = -2136                                       
Cycle 2246:          add $t4,$t1,$t2                                         $t4 = 2136                                        
Cycle 2247:          sw $t1,3224($zero)                                      DRAM: Request Issued                              
Cycle 2248-2257:     DRAM: Writeback row 0                                                                                     
Cycle 2258-2267:     DRAM: Activate row 3      (Ins: sw $t1,3224($zero))                                                       
Cycle 2268-2269:     DRAM: Column Access (152) (Ins: sw $t1,3224($zero))     Address 3224-3227 = 2136                          
Cycle 2270:          mul $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 2271:          add $t4,$t4,$t1                                         $t4 = 2136                                        
Cycle 2272:          mul $t0,$t0,$t3                                         $t0 = 0                                           
Cycle 2273:          sub $t0,$t1,$t1                                         $t0 = 0                                           
Cycle 2274:          add $t1,$t0,$t2                                         $t1 = 0                                           
Cycle 2275:          addi $t4,$t4,2152                                       $t4 = 4288                                        
Cycle 2276:          sub $t0,$t1,$t4                                         $t0 = -4288                                       
Cycle 2277:          sub $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 2278:          sub $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 2279:          sub $t1,$t3,$t4                                         $t1 = 0                                           
Cycle 2280:          addi $t0,$t4,864                                        $t0 = 864                                         
Cycle 2281:          mul $t3,$t0,$t4                                         $t3 = 0                                           
Cycle 2282:          slt $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 2283:          lw $t2,852($zero)                                       DRAM: Request Issued                              
Cycle 2284-2293:     DRAM: Writeback row 3                                                                                     
Cycle 2294-2303:     DRAM: Activate row 0      (Ins: lw $t2,852($zero))                                                        
Cycle 2304-2305:     DRAM: Column Access (852) (Ins: lw $t2,852($zero))      $t2 = 0                                           
Cycle 2306:          sw $t0,1040($zero)                                      DRAM: Request Issued                              
Cycle 2307-2316:     DRAM: Writeback row 0                                                                                     
Cycle 2317-2326:     DRAM: Activate row 1     (Ins: sw $t0,1040($zero))                                                        
Cycle 2327-2328:     DRAM: Column Access (16) (Ins: sw $t0,1040($zero))      Address 1040-1043 = 864                           
Cycle 2329:          lw $t2,1296($zero)                                      DRAM: Request Issued                              
Cycle 2330-2331:     DRAM: Column Access (272) (Ins: lw $t2,1296($zero))     $t2 = 0                                           
Cycle 2332:          sw $t1,1284($zero)                                      DRAM: Request Issued                              
Cycle 2333-2334:     DRAM: Column Access (260) (Ins: sw $t1,1284($zero))     Address 1284-1287 = 0                             
Cycle 2335:          lw $t0,3448($zero)                                      DRAM: Request Issued                              
Cycle 2336-2345:     DRAM: Writeback row 1                                                                                     
Cycle 2346-2355:     DRAM: Activate row 3      (Ins: lw $t0,3448($zero))                                                       
Cycle 2356-2357:     DRAM: Column Access (376) (Ins: lw $t0,3448($zero))     $t0 = 0                                           
Cycle 2358:          sw $t0,912($zero)                                       DRAM: Request Issued                              
Cycle 2359-2368:     DRAM: Writeback row 3                                                                                     
Cycle 2369-2378:     DRAM: Activate row 0      (Ins: sw $t0,912($zero))                                                        
Cycle 2379-2380:     DRAM: Column Access (912) (Ins: sw $t0,912($zero))      Address 912-915 = 0                               
Cycle 2381:          slt $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 2382:          sub $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 2383:          sub $t0,$t2,$t0                                         $t0 = 0                                           
Cycle 2384:          sub $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 2385:          slt $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 2386:          lw $t3,1964($zero)                                      DRAM: Request Issued                              
Cycle 2387-2396:     DRAM: Writeback row 0                                                                                     
Cycle 2397-2406:     DRAM: Activate row 1      (Ins: lw $t3,1964($zero))                                                       
Cycle 2407-2408:     DRAM: Column Access (940) (Ins: lw $t3,1964($zero))     $t3 = 0                                           
Cycle 2409:          sub $t1,$t3,$t1                                         $t1 = 0                                           
Cycle 2410:          slt $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 2411:          lw $t0,3944($zero)                                      DRAM: Request Issued                              
Cycle 2412-2421:     DRAM: Writeback row 1                                                                                     
Cycle 2422-2431:     DRAM: Activate row 3      (Ins: lw $t0,3944($zero))                                                       
Cycle 2432-2433:     DRAM: Column Access (872) (Ins: lw $t0,3944($zero))     $t0 = 0                                           
Cycle 2434:          sw $t0,616($zero)                                       DRAM: Request Issued                              
Cycle 2435-2444:     DRAM: Writeback row 3                                                                                     
Cycle 2445-2454:     DRAM: Activate row 0      (Ins: sw $t0,616($zero))                                                        
Cycle 2455-2456:     DRAM: Column Access (616) (Ins: sw $t0,616($zero))      Address 616-619 = 0                               
Cycle 2457:          slt $t0,$t3,$t1                                         $t0 = 0                                           
Cycle 2458:          slt $t4,$t0,$t4                                         $t4 = 0                                           
Cycle 2459:          sw $t0,460($zero)                                       DRAM: Request Issued                              
Cycle 2460-2461:     DRAM: Column Access (460) (Ins: sw $t0,460($zero))      Address 460-463 = 0                               
Cycle 2462:          addi $t4,$t2,3312                                       $t4 = 3312                                        
Cycle 2463:          lw $t4,500($zero)                                       DRAM: Request Issued                              
Cycle 2464-2465:     DRAM: Column Access (500) (Ins: lw $t4,500($zero))      $t4 = 0                                           
Cycle 2466:          add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 2467:          sub $t0,$t2,$t3                                         $t0 = 0                                           
Cycle 2468:          slt $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 2469:          addi $t0,$t0,1416                                       $t0 = 1416                                        
Cycle 2470:          add $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 2471:          mul $t0,$t4,$t0                                         $t0 = 0                                           
Cycle 2472:          mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 2473:          sw $t2,772($zero)                                       DRAM: Request Issued                              
Cycle 2474-2475:     DRAM: Column Access (772) (Ins: sw $t2,772($zero))      Address 772-775 = 0                               
Cycle 2476:          lw $t0,1524($zero)                                      DRAM: Request Issued                              
Cycle 2477-2486:     DRAM: Writeback row 0                                                                                     
Cycle 2487-2496:     DRAM: Activate row 1      (Ins: lw $t0,1524($zero))                                                       
Cycle 2497-2498:     DRAM: Column Access (500) (Ins: lw $t0,1524($zero))     $t0 = 0                                           
Cycle 2499:          sw $t1,1852($zero)                                      DRAM: Request Issued                              
Cycle 2500-2501:     DRAM: Column Access (828) (Ins: sw $t1,1852($zero))     Address 1852-1855 = 0                             
Cycle 2502:          lw $t1,1868($zero)                                      DRAM: Request Issued                              
Cycle 2503-2504:     DRAM: Column Access (844) (Ins: lw $t1,1868($zero))     $t1 = 336                                         
Cycle 2505:          add $t0,$t1,$t1                                         $t0 = 672                                         
Cycle 2506:          addi $t0,$t4,848                                        $t0 = 848                                         
Cycle 2507:          add $t3,$t4,$t1                                         $t3 = 336                                         
Cycle 2508:          sub $t2,$t1,$t4                                         $t2 = 336                                         
Cycle 2509:          sw $t4,1468($zero)                                      DRAM: Request Issued                              
Cycle 2510-2511:     DRAM: Column Access (444) (Ins: sw $t4,1468($zero))     Address 1468-1471 = 0                             
Cycle 2512:          addi $t0,$t1,1304                                       $t0 = 1640                                        
Cycle 2513:          addi $t0,$t0,2472                                       $t0 = 4112                                        
Cycle 2514:          addi $t3,$t3,3068                                       $t3 = 3404                                        
Cycle 2515:          lw $t4,3272($zero)                                      DRAM: Request Issued                              
Cycle 2516-2525:     DRAM: Writeback row 1                                                                                     
Cycle 2526-2535:     DRAM: Activate row 3      (Ins: lw $t4,3272($zero))                                                       
Cycle 2536-2537:     DRAM: Column Access (200) (Ins: lw $t4,3272($zero))     $t4 = 0                                           
Cycle 2538:          slt $t4,$t4,$t1                                         $t4 = 1                                           
Cycle 2539:          sub $t2,$t2,$t3                                         $t2 = -3068                                       
Cycle 2540:          add $t4,$t0,$t1                                         $t4 = 4448                                        
Cycle 2541:          lw $t4,3996($zero)                                      DRAM: Request Issued                              
Cycle 2542-2543:     DRAM: Column Access (924) (Ins: lw $t4,3996($zero))     $t4 = 0                                           
Cycle 2544:          mul $t3,$t2,$t1                                         $t3 = -1030848                                    
Cycle 2545:          add $t3,$t2,$t3                                         $t3 = -1033916                                    
Cycle 2546:          sub $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 2547:          slt $t0,$t2,$t4                                         $t0 = 0                                           
Cycle 2548:          mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 2549:          add $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 2550:          mul $t4,$t4,$t1                                         $t4 = 0                                           
Cycle 2551:          addi $t1,$t1,2936                                       $t1 = 3272                                        
Cycle 2552:          lw $t0,2648($zero)                                      DRAM: Request Issued                              
Cycle 2553-2562:     DRAM: Writeback row 3                                                                                     
Cycle 2563-2572:     DRAM: Activate row 2      (Ins: lw $t0,2648($zero))                                                       
Cycle 2573-2574:     DRAM: Column Access (600) (Ins: lw $t0,2648($zero))     $t0 = 0                                           
Cycle 2575:          slt $t0,$t1,$t2                                         $t0 = 0                                           
Cycle 2576:          mul $t0,$t2,$t1                                         $t0 = 0                                           
Cycle 2577:          mul $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 2578:          sw $t1,16($zero)                                        DRAM: Request Issued                              
Cycle 2579-2588:     DRAM: Writeback row 2                                                                                     
Cycle 2589-2598:     DRAM: Activate row 0     (Ins: sw $t1,16($zero))                                                          
Cycle 2599-2600:     DRAM: Column Access (16) (Ins: sw $t1,16($zero))        Address 16-19 = 3272                              
Cycle 2601:          sw $t3,148($zero)                                       DRAM: Request Issued                              
Cycle 2602-2603:     DRAM: Column Access (148) (Ins: sw $t3,148($zero))      Address 148-151 = 0                               
Cycle 2604:          lw $t4,604($zero)                                       DRAM: Request Issued                              
Cycle 2605-2606:     DRAM: Column Access (604) (Ins: lw $t4,604($zero))      $t4 = 0                                           
Cycle 2607:          addi $t1,$t1,776                                        $t1 = 4048                                        
Cycle 2608:          mul $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 2609:          addi $t2,$t1,3428                                       $t2 = 7476                                        
Cycle 2610:          slt $t3,$t3,$t2                                         $t3 = 1                                           
Cycle 2611:          add $t2,$t1,$t2                                         $t2 = 11524                                       
Cycle 2612:          mul $t2,$t2,$t0                                         $t2 = 0                                           
Cycle 2613:          add $t2,$t1,$t3                                         $t2 = 4049                                        
Cycle 2614:          slt $t1,$t3,$t1                                         $t1 = 1                                           
Cycle 2615:          mul $t3,$t4,$t3                                         $t3 = 0                                           
Cycle 2616:          sw $t4,3652($zero)                                      DRAM: Request Issued                              
Cycle 2617-2626:     DRAM: Writeback row 0                                                                                     
Cycle 2627-2636:     DRAM: Activate row 3      (Ins: sw $t4,3652($zero))                                                       
Cycle 2637-2638:     DRAM: Column Access (580) (Ins: sw $t4,3652($zero))     Address 3652-3655 = 0                             
Cycle 2639:          sw $t2,3376($zero)                                      DRAM: Request Issued                              
Cycle 2640-2641:     DRAM: Column Access (304) (Ins: sw $t2,3376($zero))     Address 3376-3379 = 4049                          
Cycle 2642:          addi $t4,$t0,2700                                       $t4 = 2700                                        
Cycle 2643:          slt $t4,$t2,$t1                                         $t4 = 0                                           
Cycle 2644:          sw $t2,1920($zero)                                      DRAM: Request Issued                              
Cycle 2645-2654:     DRAM: Writeback row 3                                                                                     
Cycle 2655-2664:     DRAM: Activate row 1      (Ins: sw $t2,1920($zero))                                                       
Cycle 2665-2666:     DRAM: Column Access (896) (Ins: sw $t2,1920($zero))     Address 1920-1923 = 4049                          
Cycle 2667:          sw $t0,1180($zero)                                      DRAM: Request Issued                              
Cycle 2668-2669:     DRAM: Column Access (156) (Ins: sw $t0,1180($zero))     Address 1180-1183 = 0                             
Cycle 2670:          lw $t3,1044($zero)                                      DRAM: Request Issued                              
Cycle 2671-2672:     DRAM: Column Access (20) (Ins: lw $t3,1044($zero))      $t3 = 0                                           
Cycle 2673:          sub $t2,$t0,$t4                                         $t2 = 0                                           
Cycle 2674:          mul $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 2675:          lw $t2,3220($zero)                                      DRAM: Request Issued                              
Cycle 2676-2685:     DRAM: Writeback row 1                                                                                     
Cycle 2686-2695:     DRAM: Activate row 3      (Ins: lw $t2,3220($zero))                                                       
Cycle 2696-2697:     DRAM: Column Access (148) (Ins: lw $t2,3220($zero))     $t2 = 0                                           
Cycle 2698:          addi $t2,$t2,460                                        $t2 = 460                                         
Cycle 2699:          addi $t4,$t2,1400                                       $t4 = 1860                                        
Cycle 2700:          add $t0,$t0,$t3                                         $t0 = 0                                           
Cycle 2701:          slt $t3,$t4,$t0                                         $t3 = 0                                           
Cycle 2702:          slt $t3,$t1,$t4                                         $t3 = 1                                           
Cycle 2703:          mul $t4,$t4,$t1                                         $t4 = 0                                           
Cycle 2704:          mul $t4,$t1,$t2                                         $t4 = 0                                           
Cycle 2705:          add $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 2706:          sw $t1,964($zero)                                       DRAM: Request Issued                              
Cycle 2707-2716:     DRAM: Writeback row 3                                                                                     
Cycle 2717-2726:     DRAM: Activate row 0      (Ins: sw $t1,964($zero))                                                        
Cycle 2727-2728:     DRAM: Column Access (964) (Ins: sw $t1,964($zero))      Address 964-967 = 0                               
Cycle 2729:          add $t1,$t1,$t2                                         $t1 = 460                                         
Cycle 2730:          sub $t4,$t2,$t2                                         $t4 = 0                                           
Cycle 2731:          sw $t2,2492($zero)                                      DRAM: Request Issued                              
Cycle 2732-2741:     DRAM: Writeback row 0                                                                                     
Cycle 2742-2751:     DRAM: Activate row 2      (Ins: sw $t2,2492($zero))                                                       
Cycle 2752-2753:     DRAM: Column Access (444) (Ins: sw $t2,2492($zero))     Address 2492-2495 = 460                           
Cycle 2754:          slt $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 2755:          mul $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 2756:          slt $t4,$t0,$t2                                         $t4 = 0                                           
Cycle 2757:          add $t2,$t0,$t1                                         $t2 = 460                                         
Cycle 2758:          mul $t2,$t2,$t2                                         $t2 = 211600                                      
Cycle 2759:          lw $t4,2268($zero)                                      DRAM: Request Issued                              
Cycle 2760-2761:     DRAM: Column Access (220) (Ins: lw $t4,2268($zero))     $t4 = 0                                           
Cycle 2762:          add $t3,$t0,$t0                                         $t3 = 0                                           
Cycle 2763:          slt $t0,$t3,$t1                                         $t0 = 1                                           
Cycle 2764:          add $t1,$t4,$t1                                         $t1 = 460                                         
Cycle 2765:          sw $t4,1316($zero)                                      DRAM: Request Issued                              
Cycle 2766-2775:     DRAM: Writeback row 2                                                                                     
Cycle 2776-2785:     DRAM: Activate row 1      (Ins: sw $t4,1316($zero))                                                       
Cycle 2786-2787:     DRAM: Column Access (292) (Ins: sw $t4,1316($zero))     Address 1316-1319 = 0                             
Cycle 2788:          sw $t2,1244($zero)                                      DRAM: Request Issued                              
Cycle 2789-2790:     DRAM: Column Access (220) (Ins: sw $t2,1244($zero))     Address 1244-1247 = 211600                        
Cycle 2791:          add $t4,$t4,$t3                                         $t4 = 0                                           
Cycle 2792:          addi $t0,$t1,220                                        $t0 = 680                                         
Cycle 2793:          mul $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 2794:          slt $t1,$t3,$t0                                         $t1 = 1                                           
Cycle 2795:          sub $t3,$t1,$t1                                         $t3 = 0                                           
Cycle 2796:          lw $t2,200($zero)                                       DRAM: Request Issued                              
Cycle 2797-2806:     DRAM: Writeback row 1                                                                                     
Cycle 2807-2816:     DRAM: Activate row 0      (Ins: lw $t2,200($zero))                                                        
Cycle 2817-2818:     DRAM: Column Access (200) (Ins: lw $t2,200($zero))      $t2 = 0                                           
Cycle 2819:          slt $t2,$t1,$t0                                         $t2 = 1                                           
Cycle 2820:          addi $t1,$t3,1604                                       $t1 = 1604                                        
Cycle 2821:          mul $t1,$t3,$t2                                         $t1 = 0                                           
Cycle 2822:          lw $t4,2544($zero)                                      DRAM: Request Issued                              
Cycle 2823-2832:     DRAM: Writeback row 0                                                                                     
Cycle 2833-2842:     DRAM: Activate row 2      (Ins: lw $t4,2544($zero))                                                       
Cycle 2843-2844:     DRAM: Column Access (496) (Ins: lw $t4,2544($zero))     $t4 = 0                                           
Cycle 2845:          sw $t4,3944($zero)                                      DRAM: Request Issued                              
Cycle 2846-2855:     DRAM: Writeback row 2                                                                                     
Cycle 2856-2865:     DRAM: Activate row 3      (Ins: sw $t4,3944($zero))                                                       
Cycle 2866-2867:     DRAM: Column Access (872) (Ins: sw $t4,3944($zero))     Address 3944-3947 = 0                             
Cycle 2868:          mul $t4,$t3,$t4                                         $t4 = 0                                           
Cycle 2869:          sub $t2,$t3,$t0                                         $t2 = -680                                        
Cycle 2870:          lw $t4,3328($zero)                                      DRAM: Request Issued                              
Cycle 2871-2872:     DRAM: Column Access (256) (Ins: lw $t4,3328($zero))     $t4 = 0                                           
Cycle 2873:          addi $t3,$t0,2492                                       $t3 = 3172                                        
Cycle 2874:          lw $t1,2376($zero)                                      DRAM: Request Issued                              
Cycle 2875-2884:     DRAM: Writeback row 3                                                                                     
Cycle 2885-2894:     DRAM: Activate row 2      (Ins: lw $t1,2376($zero))                                                       
Cycle 2895-2896:     DRAM: Column Access (328) (Ins: lw $t1,2376($zero))     $t1 = 0                                           
Cycle 2897:          slt $t2,$t1,$t0                                         $t2 = 1                                           
Cycle 2898:          slt $t0,$t2,$t0                                         $t0 = 1                                           
Cycle 2899:          lw $t0,1372($zero)                                      DRAM: Request Issued                              
Cycle 2900-2909:     DRAM: Writeback row 2                                                                                     
Cycle 2910-2919:     DRAM: Activate row 1      (Ins: lw $t0,1372($zero))                                                       
Cycle 2920-2921:     DRAM: Column Access (348) (Ins: lw $t0,1372($zero))     $t0 = 0                                           
Cycle 2922:          sw $t4,1424($zero)                                      DRAM: Request Issued                              
Cycle 2923-2924:     DRAM: Column Access (400) (Ins: sw $t4,1424($zero))     Address 1424-1427 = 0                             
Cycle 2925:          slt $t1,$t0,$t1                                         $t1 = 0                                           
Cycle 2926:          add $t3,$t3,$t4                                         $t3 = 3172                                        
Cycle 2927:          mul $t0,$t0,$t1                                         $t0 = 0                                           
Cycle 2928:          slt $t4,$t0,$t2                                         $t4 = 1                                           
Cycle 2929:          lw $t3,68($zero)                                        DRAM: Request Issued                              
Cycle 2930-2939:     DRAM: Writeback row 1                                                                                     
Cycle 2940-2949:     DRAM: Activate row 0     (Ins: lw $t3,68($zero))                                                          
Cycle 2950-2951:     DRAM: Column Access (68) (Ins: lw $t3,68($zero))        $t3 = 0                                           
Cycle 2952:          sw $t4,84($zero)                                        DRAM: Request Issued                              
Cycle 2953-2954:     DRAM: Column Access (84) (Ins: sw $t4,84($zero))        Address 84-87 = 1                                 
Cycle 2955:          lw $t3,2796($zero)                                      DRAM: Request Issued                              
Cycle 2956-2965:     DRAM: Writeback row 0                                                                                     
Cycle 2966-2975:     DRAM: Activate row 2      (Ins: lw $t3,2796($zero))                                                       
Cycle 2976-2977:     DRAM: Column Access (748) (Ins: lw $t3,2796($zero))     $t3 = 0                                           
Cycle 2978:          addi $t3,$t2,3516                                       $t3 = 3517                                        
Cycle 2979:          add $t3,$t1,$t2                                         $t3 = 1                                           
Cycle 2980:          sub $t2,$t3,$t0                                         $t2 = 1                                           
Cycle 2981:          addi $t4,$t1,1144                                       $t4 = 1144                                        
Cycle 2982:          mul $t0,$t0,$t2                                         $t0 = 0                                           
Cycle 2983:          add $t3,$t3,$t3                                         $t3 = 2                                           
Cycle 2984:          sub $t0,$t4,$t1                                         $t0 = 1144                                        
Cycle 2985:          sub $t1,$t3,$t2                                         $t1 = 1                                           
Cycle 2986:          slt $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 2987:          addi $t0,$t1,3196                                       $t0 = 3197                                        
Cycle 2988:          sw $t0,2428($zero)                                      DRAM: Request Issued                              
Cycle 2989-2990:     DRAM: Column Access (380) (Ins: sw $t0,2428($zero))     Address 2428-2431 = 3197                          
Cycle 2991:          add $t2,$t2,$t0                                         $t2 = 3198                                        
Cycle 2992:          sw $t1,3632($zero)                                      DRAM: Request Issued                              
Cycle 2993-3002:     DRAM: Writeback row 2                                                                                     
Cycle 3003-3012:     DRAM: Activate row 3      (Ins: sw $t1,3632($zero))                                                       
Cycle 3013-3014:     DRAM: Column Access (560) (Ins: sw $t1,3632($zero))     Address 3632-3635 = 1                             
Cycle 3015:          mul $t1,$t2,$t0                                         $t1 = 10224006                                    
Cycle 3016:          mul $t1,$t2,$t4                                         $t1 = 0                                           
Cycle 3017:          mul $t2,$t3,$t2                                         $t2 = 6396                                        
Cycle 3018:          add $t4,$t3,$t2                                         $t4 = 6398                                        
Cycle 3019:          addi $t4,$t4,2344                                       $t4 = 8742                                        
Cycle 3020:          lw $t1,560($zero)                                       DRAM: Request Issued                              
Cycle 3021-3030:     DRAM: Writeback row 3                                                                                     
Cycle 3031-3040:     DRAM: Activate row 0      (Ins: lw $t1,560($zero))                                                        
Cycle 3041-3042:     DRAM: Column Access (560) (Ins: lw $t1,560($zero))      $t1 = 0                                           
Cycle 3043:          add $t2,$t1,$t3                                         $t2 = 2                                           
Cycle 3044:          slt $t3,$t1,$t1                                         $t3 = 0                                           
Cycle 3045:          sw $t3,744($zero)                                       DRAM: Request Issued                              
Cycle 3046-3047:     DRAM: Column Access (744) (Ins: sw $t3,744($zero))      Address 744-747 = 0                               
Cycle 3048:          slt $t4,$t0,$t4                                         $t4 = 1                                           
Cycle 3049:          sub $t3,$t4,$t1                                         $t3 = 1                                           
Cycle 3050:          mul $t4,$t4,$t2                                         $t4 = 2                                           
Cycle 3051:          lw $t2,720($zero)                                       DRAM: Request Issued                              
Cycle 3052-3053:     DRAM: Column Access (720) (Ins: lw $t2,720($zero))      $t2 = 0                                           
Cycle 3054:          addi $t2,$t3,844                                        $t2 = 845                                         
Cycle 3055:          slt $t4,$t3,$t1                                         $t4 = 0                                           
Cycle 3056:          lw $t1,1684($zero)                                      DRAM: Request Issued                              
Cycle 3057-3066:     DRAM: Writeback row 0                                                                                     
Cycle 3067-3076:     DRAM: Activate row 1      (Ins: lw $t1,1684($zero))                                                       
Cycle 3077-3078:     DRAM: Column Access (660) (Ins: lw $t1,1684($zero))     $t1 = 0                                           
Cycle 3079:          sw $t3,1652($zero)                                      DRAM: Request Issued                              
Cycle 3080-3081:     DRAM: Column Access (628) (Ins: sw $t3,1652($zero))     Address 1652-1655 = 1                             
Cycle 3082:          addi $t4,$t1,2676                                       $t4 = 2676                                        
Cycle 3083:          slt $t2,$t3,$t4                                         $t2 = 1                                           
Cycle 3084:          sw $t1,1236($zero)                                      DRAM: Request Issued                              
Cycle 3085-3086:     DRAM: Column Access (212) (Ins: sw $t1,1236($zero))     Address 1236-1239 = 0                             
Cycle 3087:          slt $t3,$t4,$t0                                         $t3 = 1                                           
Cycle 3088:          mul $t3,$t4,$t4                                         $t3 = 7160976                                     
Cycle 3089:          addi $t1,$t4,1924                                       $t1 = 4600                                        
Cycle 3090:          sub $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 3091:          addi $t1,$t4,2080                                       $t1 = 4756                                        
Cycle 3092:          add $t4,$t2,$t2                                         $t4 = 2                                           
Cycle 3093:          add $t1,$t2,$t0                                         $t1 = 3198                                        
Cycle 3094:          sub $t0,$t3,$t0                                         $t0 = 7157779                                     
Cycle 3095:          slt $t3,$t2,$t4                                         $t3 = 1                                           
Cycle 3096:          sub $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 3097:          addi $t4,$t0,3068                                       $t4 = 7160847                                     
Cycle 3098:          add $t3,$t3,$t3                                         $t3 = 2                                           
Cycle 3099:          mul $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 3100:          addi $t2,$t1,444                                        $t2 = 3642                                        
Cycle 3101:          add $t3,$t1,$t3                                         $t3 = 3198                                        
Cycle 3102:          slt $t4,$t2,$t2                                         $t4 = 0                                           
Cycle 3103:          slt $t3,$t0,$t4                                         $t3 = 0                                           
Cycle 3104:          sub $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 3105:          slt $t2,$t3,$t2                                         $t2 = 1                                           
Cycle 3106:          slt $t1,$t3,$t2                                         $t1 = 1                                           
Cycle 3107:          add $t3,$t1,$t1                                         $t3 = 2                                           
Cycle 3108:          addi $t3,$t3,212                                        $t3 = 214                                         
Cycle 3109:          sw $t0,2792($zero)                                      DRAM: Request Issued                              
Cycle 3110-3119:     DRAM: Writeback row 1                                                                                     
Cycle 3120-3129:     DRAM: Activate row 2      (Ins: sw $t0,2792($zero))                                                       
Cycle 3130-3131:     DRAM: Column Access (744) (Ins: sw $t0,2792($zero))     Address 2792-2795 = 7157779                       
Cycle 3132:          mul $t0,$t3,$t0                                         $t0 = 1531764706                                  
Cycle 3133:          slt $t0,$t4,$t3                                         $t0 = 1                                           
Cycle 3134:          lw $t2,1568($zero)                                      DRAM: Request Issued                              
Cycle 3135-3144:     DRAM: Writeback row 2                                                                                     
Cycle 3145-3154:     DRAM: Activate row 1      (Ins: lw $t2,1568($zero))                                                       
Cycle 3155-3156:     DRAM: Column Access (544) (Ins: lw $t2,1568($zero))     $t2 = 0                                           
Cycle 3157:          lw $t1,1664($zero)                                      DRAM: Request Issued                              
Cycle 3158-3159:     DRAM: Column Access (640) (Ins: lw $t1,1664($zero))     $t1 = 0                                           
Cycle 3160:          addi $t2,$t2,68                                         $t2 = 69                                          
Cycle 3161:          add $t4,$t0,$t3                                         $t4 = 215                                         
Cycle 3162:          sw $t1,1288($zero)                                      DRAM: Request Issued                              
Cycle 3163-3164:     DRAM: Column Access (264) (Ins: sw $t1,1288($zero))     Address 1288-1291 = 0                             
Cycle 3165:          sw $t0,1596($zero)                                      DRAM: Request Issued                              
Cycle 3166-3167:     DRAM: Column Access (572) (Ins: sw $t0,1596($zero))     Address 1596-1599 = 1                             
Cycle 3168:          addi $t2,$t4,1992                                       $t2 = 2207                                        
Cycle 3169:          lw $t2,1420($zero)                                      DRAM: Request Issued                              
Cycle 3170-3171:     DRAM: Column Access (396) (Ins: lw $t2,1420($zero))     $t2 = 0                                           
Cycle 3172:          lw $t2,520($zero)                                       DRAM: Request Issued                              
Cycle 3173-3182:     DRAM: Writeback row 1                                                                                     
Cycle 3183-3192:     DRAM: Activate row 0      (Ins: lw $t2,520($zero))                                                        
Cycle 3193-3194:     DRAM: Column Access (520) (Ins: lw $t2,520($zero))      $t2 = 0                                           
Cycle 3195:          lw $t3,96($zero)                                        DRAM: Request Issued                              
Cycle 3196-3197:     DRAM: Column Access (96) (Ins: lw $t3,96($zero))        $t3 = 2912                                        
Cycle 3198:          addi $t3,$t2,2752                                       $t3 = 2752                                        
Cycle 3199:          add $t1,$t3,$t4                                         $t1 = 2967                                        
Cycle 3200:          mul $t3,$t1,$t2                                         $t3 = 0                                           
Cycle 3201:          mul $t4,$t3,$t2                                         $t4 = 0                                           
Cycle 3202:          sw $t2,264($zero)                                       DRAM: Request Issued                              
Cycle 3203-3204:     DRAM: Column Access (264) (Ins: sw $t2,264($zero))      Address 264-267 = 0                               
Cycle 3205:          addi $t4,$t4,312                                        $t4 = 312                                         
Cycle 3206:          slt $t3,$t4,$t3                                         $t3 = 0                                           
Cycle 3207:          slt $t0,$t2,$t3                                         $t0 = 0                                           
Cycle 3208:          addi $t0,$t3,2500                                       $t0 = 2500                                        
Cycle 3209:          slt $t1,$t2,$t3                                         $t1 = 0                                           
Cycle 3210:          slt $t2,$t4,$t0                                         $t2 = 1                                           
Cycle 3211:          add $t2,$t2,$t1                                         $t2 = 1                                           
Cycle 3212:          addi $t2,$t4,3152                                       $t2 = 3464                                        
Cycle 3213:          addi $t1,$t2,2784                                       $t1 = 6248                                        
Cycle 3214:          add $t2,$t4,$t4                                         $t2 = 624                                         
Cycle 3215:          slt $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 3216:          mul $t2,$t3,$t0                                         $t2 = 0                                           
Cycle 3217:          slt $t2,$t1,$t0                                         $t2 = 0                                           
Cycle 3218:          lw $t2,3592($zero)                                      DRAM: Request Issued                              
Cycle 3219-3228:     DRAM: Writeback row 0                                                                                     
Cycle 3229-3238:     DRAM: Activate row 3      (Ins: lw $t2,3592($zero))                                                       
Cycle 3239-3240:     DRAM: Column Access (520) (Ins: lw $t2,3592($zero))     $t2 = 0                                           
Cycle 3241:          addi $t2,$t2,124                                        $t2 = 124                                         
Cycle 3242:          addi $t1,$t1,1200                                       $t1 = 7448                                        
Cycle 3243:          add $t0,$t2,$t4                                         $t0 = 436                                         
Cycle 3244:          addi $t2,$t0,992                                        $t2 = 1428                                        
Cycle 3245:          slt $t4,$t4,$t1                                         $t4 = 1                                           
Cycle 3246:          mul $t0,$t0,$t2                                         $t0 = 622608                                      
Cycle 3247:          addi $t3,$t3,372                                        $t3 = 372                                         
Cycle 3248:          slt $t0,$t3,$t0                                         $t0 = 1                                           
Cycle 3249:          lw $t2,0($zero)                                         DRAM: Request Issued                              
Cycle 3250-3259:     DRAM: Writeback row 3                                                                                     
Cycle 3260-3269:     DRAM: Activate row 0    (Ins: lw $t2,0($zero))                                                            
Cycle 3270-3271:     DRAM: Column Access (0) (Ins: lw $t2,0($zero))          $t2 = 0                                           
Cycle 3272:          sub $t2,$t2,$t3                                         $t2 = -372                                        
Cycle 3273:          sub $t4,$t4,$t1                                         $t4 = -7447                                       
Cycle 3274:          sw $t3,3796($zero)                                      DRAM: Request Issued                              
Cycle 3275-3284:     DRAM: Writeback row 0                                                                                     
Cycle 3285-3294:     DRAM: Activate row 3      (Ins: sw $t3,3796($zero))                                                       
Cycle 3295-3296:     DRAM: Column Access (724) (Ins: sw $t3,3796($zero))     Address 3796-3799 = 372                           
Cycle 3297:          lw $t3,2068($zero)                                      DRAM: Request Issued                              
Cycle 3298-3307:     DRAM: Writeback row 3                                                                                     
Cycle 3308-3317:     DRAM: Activate row 2     (Ins: lw $t3,2068($zero))                                                        
Cycle 3318-3319:     DRAM: Column Access (20) (Ins: lw $t3,2068($zero))      $t3 = 0                                           
Cycle 3320:          slt $t2,$t2,$t3                                         $t2 = 1                                           
Cycle 3321:          add $t2,$t0,$t4                                         $t2 = -7446                                       
Cycle 3322:          add $t1,$t0,$t0                                         $t1 = 2                                           
Cycle 3323:          sw $t3,2152($zero)                                      DRAM: Request Issued                              
Cycle 3324-3325:     DRAM: Column Access (104) (Ins: sw $t3,2152($zero))     Address 2152-2155 = 0                             
Cycle 3326:          add $t2,$t1,$t1                                         $t2 = 4                                           
Cycle 3327:          lw $t0,1628($zero)                                      DRAM: Request Issued                              
Cycle 3328-3337:     DRAM: Writeback row 2                                                                                     
Cycle 3338-3347:     DRAM: Activate row 1      (Ins: lw $t0,1628($zero))                                                       
Cycle 3348-3349:     DRAM: Column Access (604) (Ins: lw $t0,1628($zero))     $t0 = 0                                           
Cycle 3350:          slt $t4,$t3,$t0                                         $t4 = 0                                           
Cycle 3351:          lw $t1,3400($zero)                                      DRAM: Request Issued                              
Cycle 3352-3361:     DRAM: Writeback row 1                                                                                     
Cycle 3362-3371:     DRAM: Activate row 3      (Ins: lw $t1,3400($zero))                                                       
Cycle 3372-3373:     DRAM: Column Access (328) (Ins: lw $t1,3400($zero))     $t1 = 0                                           
Cycle 3374:          add $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 3375:          sw $t3,3156($zero)                                      DRAM: Request Issued                              
Cycle 3376-3377:     DRAM: Column Access (84) (Ins: sw $t3,3156($zero))      Address 3156-3159 = 0                             
Cycle 3378:          mul $t3,$t4,$t4                                         $t3 = 0                                           
Cycle 3379:          slt $t3,$t3,$t2                                         $t3 = 0                                           
Cycle 3380:          add $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 3381:          sub $t0,$t3,$t2                                         $t0 = 0                                           
Cycle 3382:          sub $t3,$t1,$t0                                         $t3 = 0                                           
Cycle 3383:          addi $t2,$t2,2344                                       $t2 = 2344                                        
Cycle 3384:          mul $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 3385:          mul $t0,$t1,$t4                                         $t0 = 0                                           
Cycle 3386:          sw $t1,3596($zero)                                      DRAM: Request Issued                              
Cycle 3387-3388:     DRAM: Column Access (524) (Ins: sw $t1,3596($zero))     Address 3596-3599 = 0                             
Cycle 3389:          mul $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 3390:          addi $t4,$t1,3968                                       $t4 = 3968                                        
Cycle 3391:          addi $t2,$t3,408                                        $t2 = 408                                         
Cycle 3392:          lw $t4,660($zero)                                       DRAM: Request Issued                              
Cycle 3393-3402:     DRAM: Writeback row 3                                                                                     
Cycle 3403-3412:     DRAM: Activate row 0      (Ins: lw $t4,660($zero))                                                        
Cycle 3413-3414:     DRAM: Column Access (660) (Ins: lw $t4,660($zero))      $t4 = 0                                           
Cycle 3415:          sw $t1,928($zero)                                       DRAM: Request Issued                              
Cycle 3416-3417:     DRAM: Column Access (928) (Ins: sw $t1,928($zero))      Address 928-931 = 0                               
Cycle 3418:          sw $t0,616($zero)                                       DRAM: Request Issued                              
Cycle 3419-3420:     DRAM: Column Access (616) (Ins: sw $t0,616($zero))      Address 616-619 = 0                               
Cycle 3421:          addi $t0,$t4,3244                                       $t0 = 7212                                        
Cycle 3422:          slt $t4,$t2,$t0                                         $t4 = 1                                           
Cycle 3423:          mul $t1,$t1,$t3                                         $t1 = 0                                           
Cycle 3424:          slt $t3,$t4,$t0                                         $t3 = 1                                           
Cycle 3425:          mul $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 3426:          mul $t2,$t2,$t1                                         $t2 = 0                                           
Cycle 3427:          addi $t3,$t4,3224                                       $t3 = 3225                                        
Cycle 3428:          add $t0,$t0,$t4                                         $t0 = 2                                           
Cycle 3429:          sw $t4,3628($zero)                                      DRAM: Request Issued                              
Cycle 3430-3439:     DRAM: Writeback row 0                                                                                     
Cycle 3440-3449:     DRAM: Activate row 3      (Ins: sw $t4,3628($zero))                                                       
Cycle 3450-3451:     DRAM: Column Access (556) (Ins: sw $t4,3628($zero))     Address 3628-3631 = 1                             
Cycle 3452:          lw $t4,3924($zero)                                      DRAM: Request Issued                              
Cycle 3453-3454:     DRAM: Column Access (852) (Ins: lw $t4,3924($zero))     $t4 = 0                                           
Cycle 3455:          slt $t4,$t3,$t3                                         $t4 = 0                                           
Cycle 3456:          add $t1,$t0,$t1                                         $t1 = 2                                           
Cycle 3457:          add $t4,$t4,$t4                                         $t4 = 0                                           
Cycle 3458:          addi $t0,$t4,2280                                       $t0 = 2280                                        
Cycle 3459:          sub $t4,$t0,$t1                                         $t4 = 2278                                        
Cycle 3460:          slt $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 3461:          addi $t1,$t0,300                                        $t1 = 2580                                        
Cycle 3462:          lw $t4,2128($zero)                                      DRAM: Request Issued                              
Cycle 3463-3472:     DRAM: Writeback row 3                                                                                     
Cycle 3473-3482:     DRAM: Activate row 2     (Ins: lw $t4,2128($zero))                                                        
Cycle 3483-3484:     DRAM: Column Access (80) (Ins: lw $t4,2128($zero))      $t4 = 0                                           
Cycle 3485:          sw $t3,3004($zero)                                      DRAM: Request Issued                              
Cycle 3486-3487:     DRAM: Column Access (956) (Ins: sw $t3,3004($zero))     Address 3004-3007 = 3225                          
Cycle 3488:          slt $t1,$t4,$t0                                         $t1 = 1                                           
Cycle 3489:          addi $t4,$t3,3980                                       $t4 = 7205                                        
Cycle 3490:          sub $t3,$t4,$t1                                         $t3 = 7204                                        
Cycle 3491:          addi $t4,$t0,608                                        $t4 = 2888                                        
Cycle 3492:          sw $t3,640($zero)                                       DRAM: Request Issued                              
Cycle 3493-3502:     DRAM: Writeback row 2                                                                                     
Cycle 3503-3512:     DRAM: Activate row 0      (Ins: sw $t3,640($zero))                                                        
Cycle 3513-3514:     DRAM: Column Access (640) (Ins: sw $t3,640($zero))      Address 640-643 = 7204                            
Cycle 3515:          mul $t3,$t3,$t0                                         $t3 = 16425120                                    
Cycle 3516:          lw $t1,1308($zero)                                      DRAM: Request Issued                              
Cycle 3517-3526:     DRAM: Writeback row 0                                                                                     
Cycle 3527-3536:     DRAM: Activate row 1      (Ins: lw $t1,1308($zero))                                                       
Cycle 3537-3538:     DRAM: Column Access (284) (Ins: lw $t1,1308($zero))     $t1 = 0                                           
Cycle 3539:          add $t2,$t1,$t1                                         $t2 = 0                                           
Cycle 3540:          add $t1,$t4,$t3                                         $t1 = 16428008                                    
Cycle 3541:          addi $t4,$t1,2364                                       $t4 = 16430372                                    
Cycle 3542:          add $t4,$t3,$t1                                         $t4 = 32853128                                    
Cycle 3543:          mul $t0,$t1,$t4                                         $t0 = 1564226368                                  
Cycle 3544:          mul $t1,$t1,$t4                                         $t1 = 1564226368                                  
Cycle 3545:          slt $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 3546:          add $t0,$t1,$t3                                         $t0 = 16425120                                    
Cycle 3547:          lw $t0,3148($zero)                                      DRAM: Request Issued                              
Cycle 3548-3557:     DRAM: Writeback row 1                                                                                     
Cycle 3558-3567:     DRAM: Activate row 3     (Ins: lw $t0,3148($zero))                                                        
Cycle 3568-3569:     DRAM: Column Access (76) (Ins: lw $t0,3148($zero))      $t0 = 0                                           
Cycle 3570:          sw $t0,4000($zero)                                      DRAM: Request Issued                              
Cycle 3571-3572:     DRAM: Column Access (928) (Ins: sw $t0,4000($zero))     Address 4000-4003 = 0                             
Cycle 3573:          mul $t0,$t1,$t0                                         $t0 = 0                                           
Cycle 3574:          lw $t3,900($zero)                                       DRAM: Request Issued                              
Cycle 3575-3584:     DRAM: Writeback row 3                                                                                     
Cycle 3585-3594:     DRAM: Activate row 0      (Ins: lw $t3,900($zero))                                                        
Cycle 3595-3596:     DRAM: Column Access (900) (Ins: lw $t3,900($zero))      $t3 = 0                                           
Cycle 3597:          addi $t0,$t3,2804                                       $t0 = 16427924                                    
Cycle 3598:          lw $t2,2404($zero)                                      DRAM: Request Issued                              
Cycle 3599-3608:     DRAM: Writeback row 0                                                                                     
Cycle 3609-3618:     DRAM: Activate row 2      (Ins: lw $t2,2404($zero))                                                       
Cycle 3619-3620:     DRAM: Column Access (356) (Ins: lw $t2,2404($zero))     $t2 = 0                                           
Cycle 3621:          slt $t3,$t1,$t2                                         $t3 = 0                                           
Cycle 3622:          sub $t3,$t2,$t0                                         $t3 = -16427924                                   
Cycle 3623:          addi $t3,$t1,2608                                       $t3 = 2608                                        
Cycle 3624:          sw $t1,2612($zero)                                      DRAM: Request Issued                              
Cycle 3625-3626:     DRAM: Column Access (564) (Ins: sw $t1,2612($zero))     Address 2612-2615 = 0                             
Cycle 3627:          addi $t1,$t0,504                                        $t1 = 16428428                                    
Cycle 3628:          sw $t3,2392($zero)                                      DRAM: Request Issued                              
Cycle 3629-3630:     DRAM: Column Access (344) (Ins: sw $t3,2392($zero))     Address 2392-2395 = 2608                          
Cycle 3631:          add $t2,$t4,$t1                                         $t2 = 49281556                                    
Cycle 3632:          mul $t0,$t2,$t1                                         $t0 = -20691216                                   
Cycle 3633:          addi $t4,$t4,3420                                       $t4 = 32856548                                    
Cycle 3634:          sub $t1,$t4,$t1                                         $t1 = 16428120                                    
Cycle 3635:          sub $t1,$t1,$t2                                         $t1 = -32853436                                   
Cycle 3636:          addi $t2,$t3,124                                        $t2 = 2732                                        
Cycle 3637:          sub $t1,$t1,$t2                                         $t1 = -32856168                                   
Cycle 3638:          lw $t4,2984($zero)                                      DRAM: Request Issued                              
Cycle 3639-3640:     DRAM: Column Access (936) (Ins: lw $t4,2984($zero))     $t4 = 238244096                                   
Cycle 3641:          slt $t3,$t2,$t2                                         $t3 = 0                                           
Cycle 3642:          slt $t4,$t0,$t3                                         $t4 = 1                                           
Cycle 3643:          mul $t2,$t2,$t1                                         $t2 = 431262240                                   
Cycle 3644:          mul $t1,$t4,$t1                                         $t1 = -32856168                                   
Cycle 3645:          lw $t3,692($zero)                                       DRAM: Request Issued                              
Cycle 3646-3655:     DRAM: Writeback row 2                                                                                     
Cycle 3656-3665:     DRAM: Activate row 0      (Ins: lw $t3,692($zero))                                                        
Cycle 3666-3667:     DRAM: Column Access (692) (Ins: lw $t3,692($zero))      $t3 = 0                                           
Cycle 3668:          slt $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 3669:          addi $t1,$t2,1540                                       $t1 = 1540                                        
Cycle 3670:          mul $t1,$t0,$t1                                         $t1 = -1799701568                                 
Cycle 3671:          add $t4,$t4,$t0                                         $t4 = -20691215                                   
Cycle 3672:          add $t3,$t1,$t2                                         $t3 = -1799701568                                 
Cycle 3673:          mul $t1,$t0,$t1                                         $t1 = -1117355008                                 
Cycle 3674:          sub $t1,$t3,$t2                                         $t1 = -1799701568                                 
Cycle 3675:          sub $t1,$t4,$t2                                         $t1 = -20691215                                   
Cycle 3676:          sw $t2,1444($zero)                                      DRAM: Request Issued                              
Cycle 3677-3686:     DRAM: Writeback row 0                                                                                     
Cycle 3687-3696:     DRAM: Activate row 1      (Ins: sw $t2,1444($zero))                                                       
Cycle 3697-3698:     DRAM: Column Access (420) (Ins: sw $t2,1444($zero))     Address 1444-1447 = 0                             
Cycle 3699:          sub $t2,$t4,$t0                                         $t2 = 1                                           
Cycle 3700:          slt $t1,$t3,$t4                                         $t1 = 1                                           
Cycle 3701:          mul $t2,$t4,$t0                                         $t2 = -236165136                                  
Cycle 3702:          add $t3,$t2,$t4                                         $t3 = -256856351                                  
Cycle 3703:          sub $t4,$t1,$t0                                         $t4 = 20691217                                    
Cycle 3704:          lw $t3,1428($zero)                                      DRAM: Request Issued                              
Cycle 3705-3706:     DRAM: Column Access (404) (Ins: lw $t3,1428($zero))     $t3 = 0                                           
Cycle 3707:          add $t3,$t4,$t3                                         $t3 = 20691217                                    
Cycle 3708:          sub $t3,$t4,$t2                                         $t3 = 256856353                                   
Cycle 3709:          mul $t2,$t4,$t3                                         $t2 = 696269873                                   
Cycle 3710:          addi $t2,$t2,3056                                       $t2 = 696272929                                   
Cycle 3711:          lw $t0,1020($zero)                                      DRAM: Request Issued                              
Cycle 3712-3721:     DRAM: Writeback row 1                                                                                     
Cycle 3722-3731:     DRAM: Activate row 0       (Ins: lw $t0,1020($zero))                                                      
Cycle 3732-3733:     DRAM: Column Access (1020) (Ins: lw $t0,1020($zero))    $t0 = 0                                           
Cycle 3734:          slt $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 3735:          add $t0,$t3,$t1                                         $t0 = 256856354                                   
Cycle 3736:          add $t4,$t4,$t4                                         $t4 = 41382434                                    
Cycle 3737:          lw $t2,3704($zero)                                      DRAM: Request Issued                              
Cycle 3738-3747:     DRAM: Writeback row 0                                                                                     
Cycle 3748-3757:     DRAM: Activate row 3      (Ins: lw $t2,3704($zero))                                                       
Cycle 3758-3759:     DRAM: Column Access (632) (Ins: lw $t2,3704($zero))     $t2 = 0                                           
Cycle 3760:          mul $t2,$t4,$t1                                         $t2 = 41382434                                    
Cycle 3761:          slt $t1,$t0,$t3                                         $t1 = 0                                           
Cycle 3762:          sw $t4,688($zero)                                       DRAM: Request Issued                              
Cycle 3763-3772:     DRAM: Writeback row 3                                                                                     
Cycle 3773-3782:     DRAM: Activate row 0      (Ins: sw $t4,688($zero))                                                        
Cycle 3783-3784:     DRAM: Column Access (688) (Ins: sw $t4,688($zero))      Address 688-691 = 41382434                        
Cycle 3785:          sub $t4,$t1,$t0                                         $t4 = -256856354                                  
Cycle 3786:          slt $t2,$t4,$t1                                         $t2 = 1                                           
Cycle 3787:          sw $t3,2344($zero)                                      DRAM: Request Issued                              
Cycle 3788-3797:     DRAM: Writeback row 0                                                                                     
Cycle 3798-3807:     DRAM: Activate row 2      (Ins: sw $t3,2344($zero))                                                       
Cycle 3808-3809:     DRAM: Column Access (296) (Ins: sw $t3,2344($zero))     Address 2344-2347 = 256856353                     
Cycle 3810:          slt $t3,$t0,$t3                                         $t3 = 0                                           
Cycle 3811:          sub $t1,$t3,$t2                                         $t1 = -1                                          
Cycle 3812:          sub $t1,$t0,$t4                                         $t1 = 513712708                                   
Cycle 3813:          sub $t2,$t0,$t0                                         $t2 = 0                                           
Cycle 3814:          mul $t2,$t2,$t2                                         $t2 = 0                                           
Cycle 3815:          addi $t2,$t1,3916                                       $t2 = 513716624                                   
Cycle 3816:          sub $t0,$t2,$t2                                         $t0 = 0                                           
Cycle 3817:          sub $t3,$t2,$t0                                         $t3 = 513716624                                   
Cycle 3818:          sw $t3,904($zero)                                       DRAM: Request Issued                              
Cycle 3819-3828:     DRAM: Writeback row 2                                                                                     
Cycle 3829-3838:     DRAM: Activate row 0      (Ins: sw $t3,904($zero))                                                        
Cycle 3839-3840:     DRAM: Column Access (904) (Ins: sw $t3,904($zero))      Address 904-907 = 513716624                       
Cycle 3841:          sw $t2,480($zero)                                       DRAM: Request Issued                              
Cycle 3842-3843:     DRAM: Column Access (480) (Ins: sw $t2,480($zero))      Address 480-483 = 513716624                       
Cycle 3844:          slt $t3,$t1,$t2                                         $t3 = 1                                           
Cycle 3845:          add $t1,$t4,$t2                                         $t1 = 256860270                                   
Cycle 3846:          add $t3,$t1,$t2                                         $t3 = 770576894                                   
Cycle 3847:          mul $t2,$t1,$t2                                         $t2 = -432649248                                  
Cycle 3848:          lw $t4,192($zero)                                       DRAM: Request Issued                              
Cycle 3849-3850:     DRAM: Column Access (192) (Ins: lw $t4,192($zero))      $t4 = 0                                           
Cycle 3851:          slt $t1,$t1,$t2                                         $t1 = 0                                           
Cycle 3852:          lw $t0,1584($zero)                                      DRAM: Request Issued                              
Cycle 3853-3862:     DRAM: Writeback row 0                                                                                     
Cycle 3863-3872:     DRAM: Activate row 1      (Ins: lw $t0,1584($zero))                                                       
Cycle 3873-3874:     DRAM: Column Access (560) (Ins: lw $t0,1584($zero))     $t0 = 0                                           
Cycle 3875:          add $t0,$t4,$t0                                         $t0 = 0                                           
Cycle 3876:          sub $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 3877:          lw $t1,600($zero)                                       DRAM: Request Issued                              
Cycle 3878-3887:     DRAM: Writeback row 1                                                                                     
Cycle 3888-3897:     DRAM: Activate row 0      (Ins: lw $t1,600($zero))                                                        
Cycle 3898-3899:     DRAM: Column Access (600) (Ins: lw $t1,600($zero))      $t1 = 0                                           
Cycle 3900:          lw $t2,768($zero)                                       DRAM: Request Issued                              
Cycle 3901-3902:     DRAM: Column Access (768) (Ins: lw $t2,768($zero))      $t2 = 0                                           
Cycle 3903:          addi $t1,$t0,3884                                       $t1 = 3884                                        
Cycle 3904:          mul $t0,$t0,$t1                                         $t0 = 0                                           
Cycle 3905:          mul $t1,$t4,$t4                                         $t1 = 0                                           
Cycle 3906:          add $t2,$t4,$t2                                         $t2 = 0                                           
Cycle 3907:          add $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 3908:          mul $t2,$t2,$t4                                         $t2 = 0                                           
Cycle 3909:          slt $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 3910:          sw $t3,632($zero)                                       DRAM: Request Issued                              
Cycle 3911-3912:     DRAM: Column Access (632) (Ins: sw $t3,632($zero))      Address 632-635 = 770576894                       
Cycle 3913:          addi $t2,$t0,2168                                       $t2 = 2168                                        
Cycle 3914:          mul $t0,$t0,$t0                                         $t0 = 0                                           
Cycle 3915:          addi $t0,$t2,3644                                       $t0 = 5812                                        
Cycle 3916:          mul $t2,$t3,$t3                                         $t2 = -1047807996                                 
Cycle 3917:          lw $t4,3116($zero)                                      DRAM: Request Issued                              
Cycle 3918-3927:     DRAM: Writeback row 0                                                                                     
Cycle 3928-3937:     DRAM: Activate row 3     (Ins: lw $t4,3116($zero))                                                        
Cycle 3938-3939:     DRAM: Column Access (44) (Ins: lw $t4,3116($zero))      $t4 = 0                                           
Cycle 3940:          sub $t3,$t3,$t4                                         $t3 = 770576894                                   
Cycle 3941:          slt $t1,$t2,$t2                                         $t1 = 0                                           
Cycle 3942:          slt $t2,$t0,$t3                                         $t2 = 1                                           
Cycle 3943:          add $t2,$t0,$t3                                         $t2 = 770582706                                   
Cycle 3944:          sub $t1,$t2,$t0                                         $t1 = 770576894                                   
Cycle 3945:          addi $t0,$t0,1160                                       $t0 = 6972                                        
Cycle 3946:          addi $t2,$t2,56                                         $t2 = 770582762                                   
Cycle 3947:          add $t1,$t3,$t0                                         $t1 = 770583866                                   
Cycle 3948:          mul $t3,$t3,$t0                                         $t3 = -541982328                                  
Cycle 3949:          add $t1,$t3,$t2                                         $t1 = 228600434                                   
Cycle 3950:          sw $t2,876($zero)                                       DRAM: Request Issued                              
Cycle 3951-3960:     DRAM: Writeback row 3                                                                                     
Cycle 3961-3970:     DRAM: Activate row 0      (Ins: sw $t2,876($zero))                                                        
Cycle 3971-3972:     DRAM: Column Access (876) (Ins: sw $t2,876($zero))      Address 876-879 = 770582762                       
Cycle 3973:          sw $t4,988($zero)                                       DRAM: Request Issued                              
Cycle 3974-3975:     DRAM: Column Access (988) (Ins: sw $t4,988($zero))      Address 988-991 = 0                               
Cycle 3976:          sub $t2,$t3,$t2                                         $t2 = -1312565090                                 
Cycle 3977:          slt $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 3978:          mul $t4,$t1,$t4                                         $t4 = 0                                           
Cycle 3979:          lw $t2,1392($zero)                                      DRAM: Request Issued                              
Cycle 3980-3989:     DRAM: Writeback row 0                                                                                     
Cycle 3990-3999:     DRAM: Activate row 1      (Ins: lw $t2,1392($zero))                                                       
Cycle 4000-4001:     DRAM: Column Access (368) (Ins: lw $t2,1392($zero))     $t2 = 0                                           
Cycle 4002:          mul $t2,$t3,$t3                                         $t2 = 0                                           
Cycle 4003:          slt $t4,$t4,$t0                                         $t4 = 1                                           
Cycle 4004:          add $t4,$t1,$t2                                         $t4 = 228600434                                   
Cycle 4005:          addi $t0,$t4,3852                                       $t0 = 228604286                                   
Cycle 4006:          sw $t1,2740($zero)                                      DRAM: Request Issued                              
Cycle 4007-4016:     DRAM: Writeback row 1                                                                                     
Cycle 4017-4026:     DRAM: Activate row 2      (Ins: sw $t1,2740($zero))                                                       
Cycle 4027-4028:     DRAM: Column Access (692) (Ins: sw $t1,2740($zero))     Address 2740-2743 = 228600434                     
Cycle 4029:          sub $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 4030:          addi $t4,$t3,2464                                       $t4 = 2464                                        
Cycle 4031:          sw $t2,3176($zero)                                      DRAM: Request Issued                              
Cycle 4032-4041:     DRAM: Writeback row 2                                                                                     
Cycle 4042-4051:     DRAM: Activate row 3      (Ins: sw $t2,3176($zero))                                                       
Cycle 4052-4053:     DRAM: Column Access (104) (Ins: sw $t2,3176($zero))     Address 3176-3179 = 0                             
Cycle 4054:          mul $t2,$t3,$t1                                         $t2 = 0                                           
Cycle 4055:          sub $t3,$t2,$t4                                         $t3 = -2464                                       
Cycle 4056:          mul $t3,$t2,$t1                                         $t3 = 0                                           
Cycle 4057:          slt $t0,$t3,$t4                                         $t0 = 1                                           
Cycle 4058:          lw $t4,3432($zero)                                      DRAM: Request Issued                              
Cycle 4059-4060:     DRAM: Column Access (360) (Ins: lw $t4,3432($zero))     $t4 = 0                                           
Cycle 4061:          mul $t4,$t2,$t3                                         $t4 = 0                                           
Cycle 4062:          sub $t4,$t2,$t4                                         $t4 = 0                                           
Cycle 4063:          mul $t3,$t2,$t1                                         $t3 = 0                                           
Cycle 4064:          sw $t0,1020($zero)                                      DRAM: Request Issued                              
Cycle 4065-4074:     DRAM: Writeback row 3                                                                                     
Cycle 4075-4084:     DRAM: Activate row 0       (Ins: sw $t0,1020($zero))                                                      
Cycle 4085-4086:     DRAM: Column Access (1020) (Ins: sw $t0,1020($zero))    Address 1020-1023 = 1                             
Cycle 4087:          addi $t0,$t4,348                                        $t0 = 348                                         
Cycle 4088:          lw $t4,264($zero)                                       DRAM: Request Issued                              
Cycle 4089-4090:     DRAM: Column Access (264) (Ins: lw $t4,264($zero))      $t4 = 0                                           
Cycle 4091:          sw $t0,224($zero)                                       DRAM: Request Issued                              
Cycle 4092-4093:     DRAM: Column Access (224) (Ins: sw $t0,224($zero))      Address 224-227 = 348                             
Cycle 4094:          slt $t4,$t1,$t1                                         $t4 = 0                                           
Cycle 4095:          mul $t1,$t4,$t0                                         $t1 = 0                                           
Cycle 4096:          sub $t2,$t3,$t0                                         $t2 = -348                                        
Cycle 4097:          add $t1,$t4,$t2                                         $t1 = -348                                        
Cycle 4098:          mul $t1,$t4,$t3                                         $t1 = 0                                           
Cycle 4099:          sw $t1,932($zero)                                       DRAM: Request Issued                              
Cycle 4100-4101:     DRAM: Column Access (932) (Ins: sw $t1,932($zero))      Address 932-935 = 0                               
Cycle 4102:          mul $t1,$t0,$t0                                         $t1 = 121104                                      
Cycle 4103:          lw $t2,3416($zero)                                      DRAM: Request Issued                              
Cycle 4104-4113:     DRAM: Writeback row 0                                                                                     
Cycle 4114-4123:     DRAM: Activate row 3      (Ins: lw $t2,3416($zero))                                                       
Cycle 4124-4125:     DRAM: Column Access (344) (Ins: lw $t2,3416($zero))     $t2 = 0                                           
Cycle 4126:          sw $t0,3412($zero)                                      DRAM: Request Issued                              
Cycle 4127-4128:     DRAM: Column Access (340) (Ins: sw $t0,3412($zero))     Address 3412-3415 = 348                           
Cycle 4129:          mul $t1,$t2,$t0                                         $t1 = 0                                           
Cycle 4130:          addi $t1,$t1,3872                                       $t1 = 3872                                        
Cycle 4131:          sub $t2,$t1,$t4                                         $t2 = 3872                                        
Cycle 4132:          add $t3,$t0,$t4                                         $t3 = 348                                         
Cycle 4133:          sub $t3,$t2,$t3                                         $t3 = 3524                                        
Cycle 4134:          sub $t0,$t2,$t3                                         $t0 = 348                                         
Cycle 4135:          addi $t2,$t3,3024                                       $t2 = 6548                                        
Cycle 4136:          addi $t4,$t1,1968                                       $t4 = 5840                                        
Cycle 4137:          lw $t3,3904($zero)                                      DRAM: Request Issued                              
Cycle 4138-4139:     DRAM: Column Access (832) (Ins: lw $t3,3904($zero))     $t3 = 0                                           
Cycle 4140:          addi $t0,$t0,1864                                       $t0 = 2212                                        
Cycle 4141:          addi $t4,$t3,480                                        $t4 = 480                                         
Cycle 4142:          add $t1,$t3,$t2                                         $t1 = 6548                                        
Cycle 4143:          add $t4,$t0,$t1                                         $t4 = 8760                                        
Cycle 4144:          mul $t0,$t2,$t4                                         $t0 = 57360480                                    
Cycle 4145:          add $t3,$t3,$t3                                         $t3 = 0                                           
Cycle 4146:          add $t2,$t2,$t4                                         $t2 = 15308                                       
Cycle 4147:          sub $t2,$t2,$t4                                         $t2 = 6548                                        
Cycle 4148:          slt $t1,$t2,$t1                                         $t1 = 0                                           
Cycle 4149:          mul $t4,$t0,$t1                                         $t4 = 0                                           
Cycle 4150:          add $t2,$t4,$t3                                         $t2 = 0                                           
Cycle 4151:          addi $t3,$t4,104                                        $t3 = 104                                         
Cycle 4152:          lw $t0,2356($zero)                                      DRAM: Request Issued                              
Cycle 4153-4162:     DRAM: Writeback row 3                                                                                     
Cycle 4163-4172:     DRAM: Activate row 2      (Ins: lw $t0,2356($zero))                                                       
Cycle 4173-4174:     DRAM: Column Access (308) (Ins: lw $t0,2356($zero))     $t0 = 0                                           
Cycle 4175:          sw $t1,2992($zero)                                      DRAM: Request Issued                              
Cycle 4176-4177:     DRAM: Column Access (944) (Ins: sw $t1,2992($zero))     Address 2992-2995 = 0                             
Cycle 4178:          mul $t0,$t2,$t0                                         $t0 = 0                                           
Cycle 4179:          sub $t3,$t3,$t0                                         $t3 = 104                                         
Cycle 4180:          sw $t1,1920($zero)                                      DRAM: Request Issued                              
Cycle 4181-4190:     DRAM: Writeback row 2                                                                                     
Cycle 4191-4200:     DRAM: Activate row 1      (Ins: sw $t1,1920($zero))                                                       
Cycle 4201-4202:     DRAM: Column Access (896) (Ins: sw $t1,1920($zero))     Address 1920-1923 = 0                             
Cycle 4203:          sw $t0,1064($zero)                                      DRAM: Request Issued                              
Cycle 4204-4205:     DRAM: Column Access (40) (Ins: sw $t0,1064($zero))      Address 1064-1067 = 0                             
Cycle 4206:          addi $t1,$t4,2832                                       $t1 = 2832                                        
Cycle 4207:          sub $t4,$t2,$t0                                         $t4 = 0                                           
Cycle 4208:          add $t2,$t3,$t4                                         $t2 = 104                                         
Cycle 4209:          mul $t4,$t0,$t4                                         $t4 = 0                                           
Cycle 4210:          add $t3,$t1,$t3                                         $t3 = 2936                                        
Cycle 4211:          add $t0,$t3,$t4                                         $t0 = 2936                                        
Cycle 4212:          addi $t0,$t2,2660                                       $t0 = 2764                                        
Cycle 4213:          mul $t3,$t2,$t4                                         $t3 = 0                                           
Cycle 4214:          lw $t0,800($zero)                                       DRAM: Request Issued                              
Cycle 4215-4224:     DRAM: Writeback row 1                                                                                     
Cycle 4225-4234:     DRAM: Activate row 0      (Ins: lw $t0,800($zero))                                                        
Cycle 4235-4236:     DRAM: Column Access (800) (Ins: lw $t0,800($zero))      $t0 = 0                                           
Cycle 4237:          add $t2,$t2,$t0                                         $t2 = 104                                         
Cycle 4238:          sub $t0,$t1,$t4                                         $t0 = 2832                                        
Cycle 4239:          mul $t4,$t3,$t2                                         $t4 = 0                                           
Cycle 4240:          slt $t4,$t3,$t2                                         $t4 = 1                                           
Cycle 4241:          add $t4,$t1,$t3                                         $t4 = 2832                                        
Cycle 4242:          sw $t1,3592($zero)                                      DRAM: Request Issued                              
Cycle 4243-4252:     DRAM: Writeback row 0                                                                                     
Cycle 4253-4262:     DRAM: Activate row 3      (Ins: sw $t1,3592($zero))                                                       
Cycle 4263-4264:     DRAM: Column Access (520) (Ins: sw $t1,3592($zero))     Address 3592-3595 = 2832                          
Cycle 4265:          lw $t0,1684($zero)                                      DRAM: Request Issued                              
Cycle 4266-4275:     DRAM: Writeback row 3                                                                                     
Cycle 4276-4285:     DRAM: Activate row 1      (Ins: lw $t0,1684($zero))                                                       
Cycle 4286-4287:     DRAM: Column Access (660) (Ins: lw $t0,1684($zero))     $t0 = 0                                           
Cycle 4288:          sub $t1,$t0,$t0                                         $t1 = 0                                           
Cycle 4289:          sub $t0,$t3,$t3                                         $t0 = 0                                           
Cycle 4290:          slt $t1,$t1,$t1                                         $t1 = 0                                           
Cycle 4291:          sw $t2,1912($zero)                                      DRAM: Request Issued                              
Cycle 4292-4293:     DRAM: Column Access (888) (Ins: sw $t2,1912($zero))     Address 1912-1915 = 104                           
Cycle 4294:          lw $t3,3288($zero)                                      DRAM: Request Issued                              
Cycle 4295-4304:     DRAM: Writeback row 1                                                                                     
Cycle 4305-4314:     DRAM: Activate row 3      (Ins: lw $t3,3288($zero))                                                       
Cycle 4315-4316:     DRAM: Column Access (216) (Ins: lw $t3,3288($zero))     $t3 = 0                                           
Cycle 4317:          addi $t3,$t3,472                                        $t3 = 472                                         
Cycle 4318:          mul $t4,$t0,$t3                                         $t4 = 0                                           
Cycle 4319:          add $t2,$t2,$t1                                         $t2 = 104                                         
Cycle 4320:          mul $t1,$t1,$t2                                         $t1 = 0                                           
Cycle 4321:          lw $t4,1704($zero)                                      DRAM: Request Issued                              
Cycle 4322-4331:     DRAM: Writeback row 3                                                                                     
Cycle 4332-4341:     DRAM: Activate row 1      (Ins: lw $t4,1704($zero))                                                       
Cycle 4342-4343:     DRAM: Column Access (680) (Ins: lw $t4,1704($zero))     $t4 = 0                                           
Cycle 4344:          mul $t3,$t4,$t1                                         $t3 = 0                                           
Cycle 4345:          sw $t3,1152($zero)                                      DRAM: Request Issued                              
Cycle 4346-4347:     DRAM: Column Access (128) (Ins: sw $t3,1152($zero))     Address 1152-1155 = 0                             
Cycle 4348:          addi $t3,$t3,2784                                       $t3 = 2784                                        
Cycle 4349:          slt $t1,$t3,$t3                                         $t1 = 0                                           
Cycle 4350:          sub $t1,$t1,$t2                                         $t1 = -104                                        
Cycle 4351:          sw $t3,1372($zero)                                      DRAM: Request Issued                              
Cycle 4352-4353:     DRAM: Column Access (348) (Ins: sw $t3,1372($zero))     Address 1372-1375 = 2784                          
Cycle 4354:          lw $t4,2688($zero)                                      DRAM: Request Issued                              
Cycle 4355-4364:     DRAM: Writeback row 1                                                                                     
Cycle 4365-4374:     DRAM: Activate row 2      (Ins: lw $t4,2688($zero))                                                       
Cycle 4375-4376:     DRAM: Column Access (640) (Ins: lw $t4,2688($zero))     $t4 = 0                                           
Cycle 4377:          sw $t0,2568($zero)                                      DRAM: Request Issued                              
Cycle 4378-4379:     DRAM: Column Access (520) (Ins: sw $t0,2568($zero))     Address 2568-2571 = 0                             
Cycle 4380:          sw $t2,2332($zero)                                      DRAM: Request Issued                              
Cycle 4381-4382:     DRAM: Column Access (284) (Ins: sw $t2,2332($zero))     Address 2332-2335 = 104                           
Cycle 4383:          mul $t3,$t1,$t4                                         $t3 = 0                                           
Cycle 4384:          addi $t2,$t0,2688                                       $t2 = 2688                                        
Cycle 4385:          slt $t2,$t4,$t4                                         $t2 = 0                                           
Cycle 4386:          sub $t2,$t0,$t1                                         $t2 = 104                                         
Cycle 4387:          mul $t3,$t4,$t3                                         $t3 = 0                                           
Cycle 4388:          lw $t0,2884($zero)                                      DRAM: Request Issued                              
Cycle 4389-4390:     DRAM: Column Access (836) (Ins: lw $t0,2884($zero))     $t0 = 0                                           
Cycle 4391:          lw $t0,720($zero)                                       DRAM: Request Issued                              
Cycle 4392-4401:     DRAM: Writeback row 2                                                                                     
Cycle 4402-4411:     DRAM: Activate row 0      (Ins: lw $t0,720($zero))                                                        
Cycle 4412-4413:     DRAM: Column Access (720) (Ins: lw $t0,720($zero))      $t0 = 0                                           
Cycle 4414:          slt $t4,$t2,$t0                                         $t4 = 0                                           
Cycle 4415:          mul $t2,$t1,$t4                                         $t2 = 0                                           
Cycle 4416:          sw $t3,428($zero)                                       DRAM: Request Issued                              
Cycle 4417-4418:     DRAM: Column Access (428) (Ins: sw $t3,428($zero))      Address 428-431 = 0                               
Cycle 4419:          mul $t1,$t4,$t1                                         $t1 = 0                                           
Cycle 4420:          sw $t4,1088($zero)                                      DRAM: Request Issued                              
Cycle 4421-4430:     DRAM: Writeback row 0                                                                                     
Cycle 4431-4440:     DRAM: Activate row 1     (Ins: sw $t4,1088($zero))                                                        
Cycle 4441-4442:     DRAM: Column Access (64) (Ins: sw $t4,1088($zero))      Address 1088-1091 = 0                             
Cycle 4443:          sw $t1,1252($zero)                                      DRAM: Request Issued                              
Cycle 4444-4445:     DRAM: Column Access (228) (Ins: sw $t1,1252($zero))     Address 1252-1255 = 0                             
Cycle 4446:          addi $t4,$t1,3036                                       $t4 = 3036                                        
Cycle 4447:          sw $t0,1980($zero)                                      DRAM: Request Issued                              
Cycle 4448-4449:     DRAM: Column Access (956) (Ins: sw $t0,1980($zero))     Address 1980-1983 = 0                             
Cycle 4450:          addi $t0,$t3,3088                                       $t0 = 3088                                        
Cycle 4451:          slt $t3,$t1,$t3                                         $t3 = 0                                           
Cycle 4452:          addi $t1,$t3,588                                        $t1 = 588                                         
Cycle 4453:          mul $t3,$t4,$t2                                         $t3 = 0                                           
Cycle 4454:          mul $t0,$t0,$t2                                         $t0 = 0                                           
Cycle 4455:          add $t4,$t3,$t4                                         $t4 = 3036                                        
Cycle 4456:          lw $t1,3060($zero)                                      DRAM: Request Issued                              
Cycle 4457-4466:     DRAM: Writeback row 1                                                                                     
Cycle 4467-4476:     DRAM: Activate row 2       (Ins: lw $t1,3060($zero))                                                      
Cycle 4477-4478:     DRAM: Column Access (1012) (Ins: lw $t1,3060($zero))    $t1 = 0                                           
Cycle 4479-4488:     DRAM: Writeback row 2                                                                                     
======================================
Program Execeuted Successfully
======================================
Program Statistics
Row Buffer Updates : 278

Memory Content
1000-1003: 12602
1020-1023: 1
1032-1035: 2052
1040-1043: 864
1244-1247: 211600
1372-1375: 2784
1596-1599: 1
16-19: 3272
1652-1655: 1
1868-1871: 336
1912-1915: 104
2004-2007: 336
2220-2223: 3000
224-227: 348
2332-2335: 104
2344-2347: 256856353
2392-2395: 2608
2428-2431: 3197
2492-2495: 460
2740-2743: 228600434
2792-2795: 7157779
28-31: 529984
2816-2819: 1
2820-2823: 3506168
2896-2899: 1
2984-2987: 238244096
2988-2991: 740
3004-3007: 3225
3084-3087: 2912
3224-3227: 2136
3376-3379: 4049
340-343: 3505444
3412-3415: 348
3508-3511: 4808
3592-3595: 2832
3628-3631: 1
3632-3635: 1
3716-3719: 2208
3752-3755: 1788
3796-3799: 372
3844-3847: -17246064
3992-3995: 16946
480-483: 513716624
572-575: -1
632-635: 770576894
640-643: 7204
688-691: 41382434
84-87: 1
876-879: 770582762
904-907: 513716624
920-923: -17246064
96-99: 2912
984-987: 2008

Operation Count    :   1000
add                :    156
addi               :    146
beq                :      0
bne                :      0
j                  :      0
lw                 :    134
mul                :    139
slt                :    149
sub                :    146
sw                 :    130

Instruction Count : 1000
Instruction Execution Count:
1.    sw $t2,2368($zero)             =>  1  
2.    add $t0,$t2,$t2                =>  1  
3.    add $t3,$t0,$t1                =>  1  
4.    slt $t1,$t2,$t3                =>  1  
5.    add $t3,$t4,$t0                =>  1  
6.    sub $t3,$t2,$t0                =>  1  
7.    lw $t1,3940($zero)             =>  1  
8.    sw $t1,1176($zero)             =>  1  
9.    sw $t3,2460($zero)             =>  1  
10.   add $t0,$t0,$t0                =>  1  
11.   lw $t4,1564($zero)             =>  1  
12.   sub $t3,$t0,$t1                =>  1  
13.   addi $t3,$t3,3996              =>  1  
14.   add $t2,$t1,$t1                =>  1  
15.   mul $t0,$t3,$t3                =>  1  
16.   lw $t3,2316($zero)             =>  1  
17.   lw $t0,3316($zero)             =>  1  
18.   lw $t1,2620($zero)             =>  1  
19.   sub $t1,$t0,$t3                =>  1  
20.   lw $t0,2628($zero)             =>  1  
21.   sw $t3,2088($zero)             =>  1  
22.   lw $t2,332($zero)              =>  1  
23.   add $t4,$t2,$t1                =>  1  
24.   mul $t0,$t2,$t4                =>  1  
25.   sw $t2,1516($zero)             =>  1  
26.   addi $t4,$t3,2936              =>  1  
27.   sub $t1,$t1,$t1                =>  1  
28.   mul $t0,$t4,$t4                =>  1  
29.   add $t3,$t4,$t0                =>  1  
30.   add $t1,$t4,$t3                =>  1  
31.   slt $t0,$t1,$t4                =>  1  
32.   lw $t0,292($zero)              =>  1  
33.   add $t1,$t3,$t0                =>  1  
34.   sub $t1,$t3,$t2                =>  1  
35.   sub $t0,$t2,$t1                =>  1  
36.   lw $t4,3980($zero)             =>  1  
37.   addi $t1,$t3,2228              =>  1  
38.   mul $t1,$t1,$t2                =>  1  
39.   mul $t1,$t2,$t0                =>  1  
40.   add $t2,$t0,$t1                =>  1  
41.   sub $t3,$t0,$t0                =>  1  
42.   addi $t1,$t0,72                =>  1  
43.   slt $t3,$t1,$t3                =>  1  
44.   mul $t1,$t4,$t1                =>  1  
45.   slt $t4,$t3,$t1                =>  1  
46.   addi $t1,$t4,3296              =>  1  
47.   lw $t3,476($zero)              =>  1  
48.   addi $t1,$t0,1936              =>  1  
49.   slt $t3,$t1,$t1                =>  1  
50.   add $t4,$t2,$t2                =>  1  
51.   slt $t1,$t0,$t0                =>  1  
52.   add $t2,$t2,$t4                =>  1  
53.   sw $t3,3632($zero)             =>  1  
54.   mul $t0,$t1,$t4                =>  1  
55.   add $t0,$t3,$t4                =>  1  
56.   slt $t2,$t0,$t1                =>  1  
57.   addi $t4,$t3,1028              =>  1  
58.   add $t2,$t1,$t4                =>  1  
59.   sub $t1,$t0,$t2                =>  1  
60.   slt $t3,$t2,$t3                =>  1  
61.   mul $t1,$t0,$t0                =>  1  
62.   sub $t4,$t4,$t0                =>  1  
63.   slt $t2,$t1,$t3                =>  1  
64.   slt $t3,$t2,$t1                =>  1  
65.   addi $t3,$t0,2784              =>  1  
66.   sub $t3,$t0,$t2                =>  1  
67.   sw $t1,2984($zero)             =>  1  
68.   add $t2,$t0,$t2                =>  1  
69.   addi $t0,$t1,2200              =>  1  
70.   sub $t1,$t4,$t3                =>  1  
71.   mul $t0,$t1,$t0                =>  1  
72.   sw $t2,3844($zero)             =>  1  
73.   slt $t2,$t1,$t2                =>  1  
74.   sub $t0,$t0,$t1                =>  1  
75.   slt $t4,$t2,$t0                =>  1  
76.   mul $t0,$t1,$t2                =>  1  
77.   sub $t0,$t2,$t4                =>  1  
78.   add $t2,$t3,$t2                =>  1  
79.   sw $t2,920($zero)              =>  1  
80.   sub $t1,$t3,$t2                =>  1  
81.   slt $t3,$t0,$t0                =>  1  
82.   lw $t2,3448($zero)             =>  1  
83.   add $t3,$t4,$t0                =>  1  
84.   lw $t2,540($zero)              =>  1  
85.   sw $t3,2936($zero)             =>  1  
86.   sw $t1,3276($zero)             =>  1  
87.   sub $t2,$t4,$t3                =>  1  
88.   add $t2,$t2,$t3                =>  1  
89.   mul $t4,$t0,$t2                =>  1  
90.   add $t2,$t1,$t3                =>  1  
91.   add $t1,$t3,$t0                =>  1  
92.   sw $t3,3640($zero)             =>  1  
93.   sub $t4,$t1,$t0                =>  1  
94.   lw $t3,2276($zero)             =>  1  
95.   sw $t1,572($zero)              =>  1  
96.   slt $t1,$t1,$t0                =>  1  
97.   addi $t3,$t3,3924              =>  1  
98.   sub $t2,$t2,$t2                =>  1  
99.   sub $t4,$t2,$t1                =>  1  
100.  lw $t3,588($zero)              =>  1  
101.  sub $t1,$t2,$t1                =>  1  
102.  sw $t4,692($zero)              =>  1  
103.  mul $t1,$t1,$t3                =>  1  
104.  add $t1,$t3,$t3                =>  1  
105.  lw $t3,3636($zero)             =>  1  
106.  sub $t0,$t1,$t1                =>  1  
107.  sw $t0,928($zero)              =>  1  
108.  sw $t1,692($zero)              =>  1  
109.  slt $t3,$t3,$t3                =>  1  
110.  slt $t0,$t3,$t1                =>  1  
111.  addi $t1,$t3,2100              =>  1  
112.  sub $t0,$t4,$t1                =>  1  
113.  sw $t3,3784($zero)             =>  1  
114.  slt $t4,$t2,$t4                =>  1  
115.  sub $t3,$t3,$t3                =>  1  
116.  lw $t0,3944($zero)             =>  1  
117.  addi $t0,$t0,876               =>  1  
118.  slt $t0,$t2,$t4                =>  1  
119.  add $t4,$t3,$t1                =>  1  
120.  sub $t0,$t3,$t0                =>  1  
121.  slt $t1,$t4,$t1                =>  1  
122.  add $t1,$t2,$t1                =>  1  
123.  add $t2,$t4,$t4                =>  1  
124.  slt $t1,$t4,$t2                =>  1  
125.  mul $t4,$t2,$t3                =>  1  
126.  add $t3,$t2,$t4                =>  1  
127.  mul $t0,$t4,$t3                =>  1  
128.  sub $t1,$t1,$t0                =>  1  
129.  addi $t4,$t3,1672              =>  1  
130.  slt $t4,$t1,$t3                =>  1  
131.  sw $t4,2896($zero)             =>  1  
132.  sw $t1,2816($zero)             =>  1  
133.  sw $t0,2672($zero)             =>  1  
134.  addi $t4,$t2,3620              =>  1  
135.  lw $t0,3976($zero)             =>  1  
136.  slt $t0,$t2,$t3                =>  1  
137.  add $t3,$t3,$t0                =>  1  
138.  lw $t4,2572($zero)             =>  1  
139.  add $t4,$t3,$t1                =>  1  
140.  add $t0,$t2,$t4                =>  1  
141.  slt $t1,$t2,$t4                =>  1  
142.  sub $t1,$t2,$t0                =>  1  
143.  add $t0,$t4,$t0                =>  1  
144.  slt $t4,$t0,$t4                =>  1  
145.  sw $t0,1000($zero)             =>  1  
146.  sub $t2,$t3,$t0                =>  1  
147.  sw $t0,96($zero)               =>  1  
148.  slt $t2,$t0,$t0                =>  1  
149.  addi $t3,$t0,1080              =>  1  
150.  addi $t2,$t3,2684              =>  1  
151.  add $t0,$t4,$t1                =>  1  
152.  mul $t1,$t1,$t1                =>  1  
153.  slt $t1,$t0,$t2                =>  1  
154.  sub $t0,$t2,$t3                =>  1  
155.  addi $t2,$t4,596               =>  1  
156.  addi $t2,$t3,3264              =>  1  
157.  sw $t2,3992($zero)             =>  1  
158.  slt $t2,$t1,$t4                =>  1  
159.  slt $t0,$t0,$t0                =>  1  
160.  lw $t1,1240($zero)             =>  1  
161.  addi $t4,$t4,1720              =>  1  
162.  lw $t0,2424($zero)             =>  1  
163.  mul $t0,$t1,$t0                =>  1  
164.  mul $t2,$t0,$t0                =>  1  
165.  sub $t4,$t0,$t2                =>  1  
166.  lw $t3,2240($zero)             =>  1  
167.  lw $t4,500($zero)              =>  1  
168.  sw $t4,3820($zero)             =>  1  
169.  sw $t0,1304($zero)             =>  1  
170.  lw $t3,496($zero)              =>  1  
171.  sub $t1,$t3,$t0                =>  1  
172.  sub $t4,$t4,$t0                =>  1  
173.  addi $t4,$t1,416               =>  1  
174.  lw $t2,1696($zero)             =>  1  
175.  mul $t0,$t4,$t0                =>  1  
176.  mul $t2,$t3,$t3                =>  1  
177.  sw $t1,576($zero)              =>  1  
178.  add $t2,$t0,$t4                =>  1  
179.  sub $t3,$t3,$t0                =>  1  
180.  lw $t4,180($zero)              =>  1  
181.  lw $t1,824($zero)              =>  1  
182.  add $t4,$t4,$t0                =>  1  
183.  lw $t0,3924($zero)             =>  1  
184.  slt $t0,$t4,$t3                =>  1  
185.  addi $t2,$t2,1036              =>  1  
186.  lw $t3,2280($zero)             =>  1  
187.  sw $t0,2096($zero)             =>  1  
188.  slt $t3,$t3,$t2                =>  1  
189.  sw $t4,3440($zero)             =>  1  
190.  add $t1,$t2,$t2                =>  1  
191.  add $t1,$t4,$t4                =>  1  
192.  slt $t0,$t4,$t3                =>  1  
193.  sub $t2,$t0,$t2                =>  1  
194.  sub $t4,$t0,$t1                =>  1  
195.  slt $t4,$t1,$t1                =>  1  
196.  lw $t3,580($zero)              =>  1  
197.  addi $t2,$t2,1516              =>  1  
198.  lw $t0,656($zero)              =>  1  
199.  sw $t1,3980($zero)             =>  1  
200.  add $t0,$t4,$t1                =>  1  
201.  addi $t3,$t1,84                =>  1  
202.  mul $t1,$t4,$t2                =>  1  
203.  lw $t3,1368($zero)             =>  1  
204.  mul $t0,$t2,$t0                =>  1  
205.  addi $t1,$t4,1524              =>  1  
206.  addi $t3,$t1,1952              =>  1  
207.  sub $t0,$t1,$t3                =>  1  
208.  addi $t0,$t0,1552              =>  1  
209.  sub $t2,$t3,$t3                =>  1  
210.  sw $t2,3408($zero)             =>  1  
211.  addi $t1,$t0,2188              =>  1  
212.  slt $t2,$t1,$t2                =>  1  
213.  mul $t4,$t3,$t4                =>  1  
214.  sw $t1,3752($zero)             =>  1  
215.  addi $t1,$t3,3824              =>  1  
216.  slt $t1,$t1,$t3                =>  1  
217.  sub $t3,$t1,$t4                =>  1  
218.  addi $t0,$t1,740               =>  1  
219.  sw $t0,2988($zero)             =>  1  
220.  lw $t1,1356($zero)             =>  1  
221.  mul $t4,$t2,$t4                =>  1  
222.  addi $t1,$t1,2760              =>  1  
223.  lw $t2,0($zero)                =>  1  
224.  add $t3,$t0,$t2                =>  1  
225.  lw $t1,344($zero)              =>  1  
226.  sub $t3,$t1,$t2                =>  1  
227.  lw $t2,1240($zero)             =>  1  
228.  slt $t3,$t4,$t1                =>  1  
229.  add $t3,$t4,$t2                =>  1  
230.  addi $t3,$t2,2052              =>  1  
231.  add $t2,$t0,$t3                =>  1  
232.  sw $t3,1032($zero)             =>  1  
233.  sub $t3,$t3,$t3                =>  1  
234.  slt $t0,$t4,$t2                =>  1  
235.  lw $t2,3964($zero)             =>  1  
236.  mul $t0,$t0,$t3                =>  1  
237.  sub $t1,$t0,$t3                =>  1  
238.  add $t0,$t0,$t1                =>  1  
239.  slt $t4,$t1,$t3                =>  1  
240.  add $t4,$t1,$t1                =>  1  
241.  lw $t4,676($zero)              =>  1  
242.  sub $t2,$t2,$t3                =>  1  
243.  slt $t2,$t0,$t4                =>  1  
244.  sub $t3,$t2,$t4                =>  1  
245.  slt $t1,$t4,$t4                =>  1  
246.  slt $t0,$t0,$t4                =>  1  
247.  add $t4,$t0,$t3                =>  1  
248.  slt $t2,$t2,$t0                =>  1  
249.  add $t3,$t1,$t4                =>  1  
250.  addi $t1,$t1,3344              =>  1  
251.  mul $t1,$t1,$t3                =>  1  
252.  sub $t3,$t3,$t2                =>  1  
253.  slt $t3,$t0,$t1                =>  1  
254.  add $t0,$t2,$t1                =>  1  
255.  slt $t0,$t2,$t4                =>  1  
256.  add $t4,$t2,$t1                =>  1  
257.  sw $t3,3812($zero)             =>  1  
258.  addi $t0,$t4,2912              =>  1  
259.  lw $t3,1944($zero)             =>  1  
260.  lw $t3,1216($zero)             =>  1  
261.  sw $t0,3084($zero)             =>  1  
262.  slt $t4,$t1,$t4                =>  1  
263.  mul $t1,$t1,$t1                =>  1  
264.  lw $t4,96($zero)               =>  1  
265.  mul $t3,$t3,$t4                =>  1  
266.  mul $t3,$t3,$t2                =>  1  
267.  sub $t3,$t0,$t1                =>  1  
268.  add $t4,$t3,$t1                =>  1  
269.  sw $t0,96($zero)               =>  1  
270.  sub $t4,$t3,$t2                =>  1  
271.  slt $t2,$t4,$t3                =>  1  
272.  sub $t0,$t1,$t0                =>  1  
273.  slt $t4,$t4,$t1                =>  1  
274.  sub $t0,$t0,$t0                =>  1  
275.  slt $t3,$t3,$t0                =>  1  
276.  addi $t4,$t1,3136              =>  1  
277.  addi $t2,$t3,2008              =>  1  
278.  mul $t4,$t1,$t0                =>  1  
279.  addi $t0,$t2,3624              =>  1  
280.  add $t0,$t4,$t2                =>  1  
281.  lw $t4,2752($zero)             =>  1  
282.  add $t4,$t2,$t0                =>  1  
283.  sw $t2,984($zero)              =>  1  
284.  slt $t4,$t3,$t3                =>  1  
285.  slt $t1,$t1,$t3                =>  1  
286.  mul $t3,$t2,$t4                =>  1  
287.  addi $t0,$t4,236               =>  1  
288.  slt $t4,$t1,$t0                =>  1  
289.  mul $t3,$t4,$t4                =>  1  
290.  addi $t4,$t3,3980              =>  1  
291.  lw $t4,3660($zero)             =>  1  
292.  sub $t0,$t3,$t4                =>  1  
293.  sub $t3,$t4,$t0                =>  1  
294.  addi $t4,$t2,1052              =>  1  
295.  mul $t2,$t1,$t1                =>  1  
296.  lw $t0,952($zero)              =>  1  
297.  slt $t3,$t1,$t3                =>  1  
298.  slt $t0,$t4,$t3                =>  1  
299.  lw $t2,1156($zero)             =>  1  
300.  lw $t4,288($zero)              =>  1  
301.  mul $t1,$t3,$t0                =>  1  
302.  slt $t0,$t3,$t4                =>  1  
303.  lw $t2,2960($zero)             =>  1  
304.  sub $t1,$t4,$t4                =>  1  
305.  sw $t2,3344($zero)             =>  1  
306.  sw $t1,936($zero)              =>  1  
307.  sub $t2,$t0,$t1                =>  1  
308.  addi $t0,$t0,2208              =>  1  
309.  sw $t0,3716($zero)             =>  1  
310.  mul $t2,$t4,$t4                =>  1  
311.  sub $t4,$t0,$t2                =>  1  
312.  add $t4,$t1,$t1                =>  1  
313.  add $t4,$t3,$t3                =>  1  
314.  addi $t3,$t4,1872              =>  1  
315.  sub $t0,$t3,$t2                =>  1  
316.  sub $t4,$t4,$t2                =>  1  
317.  sub $t4,$t4,$t3                =>  1  
318.  sub $t3,$t3,$t3                =>  1  
319.  add $t2,$t0,$t3                =>  1  
320.  mul $t1,$t4,$t3                =>  1  
321.  mul $t0,$t0,$t2                =>  1  
322.  sub $t1,$t3,$t0                =>  1  
323.  addi $t2,$t0,1784              =>  1  
324.  sw $t2,2820($zero)             =>  1  
325.  add $t4,$t1,$t0                =>  1  
326.  lw $t0,304($zero)              =>  1  
327.  addi $t3,$t0,1060              =>  1  
328.  add $t4,$t0,$t1                =>  1  
329.  sub $t4,$t2,$t1                =>  1  
330.  addi $t2,$t4,1352              =>  1  
331.  sub $t2,$t3,$t3                =>  1  
332.  add $t4,$t3,$t0                =>  1  
333.  sw $t4,340($zero)              =>  1  
334.  add $t1,$t0,$t2                =>  1  
335.  slt $t1,$t0,$t1                =>  1  
336.  add $t4,$t2,$t1                =>  1  
337.  sub $t1,$t1,$t3                =>  1  
338.  sw $t0,3268($zero)             =>  1  
339.  lw $t2,360($zero)              =>  1  
340.  add $t4,$t0,$t0                =>  1  
341.  addi $t3,$t0,728               =>  1  
342.  sw $t4,780($zero)              =>  1  
343.  sw $t0,3160($zero)             =>  1  
344.  add $t2,$t0,$t2                =>  1  
345.  lw $t1,2176($zero)             =>  1  
346.  lw $t1,1016($zero)             =>  1  
347.  slt $t1,$t2,$t0                =>  1  
348.  add $t1,$t0,$t0                =>  1  
349.  add $t0,$t3,$t4                =>  1  
350.  mul $t4,$t0,$t0                =>  1  
351.  slt $t3,$t2,$t2                =>  1  
352.  slt $t0,$t3,$t0                =>  1  
353.  add $t4,$t4,$t3                =>  1  
354.  lw $t3,264($zero)              =>  1  
355.  lw $t0,1044($zero)             =>  1  
356.  lw $t0,1804($zero)             =>  1  
357.  mul $t3,$t0,$t3                =>  1  
358.  add $t1,$t4,$t0                =>  1  
359.  sub $t4,$t0,$t1                =>  1  
360.  sw $t2,960($zero)              =>  1  
361.  sw $t1,1252($zero)             =>  1  
362.  sub $t4,$t0,$t0                =>  1  
363.  sub $t3,$t1,$t3                =>  1  
364.  addi $t3,$t2,2388              =>  1  
365.  sub $t4,$t1,$t0                =>  1  
366.  sub $t3,$t2,$t0                =>  1  
367.  addi $t3,$t2,3208              =>  1  
368.  add $t0,$t3,$t0                =>  1  
369.  add $t2,$t2,$t1                =>  1  
370.  mul $t4,$t1,$t3                =>  1  
371.  sub $t3,$t3,$t3                =>  1  
372.  addi $t0,$t4,3408              =>  1  
373.  add $t2,$t2,$t0                =>  1  
374.  lw $t0,48($zero)               =>  1  
375.  sw $t3,3036($zero)             =>  1  
376.  add $t0,$t1,$t0                =>  1  
377.  lw $t0,3452($zero)             =>  1  
378.  add $t4,$t3,$t2                =>  1  
379.  add $t2,$t1,$t4                =>  1  
380.  addi $t0,$t3,2744              =>  1  
381.  addi $t4,$t1,736               =>  1  
382.  sub $t3,$t4,$t2                =>  1  
383.  sw $t1,28($zero)               =>  1  
384.  slt $t0,$t3,$t2                =>  1  
385.  sub $t4,$t1,$t4                =>  1  
386.  sub $t3,$t3,$t1                =>  1  
387.  lw $t0,552($zero)              =>  1  
388.  lw $t1,2236($zero)             =>  1  
389.  mul $t0,$t1,$t1                =>  1  
390.  addi $t2,$t4,1660              =>  1  
391.  mul $t3,$t4,$t0                =>  1  
392.  lw $t2,3560($zero)             =>  1  
393.  sub $t2,$t1,$t2                =>  1  
394.  addi $t4,$t2,3932              =>  1  
395.  sub $t0,$t4,$t0                =>  1  
396.  sub $t4,$t3,$t1                =>  1  
397.  addi $t0,$t0,876               =>  1  
398.  sw $t4,1216($zero)             =>  1  
399.  add $t1,$t3,$t3                =>  1  
400.  sw $t1,92($zero)               =>  1  
401.  lw $t2,3412($zero)             =>  1  
402.  sw $t0,3508($zero)             =>  1  
403.  lw $t4,3788($zero)             =>  1  
404.  add $t1,$t0,$t1                =>  1  
405.  lw $t4,608($zero)              =>  1  
406.  addi $t0,$t2,3000              =>  1  
407.  add $t4,$t2,$t3                =>  1  
408.  slt $t3,$t1,$t4                =>  1  
409.  add $t3,$t1,$t3                =>  1  
410.  addi $t4,$t4,2436              =>  1  
411.  sw $t0,2220($zero)             =>  1  
412.  sub $t3,$t0,$t2                =>  1  
413.  slt $t3,$t0,$t1                =>  1  
414.  mul $t1,$t1,$t1                =>  1  
415.  mul $t3,$t2,$t3                =>  1  
416.  sub $t2,$t1,$t2                =>  1  
417.  slt $t2,$t1,$t1                =>  1  
418.  mul $t0,$t3,$t4                =>  1  
419.  sub $t2,$t2,$t2                =>  1  
420.  slt $t0,$t0,$t2                =>  1  
421.  slt $t4,$t2,$t1                =>  1  
422.  mul $t4,$t4,$t3                =>  1  
423.  add $t4,$t4,$t0                =>  1  
424.  sub $t4,$t0,$t2                =>  1  
425.  addi $t3,$t1,3412              =>  1  
426.  sw $t2,3304($zero)             =>  1  
427.  sub $t1,$t1,$t1                =>  1  
428.  add $t0,$t1,$t4                =>  1  
429.  sub $t0,$t1,$t0                =>  1  
430.  sw $t2,3888($zero)             =>  1  
431.  mul $t4,$t0,$t1                =>  1  
432.  mul $t0,$t1,$t0                =>  1  
433.  lw $t4,2064($zero)             =>  1  
434.  mul $t1,$t2,$t0                =>  1  
435.  slt $t2,$t0,$t0                =>  1  
436.  lw $t1,3276($zero)             =>  1  
437.  add $t2,$t1,$t1                =>  1  
438.  slt $t1,$t2,$t2                =>  1  
439.  mul $t2,$t0,$t3                =>  1  
440.  addi $t0,$t0,1528              =>  1  
441.  mul $t3,$t4,$t2                =>  1  
442.  addi $t4,$t0,3904              =>  1  
443.  slt $t4,$t4,$t3                =>  1  
444.  mul $t4,$t2,$t3                =>  1  
445.  addi $t1,$t3,1032              =>  1  
446.  addi $t3,$t3,336               =>  1  
447.  addi $t0,$t1,2168              =>  1  
448.  mul $t0,$t4,$t1                =>  1  
449.  add $t1,$t4,$t3                =>  1  
450.  sw $t3,1868($zero)             =>  1  
451.  add $t3,$t0,$t1                =>  1  
452.  slt $t3,$t1,$t3                =>  1  
453.  lw $t3,2168($zero)             =>  1  
454.  sw $t3,2972($zero)             =>  1  
455.  sw $t2,2868($zero)             =>  1  
456.  sw $t1,2004($zero)             =>  1  
457.  slt $t4,$t1,$t3                =>  1  
458.  addi $t2,$t2,2428              =>  1  
459.  add $t0,$t0,$t0                =>  1  
460.  slt $t1,$t4,$t0                =>  1  
461.  sub $t1,$t2,$t3                =>  1  
462.  addi $t0,$t1,1876              =>  1  
463.  mul $t2,$t1,$t3                =>  1  
464.  addi $t1,$t3,2596              =>  1  
465.  lw $t0,2280($zero)             =>  1  
466.  sw $t2,3640($zero)             =>  1  
467.  lw $t4,2452($zero)             =>  1  
468.  slt $t2,$t2,$t0                =>  1  
469.  lw $t3,1844($zero)             =>  1  
470.  slt $t3,$t0,$t1                =>  1  
471.  addi $t2,$t2,1628              =>  1  
472.  lw $t3,336($zero)              =>  1  
473.  addi $t1,$t0,2136              =>  1  
474.  sub $t4,$t1,$t0                =>  1  
475.  add $t2,$t1,$t2                =>  1  
476.  sub $t2,$t0,$t0                =>  1  
477.  add $t2,$t3,$t0                =>  1  
478.  addi $t4,$t3,2624              =>  1  
479.  sub $t4,$t0,$t1                =>  1  
480.  add $t4,$t1,$t2                =>  1  
481.  sw $t1,3224($zero)             =>  1  
482.  mul $t1,$t2,$t2                =>  1  
483.  add $t4,$t4,$t1                =>  1  
484.  mul $t0,$t0,$t3                =>  1  
485.  sub $t0,$t1,$t1                =>  1  
486.  add $t1,$t0,$t2                =>  1  
487.  addi $t4,$t4,2152              =>  1  
488.  sub $t0,$t1,$t4                =>  1  
489.  sub $t4,$t3,$t3                =>  1  
490.  sub $t2,$t1,$t4                =>  1  
491.  sub $t1,$t3,$t4                =>  1  
492.  addi $t0,$t4,864               =>  1  
493.  mul $t3,$t0,$t4                =>  1  
494.  sw $t0,1040($zero)             =>  1  
495.  lw $t2,852($zero)              =>  1  
496.  lw $t2,1296($zero)             =>  1  
497.  slt $t4,$t1,$t4                =>  1  
498.  lw $t0,3448($zero)             =>  1  
499.  sw $t1,1284($zero)             =>  1  
500.  sw $t0,912($zero)              =>  1  
501.  slt $t2,$t1,$t4                =>  1  
502.  sub $t1,$t0,$t3                =>  1  
503.  sub $t0,$t2,$t0                =>  1  
504.  sub $t1,$t4,$t1                =>  1  
505.  slt $t4,$t3,$t4                =>  1  
506.  lw $t0,3944($zero)             =>  1  
507.  sw $t0,616($zero)              =>  1  
508.  lw $t3,1964($zero)             =>  1  
509.  sub $t1,$t3,$t1                =>  1  
510.  slt $t2,$t2,$t2                =>  1  
511.  slt $t0,$t3,$t1                =>  1  
512.  slt $t4,$t0,$t4                =>  1  
513.  sw $t0,460($zero)              =>  1  
514.  addi $t4,$t2,3312              =>  1  
515.  lw $t4,500($zero)              =>  1  
516.  add $t2,$t1,$t1                =>  1  
517.  sub $t0,$t2,$t3                =>  1  
518.  slt $t4,$t0,$t3                =>  1  
519.  addi $t0,$t0,1416              =>  1  
520.  add $t4,$t2,$t1                =>  1  
521.  sw $t1,1852($zero)             =>  1  
522.  mul $t0,$t4,$t0                =>  1  
523.  lw $t1,1868($zero)             =>  1  
524.  lw $t0,1524($zero)             =>  1  
525.  mul $t3,$t2,$t4                =>  1  
526.  sw $t2,772($zero)              =>  1  
527.  add $t0,$t1,$t1                =>  1  
528.  addi $t0,$t4,848               =>  1  
529.  add $t3,$t4,$t1                =>  1  
530.  sub $t2,$t1,$t4                =>  1  
531.  sw $t4,1468($zero)             =>  1  
532.  addi $t0,$t1,1304              =>  1  
533.  addi $t0,$t0,2472              =>  1  
534.  lw $t4,3272($zero)             =>  1  
535.  addi $t3,$t3,3068              =>  1  
536.  slt $t4,$t4,$t1                =>  1  
537.  sub $t2,$t2,$t3                =>  1  
538.  add $t4,$t0,$t1                =>  1  
539.  lw $t4,3996($zero)             =>  1  
540.  mul $t3,$t2,$t1                =>  1  
541.  add $t3,$t2,$t3                =>  1  
542.  sub $t2,$t4,$t4                =>  1  
543.  slt $t0,$t2,$t4                =>  1  
544.  mul $t3,$t2,$t4                =>  1  
545.  add $t2,$t0,$t4                =>  1  
546.  mul $t4,$t4,$t1                =>  1  
547.  addi $t1,$t1,2936              =>  1  
548.  lw $t0,2648($zero)             =>  1  
549.  sw $t1,16($zero)               =>  1  
550.  sw $t3,148($zero)              =>  1  
551.  slt $t0,$t1,$t2                =>  1  
552.  mul $t0,$t2,$t1                =>  1  
553.  mul $t2,$t0,$t4                =>  1  
554.  lw $t4,604($zero)              =>  1  
555.  sw $t4,3652($zero)             =>  1  
556.  addi $t1,$t1,776               =>  1  
557.  sw $t0,1180($zero)             =>  1  
558.  mul $t2,$t2,$t0                =>  1  
559.  addi $t2,$t1,3428              =>  1  
560.  slt $t3,$t3,$t2                =>  1  
561.  add $t2,$t1,$t2                =>  1  
562.  mul $t2,$t2,$t0                =>  1  
563.  add $t2,$t1,$t3                =>  1  
564.  sw $t2,3376($zero)             =>  1  
565.  slt $t1,$t3,$t1                =>  1  
566.  mul $t3,$t4,$t3                =>  1  
567.  addi $t4,$t0,2700              =>  1  
568.  slt $t4,$t2,$t1                =>  1  
569.  sw $t2,1920($zero)             =>  1  
570.  lw $t3,1044($zero)             =>  1  
571.  sub $t2,$t0,$t4                =>  1  
572.  lw $t2,3220($zero)             =>  1  
573.  mul $t1,$t3,$t3                =>  1  
574.  addi $t2,$t2,460               =>  1  
575.  addi $t4,$t2,1400              =>  1  
576.  add $t0,$t0,$t3                =>  1  
577.  sw $t1,964($zero)              =>  1  
578.  sw $t2,2492($zero)             =>  1  
579.  slt $t3,$t4,$t0                =>  1  
580.  slt $t3,$t1,$t4                =>  1  
581.  mul $t4,$t4,$t1                =>  1  
582.  mul $t4,$t1,$t2                =>  1  
583.  add $t4,$t1,$t1                =>  1  
584.  add $t1,$t1,$t2                =>  1  
585.  sub $t4,$t2,$t2                =>  1  
586.  slt $t2,$t0,$t0                =>  1  
587.  mul $t4,$t3,$t4                =>  1  
588.  slt $t4,$t0,$t2                =>  1  
589.  add $t2,$t0,$t1                =>  1  
590.  mul $t2,$t2,$t2                =>  1  
591.  lw $t4,2268($zero)             =>  1  
592.  sw $t4,1316($zero)             =>  1  
593.  add $t3,$t0,$t0                =>  1  
594.  slt $t0,$t3,$t1                =>  1  
595.  sw $t2,1244($zero)             =>  1  
596.  add $t1,$t4,$t1                =>  1  
597.  add $t4,$t4,$t3                =>  1  
598.  addi $t0,$t1,220               =>  1  
599.  mul $t4,$t3,$t3                =>  1  
600.  slt $t1,$t3,$t0                =>  1  
601.  sub $t3,$t1,$t1                =>  1  
602.  lw $t2,200($zero)              =>  1  
603.  lw $t4,2544($zero)             =>  1  
604.  sw $t4,1424($zero)             =>  1  
605.  slt $t2,$t1,$t0                =>  1  
606.  addi $t1,$t3,1604              =>  1  
607.  mul $t1,$t3,$t2                =>  1  
608.  sw $t4,3944($zero)             =>  1  
609.  mul $t4,$t3,$t4                =>  1  
610.  lw $t1,2376($zero)             =>  1  
611.  sub $t2,$t3,$t0                =>  1  
612.  lw $t4,3328($zero)             =>  1  
613.  addi $t3,$t0,2492              =>  1  
614.  slt $t2,$t1,$t0                =>  1  
615.  slt $t0,$t2,$t0                =>  1  
616.  lw $t0,1372($zero)             =>  1  
617.  slt $t1,$t0,$t1                =>  1  
618.  add $t3,$t3,$t4                =>  1  
619.  mul $t0,$t0,$t1                =>  1  
620.  lw $t3,68($zero)               =>  1  
621.  slt $t4,$t0,$t2                =>  1  
622.  sw $t4,84($zero)               =>  1  
623.  lw $t3,2796($zero)             =>  1  
624.  addi $t3,$t2,3516              =>  1  
625.  add $t3,$t1,$t2                =>  1  
626.  sub $t2,$t3,$t0                =>  1  
627.  addi $t4,$t1,1144              =>  1  
628.  mul $t0,$t0,$t2                =>  1  
629.  add $t3,$t3,$t3                =>  1  
630.  sub $t0,$t4,$t1                =>  1  
631.  sub $t1,$t3,$t2                =>  1  
632.  slt $t4,$t0,$t3                =>  1  
633.  addi $t0,$t1,3196              =>  1  
634.  sw $t1,3632($zero)             =>  1  
635.  sw $t0,2428($zero)             =>  1  
636.  add $t2,$t2,$t0                =>  1  
637.  mul $t1,$t2,$t0                =>  1  
638.  mul $t1,$t2,$t4                =>  1  
639.  mul $t2,$t3,$t2                =>  1  
640.  lw $t1,560($zero)              =>  1  
641.  add $t4,$t3,$t2                =>  1  
642.  addi $t4,$t4,2344              =>  1  
643.  add $t2,$t1,$t3                =>  1  
644.  slt $t3,$t1,$t1                =>  1  
645.  sw $t3,744($zero)              =>  1  
646.  slt $t4,$t0,$t4                =>  1  
647.  sub $t3,$t4,$t1                =>  1  
648.  mul $t4,$t4,$t2                =>  1  
649.  lw $t2,720($zero)              =>  1  
650.  sw $t3,1652($zero)             =>  1  
651.  addi $t2,$t3,844               =>  1  
652.  slt $t4,$t3,$t1                =>  1  
653.  lw $t1,1684($zero)             =>  1  
654.  addi $t4,$t1,2676              =>  1  
655.  slt $t2,$t3,$t4                =>  1  
656.  sw $t1,1236($zero)             =>  1  
657.  slt $t3,$t4,$t0                =>  1  
658.  mul $t3,$t4,$t4                =>  1  
659.  addi $t1,$t4,1924              =>  1  
660.  sub $t1,$t1,$t1                =>  1  
661.  addi $t1,$t4,2080              =>  1  
662.  add $t4,$t2,$t2                =>  1  
663.  add $t1,$t2,$t0                =>  1  
664.  sub $t0,$t3,$t0                =>  1  
665.  slt $t3,$t2,$t4                =>  1  
666.  sub $t2,$t2,$t2                =>  1  
667.  sw $t0,2792($zero)             =>  1  
668.  addi $t4,$t0,3068              =>  1  
669.  add $t3,$t3,$t3                =>  1  
670.  mul $t3,$t3,$t2                =>  1  
671.  addi $t2,$t1,444               =>  1  
672.  add $t3,$t1,$t3                =>  1  
673.  slt $t4,$t2,$t2                =>  1  
674.  slt $t3,$t0,$t4                =>  1  
675.  sub $t3,$t3,$t3                =>  1  
676.  slt $t2,$t3,$t2                =>  1  
677.  slt $t1,$t3,$t2                =>  1  
678.  add $t3,$t1,$t1                =>  1  
679.  addi $t3,$t3,212               =>  1  
680.  mul $t0,$t3,$t0                =>  1  
681.  lw $t1,1664($zero)             =>  1  
682.  lw $t2,1568($zero)             =>  1  
683.  slt $t0,$t4,$t3                =>  1  
684.  addi $t2,$t2,68                =>  1  
685.  add $t4,$t0,$t3                =>  1  
686.  sw $t1,1288($zero)             =>  1  
687.  lw $t3,96($zero)               =>  1  
688.  sw $t0,1596($zero)             =>  1  
689.  addi $t2,$t4,1992              =>  1  
690.  lw $t2,1420($zero)             =>  1  
691.  lw $t2,520($zero)              =>  1  
692.  addi $t3,$t2,2752              =>  1  
693.  add $t1,$t3,$t4                =>  1  
694.  mul $t3,$t1,$t2                =>  1  
695.  mul $t4,$t3,$t2                =>  1  
696.  sw $t2,264($zero)              =>  1  
697.  addi $t4,$t4,312               =>  1  
698.  slt $t3,$t4,$t3                =>  1  
699.  slt $t0,$t2,$t3                =>  1  
700.  addi $t0,$t3,2500              =>  1  
701.  slt $t1,$t2,$t3                =>  1  
702.  slt $t2,$t4,$t0                =>  1  
703.  add $t2,$t2,$t1                =>  1  
704.  addi $t2,$t4,3152              =>  1  
705.  addi $t1,$t2,2784              =>  1  
706.  add $t2,$t4,$t4                =>  1  
707.  slt $t0,$t3,$t4                =>  1  
708.  mul $t2,$t3,$t0                =>  1  
709.  slt $t2,$t1,$t0                =>  1  
710.  lw $t2,3592($zero)             =>  1  
711.  addi $t2,$t2,124               =>  1  
712.  addi $t1,$t1,1200              =>  1  
713.  add $t0,$t2,$t4                =>  1  
714.  addi $t2,$t0,992               =>  1  
715.  slt $t4,$t4,$t1                =>  1  
716.  mul $t0,$t0,$t2                =>  1  
717.  addi $t3,$t3,372               =>  1  
718.  slt $t0,$t3,$t0                =>  1  
719.  lw $t2,0($zero)                =>  1  
720.  sub $t2,$t2,$t3                =>  1  
721.  sw $t3,3796($zero)             =>  1  
722.  sub $t4,$t4,$t1                =>  1  
723.  lw $t3,2068($zero)             =>  1  
724.  slt $t2,$t2,$t3                =>  1  
725.  add $t2,$t0,$t4                =>  1  
726.  add $t1,$t0,$t0                =>  1  
727.  sw $t3,2152($zero)             =>  1  
728.  lw $t0,1628($zero)             =>  1  
729.  add $t2,$t1,$t1                =>  1  
730.  slt $t4,$t3,$t0                =>  1  
731.  lw $t1,3400($zero)             =>  1  
732.  add $t2,$t1,$t4                =>  1  
733.  sw $t3,3156($zero)             =>  1  
734.  sw $t1,928($zero)              =>  1  
735.  mul $t3,$t4,$t4                =>  1  
736.  slt $t3,$t3,$t2                =>  1  
737.  add $t4,$t2,$t3                =>  1  
738.  sub $t0,$t3,$t2                =>  1  
739.  sub $t3,$t1,$t0                =>  1  
740.  addi $t2,$t2,2344              =>  1  
741.  mul $t2,$t4,$t3                =>  1  
742.  mul $t0,$t1,$t4                =>  1  
743.  sw $t1,3596($zero)             =>  1  
744.  mul $t2,$t4,$t4                =>  1  
745.  addi $t4,$t1,3968              =>  1  
746.  lw $t4,660($zero)              =>  1  
747.  sw $t0,616($zero)              =>  1  
748.  addi $t2,$t3,408               =>  1  
749.  addi $t0,$t4,3244              =>  1  
750.  slt $t4,$t2,$t0                =>  1  
751.  sw $t4,3628($zero)             =>  1  
752.  mul $t1,$t1,$t3                =>  1  
753.  slt $t3,$t4,$t0                =>  1  
754.  mul $t0,$t3,$t4                =>  1  
755.  mul $t2,$t2,$t1                =>  1  
756.  addi $t3,$t4,3224              =>  1  
757.  add $t0,$t0,$t4                =>  1  
758.  lw $t4,3924($zero)             =>  1  
759.  slt $t4,$t3,$t3                =>  1  
760.  add $t1,$t0,$t1                =>  1  
761.  add $t4,$t4,$t4                =>  1  
762.  addi $t0,$t4,2280              =>  1  
763.  sub $t4,$t0,$t1                =>  1  
764.  sw $t3,3004($zero)             =>  1  
765.  slt $t2,$t1,$t1                =>  1  
766.  addi $t1,$t0,300               =>  1  
767.  lw $t4,2128($zero)             =>  1  
768.  slt $t1,$t4,$t0                =>  1  
769.  addi $t4,$t3,3980              =>  1  
770.  sub $t3,$t4,$t1                =>  1  
771.  lw $t1,1308($zero)             =>  1  
772.  addi $t4,$t0,608               =>  1  
773.  sw $t3,640($zero)              =>  1  
774.  mul $t3,$t3,$t0                =>  1  
775.  add $t2,$t1,$t1                =>  1  
776.  add $t1,$t4,$t3                =>  1  
777.  addi $t4,$t1,2364              =>  1  
778.  add $t4,$t3,$t1                =>  1  
779.  mul $t0,$t1,$t4                =>  1  
780.  mul $t1,$t1,$t4                =>  1  
781.  slt $t1,$t0,$t3                =>  1  
782.  add $t0,$t1,$t3                =>  1  
783.  lw $t0,3148($zero)             =>  1  
784.  sw $t0,4000($zero)             =>  1  
785.  lw $t2,2404($zero)             =>  1  
786.  lw $t3,900($zero)              =>  1  
787.  mul $t0,$t1,$t0                =>  1  
788.  addi $t0,$t3,2804              =>  1  
789.  slt $t3,$t1,$t2                =>  1  
790.  sub $t3,$t2,$t0                =>  1  
791.  addi $t3,$t1,2608              =>  1  
792.  sw $t1,2612($zero)             =>  1  
793.  addi $t1,$t0,504               =>  1  
794.  sw $t3,2392($zero)             =>  1  
795.  add $t2,$t4,$t1                =>  1  
796.  mul $t0,$t2,$t1                =>  1  
797.  addi $t4,$t4,3420              =>  1  
798.  sub $t1,$t4,$t1                =>  1  
799.  sub $t1,$t1,$t2                =>  1  
800.  addi $t2,$t3,124               =>  1  
801.  sub $t1,$t1,$t2                =>  1  
802.  lw $t4,2984($zero)             =>  1  
803.  slt $t3,$t2,$t2                =>  1  
804.  slt $t4,$t0,$t3                =>  1  
805.  lw $t3,692($zero)              =>  1  
806.  mul $t2,$t2,$t1                =>  1  
807.  mul $t1,$t4,$t1                =>  1  
808.  slt $t2,$t4,$t3                =>  1  
809.  addi $t1,$t2,1540              =>  1  
810.  sw $t2,1444($zero)             =>  1  
811.  mul $t1,$t0,$t1                =>  1  
812.  add $t4,$t4,$t0                =>  1  
813.  add $t3,$t1,$t2                =>  1  
814.  mul $t1,$t0,$t1                =>  1  
815.  sub $t1,$t3,$t2                =>  1  
816.  sub $t1,$t4,$t2                =>  1  
817.  sub $t2,$t4,$t0                =>  1  
818.  slt $t1,$t3,$t4                =>  1  
819.  mul $t2,$t4,$t0                =>  1  
820.  add $t3,$t2,$t4                =>  1  
821.  sub $t4,$t1,$t0                =>  1  
822.  lw $t3,1428($zero)             =>  1  
823.  add $t3,$t4,$t3                =>  1  
824.  sub $t3,$t4,$t2                =>  1  
825.  mul $t2,$t4,$t3                =>  1  
826.  lw $t0,1020($zero)             =>  1  
827.  addi $t2,$t2,3056              =>  1  
828.  slt $t0,$t0,$t0                =>  1  
829.  add $t0,$t3,$t1                =>  1  
830.  lw $t2,3704($zero)             =>  1  
831.  add $t4,$t4,$t4                =>  1  
832.  mul $t2,$t4,$t1                =>  1  
833.  sw $t4,688($zero)              =>  1  
834.  slt $t1,$t0,$t3                =>  1  
835.  sw $t3,2344($zero)             =>  1  
836.  sub $t4,$t1,$t0                =>  1  
837.  slt $t2,$t4,$t1                =>  1  
838.  slt $t3,$t0,$t3                =>  1  
839.  sub $t1,$t3,$t2                =>  1  
840.  sub $t1,$t0,$t4                =>  1  
841.  sub $t2,$t0,$t0                =>  1  
842.  mul $t2,$t2,$t2                =>  1  
843.  addi $t2,$t1,3916              =>  1  
844.  sub $t0,$t2,$t2                =>  1  
845.  sub $t3,$t2,$t0                =>  1  
846.  sw $t3,904($zero)              =>  1  
847.  lw $t0,1584($zero)             =>  1  
848.  sw $t2,480($zero)              =>  1  
849.  slt $t3,$t1,$t2                =>  1  
850.  add $t1,$t4,$t2                =>  1  
851.  add $t3,$t1,$t2                =>  1  
852.  mul $t2,$t1,$t2                =>  1  
853.  lw $t4,192($zero)              =>  1  
854.  slt $t1,$t1,$t2                =>  1  
855.  add $t0,$t4,$t0                =>  1  
856.  sub $t4,$t1,$t4                =>  1  
857.  lw $t2,768($zero)              =>  1  
858.  lw $t1,600($zero)              =>  1  
859.  addi $t1,$t0,3884              =>  1  
860.  mul $t0,$t0,$t1                =>  1  
861.  mul $t1,$t4,$t4                =>  1  
862.  add $t2,$t4,$t2                =>  1  
863.  add $t2,$t4,$t4                =>  1  
864.  mul $t2,$t2,$t4                =>  1  
865.  slt $t1,$t2,$t2                =>  1  
866.  lw $t4,3116($zero)             =>  1  
867.  sw $t3,632($zero)              =>  1  
868.  addi $t2,$t0,2168              =>  1  
869.  mul $t0,$t0,$t0                =>  1  
870.  addi $t0,$t2,3644              =>  1  
871.  mul $t2,$t3,$t3                =>  1  
872.  sub $t3,$t3,$t4                =>  1  
873.  slt $t1,$t2,$t2                =>  1  
874.  slt $t2,$t0,$t3                =>  1  
875.  add $t2,$t0,$t3                =>  1  
876.  sub $t1,$t2,$t0                =>  1  
877.  addi $t0,$t0,1160              =>  1  
878.  addi $t2,$t2,56                =>  1  
879.  add $t1,$t3,$t0                =>  1  
880.  sw $t2,876($zero)              =>  1  
881.  mul $t3,$t3,$t0                =>  1  
882.  sw $t4,988($zero)              =>  1  
883.  add $t1,$t3,$t2                =>  1  
884.  sub $t2,$t3,$t2                =>  1  
885.  slt $t3,$t4,$t2                =>  1  
886.  sw $t1,2740($zero)             =>  1  
887.  lw $t2,1392($zero)             =>  1  
888.  mul $t4,$t1,$t4                =>  1  
889.  mul $t2,$t3,$t3                =>  1  
890.  sw $t2,3176($zero)             =>  1  
891.  slt $t4,$t4,$t0                =>  1  
892.  add $t4,$t1,$t2                =>  1  
893.  addi $t0,$t4,3852              =>  1  
894.  sub $t1,$t3,$t3                =>  1  
895.  addi $t4,$t3,2464              =>  1  
896.  mul $t2,$t3,$t1                =>  1  
897.  sub $t3,$t2,$t4                =>  1  
898.  mul $t3,$t2,$t1                =>  1  
899.  slt $t0,$t3,$t4                =>  1  
900.  lw $t4,3432($zero)             =>  1  
901.  mul $t4,$t2,$t3                =>  1  
902.  sub $t4,$t2,$t4                =>  1  
903.  sw $t0,1020($zero)             =>  1  
904.  mul $t3,$t2,$t1                =>  1  
905.  addi $t0,$t4,348               =>  1  
906.  lw $t4,264($zero)              =>  1  
907.  sw $t0,224($zero)              =>  1  
908.  slt $t4,$t1,$t1                =>  1  
909.  mul $t1,$t4,$t0                =>  1  
910.  sub $t2,$t3,$t0                =>  1  
911.  add $t1,$t4,$t2                =>  1  
912.  mul $t1,$t4,$t3                =>  1  
913.  sw $t1,932($zero)              =>  1  
914.  sw $t0,3412($zero)             =>  1  
915.  mul $t1,$t0,$t0                =>  1  
916.  lw $t2,3416($zero)             =>  1  
917.  mul $t1,$t2,$t0                =>  1  
918.  addi $t1,$t1,3872              =>  1  
919.  sub $t2,$t1,$t4                =>  1  
920.  add $t3,$t0,$t4                =>  1  
921.  sub $t3,$t2,$t3                =>  1  
922.  sub $t0,$t2,$t3                =>  1  
923.  addi $t2,$t3,3024              =>  1  
924.  addi $t4,$t1,1968              =>  1  
925.  lw $t3,3904($zero)             =>  1  
926.  addi $t0,$t0,1864              =>  1  
927.  addi $t4,$t3,480               =>  1  
928.  add $t1,$t3,$t2                =>  1  
929.  add $t4,$t0,$t1                =>  1  
930.  mul $t0,$t2,$t4                =>  1  
931.  add $t3,$t3,$t3                =>  1  
932.  add $t2,$t2,$t4                =>  1  
933.  sub $t2,$t2,$t4                =>  1  
934.  slt $t1,$t2,$t1                =>  1  
935.  sw $t1,2992($zero)             =>  1  
936.  mul $t4,$t0,$t1                =>  1  
937.  add $t2,$t4,$t3                =>  1  
938.  lw $t0,2356($zero)             =>  1  
939.  addi $t3,$t4,104               =>  1  
940.  mul $t0,$t2,$t0                =>  1  
941.  sw $t0,1064($zero)             =>  1  
942.  sw $t1,1920($zero)             =>  1  
943.  sub $t3,$t3,$t0                =>  1  
944.  addi $t1,$t4,2832              =>  1  
945.  sub $t4,$t2,$t0                =>  1  
946.  add $t2,$t3,$t4                =>  1  
947.  mul $t4,$t0,$t4                =>  1  
948.  add $t3,$t1,$t3                =>  1  
949.  add $t0,$t3,$t4                =>  1  
950.  addi $t0,$t2,2660              =>  1  
951.  mul $t3,$t2,$t4                =>  1  
952.  lw $t0,800($zero)              =>  1  
953.  sw $t1,3592($zero)             =>  1  
954.  add $t2,$t2,$t0                =>  1  
955.  sub $t0,$t1,$t4                =>  1  
956.  mul $t4,$t3,$t2                =>  1  
957.  lw $t0,1684($zero)             =>  1  
958.  slt $t4,$t3,$t2                =>  1  
959.  add $t4,$t1,$t3                =>  1  
960.  sub $t1,$t0,$t0                =>  1  
961.  sub $t0,$t3,$t3                =>  1  
962.  lw $t3,3288($zero)             =>  1  
963.  slt $t1,$t1,$t1                =>  1  
964.  sw $t2,1912($zero)             =>  1  
965.  addi $t3,$t3,472               =>  1  
966.  mul $t4,$t0,$t3                =>  1  
967.  lw $t4,1704($zero)             =>  1  
968.  add $t2,$t2,$t1                =>  1  
969.  mul $t1,$t1,$t2                =>  1  
970.  mul $t3,$t4,$t1                =>  1  
971.  sw $t3,1152($zero)             =>  1  
972.  addi $t3,$t3,2784              =>  1  
973.  sw $t0,2568($zero)             =>  1  
974.  slt $t1,$t3,$t3                =>  1  
975.  sub $t1,$t1,$t2                =>  1  
976.  sw $t3,1372($zero)             =>  1  
977.  sw $t2,2332($zero)             =>  1  
978.  lw $t4,2688($zero)             =>  1  
979.  mul $t3,$t1,$t4                =>  1  
980.  addi $t2,$t0,2688              =>  1  
981.  slt $t2,$t4,$t4                =>  1  
982.  sub $t2,$t0,$t1                =>  1  
983.  mul $t3,$t4,$t3                =>  1  
984.  lw $t0,2884($zero)             =>  1  
985.  lw $t0,720($zero)              =>  1  
986.  slt $t4,$t2,$t0                =>  1  
987.  mul $t2,$t1,$t4                =>  1  
988.  sw $t3,428($zero)              =>  1  
989.  mul $t1,$t4,$t1                =>  1  
990.  sw $t1,1252($zero)             =>  1  
991.  sw $t4,1088($zero)             =>  1  
992.  addi $t4,$t1,3036              =>  1  
993.  sw $t0,1980($zero)             =>  1  
994.  addi $t0,$t3,3088              =>  1  
995.  slt $t3,$t1,$t3                =>  1  
996.  addi $t1,$t3,588               =>  1  
997.  mul $t3,$t4,$t2                =>  1  
998.  mul $t0,$t0,$t2                =>  1  
999.  lw $t1,3060($zero)             =>  1  
1000.  add $t4,$t3,$t4                =>  1  
