// Generated by gen_regs_nob.tcl
// DO NOT EDIT THIS FILE

#ifndef __PPU_REGS_H__
#define __PPU_REGS_H__

#include <stdint.h>
#if defined M3
#include "_cm3_chip_define.h"
#else
#include "_ca55_chip_define.h"
#endif

////////////////////////////////////////////////////////////////
// baisc reg info                                             //
////////////////////////////////////////////////////////////////

#define PPU_PWPR_OP_DYN_EN_ADDR                   (PMU_BASE+0x00000000)
#define PPU_PWPR_OP_DYN_EN_LSB                    24
#define PPU_PWPR_OP_DYN_EN_MASK                   0x01000000

#define PPU_PWPR_OP_POLICY_ADDR                   (PMU_BASE+0x00000000)
#define PPU_PWPR_OP_POLICY_LSB                    16
#define PPU_PWPR_OP_POLICY_MASK                   0x000f0000

#define PPU_PWPR_PWR_DYN_EN_ADDR                  (PMU_BASE+0x00000000)
#define PPU_PWPR_PWR_DYN_EN_LSB                   8
#define PPU_PWPR_PWR_DYN_EN_MASK                  0x00000100

#define PPU_PWPR_PWR_POLICY_ADDR                  (PMU_BASE+0x00000000)
#define PPU_PWPR_PWR_POLICY_LSB                   0
#define PPU_PWPR_PWR_POLICY_MASK                  0x0000000f

#define PPU_PWSR_OP_DYN_STATUS_ADDR               (PMU_BASE+0x00000008)
#define PPU_PWSR_OP_DYN_STATUS_LSB                24
#define PPU_PWSR_OP_DYN_STATUS_MASK               0x01000000

#define PPU_PWSR_OP_STATUS_ADDR                   (PMU_BASE+0x00000008)
#define PPU_PWSR_OP_STATUS_LSB                    16
#define PPU_PWSR_OP_STATUS_MASK                   0x000f0000

#define PPU_PWSR_LOCK_STATUS_ADDR                 (PMU_BASE+0x00000008)
#define PPU_PWSR_LOCK_STATUS_LSB                  12
#define PPU_PWSR_LOCK_STATUS_MASK                 0x00001000

#define PPU_PWSR_PWR_DYN_STATUS_ADDR              (PMU_BASE+0x00000008)
#define PPU_PWSR_PWR_DYN_STATUS_LSB               8
#define PPU_PWSR_PWR_DYN_STATUS_MASK              0x00000100

#define PPU_PWSR_PWR_STATUS_ADDR                  (PMU_BASE+0x00000008)
#define PPU_PWSR_PWR_STATUS_LSB                   0
#define PPU_PWSR_PWR_STATUS_MASK                  0x0000000f

#define PPU_DISR_OP_DEVACTIVE_STATUS_ADDR         (PMU_BASE+0x00000010)
#define PPU_DISR_OP_DEVACTIVE_STATUS_LSB          16
#define PPU_DISR_OP_DEVACTIVE_STATUS_MASK         0x01ff0000

#define PPU_DISR_PWR_DEVACTIVE_STATUS_ADDR        (PMU_BASE+0x00000010)
#define PPU_DISR_PWR_DEVACTIVE_STATUS_LSB         0
#define PPU_DISR_PWR_DEVACTIVE_STATUS_MASK        0x000007ff

#define PPU_MISR_DEVDENY_STATUS_ADDR              (PMU_BASE+0x00000014)
#define PPU_MISR_DEVDENY_STATUS_LSB               16
#define PPU_MISR_DEVDENY_STATUS_MASK              0x00ff0000

#define PPU_MISR_DEVACCEPT_STATUS_ADDR            (PMU_BASE+0x00000014)
#define PPU_MISR_DEVACCEPT_STATUS_LSB             8
#define PPU_MISR_DEVACCEPT_STATUS_MASK            0x0000ff00

#define PPU_MISR_PCSMPACCEPT_STATUS_ADDR          (PMU_BASE+0x00000014)
#define PPU_MISR_PCSMPACCEPT_STATUS_LSB           0
#define PPU_MISR_PCSMPACCEPT_STATUS_MASK          0x00000001

#define PPU_PWCR_OP_DEVACTIVEEN_ADDR              (PMU_BASE+0x00000020)
#define PPU_PWCR_OP_DEVACTIVEEN_LSB               24
#define PPU_PWCR_OP_DEVACTIVEEN_MASK              0xff000000

#define PPU_PWCR_PWR_DEVACTIVEEN_ADDR             (PMU_BASE+0x00000020)
#define PPU_PWCR_PWR_DEVACTIVEEN_LSB              8
#define PPU_PWCR_PWR_DEVACTIVEEN_MASK             0x0007ff00

#define PPU_PWCR_DEVREQEN_ADDR                    (PMU_BASE+0x00000020)
#define PPU_PWCR_DEVREQEN_LSB                     0
#define PPU_PWCR_DEVREQEN_MASK                    0x000000ff

#define PPU_PTCR_WARM_RST_DEVREQEN_ADDR           (PMU_BASE+0x00000024)

#define PPU_IMR_STA_DENY_IRQ_MASK_ADDR            (PMU_BASE+0x00000030)
#define PPU_IMR_STA_DENY_IRQ_MASK_LSB             2
#define PPU_IMR_STA_DENY_IRQ_MASK_MASK            0x00000004

#define PPU_IMR_STA_ACCEPT_IRQ_MASK_ADDR          (PMU_BASE+0x00000030)
#define PPU_IMR_STA_ACCEPT_IRQ_MASK_LSB           1
#define PPU_IMR_STA_ACCEPT_IRQ_MASK_MASK          0x00000002

#define PPU_IMR_STA_POLICY_TRN_IRQ_MASK_ADDR      (PMU_BASE+0x00000030)
#define PPU_IMR_STA_POLICY_TRN_IRQ_MASK_LSB       0
#define PPU_IMR_STA_POLICY_TRN_IRQ_MASK_MASK      0x00000001

#define PPU_AIMR_LPIP_TIMEOUT_IRQ_MASK_ADDR       (PMU_BASE+0x00000034)
#define PPU_AIMR_LPIP_TIMEOUT_IRQ_MASK_LSB        6
#define PPU_AIMR_LPIP_TIMEOUT_IRQ_MASK_MASK       0x00000040

#define PPU_AIMR_LPIQ_TIMEOUT_IRQ_MASK_ADDR       (PMU_BASE+0x00000034)
#define PPU_AIMR_LPIQ_TIMEOUT_IRQ_MASK_LSB        5
#define PPU_AIMR_LPIQ_TIMEOUT_IRQ_MASK_MASK       0x00000020

#define PPU_AIMR_STA_POLICY_OP_IRQ_MASK_ADDR      (PMU_BASE+0x00000034)
#define PPU_AIMR_STA_POLICY_OP_IRQ_MASK_LSB       4
#define PPU_AIMR_STA_POLICY_OP_IRQ_MASK_MASK      0x00000010

#define PPU_AIMR_STA_POLICY_PWR_IRQ_MASK_ADDR     (PMU_BASE+0x00000034)
#define PPU_AIMR_STA_POLICY_PWR_IRQ_MASK_LSB      3
#define PPU_AIMR_STA_POLICY_PWR_IRQ_MASK_MASK     0x00000008

#define PPU_AIMR_DYN_DENY_IRQ_MASK_ADDR           (PMU_BASE+0x00000034)
#define PPU_AIMR_DYN_DENY_IRQ_MASK_LSB            2
#define PPU_AIMR_DYN_DENY_IRQ_MASK_MASK           0x00000004

#define PPU_AIMR_DYN_ACCEPT_IRQ_MASK_ADDR         (PMU_BASE+0x00000034)
#define PPU_AIMR_DYN_ACCEPT_IRQ_MASK_LSB          1
#define PPU_AIMR_DYN_ACCEPT_IRQ_MASK_MASK         0x00000002

#define PPU_AIMR_UNSPT_POLICY_IRQ_MASK_ADDR       (PMU_BASE+0x00000034)
#define PPU_AIMR_UNSPT_POLICY_IRQ_MASK_LSB        0
#define PPU_AIMR_UNSPT_POLICY_IRQ_MASK_MASK       0x00000001

#define PPU_ISR_OTHER_IRQ_ADDR                    (PMU_BASE+0x00000038)

#define PPU_ISR_STA_DENY_IRQ_ADDR                 (PMU_BASE+0x00000038)

#define PPU_ISR_STA_ACCEPT_IRQ_ADDR               (PMU_BASE+0x00000038)

#define PPU_ISR_STA_POLICY_TRN_IRQ_ADDR           (PMU_BASE+0x00000038)

#define PPU_AISR_LPIP_TIMEOUT_IRQ_ADDR            (PMU_BASE+0x0000003c)

#define PPU_AISR_LPIQ_TIMEOUT_IRQ_ADDR            (PMU_BASE+0x0000003c)

#define PPU_AISR_STA_POLICY_OP_IRQ_ADDR           (PMU_BASE+0x0000003c)

#define PPU_AISR_STA_POLICY_PWR_IRQ_ADDR          (PMU_BASE+0x0000003c)

#define PPU_AISR_DYN_DENY_IRQ_ADDR                (PMU_BASE+0x0000003c)

#define PPU_AISR_DYN_ACCEPT_IRQ_ADDR              (PMU_BASE+0x0000003c)

#define PPU_AISR_UNSPT_POLICY_IRQ_ADDR            (PMU_BASE+0x0000003c)

#define PPU_DCDR0_RST_HWSTAT_DLY_ADDR             (PMU_BASE+0x00000170)
#define PPU_DCDR0_RST_HWSTAT_DLY_LSB              16
#define PPU_DCDR0_RST_HWSTAT_DLY_MASK             0x00ff0000

#define PPU_DCDR0_ISO_CLKEN_DLY_ADDR              (PMU_BASE+0x00000170)
#define PPU_DCDR0_ISO_CLKEN_DLY_LSB               8
#define PPU_DCDR0_ISO_CLKEN_DLY_MASK              0x0000ff00

#define PPU_DCDR0_CLKEN_RST_DLY_ADDR              (PMU_BASE+0x00000170)
#define PPU_DCDR0_CLKEN_RST_DLY_LSB               0
#define PPU_DCDR0_CLKEN_RST_DLY_MASK              0x000000ff

#define PPU_DCDR1_CLKEN_ISO_DLY_ADDR              (PMU_BASE+0x00000174)
#define PPU_DCDR1_CLKEN_ISO_DLY_LSB               8
#define PPU_DCDR1_CLKEN_ISO_DLY_MASK              0x0000ff00

#define PPU_DCDR1_ISO_RST_DLY_ADDR                (PMU_BASE+0x00000174)
#define PPU_DCDR1_ISO_RST_DLY_LSB                 0
#define PPU_DCDR1_ISO_RST_DLY_MASK                0x000000ff

#define PPU_DCDR2_DEV_CTRL_DELAY_ADDR             (PMU_BASE+0x00000178)

#define PPU_PCSMTO0_TIMEOUT_DDRPHY_ADDR           (PMU_BASE+0x00000180)
#define PPU_PCSMTO0_TIMEOUT_DDRPHY_LSB            24
#define PPU_PCSMTO0_TIMEOUT_DDRPHY_MASK           0xff000000

#define PPU_PCSMTO0_TIMEOUT_SRAM0_ADDR            (PMU_BASE+0x00000180)
#define PPU_PCSMTO0_TIMEOUT_SRAM0_LSB             16
#define PPU_PCSMTO0_TIMEOUT_SRAM0_MASK            0x00ff0000

#define PPU_PCSMTO0_TIMEOUT_LONG_ADDR             (PMU_BASE+0x00000180)
#define PPU_PCSMTO0_TIMEOUT_LONG_LSB              8
#define PPU_PCSMTO0_TIMEOUT_LONG_MASK             0x0000ff00

#define PPU_PCSMTO0_TIMEOUT_SHORT_ADDR            (PMU_BASE+0x00000180)
#define PPU_PCSMTO0_TIMEOUT_SHORT_LSB             0
#define PPU_PCSMTO0_TIMEOUT_SHORT_MASK            0x000000ff

#define PPU_PCSMTO1_TIMEOUT_SRAM4_ADDR            (PMU_BASE+0x00000184)
#define PPU_PCSMTO1_TIMEOUT_SRAM4_LSB             24
#define PPU_PCSMTO1_TIMEOUT_SRAM4_MASK            0xff000000

#define PPU_PCSMTO1_TIMEOUT_SRAM3_ADDR            (PMU_BASE+0x00000184)
#define PPU_PCSMTO1_TIMEOUT_SRAM3_LSB             16
#define PPU_PCSMTO1_TIMEOUT_SRAM3_MASK            0x00ff0000

#define PPU_PCSMTO1_TIMEOUT_SRAM2_ADDR            (PMU_BASE+0x00000184)
#define PPU_PCSMTO1_TIMEOUT_SRAM2_LSB             8
#define PPU_PCSMTO1_TIMEOUT_SRAM2_MASK            0x0000ff00

#define PPU_PCSMTO1_TIMEOUT_SRAM1_ADDR            (PMU_BASE+0x00000184)
#define PPU_PCSMTO1_TIMEOUT_SRAM1_LSB             0
#define PPU_PCSMTO1_TIMEOUT_SRAM1_MASK            0x000000ff

#define PPU_PCSMDR0_DELAY_DDRPHY_ADDR             (PMU_BASE+0x00000188)
#define PPU_PCSMDR0_DELAY_DDRPHY_LSB              24
#define PPU_PCSMDR0_DELAY_DDRPHY_MASK             0xff000000

#define PPU_PCSMDR0_DELAY_SRAM0_ADDR              (PMU_BASE+0x00000188)
#define PPU_PCSMDR0_DELAY_SRAM0_LSB               16
#define PPU_PCSMDR0_DELAY_SRAM0_MASK              0x00ff0000

#define PPU_PCSMDR0_DELAY_LONG_ADDR               (PMU_BASE+0x00000188)
#define PPU_PCSMDR0_DELAY_LONG_LSB                8
#define PPU_PCSMDR0_DELAY_LONG_MASK               0x0000ff00

#define PPU_PCSMDR0_DELAY_SHORT_ADDR              (PMU_BASE+0x00000188)
#define PPU_PCSMDR0_DELAY_SHORT_LSB               0
#define PPU_PCSMDR0_DELAY_SHORT_MASK              0x000000ff

#define PPU_PCSMDR1_DELAY_SRAM4_ADDR              (PMU_BASE+0x0000018c)
#define PPU_PCSMDR1_DELAY_SRAM4_LSB               24
#define PPU_PCSMDR1_DELAY_SRAM4_MASK              0xff000000

#define PPU_PCSMDR1_DELAY_SRAM3_ADDR              (PMU_BASE+0x0000018c)
#define PPU_PCSMDR1_DELAY_SRAM3_LSB               16
#define PPU_PCSMDR1_DELAY_SRAM3_MASK              0x00ff0000

#define PPU_PCSMDR1_DELAY_SRAM2_ADDR              (PMU_BASE+0x0000018c)
#define PPU_PCSMDR1_DELAY_SRAM2_LSB               8
#define PPU_PCSMDR1_DELAY_SRAM2_MASK              0x0000ff00

#define PPU_PCSMDR1_DELAY_SRAM1_ADDR              (PMU_BASE+0x0000018c)
#define PPU_PCSMDR1_DELAY_SRAM1_LSB               0
#define PPU_PCSMDR1_DELAY_SRAM1_MASK              0x000000ff

#define PPU_DLPITR0_TIMEOUT2_ADDR                 (PMU_BASE+0x00000190)
#define PPU_DLPITR0_TIMEOUT2_LSB                  8
#define PPU_DLPITR0_TIMEOUT2_MASK                 0x0000ff00

#define PPU_DLPITR0_TIMEOUT_ADDR                  (PMU_BASE+0x00000190)
#define PPU_DLPITR0_TIMEOUT_LSB                   0
#define PPU_DLPITR0_TIMEOUT_MASK                  0x000000ff

#define PPU_IDMDR0_IDM_ACCEPT_DELAY_ADDR          (PMU_BASE+0x00000194)

#define PPU_ADCDR0_RST_HWSTAT_DLY_UNIT_ADDR       (PMU_BASE+0x000001a0)
#define PPU_ADCDR0_RST_HWSTAT_DLY_UNIT_LSB        16
#define PPU_ADCDR0_RST_HWSTAT_DLY_UNIT_MASK       0x000f0000

#define PPU_ADCDR0_ISO_CLKEN_DLY_UNIT_ADDR        (PMU_BASE+0x000001a0)
#define PPU_ADCDR0_ISO_CLKEN_DLY_UNIT_LSB         8
#define PPU_ADCDR0_ISO_CLKEN_DLY_UNIT_MASK        0x00000f00

#define PPU_ADCDR0_CLKEN_RST_DLY_UNIT_ADDR        (PMU_BASE+0x000001a0)
#define PPU_ADCDR0_CLKEN_RST_DLY_UNIT_LSB         0
#define PPU_ADCDR0_CLKEN_RST_DLY_UNIT_MASK        0x0000000f

#define PPU_ADCDR1_CLKEN_ISO_DLY_UNIT_ADDR        (PMU_BASE+0x000001a4)
#define PPU_ADCDR1_CLKEN_ISO_DLY_UNIT_LSB         8
#define PPU_ADCDR1_CLKEN_ISO_DLY_UNIT_MASK        0x00000f00

#define PPU_ADCDR1_ISO_RST_DLY_UNIT_ADDR          (PMU_BASE+0x000001a4)
#define PPU_ADCDR1_ISO_RST_DLY_UNIT_LSB           0
#define PPU_ADCDR1_ISO_RST_DLY_UNIT_MASK          0x0000000f

#define PPU_ADCDR2_DEV_CTRL_DELAY_UNIT_ADDR       (PMU_BASE+0x000001a8)

#define PPU_APCSMTO0_TIMEOUT_DDRPHY_UNIT_ADDR     (PMU_BASE+0x000001b0)
#define PPU_APCSMTO0_TIMEOUT_DDRPHY_UNIT_LSB      24
#define PPU_APCSMTO0_TIMEOUT_DDRPHY_UNIT_MASK     0x0f000000

#define PPU_APCSMTO0_TIMEOUT_SRAM0_UNIT_ADDR      (PMU_BASE+0x000001b0)
#define PPU_APCSMTO0_TIMEOUT_SRAM0_UNIT_LSB       16
#define PPU_APCSMTO0_TIMEOUT_SRAM0_UNIT_MASK      0x000f0000

#define PPU_APCSMTO0_TIMEOUT_LONG_UNIT_ADDR       (PMU_BASE+0x000001b0)
#define PPU_APCSMTO0_TIMEOUT_LONG_UNIT_LSB        8
#define PPU_APCSMTO0_TIMEOUT_LONG_UNIT_MASK       0x00000f00

#define PPU_APCSMTO0_TIMEOUT_SHORT_UNIT_ADDR      (PMU_BASE+0x000001b0)
#define PPU_APCSMTO0_TIMEOUT_SHORT_UNIT_LSB       0
#define PPU_APCSMTO0_TIMEOUT_SHORT_UNIT_MASK      0x0000000f

#define PPU_APCSMTO1_TIMEOUT_SRAM4_UNIT_ADDR      (PMU_BASE+0x000001b4)
#define PPU_APCSMTO1_TIMEOUT_SRAM4_UNIT_LSB       24
#define PPU_APCSMTO1_TIMEOUT_SRAM4_UNIT_MASK      0x0f000000

#define PPU_APCSMTO1_TIMEOUT_SRAM3_UNIT_ADDR      (PMU_BASE+0x000001b4)
#define PPU_APCSMTO1_TIMEOUT_SRAM3_UNIT_LSB       16
#define PPU_APCSMTO1_TIMEOUT_SRAM3_UNIT_MASK      0x000f0000

#define PPU_APCSMTO1_TIMEOUT_SRAM2_UNIT_ADDR      (PMU_BASE+0x000001b4)
#define PPU_APCSMTO1_TIMEOUT_SRAM2_UNIT_LSB       8
#define PPU_APCSMTO1_TIMEOUT_SRAM2_UNIT_MASK      0x00000f00

#define PPU_APCSMTO1_TIMEOUT_SRAM1_UNIT_ADDR      (PMU_BASE+0x000001b4)
#define PPU_APCSMTO1_TIMEOUT_SRAM1_UNIT_LSB       0
#define PPU_APCSMTO1_TIMEOUT_SRAM1_UNIT_MASK      0x0000000f

#define PPU_APCSMDR0_DELAY_DDRPHY_UNIT_ADDR       (PMU_BASE+0x000001b8)
#define PPU_APCSMDR0_DELAY_DDRPHY_UNIT_LSB        24
#define PPU_APCSMDR0_DELAY_DDRPHY_UNIT_MASK       0x0f000000

#define PPU_APCSMDR0_DELAY_SRAM0_UNIT_ADDR        (PMU_BASE+0x000001b8)
#define PPU_APCSMDR0_DELAY_SRAM0_UNIT_LSB         16
#define PPU_APCSMDR0_DELAY_SRAM0_UNIT_MASK        0x000f0000

#define PPU_APCSMDR0_DELAY_LONG_UNIT_ADDR         (PMU_BASE+0x000001b8)
#define PPU_APCSMDR0_DELAY_LONG_UNIT_LSB          8
#define PPU_APCSMDR0_DELAY_LONG_UNIT_MASK         0x00000f00

#define PPU_APCSMDR0_DELAY_SHORT_UNIT_ADDR        (PMU_BASE+0x000001b8)
#define PPU_APCSMDR0_DELAY_SHORT_UNIT_LSB         0
#define PPU_APCSMDR0_DELAY_SHORT_UNIT_MASK        0x0000000f

#define PPU_APCSMDR1_DELAY_SRAM4_UNIT_ADDR        (PMU_BASE+0x000001bc)
#define PPU_APCSMDR1_DELAY_SRAM4_UNIT_LSB         24
#define PPU_APCSMDR1_DELAY_SRAM4_UNIT_MASK        0x0f000000

#define PPU_APCSMDR1_DELAY_SRAM3_UNIT_ADDR        (PMU_BASE+0x000001bc)
#define PPU_APCSMDR1_DELAY_SRAM3_UNIT_LSB         16
#define PPU_APCSMDR1_DELAY_SRAM3_UNIT_MASK        0x000f0000

#define PPU_APCSMDR1_DELAY_SRAM2_UNIT_ADDR        (PMU_BASE+0x000001bc)
#define PPU_APCSMDR1_DELAY_SRAM2_UNIT_LSB         8
#define PPU_APCSMDR1_DELAY_SRAM2_UNIT_MASK        0x00000f00

#define PPU_APCSMDR1_DELAY_SRAM1_UNIT_ADDR        (PMU_BASE+0x000001bc)
#define PPU_APCSMDR1_DELAY_SRAM1_UNIT_LSB         0
#define PPU_APCSMDR1_DELAY_SRAM1_UNIT_MASK        0x0000000f

#define PPU_ADLPITR0_TIMEOUT2_UNIT_ADDR           (PMU_BASE+0x000001c0)
#define PPU_ADLPITR0_TIMEOUT2_UNIT_LSB            8
#define PPU_ADLPITR0_TIMEOUT2_UNIT_MASK           0x00000f00

#define PPU_ADLPITR0_TIMEOUT_UNIT_ADDR            (PMU_BASE+0x000001c0)
#define PPU_ADLPITR0_TIMEOUT_UNIT_LSB             0
#define PPU_ADLPITR0_TIMEOUT_UNIT_MASK            0x0000000f

#define PPU_AIDMDR0_IDM_ACCEPT_DELAY_UNIT_ADDR    (PMU_BASE+0x000001c4)

#define PPU_LID_LOGICID_ADDR                      (PMU_BASE+0x00000200)

#define PPU_PDLID_LOGICID_ADDR                    (PMU_BASE+0x00000204)

#define PPU_IDR0_DYN_WRM_RST_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_WRM_RST_SPT_LSB              29
#define PPU_IDR0_DYN_WRM_RST_SPT_MASK             0x20000000

#define PPU_IDR0_DYN_ON_SPT_ADDR                  (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_ON_SPT_LSB                   28
#define PPU_IDR0_DYN_ON_SPT_MASK                  0x10000000

#define PPU_IDR0_DYN_FUNC_RET_SPT_ADDR            (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_FUNC_RET_SPT_LSB             27
#define PPU_IDR0_DYN_FUNC_RET_SPT_MASK            0x08000000

#define PPU_IDR0_DYN_FULL_RET_SPT_ADDR            (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_FULL_RET_SPT_LSB             26
#define PPU_IDR0_DYN_FULL_RET_SPT_MASK            0x04000000

#define PPU_IDR0_DYN_MEM_OFF_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_MEM_OFF_SPT_LSB              25
#define PPU_IDR0_DYN_MEM_OFF_SPT_MASK             0x02000000

#define PPU_IDR0_DYN_LGC_RET_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_LGC_RET_SPT_LSB              24
#define PPU_IDR0_DYN_LGC_RET_SPT_MASK             0x01000000

#define PPU_IDR0_DYN_MEM_RET_EMU_SPT_ADDR         (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_MEM_RET_EMU_SPT_LSB          23
#define PPU_IDR0_DYN_MEM_RET_EMU_SPT_MASK         0x00800000

#define PPU_IDR0_DYN_MEM_RET_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_MEM_RET_SPT_LSB              22
#define PPU_IDR0_DYN_MEM_RET_SPT_MASK             0x00400000

#define PPU_IDR0_DYN_OFF_EMU_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_OFF_EMU_SPT_LSB              21
#define PPU_IDR0_DYN_OFF_EMU_SPT_MASK             0x00200000

#define PPU_IDR0_DYN_OFF_SPT_ADDR                 (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DYN_OFF_SPT_LSB                  20
#define PPU_IDR0_DYN_OFF_SPT_MASK                 0x00100000

#define PPU_IDR0_STA_DBG_RECOV_SPT_ADDR           (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_DBG_RECOV_SPT_LSB            18
#define PPU_IDR0_STA_DBG_RECOV_SPT_MASK           0x00040000

#define PPU_IDR0_STA_WRM_RST_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_WRM_RST_SPT_LSB              17
#define PPU_IDR0_STA_WRM_RST_SPT_MASK             0x00020000

#define PPU_IDR0_STA_ON_SPT_ADDR                  (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_ON_SPT_LSB                   16
#define PPU_IDR0_STA_ON_SPT_MASK                  0x00010000

#define PPU_IDR0_STA_FUNC_RET_SPT_ADDR            (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_FUNC_RET_SPT_LSB             15
#define PPU_IDR0_STA_FUNC_RET_SPT_MASK            0x00008000

#define PPU_IDR0_STA_FULL_RET_SPT_ADDR            (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_FULL_RET_SPT_LSB             14
#define PPU_IDR0_STA_FULL_RET_SPT_MASK            0x00004000

#define PPU_IDR0_STA_MEM_OFF_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_MEM_OFF_SPT_LSB              13
#define PPU_IDR0_STA_MEM_OFF_SPT_MASK             0x00002000

#define PPU_IDR0_STA_LGC_RET_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_LGC_RET_SPT_LSB              12
#define PPU_IDR0_STA_LGC_RET_SPT_MASK             0x00001000

#define PPU_IDR0_STA_MEM_RET_EMU_SPT_ADDR         (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_MEM_RET_EMU_SPT_LSB          11
#define PPU_IDR0_STA_MEM_RET_EMU_SPT_MASK         0x00000800

#define PPU_IDR0_STA_MEM_RET_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_MEM_RET_SPT_LSB              10
#define PPU_IDR0_STA_MEM_RET_SPT_MASK             0x00000400

#define PPU_IDR0_STA_OFF_EMU_SPT_ADDR             (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_OFF_EMU_SPT_LSB              9
#define PPU_IDR0_STA_OFF_EMU_SPT_MASK             0x00000200

#define PPU_IDR0_STA_OFF_SPT_ADDR                 (PMU_BASE+0x00000fb0)
#define PPU_IDR0_STA_OFF_SPT_LSB                  8
#define PPU_IDR0_STA_OFF_SPT_MASK                 0x00000100

#define PPU_IDR0_NUM_OPMODE_ADDR                  (PMU_BASE+0x00000fb0)
#define PPU_IDR0_NUM_OPMODE_LSB                   4
#define PPU_IDR0_NUM_OPMODE_MASK                  0x000000f0

#define PPU_IDR0_DEVCHAN_ADDR                     (PMU_BASE+0x00000fb0)
#define PPU_IDR0_DEVCHAN_LSB                      0
#define PPU_IDR0_DEVCHAN_MASK                     0x0000000f

#define PPU_IDR1_OFF_MEM_RET_TRANS_ADDR           (PMU_BASE+0x00000fb4)
#define PPU_IDR1_OFF_MEM_RET_TRANS_LSB            12
#define PPU_IDR1_OFF_MEM_RET_TRANS_MASK           0x00001000

#define PPU_IDR1_OP_ACTIVE_ADDR                   (PMU_BASE+0x00000fb4)
#define PPU_IDR1_OP_ACTIVE_LSB                    10
#define PPU_IDR1_OP_ACTIVE_MASK                   0x00000400

#define PPU_IDR1_STA_POLICY_OP_IRQ_SPT_ADDR       (PMU_BASE+0x00000fb4)
#define PPU_IDR1_STA_POLICY_OP_IRQ_SPT_LSB        9
#define PPU_IDR1_STA_POLICY_OP_IRQ_SPT_MASK       0x00000200

#define PPU_IDR1_STA_POLICY_PWR_IRQ_SPT_ADDR      (PMU_BASE+0x00000fb4)
#define PPU_IDR1_STA_POLICY_PWR_IRQ_SPT_LSB       8
#define PPU_IDR1_STA_POLICY_PWR_IRQ_SPT_MASK      0x00000100

#define PPU_IDR1_FUNC_RET_RAM_REG_ADDR            (PMU_BASE+0x00000fb4)
#define PPU_IDR1_FUNC_RET_RAM_REG_LSB             6
#define PPU_IDR1_FUNC_RET_RAM_REG_MASK            0x00000040

#define PPU_IDR1_FULL_RET_RAM_REG_ADDR            (PMU_BASE+0x00000fb4)
#define PPU_IDR1_FULL_RET_RAM_REG_LSB             5
#define PPU_IDR1_FULL_RET_RAM_REG_MASK            0x00000020

#define PPU_IDR1_MEM_RET_RAM_REG_ADDR             (PMU_BASE+0x00000fb4)
#define PPU_IDR1_MEM_RET_RAM_REG_LSB              4
#define PPU_IDR1_MEM_RET_RAM_REG_MASK             0x00000010

#define PPU_IDR1_LOCK_SPT_ADDR                    (PMU_BASE+0x00000fb4)
#define PPU_IDR1_LOCK_SPT_LSB                     2
#define PPU_IDR1_LOCK_SPT_MASK                    0x00000004

#define PPU_IDR1_SW_DEV_DEL_SPT_ADDR              (PMU_BASE+0x00000fb4)
#define PPU_IDR1_SW_DEV_DEL_SPT_LSB               1
#define PPU_IDR1_SW_DEV_DEL_SPT_MASK              0x00000002

#define PPU_IDR1_PWR_MODE_ENTRY_DEL_SPT_ADDR      (PMU_BASE+0x00000fb4)
#define PPU_IDR1_PWR_MODE_ENTRY_DEL_SPT_LSB       0
#define PPU_IDR1_PWR_MODE_ENTRY_DEL_SPT_MASK      0x00000001

#define PPU_IIDR_ID_ADDR                          (PMU_BASE+0x00000fc8)

#define PPU_AIDR_ID_ADDR                          (PMU_BASE+0x00000fcc)

////////////////////////////////////////////////////////////////
// reg access                                                 //
////////////////////////////////////////////////////////////////
#define PPU_REG32(name)                               (*(volatile uint32_t*)name##_ADDR)

#define PPU_GET_PPU_PTCR_WARM_RST_DEVREQEN            PPU_REG32(PPU_PTCR_WARM_RST_DEVREQEN)
#define PPU_SET_PPU_PTCR_WARM_RST_DEVREQEN(x)         PPU_REG32(PPU_PTCR_WARM_RST_DEVREQEN) = (uint32_t)(x)
#define PPU_SET_PPU_ISR_OTHER_IRQ(x)                  PPU_REG32(PPU_ISR_OTHER_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_ISR_STA_DENY_IRQ(x)               PPU_REG32(PPU_ISR_STA_DENY_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_ISR_STA_ACCEPT_IRQ(x)             PPU_REG32(PPU_ISR_STA_ACCEPT_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_ISR_STA_POLICY_TRN_IRQ(x)         PPU_REG32(PPU_ISR_STA_POLICY_TRN_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_AISR_LPIP_TIMEOUT_IRQ(x)          PPU_REG32(PPU_AISR_LPIP_TIMEOUT_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_AISR_LPIQ_TIMEOUT_IRQ(x)          PPU_REG32(PPU_AISR_LPIQ_TIMEOUT_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_AISR_STA_POLICY_OP_IRQ(x)         PPU_REG32(PPU_AISR_STA_POLICY_OP_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_AISR_STA_POLICY_PWR_IRQ(x)        PPU_REG32(PPU_AISR_STA_POLICY_PWR_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_AISR_DYN_DENY_IRQ(x)              PPU_REG32(PPU_AISR_DYN_DENY_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_AISR_DYN_ACCEPT_IRQ(x)            PPU_REG32(PPU_AISR_DYN_ACCEPT_IRQ) = (uint32_t)(x)
#define PPU_SET_PPU_AISR_UNSPT_POLICY_IRQ(x)          PPU_REG32(PPU_AISR_UNSPT_POLICY_IRQ) = (uint32_t)(x)
#define PPU_GET_PPU_DCDR2_DEV_CTRL_DELAY              PPU_REG32(PPU_DCDR2_DEV_CTRL_DELAY)
#define PPU_SET_PPU_DCDR2_DEV_CTRL_DELAY(x)           PPU_REG32(PPU_DCDR2_DEV_CTRL_DELAY) = (uint32_t)(x)
#define PPU_GET_PPU_IDMDR0_IDM_ACCEPT_DELAY           PPU_REG32(PPU_IDMDR0_IDM_ACCEPT_DELAY)
#define PPU_SET_PPU_IDMDR0_IDM_ACCEPT_DELAY(x)        PPU_REG32(PPU_IDMDR0_IDM_ACCEPT_DELAY) = (uint32_t)(x)
#define PPU_GET_PPU_ADCDR2_DEV_CTRL_DELAY_UNIT        PPU_REG32(PPU_ADCDR2_DEV_CTRL_DELAY_UNIT)
#define PPU_SET_PPU_ADCDR2_DEV_CTRL_DELAY_UNIT(x)     PPU_REG32(PPU_ADCDR2_DEV_CTRL_DELAY_UNIT) = (uint32_t)(x)
#define PPU_GET_PPU_AIDMDR0_IDM_ACCEPT_DELAY_UNIT     PPU_REG32(PPU_AIDMDR0_IDM_ACCEPT_DELAY_UNIT)
#define PPU_SET_PPU_AIDMDR0_IDM_ACCEPT_DELAY_UNIT(x)  PPU_REG32(PPU_AIDMDR0_IDM_ACCEPT_DELAY_UNIT) = (uint32_t)(x)
#define PPU_GET_PPU_LID_LOGICID                       PPU_REG32(PPU_LID_LOGICID)
#define PPU_GET_PPU_PDLID_LOGICID                     PPU_REG32(PPU_PDLID_LOGICID)
#define PPU_GET_PPU_IIDR_ID                           PPU_REG32(PPU_IIDR_ID)
#define PPU_GET_PPU_AIDR_ID                           PPU_REG32(PPU_AIDR_ID)

////////////////////////////////////////////////////////////////
// reg bits access                                            //
////////////////////////////////////////////////////////////////
#define PPU_GET_REG32_BITS(name)                      ((PPU_REG32(name) & name##_MASK) >> name##_LSB)
#define PPU_SET_REG32_BITS(name,x)                    do { \
    uint32_t val = PPU_REG32(name); \
    val &= ~name##_MASK; \
    val |= ((x) << name##_LSB) & name##_MASK; \
    PPU_REG32(name) = val; \
} while(0)

#define PPU_GET_PPU_PWPR_OP_DYN_EN                    PPU_GET_REG32_BITS(PPU_PWPR_OP_DYN_EN)
#define PPU_SET_PPU_PWPR_OP_DYN_EN(x)                 PPU_SET_REG32_BITS(PPU_PWPR_OP_DYN_EN,x)
#define PPU_GET_PPU_PWPR_OP_POLICY                    PPU_GET_REG32_BITS(PPU_PWPR_OP_POLICY)
#define PPU_SET_PPU_PWPR_OP_POLICY(x)                 PPU_SET_REG32_BITS(PPU_PWPR_OP_POLICY,x)
#define PPU_GET_PPU_PWPR_PWR_DYN_EN                   PPU_GET_REG32_BITS(PPU_PWPR_PWR_DYN_EN)
#define PPU_SET_PPU_PWPR_PWR_DYN_EN(x)                PPU_SET_REG32_BITS(PPU_PWPR_PWR_DYN_EN,x)
#define PPU_GET_PPU_PWPR_PWR_POLICY                   PPU_GET_REG32_BITS(PPU_PWPR_PWR_POLICY)
#define PPU_SET_PPU_PWPR_PWR_POLICY(x)                PPU_SET_REG32_BITS(PPU_PWPR_PWR_POLICY,x)
#define PPU_GET_PPU_PWSR_OP_DYN_STATUS                PPU_GET_REG32_BITS(PPU_PWSR_OP_DYN_STATUS)
#define PPU_GET_PPU_PWSR_OP_STATUS                    PPU_GET_REG32_BITS(PPU_PWSR_OP_STATUS)
#define PPU_GET_PPU_PWSR_LOCK_STATUS                  PPU_GET_REG32_BITS(PPU_PWSR_LOCK_STATUS)
#define PPU_GET_PPU_PWSR_PWR_DYN_STATUS               PPU_GET_REG32_BITS(PPU_PWSR_PWR_DYN_STATUS)
#define PPU_GET_PPU_PWSR_PWR_STATUS                   PPU_GET_REG32_BITS(PPU_PWSR_PWR_STATUS)
#define PPU_GET_PPU_DISR_OP_DEVACTIVE_STATUS          PPU_GET_REG32_BITS(PPU_DISR_OP_DEVACTIVE_STATUS)
#define PPU_GET_PPU_DISR_PWR_DEVACTIVE_STATUS         PPU_GET_REG32_BITS(PPU_DISR_PWR_DEVACTIVE_STATUS)
#define PPU_GET_PPU_MISR_DEVDENY_STATUS               PPU_GET_REG32_BITS(PPU_MISR_DEVDENY_STATUS)
#define PPU_GET_PPU_MISR_DEVACCEPT_STATUS             PPU_GET_REG32_BITS(PPU_MISR_DEVACCEPT_STATUS)
#define PPU_GET_PPU_MISR_PCSMPACCEPT_STATUS           PPU_GET_REG32_BITS(PPU_MISR_PCSMPACCEPT_STATUS)
#define PPU_GET_PPU_PWCR_OP_DEVACTIVEEN               PPU_GET_REG32_BITS(PPU_PWCR_OP_DEVACTIVEEN)
#define PPU_SET_PPU_PWCR_OP_DEVACTIVEEN(x)            PPU_SET_REG32_BITS(PPU_PWCR_OP_DEVACTIVEEN,x)
#define PPU_GET_PPU_PWCR_PWR_DEVACTIVEEN              PPU_GET_REG32_BITS(PPU_PWCR_PWR_DEVACTIVEEN)
#define PPU_SET_PPU_PWCR_PWR_DEVACTIVEEN(x)           PPU_SET_REG32_BITS(PPU_PWCR_PWR_DEVACTIVEEN,x)
#define PPU_GET_PPU_PWCR_DEVREQEN                     PPU_GET_REG32_BITS(PPU_PWCR_DEVREQEN)
#define PPU_SET_PPU_PWCR_DEVREQEN(x)                  PPU_SET_REG32_BITS(PPU_PWCR_DEVREQEN,x)
#define PPU_GET_PPU_IMR_STA_DENY_IRQ_MASK             PPU_GET_REG32_BITS(PPU_IMR_STA_DENY_IRQ_MASK)
#define PPU_SET_PPU_IMR_STA_DENY_IRQ_MASK(x)          PPU_SET_REG32_BITS(PPU_IMR_STA_DENY_IRQ_MASK,x)
#define PPU_GET_PPU_IMR_STA_ACCEPT_IRQ_MASK           PPU_GET_REG32_BITS(PPU_IMR_STA_ACCEPT_IRQ_MASK)
#define PPU_SET_PPU_IMR_STA_ACCEPT_IRQ_MASK(x)        PPU_SET_REG32_BITS(PPU_IMR_STA_ACCEPT_IRQ_MASK,x)
#define PPU_GET_PPU_IMR_STA_POLICY_TRN_IRQ_MASK       PPU_GET_REG32_BITS(PPU_IMR_STA_POLICY_TRN_IRQ_MASK)
#define PPU_SET_PPU_IMR_STA_POLICY_TRN_IRQ_MASK(x)    PPU_SET_REG32_BITS(PPU_IMR_STA_POLICY_TRN_IRQ_MASK,x)
#define PPU_GET_PPU_AIMR_LPIP_TIMEOUT_IRQ_MASK        PPU_GET_REG32_BITS(PPU_AIMR_LPIP_TIMEOUT_IRQ_MASK)
#define PPU_SET_PPU_AIMR_LPIP_TIMEOUT_IRQ_MASK(x)     PPU_SET_REG32_BITS(PPU_AIMR_LPIP_TIMEOUT_IRQ_MASK,x)
#define PPU_GET_PPU_AIMR_LPIQ_TIMEOUT_IRQ_MASK        PPU_GET_REG32_BITS(PPU_AIMR_LPIQ_TIMEOUT_IRQ_MASK)
#define PPU_SET_PPU_AIMR_LPIQ_TIMEOUT_IRQ_MASK(x)     PPU_SET_REG32_BITS(PPU_AIMR_LPIQ_TIMEOUT_IRQ_MASK,x)
#define PPU_GET_PPU_AIMR_STA_POLICY_OP_IRQ_MASK       PPU_GET_REG32_BITS(PPU_AIMR_STA_POLICY_OP_IRQ_MASK)
#define PPU_SET_PPU_AIMR_STA_POLICY_OP_IRQ_MASK(x)    PPU_SET_REG32_BITS(PPU_AIMR_STA_POLICY_OP_IRQ_MASK,x)
#define PPU_GET_PPU_AIMR_STA_POLICY_PWR_IRQ_MASK      PPU_GET_REG32_BITS(PPU_AIMR_STA_POLICY_PWR_IRQ_MASK)
#define PPU_SET_PPU_AIMR_STA_POLICY_PWR_IRQ_MASK(x)   PPU_SET_REG32_BITS(PPU_AIMR_STA_POLICY_PWR_IRQ_MASK,x)
#define PPU_GET_PPU_AIMR_DYN_DENY_IRQ_MASK            PPU_GET_REG32_BITS(PPU_AIMR_DYN_DENY_IRQ_MASK)
#define PPU_SET_PPU_AIMR_DYN_DENY_IRQ_MASK(x)         PPU_SET_REG32_BITS(PPU_AIMR_DYN_DENY_IRQ_MASK,x)
#define PPU_GET_PPU_AIMR_DYN_ACCEPT_IRQ_MASK          PPU_GET_REG32_BITS(PPU_AIMR_DYN_ACCEPT_IRQ_MASK)
#define PPU_SET_PPU_AIMR_DYN_ACCEPT_IRQ_MASK(x)       PPU_SET_REG32_BITS(PPU_AIMR_DYN_ACCEPT_IRQ_MASK,x)
#define PPU_GET_PPU_AIMR_UNSPT_POLICY_IRQ_MASK        PPU_GET_REG32_BITS(PPU_AIMR_UNSPT_POLICY_IRQ_MASK)
#define PPU_SET_PPU_AIMR_UNSPT_POLICY_IRQ_MASK(x)     PPU_SET_REG32_BITS(PPU_AIMR_UNSPT_POLICY_IRQ_MASK,x)
#define PPU_GET_PPU_DCDR0_RST_HWSTAT_DLY              PPU_GET_REG32_BITS(PPU_DCDR0_RST_HWSTAT_DLY)
#define PPU_SET_PPU_DCDR0_RST_HWSTAT_DLY(x)           PPU_SET_REG32_BITS(PPU_DCDR0_RST_HWSTAT_DLY,x)
#define PPU_GET_PPU_DCDR0_ISO_CLKEN_DLY               PPU_GET_REG32_BITS(PPU_DCDR0_ISO_CLKEN_DLY)
#define PPU_SET_PPU_DCDR0_ISO_CLKEN_DLY(x)            PPU_SET_REG32_BITS(PPU_DCDR0_ISO_CLKEN_DLY,x)
#define PPU_GET_PPU_DCDR0_CLKEN_RST_DLY               PPU_GET_REG32_BITS(PPU_DCDR0_CLKEN_RST_DLY)
#define PPU_SET_PPU_DCDR0_CLKEN_RST_DLY(x)            PPU_SET_REG32_BITS(PPU_DCDR0_CLKEN_RST_DLY,x)
#define PPU_GET_PPU_DCDR1_CLKEN_ISO_DLY               PPU_GET_REG32_BITS(PPU_DCDR1_CLKEN_ISO_DLY)
#define PPU_SET_PPU_DCDR1_CLKEN_ISO_DLY(x)            PPU_SET_REG32_BITS(PPU_DCDR1_CLKEN_ISO_DLY,x)
#define PPU_GET_PPU_DCDR1_ISO_RST_DLY                 PPU_GET_REG32_BITS(PPU_DCDR1_ISO_RST_DLY)
#define PPU_SET_PPU_DCDR1_ISO_RST_DLY(x)              PPU_SET_REG32_BITS(PPU_DCDR1_ISO_RST_DLY,x)
#define PPU_GET_PPU_PCSMTO0_TIMEOUT_DDRPHY            PPU_GET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_DDRPHY)
#define PPU_SET_PPU_PCSMTO0_TIMEOUT_DDRPHY(x)         PPU_SET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_DDRPHY,x)
#define PPU_GET_PPU_PCSMTO0_TIMEOUT_SRAM0             PPU_GET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_SRAM0)
#define PPU_SET_PPU_PCSMTO0_TIMEOUT_SRAM0(x)          PPU_SET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_SRAM0,x)
#define PPU_GET_PPU_PCSMTO0_TIMEOUT_LONG              PPU_GET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_LONG)
#define PPU_SET_PPU_PCSMTO0_TIMEOUT_LONG(x)           PPU_SET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_LONG,x)
#define PPU_GET_PPU_PCSMTO0_TIMEOUT_SHORT             PPU_GET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_SHORT)
#define PPU_SET_PPU_PCSMTO0_TIMEOUT_SHORT(x)          PPU_SET_REG32_BITS(PPU_PCSMTO0_TIMEOUT_SHORT,x)
#define PPU_GET_PPU_PCSMTO1_TIMEOUT_SRAM4             PPU_GET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM4)
#define PPU_SET_PPU_PCSMTO1_TIMEOUT_SRAM4(x)          PPU_SET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM4,x)
#define PPU_GET_PPU_PCSMTO1_TIMEOUT_SRAM3             PPU_GET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM3)
#define PPU_SET_PPU_PCSMTO1_TIMEOUT_SRAM3(x)          PPU_SET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM3,x)
#define PPU_GET_PPU_PCSMTO1_TIMEOUT_SRAM2             PPU_GET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM2)
#define PPU_SET_PPU_PCSMTO1_TIMEOUT_SRAM2(x)          PPU_SET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM2,x)
#define PPU_GET_PPU_PCSMTO1_TIMEOUT_SRAM1             PPU_GET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM1)
#define PPU_SET_PPU_PCSMTO1_TIMEOUT_SRAM1(x)          PPU_SET_REG32_BITS(PPU_PCSMTO1_TIMEOUT_SRAM1,x)
#define PPU_GET_PPU_PCSMDR0_DELAY_DDRPHY              PPU_GET_REG32_BITS(PPU_PCSMDR0_DELAY_DDRPHY)
#define PPU_SET_PPU_PCSMDR0_DELAY_DDRPHY(x)           PPU_SET_REG32_BITS(PPU_PCSMDR0_DELAY_DDRPHY,x)
#define PPU_GET_PPU_PCSMDR0_DELAY_SRAM0               PPU_GET_REG32_BITS(PPU_PCSMDR0_DELAY_SRAM0)
#define PPU_SET_PPU_PCSMDR0_DELAY_SRAM0(x)            PPU_SET_REG32_BITS(PPU_PCSMDR0_DELAY_SRAM0,x)
#define PPU_GET_PPU_PCSMDR0_DELAY_LONG                PPU_GET_REG32_BITS(PPU_PCSMDR0_DELAY_LONG)
#define PPU_SET_PPU_PCSMDR0_DELAY_LONG(x)             PPU_SET_REG32_BITS(PPU_PCSMDR0_DELAY_LONG,x)
#define PPU_GET_PPU_PCSMDR0_DELAY_SHORT               PPU_GET_REG32_BITS(PPU_PCSMDR0_DELAY_SHORT)
#define PPU_SET_PPU_PCSMDR0_DELAY_SHORT(x)            PPU_SET_REG32_BITS(PPU_PCSMDR0_DELAY_SHORT,x)
#define PPU_GET_PPU_PCSMDR1_DELAY_SRAM4               PPU_GET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM4)
#define PPU_SET_PPU_PCSMDR1_DELAY_SRAM4(x)            PPU_SET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM4,x)
#define PPU_GET_PPU_PCSMDR1_DELAY_SRAM3               PPU_GET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM3)
#define PPU_SET_PPU_PCSMDR1_DELAY_SRAM3(x)            PPU_SET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM3,x)
#define PPU_GET_PPU_PCSMDR1_DELAY_SRAM2               PPU_GET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM2)
#define PPU_SET_PPU_PCSMDR1_DELAY_SRAM2(x)            PPU_SET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM2,x)
#define PPU_GET_PPU_PCSMDR1_DELAY_SRAM1               PPU_GET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM1)
#define PPU_SET_PPU_PCSMDR1_DELAY_SRAM1(x)            PPU_SET_REG32_BITS(PPU_PCSMDR1_DELAY_SRAM1,x)
#define PPU_GET_PPU_DLPITR0_TIMEOUT2                  PPU_GET_REG32_BITS(PPU_DLPITR0_TIMEOUT2)
#define PPU_SET_PPU_DLPITR0_TIMEOUT2(x)               PPU_SET_REG32_BITS(PPU_DLPITR0_TIMEOUT2,x)
#define PPU_GET_PPU_DLPITR0_TIMEOUT                   PPU_GET_REG32_BITS(PPU_DLPITR0_TIMEOUT)
#define PPU_SET_PPU_DLPITR0_TIMEOUT(x)                PPU_SET_REG32_BITS(PPU_DLPITR0_TIMEOUT,x)
#define PPU_GET_PPU_ADCDR0_RST_HWSTAT_DLY_UNIT        PPU_GET_REG32_BITS(PPU_ADCDR0_RST_HWSTAT_DLY_UNIT)
#define PPU_SET_PPU_ADCDR0_RST_HWSTAT_DLY_UNIT(x)     PPU_SET_REG32_BITS(PPU_ADCDR0_RST_HWSTAT_DLY_UNIT,x)
#define PPU_GET_PPU_ADCDR0_ISO_CLKEN_DLY_UNIT         PPU_GET_REG32_BITS(PPU_ADCDR0_ISO_CLKEN_DLY_UNIT)
#define PPU_SET_PPU_ADCDR0_ISO_CLKEN_DLY_UNIT(x)      PPU_SET_REG32_BITS(PPU_ADCDR0_ISO_CLKEN_DLY_UNIT,x)
#define PPU_GET_PPU_ADCDR0_CLKEN_RST_DLY_UNIT         PPU_GET_REG32_BITS(PPU_ADCDR0_CLKEN_RST_DLY_UNIT)
#define PPU_SET_PPU_ADCDR0_CLKEN_RST_DLY_UNIT(x)      PPU_SET_REG32_BITS(PPU_ADCDR0_CLKEN_RST_DLY_UNIT,x)
#define PPU_GET_PPU_ADCDR1_CLKEN_ISO_DLY_UNIT         PPU_GET_REG32_BITS(PPU_ADCDR1_CLKEN_ISO_DLY_UNIT)
#define PPU_SET_PPU_ADCDR1_CLKEN_ISO_DLY_UNIT(x)      PPU_SET_REG32_BITS(PPU_ADCDR1_CLKEN_ISO_DLY_UNIT,x)
#define PPU_GET_PPU_ADCDR1_ISO_RST_DLY_UNIT           PPU_GET_REG32_BITS(PPU_ADCDR1_ISO_RST_DLY_UNIT)
#define PPU_SET_PPU_ADCDR1_ISO_RST_DLY_UNIT(x)        PPU_SET_REG32_BITS(PPU_ADCDR1_ISO_RST_DLY_UNIT,x)
#define PPU_GET_PPU_APCSMTO0_TIMEOUT_DDRPHY_UNIT      PPU_GET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_DDRPHY_UNIT)
#define PPU_SET_PPU_APCSMTO0_TIMEOUT_DDRPHY_UNIT(x)   PPU_SET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_DDRPHY_UNIT,x)
#define PPU_GET_PPU_APCSMTO0_TIMEOUT_SRAM0_UNIT       PPU_GET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_SRAM0_UNIT)
#define PPU_SET_PPU_APCSMTO0_TIMEOUT_SRAM0_UNIT(x)    PPU_SET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_SRAM0_UNIT,x)
#define PPU_GET_PPU_APCSMTO0_TIMEOUT_LONG_UNIT        PPU_GET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_LONG_UNIT)
#define PPU_SET_PPU_APCSMTO0_TIMEOUT_LONG_UNIT(x)     PPU_SET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_LONG_UNIT,x)
#define PPU_GET_PPU_APCSMTO0_TIMEOUT_SHORT_UNIT       PPU_GET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_SHORT_UNIT)
#define PPU_SET_PPU_APCSMTO0_TIMEOUT_SHORT_UNIT(x)    PPU_SET_REG32_BITS(PPU_APCSMTO0_TIMEOUT_SHORT_UNIT,x)
#define PPU_GET_PPU_APCSMTO1_TIMEOUT_SRAM4_UNIT       PPU_GET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM4_UNIT)
#define PPU_SET_PPU_APCSMTO1_TIMEOUT_SRAM4_UNIT(x)    PPU_SET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM4_UNIT,x)
#define PPU_GET_PPU_APCSMTO1_TIMEOUT_SRAM3_UNIT       PPU_GET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM3_UNIT)
#define PPU_SET_PPU_APCSMTO1_TIMEOUT_SRAM3_UNIT(x)    PPU_SET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM3_UNIT,x)
#define PPU_GET_PPU_APCSMTO1_TIMEOUT_SRAM2_UNIT       PPU_GET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM2_UNIT)
#define PPU_SET_PPU_APCSMTO1_TIMEOUT_SRAM2_UNIT(x)    PPU_SET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM2_UNIT,x)
#define PPU_GET_PPU_APCSMTO1_TIMEOUT_SRAM1_UNIT       PPU_GET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM1_UNIT)
#define PPU_SET_PPU_APCSMTO1_TIMEOUT_SRAM1_UNIT(x)    PPU_SET_REG32_BITS(PPU_APCSMTO1_TIMEOUT_SRAM1_UNIT,x)
#define PPU_GET_PPU_APCSMDR0_DELAY_DDRPHY_UNIT        PPU_GET_REG32_BITS(PPU_APCSMDR0_DELAY_DDRPHY_UNIT)
#define PPU_SET_PPU_APCSMDR0_DELAY_DDRPHY_UNIT(x)     PPU_SET_REG32_BITS(PPU_APCSMDR0_DELAY_DDRPHY_UNIT,x)
#define PPU_GET_PPU_APCSMDR0_DELAY_SRAM0_UNIT         PPU_GET_REG32_BITS(PPU_APCSMDR0_DELAY_SRAM0_UNIT)
#define PPU_SET_PPU_APCSMDR0_DELAY_SRAM0_UNIT(x)      PPU_SET_REG32_BITS(PPU_APCSMDR0_DELAY_SRAM0_UNIT,x)
#define PPU_GET_PPU_APCSMDR0_DELAY_LONG_UNIT          PPU_GET_REG32_BITS(PPU_APCSMDR0_DELAY_LONG_UNIT)
#define PPU_SET_PPU_APCSMDR0_DELAY_LONG_UNIT(x)       PPU_SET_REG32_BITS(PPU_APCSMDR0_DELAY_LONG_UNIT,x)
#define PPU_GET_PPU_APCSMDR0_DELAY_SHORT_UNIT         PPU_GET_REG32_BITS(PPU_APCSMDR0_DELAY_SHORT_UNIT)
#define PPU_SET_PPU_APCSMDR0_DELAY_SHORT_UNIT(x)      PPU_SET_REG32_BITS(PPU_APCSMDR0_DELAY_SHORT_UNIT,x)
#define PPU_GET_PPU_APCSMDR1_DELAY_SRAM4_UNIT         PPU_GET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM4_UNIT)
#define PPU_SET_PPU_APCSMDR1_DELAY_SRAM4_UNIT(x)      PPU_SET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM4_UNIT,x)
#define PPU_GET_PPU_APCSMDR1_DELAY_SRAM3_UNIT         PPU_GET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM3_UNIT)
#define PPU_SET_PPU_APCSMDR1_DELAY_SRAM3_UNIT(x)      PPU_SET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM3_UNIT,x)
#define PPU_GET_PPU_APCSMDR1_DELAY_SRAM2_UNIT         PPU_GET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM2_UNIT)
#define PPU_SET_PPU_APCSMDR1_DELAY_SRAM2_UNIT(x)      PPU_SET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM2_UNIT,x)
#define PPU_GET_PPU_APCSMDR1_DELAY_SRAM1_UNIT         PPU_GET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM1_UNIT)
#define PPU_SET_PPU_APCSMDR1_DELAY_SRAM1_UNIT(x)      PPU_SET_REG32_BITS(PPU_APCSMDR1_DELAY_SRAM1_UNIT,x)
#define PPU_GET_PPU_ADLPITR0_TIMEOUT2_UNIT            PPU_GET_REG32_BITS(PPU_ADLPITR0_TIMEOUT2_UNIT)
#define PPU_SET_PPU_ADLPITR0_TIMEOUT2_UNIT(x)         PPU_SET_REG32_BITS(PPU_ADLPITR0_TIMEOUT2_UNIT,x)
#define PPU_GET_PPU_ADLPITR0_TIMEOUT_UNIT             PPU_GET_REG32_BITS(PPU_ADLPITR0_TIMEOUT_UNIT)
#define PPU_SET_PPU_ADLPITR0_TIMEOUT_UNIT(x)          PPU_SET_REG32_BITS(PPU_ADLPITR0_TIMEOUT_UNIT,x)
#define PPU_GET_PPU_IDR0_DYN_WRM_RST_SPT              PPU_GET_REG32_BITS(PPU_IDR0_DYN_WRM_RST_SPT)
#define PPU_GET_PPU_IDR0_DYN_ON_SPT                   PPU_GET_REG32_BITS(PPU_IDR0_DYN_ON_SPT)
#define PPU_GET_PPU_IDR0_DYN_FUNC_RET_SPT             PPU_GET_REG32_BITS(PPU_IDR0_DYN_FUNC_RET_SPT)
#define PPU_GET_PPU_IDR0_DYN_FULL_RET_SPT             PPU_GET_REG32_BITS(PPU_IDR0_DYN_FULL_RET_SPT)
#define PPU_GET_PPU_IDR0_DYN_MEM_OFF_SPT              PPU_GET_REG32_BITS(PPU_IDR0_DYN_MEM_OFF_SPT)
#define PPU_GET_PPU_IDR0_DYN_LGC_RET_SPT              PPU_GET_REG32_BITS(PPU_IDR0_DYN_LGC_RET_SPT)
#define PPU_GET_PPU_IDR0_DYN_MEM_RET_EMU_SPT          PPU_GET_REG32_BITS(PPU_IDR0_DYN_MEM_RET_EMU_SPT)
#define PPU_GET_PPU_IDR0_DYN_MEM_RET_SPT              PPU_GET_REG32_BITS(PPU_IDR0_DYN_MEM_RET_SPT)
#define PPU_GET_PPU_IDR0_DYN_OFF_EMU_SPT              PPU_GET_REG32_BITS(PPU_IDR0_DYN_OFF_EMU_SPT)
#define PPU_GET_PPU_IDR0_DYN_OFF_SPT                  PPU_GET_REG32_BITS(PPU_IDR0_DYN_OFF_SPT)
#define PPU_GET_PPU_IDR0_STA_DBG_RECOV_SPT            PPU_GET_REG32_BITS(PPU_IDR0_STA_DBG_RECOV_SPT)
#define PPU_GET_PPU_IDR0_STA_WRM_RST_SPT              PPU_GET_REG32_BITS(PPU_IDR0_STA_WRM_RST_SPT)
#define PPU_GET_PPU_IDR0_STA_ON_SPT                   PPU_GET_REG32_BITS(PPU_IDR0_STA_ON_SPT)
#define PPU_GET_PPU_IDR0_STA_FUNC_RET_SPT             PPU_GET_REG32_BITS(PPU_IDR0_STA_FUNC_RET_SPT)
#define PPU_GET_PPU_IDR0_STA_FULL_RET_SPT             PPU_GET_REG32_BITS(PPU_IDR0_STA_FULL_RET_SPT)
#define PPU_GET_PPU_IDR0_STA_MEM_OFF_SPT              PPU_GET_REG32_BITS(PPU_IDR0_STA_MEM_OFF_SPT)
#define PPU_GET_PPU_IDR0_STA_LGC_RET_SPT              PPU_GET_REG32_BITS(PPU_IDR0_STA_LGC_RET_SPT)
#define PPU_GET_PPU_IDR0_STA_MEM_RET_EMU_SPT          PPU_GET_REG32_BITS(PPU_IDR0_STA_MEM_RET_EMU_SPT)
#define PPU_GET_PPU_IDR0_STA_MEM_RET_SPT              PPU_GET_REG32_BITS(PPU_IDR0_STA_MEM_RET_SPT)
#define PPU_GET_PPU_IDR0_STA_OFF_EMU_SPT              PPU_GET_REG32_BITS(PPU_IDR0_STA_OFF_EMU_SPT)
#define PPU_GET_PPU_IDR0_STA_OFF_SPT                  PPU_GET_REG32_BITS(PPU_IDR0_STA_OFF_SPT)
#define PPU_GET_PPU_IDR0_NUM_OPMODE                   PPU_GET_REG32_BITS(PPU_IDR0_NUM_OPMODE)
#define PPU_GET_PPU_IDR0_DEVCHAN                      PPU_GET_REG32_BITS(PPU_IDR0_DEVCHAN)
#define PPU_GET_PPU_IDR1_OFF_MEM_RET_TRANS            PPU_GET_REG32_BITS(PPU_IDR1_OFF_MEM_RET_TRANS)
#define PPU_GET_PPU_IDR1_OP_ACTIVE                    PPU_GET_REG32_BITS(PPU_IDR1_OP_ACTIVE)
#define PPU_GET_PPU_IDR1_STA_POLICY_OP_IRQ_SPT        PPU_GET_REG32_BITS(PPU_IDR1_STA_POLICY_OP_IRQ_SPT)
#define PPU_GET_PPU_IDR1_STA_POLICY_PWR_IRQ_SPT       PPU_GET_REG32_BITS(PPU_IDR1_STA_POLICY_PWR_IRQ_SPT)
#define PPU_GET_PPU_IDR1_FUNC_RET_RAM_REG             PPU_GET_REG32_BITS(PPU_IDR1_FUNC_RET_RAM_REG)
#define PPU_GET_PPU_IDR1_FULL_RET_RAM_REG             PPU_GET_REG32_BITS(PPU_IDR1_FULL_RET_RAM_REG)
#define PPU_GET_PPU_IDR1_MEM_RET_RAM_REG              PPU_GET_REG32_BITS(PPU_IDR1_MEM_RET_RAM_REG)
#define PPU_GET_PPU_IDR1_LOCK_SPT                     PPU_GET_REG32_BITS(PPU_IDR1_LOCK_SPT)
#define PPU_GET_PPU_IDR1_SW_DEV_DEL_SPT               PPU_GET_REG32_BITS(PPU_IDR1_SW_DEV_DEL_SPT)
#define PPU_GET_PPU_IDR1_PWR_MODE_ENTRY_DEL_SPT       PPU_GET_REG32_BITS(PPU_IDR1_PWR_MODE_ENTRY_DEL_SPT)

#endif // __PPU_REGS_H__

// vim:set ts=4 sw=4 et fenc=utf-8 fdm=marker:
