Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov  4 22:52:20 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 2403 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6890 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.607        0.000                      0                 1337        0.026        0.000                      0                 1337        4.500        0.000                       0                   746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.607        0.000                      0                 1337        0.026        0.000                      0                 1337        4.500        0.000                       0                   746  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module3/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.200ns (22.630%)  route 4.103ns (77.370%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.571     5.092    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  pixelColourControl/slave_rx_module3/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.866     6.414    pixelColourControl/slave_rx_module3/clk_cnt_reg_n_0_[3]
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.538 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_10__0/O
                         net (fo=1, routed)           0.639     7.177    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_10__0_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_6__0/O
                         net (fo=1, routed)           0.407     7.708    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_6__0_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.832 f  pixelColourControl/slave_rx_module3/clk_cnt[13]_i_3__0/O
                         net (fo=17, routed)          0.534     8.366    pixelColourControl/slave_rx_module3/clk_cnt[13]_i_3__0_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.490 r  pixelColourControl/slave_rx_module3/bit_idx[4]_i_3__0/O
                         net (fo=3, routed)           0.686     9.176    pixelColourControl/slave_rx_module3/bit_idx[4]_i_3__0_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.300 r  pixelColourControl/slave_rx_module3/shift_reg[31]_i_2__0/O
                         net (fo=4, routed)           0.639     9.939    pixelColourControl/slave_rx_module3/shift_reg[31]_i_2__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124    10.063 r  pixelColourControl/slave_rx_module3/shift_reg[30]_i_1__0/O
                         net (fo=1, routed)           0.332    10.395    pixelColourControl/slave_rx_module3/shift_reg[30]_i_1__0_n_0
    SLICE_X50Y46         FDCE                                         r  pixelColourControl/slave_rx_module3/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.452    14.793    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  pixelColourControl/slave_rx_module3/shift_reg_reg[30]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)       -0.016    15.002    pixelColourControl/slave_rx_module3/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/shift_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.200ns (23.419%)  route 3.924ns (76.581%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.566     5.087    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.421    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.545 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1/O
                         net (fo=1, routed)           0.574     7.119    pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2/O
                         net (fo=1, routed)           0.661     7.904    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.028 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.674     8.702    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.489     9.315    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.439 r  pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2/O
                         net (fo=8, routed)           0.648    10.087    pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  pixelColourControl/slave_rx_module/shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    10.211    pixelColourControl/slave_rx_module/shift_reg[24]_i_1_n_0
    SLICE_X33Y48         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.446    14.787    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[24]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.031    14.971    pixelColourControl/slave_rx_module/shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module4/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module4/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.262ns (24.699%)  route 3.848ns (75.301%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.571     5.092    pixelColourControl/slave_rx_module4/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module4/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  pixelColourControl/slave_rx_module4/clk_cnt_reg[0]/Q
                         net (fo=3, routed)           1.041     6.651    pixelColourControl/slave_rx_module4/clk_cnt_reg_n_0_[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  pixelColourControl/slave_rx_module4/clk_cnt[13]_i_10/O
                         net (fo=1, routed)           0.437     7.213    pixelColourControl/slave_rx_module4/clk_cnt[13]_i_10_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.337 f  pixelColourControl/slave_rx_module4/clk_cnt[13]_i_6/O
                         net (fo=1, routed)           0.403     7.740    pixelColourControl/slave_rx_module4/clk_cnt[13]_i_6_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.864 f  pixelColourControl/slave_rx_module4/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.502     8.366    pixelColourControl/slave_rx_module4/clk_cnt[13]_i_3_n_0
    SLICE_X52Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.490 r  pixelColourControl/slave_rx_module4/bit_idx[4]_i_3/O
                         net (fo=3, routed)           0.693     9.182    pixelColourControl/slave_rx_module4/bit_idx[4]_i_3_n_0
    SLICE_X52Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  pixelColourControl/slave_rx_module4/shift_reg[31]_i_2/O
                         net (fo=4, routed)           0.432     9.738    pixelColourControl/slave_rx_module4/shift_reg[31]_i_2_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.124     9.862 r  pixelColourControl/slave_rx_module4/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.340    10.202    pixelColourControl/slave_rx_module4/shift_reg[30]_i_1_n_0
    SLICE_X53Y46         FDCE                                         r  pixelColourControl/slave_rx_module4/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.452    14.793    pixelColourControl/slave_rx_module4/clk_IBUF_BUFG
    SLICE_X53Y46         FDCE                                         r  pixelColourControl/slave_rx_module4/shift_reg_reg[30]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)       -0.047    14.971    pixelColourControl/slave_rx_module4/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.200ns (24.060%)  route 3.788ns (75.940%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.565     5.086    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X44Y40         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  pixelColourControl/master_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.420    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124     6.544 f  pixelColourControl/master_rx_module/clk_cnt[13]_i_10__4/O
                         net (fo=1, routed)           0.416     6.960    pixelColourControl/master_rx_module/clk_cnt[13]_i_10__4_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  pixelColourControl/master_rx_module/clk_cnt[13]_i_6__5/O
                         net (fo=1, routed)           0.640     7.724    pixelColourControl/master_rx_module/clk_cnt[13]_i_6__5_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.848 f  pixelColourControl/master_rx_module/clk_cnt[13]_i_3__5/O
                         net (fo=17, routed)          0.677     8.525    pixelColourControl/master_rx_module/clk_cnt[13]_i_3__5_n_0
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.649 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3__5/O
                         net (fo=3, routed)           0.542     9.191    pixelColourControl/master_rx_module/bit_idx[4]_i_3__5_n_0
    SLICE_X44Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  pixelColourControl/master_rx_module/shift_reg[7]_i_2__1/O
                         net (fo=8, routed)           0.635     9.950    pixelColourControl/master_rx_module/shift_reg[7]_i_2__1_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.074 r  pixelColourControl/master_rx_module/shift_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.074    pixelColourControl/master_rx_module/shift_reg[2]_i_1__1_n_0
    SLICE_X43Y45         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.447    14.788    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)        0.031    15.044    pixelColourControl/master_rx_module/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/bit_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.076ns (22.655%)  route 3.674ns (77.345%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.565     5.086    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X44Y40         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  pixelColourControl/master_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.420    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124     6.544 f  pixelColourControl/master_rx_module/clk_cnt[13]_i_10__4/O
                         net (fo=1, routed)           0.416     6.960    pixelColourControl/master_rx_module/clk_cnt[13]_i_10__4_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  pixelColourControl/master_rx_module/clk_cnt[13]_i_6__5/O
                         net (fo=1, routed)           0.640     7.724    pixelColourControl/master_rx_module/clk_cnt[13]_i_6__5_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.848 f  pixelColourControl/master_rx_module/clk_cnt[13]_i_3__5/O
                         net (fo=17, routed)          0.677     8.525    pixelColourControl/master_rx_module/clk_cnt[13]_i_3__5_n_0
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.649 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3__5/O
                         net (fo=3, routed)           0.429     9.079    pixelColourControl/master_rx_module/bit_idx[4]_i_3__5_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.203 r  pixelColourControl/master_rx_module/bit_idx[4]_i_1__12/O
                         net (fo=5, routed)           0.633     9.836    pixelColourControl/master_rx_module/bit_idx
    SLICE_X47Y43         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.448    14.789    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X47Y43         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X47Y43         FDCE (Setup_fdce_C_CE)      -0.205    14.823    pixelColourControl/master_rx_module/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/bit_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.974%)  route 3.607ns (77.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.566     5.087    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.421    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.545 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1/O
                         net (fo=1, routed)           0.574     7.119    pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2/O
                         net (fo=1, routed)           0.661     7.904    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.028 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.674     8.702    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.477     9.303    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.427 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_1__9/O
                         net (fo=5, routed)           0.344     9.771    pixelColourControl/slave_rx_module/bit_idx
    SLICE_X34Y47         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.445    14.786    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    14.770    pixelColourControl/slave_rx_module/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/bit_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.974%)  route 3.607ns (77.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.566     5.087    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.421    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.545 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1/O
                         net (fo=1, routed)           0.574     7.119    pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2/O
                         net (fo=1, routed)           0.661     7.904    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.028 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.674     8.702    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.477     9.303    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.427 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_1__9/O
                         net (fo=5, routed)           0.344     9.771    pixelColourControl/slave_rx_module/bit_idx
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.445    14.786    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.770    pixelColourControl/slave_rx_module/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.974%)  route 3.607ns (77.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.566     5.087    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.421    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.545 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1/O
                         net (fo=1, routed)           0.574     7.119    pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2/O
                         net (fo=1, routed)           0.661     7.904    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.028 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.674     8.702    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.477     9.303    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.427 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_1__9/O
                         net (fo=5, routed)           0.344     9.771    pixelColourControl/slave_rx_module/bit_idx
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.445    14.786    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.770    pixelColourControl/slave_rx_module/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/bit_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.974%)  route 3.607ns (77.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.566     5.087    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.421    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.545 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1/O
                         net (fo=1, routed)           0.574     7.119    pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2/O
                         net (fo=1, routed)           0.661     7.904    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.028 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.674     8.702    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.477     9.303    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.427 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_1__9/O
                         net (fo=5, routed)           0.344     9.771    pixelColourControl/slave_rx_module/bit_idx
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.445    14.786    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[3]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.770    pixelColourControl/slave_rx_module/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/bit_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.974%)  route 3.607ns (77.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.566     5.087    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  pixelColourControl/slave_rx_module/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.878     6.421    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.545 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1/O
                         net (fo=1, routed)           0.574     7.119    pixelColourControl/slave_rx_module/clk_cnt[13]_i_10__1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2/O
                         net (fo=1, routed)           0.661     7.904    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.028 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.674     8.702    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.477     9.303    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.427 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_1__9/O
                         net (fo=5, routed)           0.344     9.771    pixelColourControl/slave_rx_module/bit_idx
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         1.445    14.786    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  pixelColourControl/slave_rx_module/bit_idx_reg[4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.770    pixelColourControl/slave_rx_module/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_rx_module/shift_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.340%)  route 0.209ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.563     1.446    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  pixelColourControl/slave_rx_module/shift_reg_reg[22]/Q
                         net (fo=2, routed)           0.209     1.796    pixelColourControl/slave_rx_module/shift_reg_reg_n_0_[22]
    SLICE_X37Y48         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.833     1.960    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[22]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.059     1.770    pixelColourControl/slave_rx_module/data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.946%)  route 0.257ns (58.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.564     1.447    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[0]/Q
                         net (fo=9, routed)           0.257     1.846    pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg_n_0_[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.891 r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx[3]_i_1__9/O
                         net (fo=1, routed)           0.000     1.891    pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx[3]_i_1__9_n_0
    SLICE_X41Y50         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.832     1.959    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     1.807    pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.567     1.450    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clock_6p25MHZ/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    clock_6p25MHZ/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.896    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.949 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.949    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_7
    SLICE_X14Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.834     1.962    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    clock_6p25MHZ/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.509%)  route 0.273ns (59.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.564     1.447    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[1]/Q
                         net (fo=8, routed)           0.273     1.861    pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg_n_0_[1]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.906 r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx[2]_i_1__9/O
                         net (fo=1, routed)           0.000     1.906    pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx[2]_i_1__9_n_0
    SLICE_X41Y50         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.832     1.959    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.091     1.806    pixelColourControl/master_tx_module4/uart_tx_inst/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.567     1.450    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clock_6p25MHZ/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    clock_6p25MHZ/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.896    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.962 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.962    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_5
    SLICE_X14Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.834     1.962    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    clock_6p25MHZ/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_rx_module3/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.923%)  route 0.302ns (59.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.565     1.448    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X50Y50         FDCE                                         r  pixelColourControl/slave_rx_module3/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  pixelColourControl/slave_rx_module3/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.302     1.914    pixelColourControl/slave_rx_module3/state__0[1]
    SLICE_X50Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  pixelColourControl/slave_rx_module3/clk_cnt[6]_i_1__7/O
                         net (fo=1, routed)           0.000     1.959    pixelColourControl/slave_rx_module3/clk_cnt[6]_i_1__7_n_0
    SLICE_X50Y49         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.838     1.965    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X50Y49         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[6]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.121     1.842    pixelColourControl/slave_rx_module3/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.128%)  route 0.289ns (60.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.564     1.447    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[0]/Q
                         net (fo=8, routed)           0.289     1.877    pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt[0]
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.922 r  pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.922    pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt[1]_i_1__4_n_0
    SLICE_X32Y50         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.830     1.958    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDCE (Hold_fdce_C_D)         0.091     1.805    pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_rx_module3/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module3/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.923%)  route 0.302ns (59.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.565     1.448    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X50Y50         FDCE                                         r  pixelColourControl/slave_rx_module3/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  pixelColourControl/slave_rx_module3/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.302     1.914    pixelColourControl/slave_rx_module3/state__0[1]
    SLICE_X50Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  pixelColourControl/slave_rx_module3/clk_cnt[5]_i_1__7/O
                         net (fo=1, routed)           0.000     1.959    pixelColourControl/slave_rx_module3/clk_cnt[5]_i_1__7_n_0
    SLICE_X50Y49         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.838     1.965    pixelColourControl/slave_rx_module3/clk_IBUF_BUFG
    SLICE_X50Y49         FDCE                                         r  pixelColourControl/slave_rx_module3/clk_cnt_reg[5]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.120     1.841    pixelColourControl/slave_rx_module3/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.561     1.444    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X35Y50         FDPE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.067     1.652    pixelColourControl/master_tx_module2/tx_data
    SLICE_X35Y50         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.829     1.957    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.075     1.519    pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.567     1.450    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clock_6p25MHZ/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.740    clock_6p25MHZ/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  clock_6p25MHZ/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.896    clock_6p25MHZ/COUNT_reg[16]_i_1__6_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.985 r  clock_6p25MHZ/COUNT_reg[20]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.985    clock_6p25MHZ/COUNT_reg[20]_i_1__6_n_6
    SLICE_X14Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=745, routed)         0.834     1.962    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    clock_6p25MHZ/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y40   pixelColourControl/master_rx_module3/clk_cnt_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y42   pixelColourControl/master_rx_module3/clk_cnt_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y43   pixelColourControl/master_rx_module3/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y45   pixelColourControl/master_rx_module3/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   pixelColourControl/master_tx_module2/uart_tx_inst/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   pixelColourControl/master_rx_module3/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   pixelColourControl/master_rx_module3/data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   pixelColourControl/master_rx_module3/data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   pixelColourControl/master_rx_module3/shift_reg_reg[0]/C



