Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to /home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/DATAMEM.vhd" in Library work.
Architecture datamem_a of Entity datamem is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/programCounter.vhd" in Library work.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/Instr_Mem.vhd" in Library work.
Architecture instr_mem_a of Entity instr_mem is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/arith_unit.vhd" in Library work.
Architecture combinational of Entity arith_unit is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/logical_unit.vhd" in Library work.
Architecture combinational of Entity logical_unit is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/shift_unit.vhd" in Library work.
Architecture combinational of Entity shift_unit is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/word_unit.vhd" in Library work.
Architecture combinational of Entity word_unit is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/alu_toplevel.vhd" in Library work.
Architecture structural of Entity alu_toplevel is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/Instruction_Memory_TL.vhd" in Library work.
Architecture structural of Entity instruction_memory_tl is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/REG_CTL.vhd" in Library work.
Architecture dataflow of Entity reg_ctl is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/DC_CTL.vhd" in Library work.
Architecture mixed of Entity dc_ctl is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/DATA_CTL.vhd" in Library work.
Architecture behavioral of Entity data_ctl is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/IMSEL.vhd" in Library work.
Architecture dataflow of Entity imsel is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/PipelineRegisters.vhd" in Library work.
Architecture behavioral of Entity pipelineregisters is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/RegisterBank.vhd" in Library work.
Architecture behavioral of Entity registerbank is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/clk25MHz.vhd" in Library work.
Architecture behavioral of Entity clk_25mhz is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_controller.vhd" in Library work.
Architecture behavioral of Entity vga_controller is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/rgb.vhd" in Library work.
Architecture behavioral of Entity rgb is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/mux8to1.vhd" in Library work.
Architecture behavioral of Entity mux8to1 is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/font_rom_ascii.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/VGA_BUFFER_RAM.vhd" in Library work.
Architecture vga_buffer_ram_a of Entity vga_buffer_ram is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_driver.vhd" in Library work.
Architecture structural of Entity vga_driver is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/button_controller.vhd" in Library work.
Architecture structural of Entity buttoncontrol is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ProjLab01.vhd" in Library work.
Architecture structural of Entity projlab01 is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/DEBUG_RAM.vhd" in Library work.
Architecture debug_ram_a of Entity debug_ram is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/data_decoder.vhd" in Library work.
Architecture structural of Entity data_decode is up to date.
Compiling vhdl file "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_debug.vhd" in Library work.
Entity <vga_debug> compiled.
ERROR:HDLParsers:837 - "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_debug.vhd" Line 159. Width mismatch. Expected width 4, Actual width is 7 for dimension 1 of NEW_SIG_ADR.
ERROR:HDLParsers:837 - "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_debug.vhd" Line 160. Width mismatch. Expected width 52, Actual width is 4 for dimension 1 of DEBUG_OUT_DATA.


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> 


Total memory usage is 593292 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

