Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon May 27 09:25:06 2024
| Host         : DESKTOP-U76F263 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calc_top_struc_cfg_control_sets_placed.rpt
| Design       : calc_top_struc_cfg
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              44 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             245 |           78 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | i_calc_ctrl/optype_o[3]_i_1_n_0 | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_reg_pb0[4]_i_1_n_0  | reset_i_IBUF     |                2 |              5 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_reg_pb1[4]_i_1_n_0  | reset_i_IBUF     |                2 |              5 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_reg_pb2             | reset_i_IBUF     |                2 |              5 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_reg_pb30            | reset_i_IBUF     |                2 |              5 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/op1_o[11]_i_1_n_0   | reset_i_IBUF     |                3 |             12 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/op2_o[11]_i_1_n_0   | reset_i_IBUF     |                6 |             12 |
|  clk_i_IBUF_BUFG | i_alu/s_downcounter             | reset_i_IBUF     |                7 |             28 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/dig0_o[7]_i_1_n_0   | reset_i_IBUF     |               14 |             30 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/s_start             | reset_i_IBUF     |               13 |             43 |
|  clk_i_IBUF_BUFG |                                 | reset_i_IBUF     |               25 |             44 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_1khzen              | reset_i_IBUF     |               26 |             96 |
+------------------+---------------------------------+------------------+------------------+----------------+


