// Seed: 2966531802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6
    , id_12,
    input wor id_7
    , id_13,
    input wor id_8,
    input wire id_9,
    output supply1 id_10
);
  assign id_0 = 1'h0;
  xor primCall (id_6, id_5, id_9, id_4, id_8, id_13, id_7);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12
  );
  wire id_14;
endmodule
