INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_HW/AES_test/AES_test.sim/sim_1/synth/timing/xsim/AES_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_encrypt
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_HW/AES_test/AES_test.srcs/sim_1/imports/AES_reg/AES_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_tb
