#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Dec 11 20:48:51 2015
# Process ID: 3288
# Log file: C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/vivado.log
# Journal file: C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/fir.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 710.125 ; gain = 166.281
open_bd_design {C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:hls:voicerec:1.0 - voicerec_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 828.840 ; gain = 117.934
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.C_M_AXI_VOICEREC_INSOUND_DATA_WIDTH {32}] [get_bd_cells voicerec_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_0]
endgroup
validate_bd_design
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
validate_bd_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 900.438 ; gain = 0.000
make_wrapper -files [get_files C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(18) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
make_wrapper: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 925.477 ; gain = 11.477
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/fir.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
update_ip_catalog: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1027.617 ; gain = 87.133
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/fir.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
update_ip_catalog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1028.082 ; gain = 0.000
make_wrapper -files [get_files C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(18) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
make_wrapper: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1060.039 ; gain = 21.293
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(18) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_voicerec_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block voicerec_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(18) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_voicerec_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block voicerec_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_bram_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Fri Dec 11 21:42:08 2015] Launched synth_1...
Run output will be captured here: C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.runs/synth_1/runme.log
[Fri Dec 11 21:42:08 2015] Launched impl_1...
Run output will be captured here: C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1100.965 ; gain = 40.926
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
make_wrapper -files [get_files C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd] -top
file copy -force C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.runs/impl_1/system_wrapper.sysdef C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1100.965 ; gain = 0.000
make_wrapper -files [get_files C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(13) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(13) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(18) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
make_wrapper: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1110.988 ; gain = 10.023
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 22:45:19 2015...
