-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_decimator.vhd
-- Created: 2024-10-04 16:56:23
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_decimator
-- Source Path: HDLRx/full_rx/rx_demodulator_full/decimator
-- Hierarchy Level: 2
-- Model version: 1.104
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_decimator IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        enb                               :   IN    std_logic;
        enb_1_2_1                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_in_im                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_in                          :   IN    std_logic;
        data_out_re                       :   OUT   std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        data_out_im                       :   OUT   std_logic_vector(13 DOWNTO 0)  -- sfix14_En12
        );
END full_rx_ip_src_decimator;


ARCHITECTURE rtl OF full_rx_ip_src_decimator IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_rising_edge_detector_block4
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          In_rsvd                         :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_FIR_Decimator
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validIn                         :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          dataOut_im                      :   OUT   std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_rising_edge_detector_block4
    USE ENTITY work.full_rx_ip_src_rising_edge_detector_block4(rtl);

  FOR ALL : full_rx_ip_src_FIR_Decimator
    USE ENTITY work.full_rx_ip_src_FIR_Decimator(rtl);

  -- Signals
  SIGNAL data_in_re_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_im_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay10_out1_re                  : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay10_out1_im                  : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay5_out1_re                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay5_out1_im                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL Delay3_reg                       : std_logic_vector(41 DOWNTO 0);  -- ufix1 [42]
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL rising_edge_detector_out1        : std_logic;
  SIGNAL data_out_re_1                    : std_logic_vector(13 DOWNTO 0);  -- ufix14
  SIGNAL data_out_im_1                    : std_logic_vector(13 DOWNTO 0);  -- ufix14
  SIGNAL valid_out                        : std_logic;
  SIGNAL data_out_re_signed               : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL data_out_im_signed               : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch_out1_re                   : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Switch_out1_im                   : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Unit_Delay_out1_re               : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Unit_Delay_out1_im               : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL data_after_down_re               : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL data_after_down_im               : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Delay2_out1_re                   : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Delay2_out1_im                   : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Delay9_out1_re                   : signed(13 DOWNTO 0);  -- sfix14_En12
  SIGNAL Delay9_out1_im                   : signed(13 DOWNTO 0);  -- sfix14_En12

BEGIN
  -- The data out from this blocks is "valid" one sample, and invalid four samples.
  -- This blocks makes sure that the data is valid the five cycles.
  -- What happens is that the ZOH might sample the signal when is valid or invalid.

  u_rising_edge_detector : full_rx_ip_src_rising_edge_detector_block4
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              In_rsvd => valid_in,
              Out_rsvd => rising_edge_detector_out1
              );

  u_FIR_Decimator : full_rx_ip_src_FIR_Decimator
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn_re => std_logic_vector(Delay5_out1_re),  -- sfix16_En14
              dataIn_im => std_logic_vector(Delay5_out1_im),  -- sfix16_En14
              validIn => Logical_Operator_out1,
              softReset => rising_edge_detector_out1,
              dataOut_re => data_out_re_1,  -- sfix14_En12
              dataOut_im => data_out_im_1,  -- sfix14_En12
              validOut => valid_out
              );

  data_in_re_signed <= signed(data_in_re);

  data_in_im_signed <= signed(data_in_im);

  Delay10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay10_out1_re <= to_signed(16#0000#, 16);
        Delay10_out1_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay10_out1_re <= data_in_re_signed;
        Delay10_out1_im <= data_in_im_signed;
      END IF;
    END IF;
  END PROCESS Delay10_process;


  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay5_out1_re <= to_signed(16#0000#, 16);
        Delay5_out1_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay5_out1_re <= Delay10_out1_re;
        Delay5_out1_im <= Delay10_out1_im;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1 <= valid_in;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        Delay3_reg(0) <= Delay1_out1;
        Delay3_reg(41 DOWNTO 1) <= Delay3_reg(40 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS Delay3_process;

  Delay3_out1 <= Delay3_reg(41);

  Logical_Operator_out1 <= Delay1_out1 OR Delay3_out1;

  data_out_re_signed <= signed(data_out_re_1);

  data_out_im_signed <= signed(data_out_im_1);

  Unit_Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Unit_Delay_out1_re <= to_signed(16#0000#, 14);
        Unit_Delay_out1_im <= to_signed(16#0000#, 14);
      ELSIF enb = '1' THEN
        Unit_Delay_out1_re <= Switch_out1_re;
        Unit_Delay_out1_im <= Switch_out1_im;
      END IF;
    END IF;
  END PROCESS Unit_Delay_process;


  
  Switch_out1_re <= Unit_Delay_out1_re WHEN valid_out = '0' ELSE
      data_out_re_signed;
  
  Switch_out1_im <= Unit_Delay_out1_im WHEN valid_out = '0' ELSE
      data_out_im_signed;

  -- Downsample by 2 register (Sample offset 0)
  Downsample1_output_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        data_after_down_re <= to_signed(16#0000#, 14);
        data_after_down_im <= to_signed(16#0000#, 14);
      ELSIF enb_1_2_1 = '1' THEN
        data_after_down_re <= Switch_out1_re;
        data_after_down_im <= Switch_out1_im;
      END IF;
    END IF;
  END PROCESS Downsample1_output_process;


  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_out1_re <= to_signed(16#0000#, 14);
        Delay2_out1_im <= to_signed(16#0000#, 14);
      ELSIF enb_1_2_0 = '1' THEN
        Delay2_out1_re <= data_after_down_re;
        Delay2_out1_im <= data_after_down_im;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Delay9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay9_out1_re <= to_signed(16#0000#, 14);
        Delay9_out1_im <= to_signed(16#0000#, 14);
      ELSIF enb_1_2_0 = '1' THEN
        Delay9_out1_re <= Delay2_out1_re;
        Delay9_out1_im <= Delay2_out1_im;
      END IF;
    END IF;
  END PROCESS Delay9_process;


  data_out_re <= std_logic_vector(Delay9_out1_re);

  data_out_im <= std_logic_vector(Delay9_out1_im);

END rtl;

