{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 16:42:55 2021 " "Info: Processing started: Sat Jan 02 16:42:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令译码器/command_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令译码器/command_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_decoder-structural " "Info: Found design unit 1: command_decoder-structural" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 command_decoder " "Info: Found entity 1: command_decoder" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令寄存器IR/IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令寄存器IR/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-bhv " "Info: Found design unit 1: IR-bhv" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令计数器PC/PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令计数器PC/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Info: Found design unit 1: PC-bhv" {  } { { "../指令计数器PC/PC.vhd" "" { Text "D:/文档/数电实验/指令计数器PC/PC.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../指令计数器PC/PC.vhd" "" { Text "D:/文档/数电实验/指令计数器PC/PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../移位逻辑/shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../移位逻辑/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-bhv " "Info: Found design unit 1: shift-bhv" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../选择器/MUX_8_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../选择器/MUX_8_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8_3_1-behavior " "Info: Found design unit 1: MUX_8_3_1-behavior" {  } { { "../选择器/MUX_8_3_1.vhd" "" { Text "D:/文档/数电实验/选择器/MUX_8_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_3_1 " "Info: Found entity 1: MUX_8_3_1" {  } { { "../选择器/MUX_8_3_1.vhd" "" { Text "D:/文档/数电实验/选择器/MUX_8_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../稳定器/stabilizer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../稳定器/stabilizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stabilizer-bhv " "Info: Found design unit 1: stabilizer-bhv" {  } { { "../稳定器/stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stabilizer " "Info: Found entity 1: stabilizer" {  } { { "../稳定器/stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../通用寄存器组/SRG_group.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../通用寄存器组/SRG_group.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRG_group-bhv " "Info: Found design unit 1: SRG_group-bhv" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRG_group " "Info: Found entity 1: SRG_group" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../时钟发生器SM/SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../时钟发生器SM/SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-bhv " "Info: Found design unit 1: SM-bhv" {  } { { "../时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "../时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../控制器/controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../控制器/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Info: Found design unit 1: controller-bhv" {  } { { "../控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Zf寄存器/Zf_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Zf寄存器/Zf_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zf_dff-bhv " "Info: Found design unit 1: Zf_dff-bhv" {  } { { "../Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Zf_dff " "Info: Found entity 1: Zf_dff" {  } { { "../Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Zf_dff inst11 " "Warning: Port \"clk\" of type Zf_dff and instance \"inst11\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { 240 32 128 336 "inst11" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst8 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -888 160 256 -792 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst19 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -736 368 520 -352 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_decoder command_decoder:inst20 " "Info: Elaborating entity \"command_decoder\" for hierarchy \"command_decoder:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -720 168 288 -400 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst4 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -976 608 776 -880 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst7 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -752 648 768 -624 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(14) " "Warning (10492): VHDL Process Statement warning at shift.vhd(14): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(17) " "Warning (10492): VHDL Process Statement warning at shift.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(18) " "Warning (10492): VHDL Process Statement warning at shift.vhd(18): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(20) " "Warning (10492): VHDL Process Statement warning at shift.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A shift.vhd(21) " "Warning (10492): VHDL Process Statement warning at shift.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhv " "Info: Found design unit 1: ALU-bhv" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -584 648 768 -456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Cf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Zf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zf ALU.vhd(15) " "Info (10041): Inferred latch for \"Zf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cf ALU.vhd(15) " "Info (10041): Inferred latch for \"Cf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[8\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRG_group SRG_group:inst9 " "Info: Elaborating entity \"SRG_group\" for hierarchy \"SRG_group:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -432 648 784 -304 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SRG_group.vhd(15) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(15): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SRG_group.vhd(16) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(16): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SRG_group.vhd(17) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(17): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SRG_group.vhd(19) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SRG_group.vhd(20) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(20): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SRG_group.vhd(21) " "Warning (10492): VHDL Process Statement warning at SRG_group.vhd(21): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S SRG_group.vhd(13) " "Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D SRG_group.vhd(13) " "Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[0\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[1\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[2\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[3\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[4\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[5\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[6\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"D\[7\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[0\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[1\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[2\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[3\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[4\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[5\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[6\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] SRG_group.vhd(13) " "Info (10041): Inferred latch for \"S\[7\]\" at SRG_group.vhd(13)" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst13 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst13 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE CPU.mif " "Info: Parameter \"LPM_FILE\" = \"CPU.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst13\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst13\|altram:sram LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1080 248 376 -952 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c591 " "Info: Found entity 1: altsyncram_c591" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c591 LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated " "Info: Elaborating entity \"altsyncram_c591\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_3_1 MUX_8_3_1:inst5 " "Info: Elaborating entity \"MUX_8_3_1\" for hierarchy \"MUX_8_3_1:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -784 -208 -88 -656 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -592 -200 -80 -464 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Cf_dff.vhd 2 1 " "Warning: Using design file Cf_dff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cf_dff-bhv " "Info: Found design unit 1: Cf_dff-bhv" {  } { { "Cf_dff.vhd" "" { Text "D:/文档/数电实验/CPU/Cf_dff.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Cf_dff " "Info: Found entity 1: Cf_dff" {  } { { "Cf_dff.vhd" "" { Text "D:/文档/数电实验/CPU/Cf_dff.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cf_dff Cf_dff:inst2 " "Info: Elaborating entity \"Cf_dff\" for hierarchy \"Cf_dff:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -888 952 1048 -792 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zf_dff Zf_dff:inst14 " "Info: Elaborating entity \"Zf_dff\" for hierarchy \"Zf_dff:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -784 952 1048 -688 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[0\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[0\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[1\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[1\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[2\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[2\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[3\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[3\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[4\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[4\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[5\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[5\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[6\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[6\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|S\[7\] " "Warning: LATCH primitive \"SRG_group:inst9\|S\[7\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[0\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[0\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[7\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[7\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[6\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[6\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[5\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[5\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[4\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[4\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[3\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[3\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[2\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[2\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRG_group:inst9\|D\[1\] " "Warning: LATCH primitive \"SRG_group:inst9\|D\[1\]\" is permanently enabled" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst\|Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 140 5 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[4\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[4\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[5\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[5\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[6\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[6\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[7\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[7\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[2\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[2\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[3\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[3\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[0\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[0\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst17\[1\] lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst17\[1\]\" to the node \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Info: Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Info: Implemented 260 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 16:42:58 2021 " "Info: Processing ended: Sat Jan 02 16:42:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
