{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457447851224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457447851229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 14:37:30 2016 " "Processing started: Tue Mar 08 14:37:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457447851229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457447851229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ise_proj -c ise_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off ise_proj -c ise_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457447851230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457447851686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/eie-1styear-project-fpga/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v 7 7 " "Found 7 design units, including 7 entities, in source file /fpga_project/eie-1styear-project-fpga/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" { { "Info" "ISGN_ENTITY_NAME" "1 mgc_out_reg_pos " "Found entity 1: mgc_out_reg_pos" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""} { "Info" "ISGN_ENTITY_NAME" "2 mgc_out_reg_neg " "Found entity 2: mgc_out_reg_neg" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""} { "Info" "ISGN_ENTITY_NAME" "3 mgc_out_reg " "Found entity 3: mgc_out_reg" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""} { "Info" "ISGN_ENTITY_NAME" "4 mgc_out_buf_wait " "Found entity 4: mgc_out_buf_wait" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""} { "Info" "ISGN_ENTITY_NAME" "5 mgc_out_fifo_wait " "Found entity 5: mgc_out_fifo_wait" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""} { "Info" "ISGN_ENTITY_NAME" "6 mgc_out_fifo_wait_core " "Found entity 6: mgc_out_fifo_wait_core" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""} { "Info" "ISGN_ENTITY_NAME" "7 mgc_pipe " "Found entity 7: mgc_pipe" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport_v2001.v" 644 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457447851766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/eie-1styear-project-fpga/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v 20 20 " "Found 20 design units, including 20 entities, in source file /fpga_project/eie-1styear-project-fpga/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" { { "Info" "ISGN_ENTITY_NAME" "1 mgc_in_wire " "Found entity 1: mgc_in_wire" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "2 mgc_in_wire_en " "Found entity 2: mgc_in_wire_en" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "3 mgc_in_wire_wait " "Found entity 3: mgc_in_wire_wait" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "4 mgc_chan_in " "Found entity 4: mgc_chan_in" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "5 mgc_out_stdreg " "Found entity 5: mgc_out_stdreg" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "6 mgc_out_stdreg_en " "Found entity 6: mgc_out_stdreg_en" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "7 mgc_out_stdreg_wait " "Found entity 7: mgc_out_stdreg_wait" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "8 mgc_out_prereg_en " "Found entity 8: mgc_out_prereg_en" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "9 mgc_inout_stdreg_en " "Found entity 9: mgc_inout_stdreg_en" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "10 hid_tribuf " "Found entity 10: hid_tribuf" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "11 mgc_inout_stdreg_wait " "Found entity 11: mgc_inout_stdreg_wait" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "12 mgc_inout_buf_wait " "Found entity 12: mgc_inout_buf_wait" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "13 mgc_inout_fifo_wait " "Found entity 13: mgc_inout_fifo_wait" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "14 mgc_io_sync " "Found entity 14: mgc_io_sync" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "15 mgc_bsync_rdy " "Found entity 15: mgc_bsync_rdy" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "16 mgc_bsync_vld " "Found entity 16: mgc_bsync_vld" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "17 mgc_bsync_rv " "Found entity 17: mgc_bsync_rv" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "18 mgc_sync " "Found entity 18: mgc_sync" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "19 funccall_inout " "Found entity 19: funccall_inout" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""} { "Info" "ISGN_ENTITY_NAME" "20 modulario_en_in " "Found entity 20: modulario_en_in" {  } { { "../dot_product/dot_product.v1/rtl_mgc_ioport.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl_mgc_ioport.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457447851797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/eie-1styear-project-fpga/prj1/dot_product/dot_product/dot_product.v1/rtl.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga_project/eie-1styear-project-fpga/prj1/dot_product/dot_product/dot_product.v1/rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_product_core " "Found entity 1: dot_product_core" {  } { { "../dot_product/dot_product.v1/rtl.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851817 ""} { "Info" "ISGN_ENTITY_NAME" "2 dot_product " "Found entity 2: dot_product" {  } { { "../dot_product/dot_product.v1/rtl.v" "" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457447851817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ise_proj.bdf 1 1 " "Using design file ise_proj.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ise_proj " "Found entity 1: ise_proj" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457447851958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1457447851958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ise_proj " "Elaborating entity \"ise_proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457447851969 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { -16 448 448 8 "" "" } { 8 448 448 32 "" "" } { 56 448 448 72 "" "" } { 32 448 448 56 "" "" } { 40 448 543 56 "LEDG\[9..8\]" "" } { 16 448 532 32 "B\[7..4\]" "" } { -8 448 522 8 "A\[7..4\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1457447851979 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_CLK " "Pin \"VGA_CLK\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 680 32 208 696 "VGA_CLK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851982 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_SYNC " "Pin \"VGA_SYNC\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 656 32 208 672 "VGA_SYNC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851982 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_BLANK " "Pin \"VGA_BLANK\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 632 32 208 648 "VGA_BLANK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851982 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_VS " "Pin \"VGA_VS\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 608 32 208 624 "VGA_VS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851982 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_HS " "Pin \"VGA_HS\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 584 32 208 600 "VGA_HS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851982 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0_D\[6..0\] " "Pin \"HEX0_D\[6..0\]\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 360 32 208 376 "HEX0_D\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851982 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_B\[3..0\] " "Pin \"VGA_B\[3..0\]\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 560 32 208 576 "VGA_B\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851988 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_G\[3..0\] " "Pin \"VGA_G\[3..0\]\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 536 32 208 552 "VGA_G\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851989 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_R\[3..0\] " "Pin \"VGA_R\[3..0\]\" is missing source" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 504 32 208 520 "VGA_R\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447851989 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_MSDAT " "Pin \"PS2_MSDAT\" not connected" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 416 40 208 432 "PS2_MSDAT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1457447851993 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_MSCLK " "Pin \"PS2_MSCLK\" not connected" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 440 40 208 456 "PS2_MSCLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1457447851993 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK_50 " "Pin \"CLOCK_50\" not connected" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 88 40 208 104 "CLOCK_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1457447851993 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK_50_2 " "Pin \"CLOCK_50_2\" not connected" {  } { { "ise_proj.bdf" "" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 56 40 208 72 "CLOCK_50_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1457447851993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_product dot_product:inst " "Elaborating entity \"dot_product\" for hierarchy \"dot_product:inst\"" {  } { { "ise_proj.bdf" "inst" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 152 536 784 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457447852057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mgc_in_wire dot_product:inst\|mgc_in_wire:input_a_rsc_mgc_in_wire " "Elaborating entity \"mgc_in_wire\" for hierarchy \"dot_product:inst\|mgc_in_wire:input_a_rsc_mgc_in_wire\"" {  } { { "../dot_product/dot_product.v1/rtl.v" "input_a_rsc_mgc_in_wire" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457447852135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mgc_in_wire dot_product:inst\|mgc_in_wire:input_b_rsc_mgc_in_wire " "Elaborating entity \"mgc_in_wire\" for hierarchy \"dot_product:inst\|mgc_in_wire:input_b_rsc_mgc_in_wire\"" {  } { { "../dot_product/dot_product.v1/rtl.v" "input_b_rsc_mgc_in_wire" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457447852185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mgc_out_stdreg dot_product:inst\|mgc_out_stdreg:output_rsc_mgc_out_stdreg " "Elaborating entity \"mgc_out_stdreg\" for hierarchy \"dot_product:inst\|mgc_out_stdreg:output_rsc_mgc_out_stdreg\"" {  } { { "../dot_product/dot_product.v1/rtl.v" "output_rsc_mgc_out_stdreg" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457447852240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_product_core dot_product:inst\|dot_product_core:dot_product_core_inst " "Elaborating entity \"dot_product_core\" for hierarchy \"dot_product:inst\|dot_product_core:dot_product_core_inst\"" {  } { { "../dot_product/dot_product.v1/rtl.v" "dot_product_core_inst" { Text "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/dot_product/dot_product.v1/rtl.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457447852303 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[7\] " "Node \"A\[7\]\" is missing source" {  } { { "ise_proj.bdf" "A\[7\]" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 168 424 536 184 "A\[7..0\]" "" } { -8 448 522 8 "A\[7..4\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[6\] " "Node \"A\[6\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[5\] " "Node \"A\[5\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[4\] " "Node \"A\[4\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[3\] " "Node \"A\[3\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[2\] " "Node \"A\[2\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[1\] " "Node \"A\[1\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[0\] " "Node \"A\[0\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[7\] " "Node \"B\[7\]\" is missing source" {  } { { "ise_proj.bdf" "B\[7\]" { Schematic "H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/dot_product/quartus/ise_proj.bdf" { { 184 424 536 200 "B\[7..0\]" "" } { 16 448 532 32 "B\[7..4\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[6\] " "Node \"B\[6\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[5\] " "Node \"B\[5\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[4\] " "Node \"B\[4\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[3\] " "Node \"B\[3\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[2\] " "Node \"B\[2\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[1\] " "Node \"B\[1\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "B\[0\] " "Node \"B\[0\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457447852605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457447852990 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 08 14:37:32 2016 " "Processing ended: Tue Mar 08 14:37:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457447852990 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457447852990 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457447852990 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457447852990 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 15 s " "Quartus II Full Compilation was unsuccessful. 18 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457447854151 ""}
