import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (out: 8, @done done: 1) {
  cells {
    r0 = std_reg(8);
    r1 = std_reg(8);
    r2 = std_reg(8);
    add = std_add(8);
    add1 = std_add(8);
    ud = undef(1);
  }
  wires {
    group write_r0<"promote_static"=1> {
      r0.in = 8'd1;
      r0.write_en = 1'd1;
      write_r0[done] = r0.done;
    }
    group write_r1<"promote_static"=1> {
      r1.in = add.out;
      r1.write_en = 1'd1;
      write_r1[done] = r1.done;
    }
    group write_add1<"promote_static"=1> {
      add1.right = 8'd4;
      add1.left = 8'd1;
      write_add1[done] = ud.out;
    }
    out = r1.out;
    add.right = 8'd1;
    add.left = r0.out;
    r2.in = add1.out;
  }
  control {
    @promote_static(4) seq {
      @promote_static(2) seq {
        @promote_static write_r0;
        @promote_static write_r1;
      }
      @promote_static(2) seq {
        @promote_static write_r0;
        @promote_static write_add1;
      }
    }
  }
}
