// Seed: 2841842695
module module_0 ();
  wire id_1;
  assign module_2.id_21 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1,
    output tri0  id_2,
    output wand  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output wor   id_7
);
  assign id_3 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd22
) (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wire _id_12,
    input tri id_13,
    output wand id_14,
    output tri0 id_15[-1 : -1],
    input wand id_16,
    input tri1 id_17,
    output wor id_18,
    output supply1 id_19,
    input tri0 id_20,
    input wor id_21,
    input tri id_22,
    input supply1 id_23,
    input uwire id_24
);
  logic [{  id_12  } : -1] id_26;
  ;
  module_0 modCall_1 ();
endmodule
