PPA Report for prio_enc_pipe_stage
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 27
FF Count: 36
IO Count: 38
Cell Count: 174

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 695.41 MHz
Reg-to-Reg Critical Path Delay: 1.255 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
