

================================================================
== Vitis HLS Report for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'
================================================================
* Date:           Thu Oct  5 15:01:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.373 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_COPY_TAIL_AND_PAD_1  |       14|       14|         2|          1|          1|    14|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     315|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     479|    -|
|Register         |        -|     -|     461|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     461|     794|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_338_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_658                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_663                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_668                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_672                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_679                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_684                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_687                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_690                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_693                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_696                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_700                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_703                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_706                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_709                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_712                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_715                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_719                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_722                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_725                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_728                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_731                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_734                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_737                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_740                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_743                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_746                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_749                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_752                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_756                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_759                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_762                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_765                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_768                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_771                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_775                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_778                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_781                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_784                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_787                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_790                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_794                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_797                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_800                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_803                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_806                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_809                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_813                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_816                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_819                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_822                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_825                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_828                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_832                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_835                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_838                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_841                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_844                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_847                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_851                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_854                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_857                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_860                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_863                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_866                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_870                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_873                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_876                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_879                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_882                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_885                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_889                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_892                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_895                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_898                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_901                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_904                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_908                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_911                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_914                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_917                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_920                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_923                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_927                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_930                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op134_read_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op165_read_state2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_1_fu_344_p2           |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1027_fu_332_p2             |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1035_fu_350_p2             |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |b_M_V_16_fu_689_p2                |        or|   0|  0|  32|          32|           8|
    |b_M_V_17_fu_597_p2                |        or|   0|  0|  32|          32|          24|
    |b_M_V_18_fu_515_p2                |        or|   0|  0|  32|          32|          16|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 315|         202|         151|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_4   |   9|          2|    4|          8|
    |b_M_V_10_fu_172          |  31|          6|   32|        192|
    |b_M_V_11_fu_176          |  31|          6|   32|        192|
    |b_M_V_12_fu_180          |  31|          6|   32|        192|
    |b_M_V_13_fu_184          |  31|          6|   32|        192|
    |b_M_V_1_fu_136           |  31|          6|   32|        192|
    |b_M_V_2_fu_140           |  31|          6|   32|        192|
    |b_M_V_3_fu_144           |  31|          6|   32|        192|
    |b_M_V_4_fu_148           |  31|          6|   32|        192|
    |b_M_V_5_fu_152           |  31|          6|   32|        192|
    |b_M_V_6_fu_156           |  31|          6|   32|        192|
    |b_M_V_7_fu_160           |  31|          6|   32|        192|
    |b_M_V_8_fu_164           |  31|          6|   32|        192|
    |b_M_V_9_fu_168           |  31|          6|   32|        192|
    |b_M_V_fu_132             |  31|          6|   32|        192|
    |i_V_fu_128               |   9|          2|    4|          8|
    |sha1_msg85_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 479|         94|  459|       2710|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |b_M_V_10_fu_172          |  32|   0|   32|          0|
    |b_M_V_11_fu_176          |  32|   0|   32|          0|
    |b_M_V_12_fu_180          |  32|   0|   32|          0|
    |b_M_V_13_fu_184          |  32|   0|   32|          0|
    |b_M_V_1_fu_136           |  32|   0|   32|          0|
    |b_M_V_2_fu_140           |  32|   0|   32|          0|
    |b_M_V_3_fu_144           |  32|   0|   32|          0|
    |b_M_V_4_fu_148           |  32|   0|   32|          0|
    |b_M_V_5_fu_152           |  32|   0|   32|          0|
    |b_M_V_6_fu_156           |  32|   0|   32|          0|
    |b_M_V_7_fu_160           |  32|   0|   32|          0|
    |b_M_V_8_fu_164           |  32|   0|   32|          0|
    |b_M_V_9_fu_168           |  32|   0|   32|          0|
    |b_M_V_fu_132             |  32|   0|   32|          0|
    |i_V_4_reg_1082           |   4|   0|    4|          0|
    |i_V_fu_128               |   4|   0|    4|          0|
    |icmp_ln1027_1_reg_1089   |   1|   0|    1|          0|
    |icmp_ln1035_reg_1093     |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 461|   0|  461|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1|  return value|
|sha1_msg85_dout      |   in|   32|     ap_fifo|                                       sha1_msg85|       pointer|
|sha1_msg85_empty_n   |   in|    1|     ap_fifo|                                       sha1_msg85|       pointer|
|sha1_msg85_read      |  out|    1|     ap_fifo|                                       sha1_msg85|       pointer|
|shr_i1096_cast       |   in|    4|     ap_none|                                   shr_i1096_cast|        scalar|
|e_V                  |   in|    2|     ap_none|                                              e_V|        scalar|
|b_M_V_14_out         |  out|   32|      ap_vld|                                     b_M_V_14_out|       pointer|
|b_M_V_14_out_ap_vld  |  out|    1|      ap_vld|                                     b_M_V_14_out|       pointer|
|b_M_V_13_out         |  out|   32|      ap_vld|                                     b_M_V_13_out|       pointer|
|b_M_V_13_out_ap_vld  |  out|    1|      ap_vld|                                     b_M_V_13_out|       pointer|
|b_M_V_12_out         |  out|   32|      ap_vld|                                     b_M_V_12_out|       pointer|
|b_M_V_12_out_ap_vld  |  out|    1|      ap_vld|                                     b_M_V_12_out|       pointer|
|b_M_V_11_out         |  out|   32|      ap_vld|                                     b_M_V_11_out|       pointer|
|b_M_V_11_out_ap_vld  |  out|    1|      ap_vld|                                     b_M_V_11_out|       pointer|
|b_M_V_10_out         |  out|   32|      ap_vld|                                     b_M_V_10_out|       pointer|
|b_M_V_10_out_ap_vld  |  out|    1|      ap_vld|                                     b_M_V_10_out|       pointer|
|b_M_V_9_out          |  out|   32|      ap_vld|                                      b_M_V_9_out|       pointer|
|b_M_V_9_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_9_out|       pointer|
|b_M_V_8_out          |  out|   32|      ap_vld|                                      b_M_V_8_out|       pointer|
|b_M_V_8_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_8_out|       pointer|
|b_M_V_7_out          |  out|   32|      ap_vld|                                      b_M_V_7_out|       pointer|
|b_M_V_7_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_7_out|       pointer|
|b_M_V_6_out          |  out|   32|      ap_vld|                                      b_M_V_6_out|       pointer|
|b_M_V_6_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_6_out|       pointer|
|b_M_V_5_out          |  out|   32|      ap_vld|                                      b_M_V_5_out|       pointer|
|b_M_V_5_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_5_out|       pointer|
|b_M_V_4_out          |  out|   32|      ap_vld|                                      b_M_V_4_out|       pointer|
|b_M_V_4_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_4_out|       pointer|
|b_M_V_3_out          |  out|   32|      ap_vld|                                      b_M_V_3_out|       pointer|
|b_M_V_3_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_3_out|       pointer|
|b_M_V_2_out          |  out|   32|      ap_vld|                                      b_M_V_2_out|       pointer|
|b_M_V_2_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_2_out|       pointer|
|b_M_V_1_out          |  out|   32|      ap_vld|                                      b_M_V_1_out|       pointer|
|b_M_V_1_out_ap_vld   |  out|    1|      ap_vld|                                      b_M_V_1_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+

