<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='430' type='bool llvm::MCInstrDesc::mayLoad() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='423'>//===--------------------------------------------------------------------===//
  // Side Effect Analysis
  //===--------------------------------------------------------------------===//

  /// Return true if this instruction could possibly read memory.
  /// Instructions with this flag set are not necessarily simple load
  /// instructions, they may load a value and modify it, for example.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='319' u='c' c='_ZN4llvm18ScheduleDAGSDNodes12ClusterNodesEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='3548' u='c' c='_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='401' u='c' c='_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='473' u='c' c='_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='568' u='c' c='_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3269' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser23validateMIMGAtomicDMaskERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='136' u='c' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='136' u='c' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6668' u='c' c='_ZNK4llvm11SIInstrInfo16isHighLatencyDefEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='338' u='c' c='_ZN12_GLOBAL__N_112getInstClassEjRKN4llvm11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3736' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4439' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='874' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders15getRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2044' u='c' c='_ZNK4llvm16HexagonInstrInfo9isComplexERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3032' u='c' c='_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4424' u='c' c='_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='129' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='195' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='358' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='363' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='369' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='418' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='420' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='445' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='641' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='675' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='474' u='c' c='_ZN4llvm16HexagonMCChecker14checkNewValuesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='564' u='c' c='_ZN4llvm16HexagonMCChecker20checkRegisterCurDefsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='130' u='c' c='_ZN4llvm18HexagonCVIResourceC1ERKNS_11MCInstrInfoERKNS_15MCSubtargetInfoEjPKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='371' u='c' c='_ZN4llvm15HexagonShuffler22restrictStoreLoadOrderERKNS0_20HexagonPacketSummaryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='517' u='c' c='_ZN4llvm15HexagonShuffler16GetPacketSummaryEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2155' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2162' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2165' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2173' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='33' u='c' c='_ZN4llvm34PPCDispatchGroupSBHazardRecognizer16isLoadAfterStoreEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='284' u='c' c='_ZN4llvm22PPCHazardRecognizer97012GetInstrTypeEjRbS1_S1_S1_S1_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrBuilder.h' l='31' u='c' c='_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEi'/>
<use f='llvm/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp' l='3993' u='c' c='_ZN12_GLOBAL__N_112X86AsmParser31applyLVILoadHardeningMitigationERN4llvm6MCInstERNS1_10MCStreamerE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrBuilder.h' l='204' u='c' c='_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii'/>
<use f='llvm/llvm/tools/llvm-cfi-verify/lib/FileAnalysis.cpp' l='330' u='c' c='_ZNK4llvm10cfi_verify12FileAnalysis24indirectCFOperandClobberERKNS0_11GraphResultE'/>
<use f='llvm/llvm/tools/llvm-cfi-verify/lib/FileAnalysis.cpp' l='346' u='c' c='_ZNK4llvm10cfi_verify12FileAnalysis24indirectCFOperandClobberERKNS0_11GraphResultE'/>
<use f='llvm/llvm/tools/llvm-mca/Views/InstructionInfoView.cpp' l='117' u='c' c='_ZNK4llvm3mca19InstructionInfoView11collectDataENS_15MutableArrayRefINS1_23InstructionInfoViewDataEEE'/>
