$date
	Wed Feb 05 13:50:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sram_tb $end
$var wire 8 ! RDATA [7:0] $end
$var reg 4 " ADDR [3:0] $end
$var reg 1 # CLK $end
$var reg 8 $ WDATA [7:0] $end
$var reg 1 % WREN $end
$scope module DUT $end
$var wire 4 & ADDR [3:0] $end
$var wire 1 # CLK $end
$var wire 8 ' WDATA [7:0] $end
$var wire 1 % WREN $end
$var reg 8 ( RDATA [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b1111 '
b0 &
0%
b1111 $
0#
b0 "
bx !
$end
#5
1#
#10
0#
b10101010 $
b10101010 '
b1 "
b1 &
1%
#15
1#
#20
0#
b0 $
b0 '
0%
#25
b10101010 !
b10101010 (
1#
#30
0#
