<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ContikiNG: arch/cpu/cc2538/dev/sys-ctrl.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ContikiNG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8370225093a3ebd63351855f2042022a.html">cc2538</a></li><li class="navelem"><a class="el" href="dir_b6eabe1429f9f82e5c38b15794c37c8e.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sys-ctrl.h File Reference<div class="ingroups"><a class="el" href="a02560.html">ContikiNG platforms</a> &raquo; <a class="el" href="a02561.html">TI cc2538-powered platforms</a> &raquo; <a class="el" href="a02555.html">The TI cc2538 System-on-Chip</a> &raquo; <a class="el" href="a02603.html">cc2538 System Control (SysCtrl)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file for the cc2538 System Control driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="a00530_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">SysCtrl Constants, used by the SYS_DIV and IO_DIV bits of the</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>SYS_CTRL_CLOCK_CTRL register </p>
</div></td></tr>
<tr class="memitem:gaab61021f4d79bd26723ce5473bc6ea96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_32MHZ</b>&#160;&#160;&#160;32000000</td></tr>
<tr class="separator:gaab61021f4d79bd26723ce5473bc6ea96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62f0e021280c7815719cee11f0d0dc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_16MHZ</b>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:gaa62f0e021280c7815719cee11f0d0dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b672fb34e28c1a05395d9ad907925f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_8MHZ</b>&#160;&#160;&#160;8000000</td></tr>
<tr class="separator:ga1b672fb34e28c1a05395d9ad907925f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace05518cce69e0c4a7dacb98dea56626"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_4MHZ</b>&#160;&#160;&#160;4000000</td></tr>
<tr class="separator:gace05518cce69e0c4a7dacb98dea56626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aeb554c9ec6ac9615fe915b7e944cf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_2MHZ</b>&#160;&#160;&#160;2000000</td></tr>
<tr class="separator:ga0aeb554c9ec6ac9615fe915b7e944cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907604c0e631f871749af3807873c4e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_1MHZ</b>&#160;&#160;&#160;1000000</td></tr>
<tr class="separator:ga907604c0e631f871749af3807873c4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad24928c2953daba71db3af1e447ba0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_500KHZ</b>&#160;&#160;&#160;500000</td></tr>
<tr class="separator:gaad24928c2953daba71db3af1e447ba0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf3636669f1af4d979e32073d975f32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_250KHZ</b>&#160;&#160;&#160;250000</td></tr>
<tr class="separator:ga0bf3636669f1af4d979e32073d975f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Definitions of Sys Ctrl registers</div></td></tr>
<tr class="memitem:gaec7e803249f9701e6ea5bc825ab1cb20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaec7e803249f9701e6ea5bc825ab1cb20">SYS_CTRL_CLOCK_CTRL</a>&#160;&#160;&#160;0x400D2000</td></tr>
<tr class="memdesc:gaec7e803249f9701e6ea5bc825ab1cb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register. <br /></td></tr>
<tr class="separator:gaec7e803249f9701e6ea5bc825ab1cb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc09c8601139a2dbad037e04ae72d660"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gabc09c8601139a2dbad037e04ae72d660">SYS_CTRL_CLOCK_STA</a>&#160;&#160;&#160;0x400D2004</td></tr>
<tr class="memdesc:gabc09c8601139a2dbad037e04ae72d660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register. <br /></td></tr>
<tr class="separator:gabc09c8601139a2dbad037e04ae72d660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e039d4145b7c4228977efee4c58ed8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga91e039d4145b7c4228977efee4c58ed8">SYS_CTRL_RCGCGPT</a>&#160;&#160;&#160;0x400D2008</td></tr>
<tr class="memdesc:ga91e039d4145b7c4228977efee4c58ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT[3:0] clocks - active mode. <br /></td></tr>
<tr class="separator:ga91e039d4145b7c4228977efee4c58ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87fb7d7b907086acb91af0151bb50e65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga87fb7d7b907086acb91af0151bb50e65">SYS_CTRL_SCGCGPT</a>&#160;&#160;&#160;0x400D200C</td></tr>
<tr class="memdesc:ga87fb7d7b907086acb91af0151bb50e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT[3:0] clocks - sleep mode. <br /></td></tr>
<tr class="separator:ga87fb7d7b907086acb91af0151bb50e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414509ceee0f35d8874c89c3d28d8cc4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga414509ceee0f35d8874c89c3d28d8cc4">SYS_CTRL_DCGCGPT</a>&#160;&#160;&#160;0x400D2010</td></tr>
<tr class="memdesc:ga414509ceee0f35d8874c89c3d28d8cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT[3:0] clocks - PM0. <br /></td></tr>
<tr class="separator:ga414509ceee0f35d8874c89c3d28d8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3621e13d9d733dea912082fc417edb9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gae3621e13d9d733dea912082fc417edb9">SYS_CTRL_SRGPT</a>&#160;&#160;&#160;0x400D2014</td></tr>
<tr class="memdesc:gae3621e13d9d733dea912082fc417edb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT[3:0] reset control. <br /></td></tr>
<tr class="separator:gae3621e13d9d733dea912082fc417edb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a08bc42bcc2fb49e2f7331e7aae309"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga12a08bc42bcc2fb49e2f7331e7aae309">SYS_CTRL_RCGCSSI</a>&#160;&#160;&#160;0x400D2018</td></tr>
<tr class="memdesc:ga12a08bc42bcc2fb49e2f7331e7aae309"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI[1:0] clocks - active mode. <br /></td></tr>
<tr class="separator:ga12a08bc42bcc2fb49e2f7331e7aae309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89ebc6f8b6a2ae75c854c1c51de9f4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gae89ebc6f8b6a2ae75c854c1c51de9f4a">SYS_CTRL_SCGCSSI</a>&#160;&#160;&#160;0x400D201C</td></tr>
<tr class="memdesc:gae89ebc6f8b6a2ae75c854c1c51de9f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI[1:0] clocks - sleep mode. <br /></td></tr>
<tr class="separator:gae89ebc6f8b6a2ae75c854c1c51de9f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd74ed880b2cabf57655e2004175aba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga3bd74ed880b2cabf57655e2004175aba">SYS_CTRL_DCGCSSI</a>&#160;&#160;&#160;0x400D2020</td></tr>
<tr class="memdesc:ga3bd74ed880b2cabf57655e2004175aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI[1:0] clocks - PM0 mode. <br /></td></tr>
<tr class="separator:ga3bd74ed880b2cabf57655e2004175aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad579fd0fc85798f56a3807105e836bde"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gad579fd0fc85798f56a3807105e836bde">SYS_CTRL_SRSSI</a>&#160;&#160;&#160;0x400D2024</td></tr>
<tr class="memdesc:gad579fd0fc85798f56a3807105e836bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI[1:0] reset control. <br /></td></tr>
<tr class="separator:gad579fd0fc85798f56a3807105e836bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49888d552d8d92bc37bf67791a90c8c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga49888d552d8d92bc37bf67791a90c8c2">SYS_CTRL_RCGCUART</a>&#160;&#160;&#160;0x400D2028</td></tr>
<tr class="memdesc:ga49888d552d8d92bc37bf67791a90c8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART[1:0] clocks - active mode. <br /></td></tr>
<tr class="separator:ga49888d552d8d92bc37bf67791a90c8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c51f3ab2a9f43014005864335da13f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga6c51f3ab2a9f43014005864335da13f6">SYS_CTRL_SCGCUART</a>&#160;&#160;&#160;0x400D202C</td></tr>
<tr class="memdesc:ga6c51f3ab2a9f43014005864335da13f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART[1:0] clocks - sleep mode. <br /></td></tr>
<tr class="separator:ga6c51f3ab2a9f43014005864335da13f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b083019259a0e54808ee709d7abd8e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga9b083019259a0e54808ee709d7abd8e7">SYS_CTRL_DCGCUART</a>&#160;&#160;&#160;0x400D2030</td></tr>
<tr class="memdesc:ga9b083019259a0e54808ee709d7abd8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART[1:0] clocks - PM0. <br /></td></tr>
<tr class="separator:ga9b083019259a0e54808ee709d7abd8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590409462f239db0ea82e5af01f1844e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga590409462f239db0ea82e5af01f1844e">SYS_CTRL_SRUART</a>&#160;&#160;&#160;0x400D2034</td></tr>
<tr class="memdesc:ga590409462f239db0ea82e5af01f1844e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART[1:0] reset control. <br /></td></tr>
<tr class="separator:ga590409462f239db0ea82e5af01f1844e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7899c85ff26a7e293e35edfd34f6171f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga7899c85ff26a7e293e35edfd34f6171f">SYS_CTRL_RCGCI2C</a>&#160;&#160;&#160;0x400D2038</td></tr>
<tr class="memdesc:ga7899c85ff26a7e293e35edfd34f6171f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clocks - active mode. <br /></td></tr>
<tr class="separator:ga7899c85ff26a7e293e35edfd34f6171f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414f8818ab3b41c03e842d3952413f71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga414f8818ab3b41c03e842d3952413f71">SYS_CTRL_SCGCI2C</a>&#160;&#160;&#160;0x400D203C</td></tr>
<tr class="memdesc:ga414f8818ab3b41c03e842d3952413f71"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clocks - sleep mode. <br /></td></tr>
<tr class="separator:ga414f8818ab3b41c03e842d3952413f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c266aa9b46f013714dca39928dbbfb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga0c266aa9b46f013714dca39928dbbfb6">SYS_CTRL_DCGCI2C</a>&#160;&#160;&#160;0x400D2040</td></tr>
<tr class="memdesc:ga0c266aa9b46f013714dca39928dbbfb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clocks - PM0. <br /></td></tr>
<tr class="separator:ga0c266aa9b46f013714dca39928dbbfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b9a3d6a4e8188ad70e8c09a1c1222f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga19b9a3d6a4e8188ad70e8c09a1c1222f">SYS_CTRL_SRI2C</a>&#160;&#160;&#160;0x400D2044</td></tr>
<tr class="memdesc:ga19b9a3d6a4e8188ad70e8c09a1c1222f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clocks - reset control. <br /></td></tr>
<tr class="separator:ga19b9a3d6a4e8188ad70e8c09a1c1222f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4003b529ddb450e56bcfeba428653e05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga4003b529ddb450e56bcfeba428653e05">SYS_CTRL_RCGCSEC</a>&#160;&#160;&#160;0x400D2048</td></tr>
<tr class="memdesc:ga4003b529ddb450e56bcfeba428653e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sec Mod clocks - active mode. <br /></td></tr>
<tr class="separator:ga4003b529ddb450e56bcfeba428653e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7935d792e397ad4558a8197957f0058a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga7935d792e397ad4558a8197957f0058a">SYS_CTRL_SCGCSEC</a>&#160;&#160;&#160;0x400D204C</td></tr>
<tr class="memdesc:ga7935d792e397ad4558a8197957f0058a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sec Mod clocks - sleep mode. <br /></td></tr>
<tr class="separator:ga7935d792e397ad4558a8197957f0058a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87920ba6ce2b5f46d39a3ff2b3ad51b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaa87920ba6ce2b5f46d39a3ff2b3ad51b">SYS_CTRL_DCGCSEC</a>&#160;&#160;&#160;0x400D2050</td></tr>
<tr class="memdesc:gaa87920ba6ce2b5f46d39a3ff2b3ad51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sec Mod clocks - PM0. <br /></td></tr>
<tr class="separator:gaa87920ba6ce2b5f46d39a3ff2b3ad51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c042fd8cbdde872858499ddb8e4710b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga1c042fd8cbdde872858499ddb8e4710b">SYS_CTRL_SRSEC</a>&#160;&#160;&#160;0x400D2054</td></tr>
<tr class="memdesc:ga1c042fd8cbdde872858499ddb8e4710b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sec Mod reset control. <br /></td></tr>
<tr class="separator:ga1c042fd8cbdde872858499ddb8e4710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dc8e37206d5bcd4f14030401136453"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gad5dc8e37206d5bcd4f14030401136453">SYS_CTRL_PMCTL</a>&#160;&#160;&#160;0x400D2058</td></tr>
<tr class="memdesc:gad5dc8e37206d5bcd4f14030401136453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Mode Control. <br /></td></tr>
<tr class="separator:gad5dc8e37206d5bcd4f14030401136453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48b6870784dfd6f35306a8d2860fb8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gad48b6870784dfd6f35306a8d2860fb8c">SYS_CTRL_SRCRC</a>&#160;&#160;&#160;0x400D205C</td></tr>
<tr class="memdesc:gad48b6870784dfd6f35306a8d2860fb8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC on state retention. <br /></td></tr>
<tr class="separator:gad48b6870784dfd6f35306a8d2860fb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b004cdff4297e0f137caa26824e9c79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga7b004cdff4297e0f137caa26824e9c79">SYS_CTRL_PWRDBG</a>&#160;&#160;&#160;0x400D2074</td></tr>
<tr class="memdesc:ga7b004cdff4297e0f137caa26824e9c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power debug register. <br /></td></tr>
<tr class="separator:ga7b004cdff4297e0f137caa26824e9c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08159b026ae1af7d3b45ee0dcc216956"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga08159b026ae1af7d3b45ee0dcc216956">SYS_CTRL_CLD</a>&#160;&#160;&#160;0x400D2080</td></tr>
<tr class="memdesc:ga08159b026ae1af7d3b45ee0dcc216956"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock loss detection feature <br /></td></tr>
<tr class="separator:ga08159b026ae1af7d3b45ee0dcc216956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619e888d1ab591b40cece0405f19a7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga619e888d1ab591b40cece0405f19a7d0">SYS_CTRL_IWE</a>&#160;&#160;&#160;0x400D2094</td></tr>
<tr class="memdesc:ga619e888d1ab591b40cece0405f19a7d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt wake-up.  <a href="a02603.html#ga619e888d1ab591b40cece0405f19a7d0">More...</a><br /></td></tr>
<tr class="separator:ga619e888d1ab591b40cece0405f19a7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d81285c35df70165104e2a66aed95f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga98d81285c35df70165104e2a66aed95f">SYS_CTRL_I_MAP</a>&#160;&#160;&#160;0x400D2098</td></tr>
<tr class="memdesc:ga98d81285c35df70165104e2a66aed95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt map select. <br /></td></tr>
<tr class="separator:ga98d81285c35df70165104e2a66aed95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b515b51d8a3ad25410d0939b38b012"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga51b515b51d8a3ad25410d0939b38b012">SYS_CTRL_RCGCRFC</a>&#160;&#160;&#160;0x400D20A8</td></tr>
<tr class="memdesc:ga51b515b51d8a3ad25410d0939b38b012"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Core clocks - active mode. <br /></td></tr>
<tr class="separator:ga51b515b51d8a3ad25410d0939b38b012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca05562ddfeb77539b2a6c9532dcbdd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaca05562ddfeb77539b2a6c9532dcbdd6">SYS_CTRL_SCGCRFC</a>&#160;&#160;&#160;0x400D20AC</td></tr>
<tr class="memdesc:gaca05562ddfeb77539b2a6c9532dcbdd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Core clocks - Sleep mode. <br /></td></tr>
<tr class="separator:gaca05562ddfeb77539b2a6c9532dcbdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02dcb9c944d752d47fcd6fe81b6c489b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga02dcb9c944d752d47fcd6fe81b6c489b">SYS_CTRL_DCGCRFC</a>&#160;&#160;&#160;0x400D20B0</td></tr>
<tr class="memdesc:ga02dcb9c944d752d47fcd6fe81b6c489b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Core clocks - PM0. <br /></td></tr>
<tr class="separator:ga02dcb9c944d752d47fcd6fe81b6c489b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adf4bbf8d1cf5137ab35c893b6eddf9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga1adf4bbf8d1cf5137ab35c893b6eddf9">SYS_CTRL_EMUOVR</a>&#160;&#160;&#160;0x400D20B4</td></tr>
<tr class="memdesc:ga1adf4bbf8d1cf5137ab35c893b6eddf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulator override. <br /></td></tr>
<tr class="separator:ga1adf4bbf8d1cf5137ab35c893b6eddf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_CLOCK_CTRL register bit masks</div></td></tr>
<tr class="memitem:gabc2d6b39956bfec8e69196256fcea092"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_OSC32K_CALDIS</b>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:gabc2d6b39956bfec8e69196256fcea092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a45551e26401ecafe663d43a50e9fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_OSC32K</b>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gaf8a45551e26401ecafe663d43a50e9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fe1306ff5a47ac7fafc5aeffd6fb2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_AMP_DET</b>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ga65fe1306ff5a47ac7fafc5aeffd6fb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2180e14828ab3a2eecff12b52d212d3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_OSC_PD</b>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ga2180e14828ab3a2eecff12b52d212d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9326bde5fe9e037bad2fb5a3fff8f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_OSC</b>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gaee9326bde5fe9e037bad2fb5a3fff8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1711bdf84662ff7d0902fc4dfca394d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV</b>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:gad1711bdf84662ff7d0902fc4dfca394d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7c1228643d0231f456d7045d2761ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV</b>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:ga0f7c1228643d0231f456d7045d2761ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_CLOCK_STA register bit masks</div></td></tr>
<tr class="memitem:ga61a7d0f21fc5a78dcfd3146f84582ae2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_SYNC_32K</b>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga61a7d0f21fc5a78dcfd3146f84582ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729a62b11c637a9c9c0773df2ee42872"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_OSC32K_CALDIS</b>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ga729a62b11c637a9c9c0773df2ee42872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08162f64b280968de83d2a4aee0e3642"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_OSC32K</b>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ga08162f64b280968de83d2a4aee0e3642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515e9121d53bbdb257a16090b0db177b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_RST</b>&#160;&#160;&#160;0x00C00000</td></tr>
<tr class="separator:ga515e9121d53bbdb257a16090b0db177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c388a55238e7e39b5d2f3fd2ebf98f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_RST_S</b>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gac5c388a55238e7e39b5d2f3fd2ebf98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036486d7a9ed07fafcd6c2ffda3d4085"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_RST_POR</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga036486d7a9ed07fafcd6c2ffda3d4085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95982725e30c9211191e99c0fae38d04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_RST_EXT</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga95982725e30c9211191e99c0fae38d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c4e7321f676f30f85b43d82e8c4446"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_RST_WDT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga80c4e7321f676f30f85b43d82e8c4446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930cff15a83b123bb54258461e108ba6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_RST_CLD_SW</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga930cff15a83b123bb54258461e108ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb5da6772ddd38ab6862702ca3d0476"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_SOURCE_CHANGE</b>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga9fb5da6772ddd38ab6862702ca3d0476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a7f8eb8f06007bf040361336dafe17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_XOSC_STB</b>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ga66a7f8eb8f06007bf040361336dafe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecc2ba5a0c2c421f758138c22eb2f7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_HSOSC_STB</b>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:gacecc2ba5a0c2c421f758138c22eb2f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6664e7c34634f4f6fdd7dd67e86f9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_OSC_PD</b>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ga9a6664e7c34634f4f6fdd7dd67e86f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669919b87cd42ece58c8abdb99be1115"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_OSC</b>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga669919b87cd42ece58c8abdb99be1115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65013907210d3b0124da3f83d31655b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_IO_DIV</b>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:ga65013907210d3b0124da3f83d31655b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb578fd3e222152ec09619baf78d6cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_RTCLK_FREQ</b>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="separator:ga2fb578fd3e222152ec09619baf78d6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d80ec956e03651a0d37d58c5221e42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_STA_SYS_DIV</b>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:gae4d80ec956e03651a0d37d58c5221e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_RCGCGPT register bit masks</div></td></tr>
<tr class="memitem:gaf775d9119d7a2f15bd0288ef3078b8c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaf775d9119d7a2f15bd0288ef3078b8c6">SYS_CTRL_RCGCGPT_GPT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaf775d9119d7a2f15bd0288ef3078b8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT3 clock enable, CPU running. <br /></td></tr>
<tr class="separator:gaf775d9119d7a2f15bd0288ef3078b8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360805af6dd3e0b895e84b978600254d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga360805af6dd3e0b895e84b978600254d">SYS_CTRL_RCGCGPT_GPT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga360805af6dd3e0b895e84b978600254d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT2 clock enable, CPU running. <br /></td></tr>
<tr class="separator:ga360805af6dd3e0b895e84b978600254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de0b17fc51796be60b6623ba7ec6114"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga2de0b17fc51796be60b6623ba7ec6114">SYS_CTRL_RCGCGPT_GPT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga2de0b17fc51796be60b6623ba7ec6114"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT1 clock enable, CPU running. <br /></td></tr>
<tr class="separator:ga2de0b17fc51796be60b6623ba7ec6114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512092503bc3d5a1289af1d977527dbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga512092503bc3d5a1289af1d977527dbd">SYS_CTRL_RCGCGPT_GPT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga512092503bc3d5a1289af1d977527dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT0 clock enable, CPU running. <br /></td></tr>
<tr class="separator:ga512092503bc3d5a1289af1d977527dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_SCGCGPT register bit masks</div></td></tr>
<tr class="memitem:ga7e0ed14de93bc2c6a292a61ddfdeb7a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga7e0ed14de93bc2c6a292a61ddfdeb7a1">SYS_CTRL_SCGCGPT_GPT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga7e0ed14de93bc2c6a292a61ddfdeb7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT3 clock enable, CPU IDLE. <br /></td></tr>
<tr class="separator:ga7e0ed14de93bc2c6a292a61ddfdeb7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef1451e8d76cef378c6c6e3a50cb205"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga9ef1451e8d76cef378c6c6e3a50cb205">SYS_CTRL_SCGCGPT_GPT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga9ef1451e8d76cef378c6c6e3a50cb205"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT2 clock enable, CPU IDLE. <br /></td></tr>
<tr class="separator:ga9ef1451e8d76cef378c6c6e3a50cb205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21e0130b497540861da89b9fd3f0392"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gae21e0130b497540861da89b9fd3f0392">SYS_CTRL_SCGCGPT_GPT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gae21e0130b497540861da89b9fd3f0392"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT1 clock enable, CPU IDLE. <br /></td></tr>
<tr class="separator:gae21e0130b497540861da89b9fd3f0392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976e0aee86ffbeb23b38a032b02b15fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga976e0aee86ffbeb23b38a032b02b15fc">SYS_CTRL_SCGCGPT_GPT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga976e0aee86ffbeb23b38a032b02b15fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT0 clock enable, CPU IDLE. <br /></td></tr>
<tr class="separator:ga976e0aee86ffbeb23b38a032b02b15fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_DCGCGPT register bit masks</div></td></tr>
<tr class="memitem:gaefc7f54f4b1f21b7cf4002969ec94db0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaefc7f54f4b1f21b7cf4002969ec94db0">SYS_CTRL_DCGCGPT_GPT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaefc7f54f4b1f21b7cf4002969ec94db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT3 clock enable, PM0. <br /></td></tr>
<tr class="separator:gaefc7f54f4b1f21b7cf4002969ec94db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aee4b3c4aa2e99daf20506ebe02be6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga7aee4b3c4aa2e99daf20506ebe02be6a">SYS_CTRL_DCGCGPT_GPT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga7aee4b3c4aa2e99daf20506ebe02be6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT2 clock enable, PM0. <br /></td></tr>
<tr class="separator:ga7aee4b3c4aa2e99daf20506ebe02be6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141622b3fcbf3818eaa16f4fd9602450"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga141622b3fcbf3818eaa16f4fd9602450">SYS_CTRL_DCGCGPT_GPT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga141622b3fcbf3818eaa16f4fd9602450"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT1 clock enable, PM0. <br /></td></tr>
<tr class="separator:ga141622b3fcbf3818eaa16f4fd9602450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a96b1bd8ef2008a36447d1eea948e05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga6a96b1bd8ef2008a36447d1eea948e05">SYS_CTRL_DCGCGPT_GPT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga6a96b1bd8ef2008a36447d1eea948e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT0 clock enable, PM0. <br /></td></tr>
<tr class="separator:ga6a96b1bd8ef2008a36447d1eea948e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_SRGPT register bits</div></td></tr>
<tr class="memitem:ga5f8b328e93ab01cebf246b8662c465f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga5f8b328e93ab01cebf246b8662c465f9">SYS_CTRL_SRGPT_GPT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga5f8b328e93ab01cebf246b8662c465f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT3 is reset. <br /></td></tr>
<tr class="separator:ga5f8b328e93ab01cebf246b8662c465f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d6b6ac7036d7be26f7cb1969adab3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga47d6b6ac7036d7be26f7cb1969adab3e">SYS_CTRL_SRGPT_GPT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga47d6b6ac7036d7be26f7cb1969adab3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT2 is reset. <br /></td></tr>
<tr class="separator:ga47d6b6ac7036d7be26f7cb1969adab3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88bfa61813248a66bf4f4658d558efc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaf88bfa61813248a66bf4f4658d558efc">SYS_CTRL_SRGPT_GPT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaf88bfa61813248a66bf4f4658d558efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT1 is reset. <br /></td></tr>
<tr class="separator:gaf88bfa61813248a66bf4f4658d558efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71091b80e4748f6d51a471e47d5b09e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga71091b80e4748f6d51a471e47d5b09e5">SYS_CTRL_SRGPT_GPT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga71091b80e4748f6d51a471e47d5b09e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPT0 is reset. <br /></td></tr>
<tr class="separator:ga71091b80e4748f6d51a471e47d5b09e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_RCGCSEC register bit masks</div></td></tr>
<tr class="memitem:ga232d6b0f8a2389567b0d4c66d2f2c217"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga232d6b0f8a2389567b0d4c66d2f2c217">SYS_CTRL_RCGCSEC_AES</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga232d6b0f8a2389567b0d4c66d2f2c217"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES clock enable, CPU running. <br /></td></tr>
<tr class="separator:ga232d6b0f8a2389567b0d4c66d2f2c217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8940568ce4f00e180b7821bff9f816d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga8940568ce4f00e180b7821bff9f816d5">SYS_CTRL_RCGCSEC_PKA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga8940568ce4f00e180b7821bff9f816d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA clock enable, CPU running. <br /></td></tr>
<tr class="separator:ga8940568ce4f00e180b7821bff9f816d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_SCGCSEC register bit masks</div></td></tr>
<tr class="memitem:ga055c301f4c51966004d102a5685ef5de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga055c301f4c51966004d102a5685ef5de">SYS_CTRL_SCGCSEC_AES</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga055c301f4c51966004d102a5685ef5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES clock enable, CPU IDLE. <br /></td></tr>
<tr class="separator:ga055c301f4c51966004d102a5685ef5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65165c73e761546f9d385e86ae94d9d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga65165c73e761546f9d385e86ae94d9d9">SYS_CTRL_SCGCSEC_PKA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga65165c73e761546f9d385e86ae94d9d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA clock enable, CPU IDLE. <br /></td></tr>
<tr class="separator:ga65165c73e761546f9d385e86ae94d9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_DCGCSEC register bit masks</div></td></tr>
<tr class="memitem:ga200d60be04949ebfbf31ccc7d810ae15"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga200d60be04949ebfbf31ccc7d810ae15">SYS_CTRL_DCGCSEC_AES</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga200d60be04949ebfbf31ccc7d810ae15"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES clock enable, PM0. <br /></td></tr>
<tr class="separator:ga200d60be04949ebfbf31ccc7d810ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece2aee042e24c90b682198ba8918c94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaece2aee042e24c90b682198ba8918c94">SYS_CTRL_DCGCSEC_PKA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaece2aee042e24c90b682198ba8918c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA clock enable, PM0. <br /></td></tr>
<tr class="separator:gaece2aee042e24c90b682198ba8918c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_SRSEC register bits</div></td></tr>
<tr class="memitem:gaafe6d5c32e73a282a4c4bb8c085c9505"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaafe6d5c32e73a282a4c4bb8c085c9505">SYS_CTRL_SRSEC_AES</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaafe6d5c32e73a282a4c4bb8c085c9505"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES is reset. <br /></td></tr>
<tr class="separator:gaafe6d5c32e73a282a4c4bb8c085c9505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e28aed259ff1cbc3730f873659427f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga2e28aed259ff1cbc3730f873659427f9">SYS_CTRL_SRSEC_PKA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga2e28aed259ff1cbc3730f873659427f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA is reset. <br /></td></tr>
<tr class="separator:ga2e28aed259ff1cbc3730f873659427f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_PWRDBG register bits</div></td></tr>
<tr class="memitem:ga9ba638eebd2d3d14ed20cc1e61379d5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_PWRDBG_FORCE_WARM_RESET</b>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga9ba638eebd2d3d14ed20cc1e61379d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Possible values for the SYS_CTRL_CLOCK_CTRL_SYS_DIV bits</div></td></tr>
<tr class="memitem:ga69f41a165f189d987533b6a82230437a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_32MHZ</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga69f41a165f189d987533b6a82230437a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156b50c2cbef1228258bc5fb02021033"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_16MHZ</b>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga156b50c2cbef1228258bc5fb02021033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc082b83e6f0c99a751f6d88bcdf0b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_8MHZ</b>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaefc082b83e6f0c99a751f6d88bcdf0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0d70a586e40d72244d37820794463e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_4MHZ</b>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga5e0d70a586e40d72244d37820794463e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ba67413f3adf2fdb49d2ccb05aada0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_2MHZ</b>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga10ba67413f3adf2fdb49d2ccb05aada0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b332e80e3ba10d80cb7149af7ae4f87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_1MHZ</b>&#160;&#160;&#160;0x00000005</td></tr>
<tr class="separator:ga1b332e80e3ba10d80cb7149af7ae4f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632d8b0cb397e86998bc590f0e08f50f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_500KHZ</b>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="separator:ga632d8b0cb397e86998bc590f0e08f50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6fd5f7bceb23ffb4045d8bd2c5ef7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_SYS_DIV_250KHZ</b>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:gab9b6fd5f7bceb23ffb4045d8bd2c5ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Possible values for the SYS_CTRL_CLOCK_CTRL_IO_DIV bits</div></td></tr>
<tr class="memitem:ga04ba15662a6da451f7b50d1414b5bba6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_32MHZ</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga04ba15662a6da451f7b50d1414b5bba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f2dd47c8067f3fd54002dd2193a91a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_16MHZ</b>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gaa9f2dd47c8067f3fd54002dd2193a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fa1720ffd57e48dbd14c91c9297ae3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_8MHZ</b>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga23fa1720ffd57e48dbd14c91c9297ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149ce2f0d84d148eef9720b6ceb71625"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_4MHZ</b>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:ga149ce2f0d84d148eef9720b6ceb71625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a1d7f1c5068613b66f237c2a1735a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_2MHZ</b>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga50a1d7f1c5068613b66f237c2a1735a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13698131e03e0abcc311ebca47327061"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_1MHZ</b>&#160;&#160;&#160;0x00000500</td></tr>
<tr class="separator:ga13698131e03e0abcc311ebca47327061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896f0d9031b1727f6be8d3963e8d9a47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_500KHZ</b>&#160;&#160;&#160;0x00000600</td></tr>
<tr class="separator:ga896f0d9031b1727f6be8d3963e8d9a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8409e396cdcb0607dc2e79050a693e3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CLOCK_CTRL_IO_DIV_250KHZ</b>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:ga8409e396cdcb0607dc2e79050a693e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_RCGCUART Register Bit-Masks</div></td></tr>
<tr class="memitem:gaf4e2d4686ca3806bccc2a143b29beec9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaf4e2d4686ca3806bccc2a143b29beec9">SYS_CTRL_RCGCUART_UART1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaf4e2d4686ca3806bccc2a143b29beec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock, CPU running. <br /></td></tr>
<tr class="separator:gaf4e2d4686ca3806bccc2a143b29beec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf305be46e96c20b28cb5dcb47eba60ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gaf305be46e96c20b28cb5dcb47eba60ea">SYS_CTRL_RCGCUART_UART0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaf305be46e96c20b28cb5dcb47eba60ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Clock, CPU running. <br /></td></tr>
<tr class="separator:gaf305be46e96c20b28cb5dcb47eba60ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb99c232443213505e8cbb2e57f0674"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga0bb99c232443213505e8cbb2e57f0674">SYS_CTRL_DCGCUART_UART1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga0bb99c232443213505e8cbb2e57f0674"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock, PM0. <br /></td></tr>
<tr class="separator:ga0bb99c232443213505e8cbb2e57f0674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e62048da3d4779e4812046fb33e48f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga52e62048da3d4779e4812046fb33e48f">SYS_CTRL_DCGCUART_UART0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga52e62048da3d4779e4812046fb33e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Clock, PM0. <br /></td></tr>
<tr class="separator:ga52e62048da3d4779e4812046fb33e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_SCGCUART Register Bit-Masks</div></td></tr>
<tr class="memitem:ga1f67f3b519268340d82d21f0d1a52a24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga1f67f3b519268340d82d21f0d1a52a24">SYS_CTRL_SCGCUART_UART1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga1f67f3b519268340d82d21f0d1a52a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock, CPU IDLE. <br /></td></tr>
<tr class="separator:ga1f67f3b519268340d82d21f0d1a52a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f63b5406160356f2811edace8f3f35e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga1f63b5406160356f2811edace8f3f35e">SYS_CTRL_SCGCUART_UART0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga1f63b5406160356f2811edace8f3f35e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Clock, CPU IDLE. <br /></td></tr>
<tr class="separator:ga1f63b5406160356f2811edace8f3f35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_SRUART register bits</div></td></tr>
<tr class="memitem:ga83a4ed633c9c83c549bd65b4cd899195"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga83a4ed633c9c83c549bd65b4cd899195">SYS_CTRL_SRUART_UART1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga83a4ed633c9c83c549bd65b4cd899195"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 module is reset. <br /></td></tr>
<tr class="separator:ga83a4ed633c9c83c549bd65b4cd899195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b987fe84debcf151e6e84ef482f8c7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga7b987fe84debcf151e6e84ef482f8c7a">SYS_CTRL_SRUART_UART0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga7b987fe84debcf151e6e84ef482f8c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 module is reset. <br /></td></tr>
<tr class="separator:ga7b987fe84debcf151e6e84ef482f8c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYS_CTRL_PMCTL register values</div></td></tr>
<tr class="memitem:ga6fb0552d99248d9c5ae412b3d3a7d4ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga6fb0552d99248d9c5ae412b3d3a7d4ab">SYS_CTRL_PMCTL_PM3</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga6fb0552d99248d9c5ae412b3d3a7d4ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM3. <br /></td></tr>
<tr class="separator:ga6fb0552d99248d9c5ae412b3d3a7d4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf4136dd3e6ecc02c352462c448e1da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga6bf4136dd3e6ecc02c352462c448e1da">SYS_CTRL_PMCTL_PM2</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga6bf4136dd3e6ecc02c352462c448e1da"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM2. <br /></td></tr>
<tr class="separator:ga6bf4136dd3e6ecc02c352462c448e1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c45f238153d4432edfa607a1c351e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga76c45f238153d4432edfa607a1c351e0">SYS_CTRL_PMCTL_PM1</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga76c45f238153d4432edfa607a1c351e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM1. <br /></td></tr>
<tr class="separator:ga76c45f238153d4432edfa607a1c351e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0a09c46de8b3aac4b6af33e4befbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga89f0a09c46de8b3aac4b6af33e4befbd">SYS_CTRL_PMCTL_PM0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga89f0a09c46de8b3aac4b6af33e4befbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM0. <br /></td></tr>
<tr class="separator:ga89f0a09c46de8b3aac4b6af33e4befbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SysCtrl 32-kHz oscillator selection</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Prefer the crystal oscillator for time accuracy, and the RC oscillator for cost and power consumption </p>
</div></td></tr>
<tr class="memitem:ga7a99b5cfd9e21712c7187a0530620d84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_OSC32K_USE_XTAL</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7a99b5cfd9e21712c7187a0530620d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">System clock divisor selection</div></td></tr>
<tr class="memitem:gad880d24dd62077214430891660e3ac45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_SYS_DIV</b>&#160;&#160;&#160;SYS_CTRL_CLOCK_CTRL_SYS_DIV_16MHZ</td></tr>
<tr class="separator:gad880d24dd62077214430891660e3ac45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7be14a95888691583591570e3be4c3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_IO_DIV</b>&#160;&#160;&#160;SYS_CTRL_CLOCK_CTRL_IO_DIV_16MHZ</td></tr>
<tr class="separator:gaf7be14a95888691583591570e3be4c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab382f3abedf63e1e2fabcd35aa5e2036"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_SYS_CLOCK</b>&#160;&#160;&#160;(SYS_CTRL_32MHZ &gt;&gt; SYS_CTRL_SYS_DIV)</td></tr>
<tr class="separator:gab382f3abedf63e1e2fabcd35aa5e2036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b16e3a3af193a7c6b5ce10a8091231"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_IO_CLOCK</b>&#160;&#160;&#160;(SYS_CTRL_32MHZ &gt;&gt; (SYS_CTRL_IO_DIV &gt;&gt; 8))</td></tr>
<tr class="separator:ga13b16e3a3af193a7c6b5ce10a8091231"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">SysCtrl functions</div></td></tr>
<tr class="memitem:ga312443ebb6c4db9d0732ac41d461f0fa"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga312443ebb6c4db9d0732ac41d461f0fa">sys_ctrl_get_reset_cause</a> (void)</td></tr>
<tr class="memdesc:ga312443ebb6c4db9d0732ac41d461f0fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the cause of the last reset.  <a href="a02603.html#ga312443ebb6c4db9d0732ac41d461f0fa">More...</a><br /></td></tr>
<tr class="separator:ga312443ebb6c4db9d0732ac41d461f0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bfbf443a861f553187019a48b5b192"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga53bfbf443a861f553187019a48b5b192">sys_ctrl_get_reset_cause_str</a> (void)</td></tr>
<tr class="memdesc:ga53bfbf443a861f553187019a48b5b192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a string describing the cause of the last reset.  <a href="a02603.html#ga53bfbf443a861f553187019a48b5b192">More...</a><br /></td></tr>
<tr class="separator:ga53bfbf443a861f553187019a48b5b192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44761d750db169f2d1448dd6d7db47d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gac44761d750db169f2d1448dd6d7db47d">sys_ctrl_init</a> ()</td></tr>
<tr class="memdesc:gac44761d750db169f2d1448dd6d7db47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialises the System Control Driver.  <a href="a02603.html#gac44761d750db169f2d1448dd6d7db47d">More...</a><br /></td></tr>
<tr class="separator:gac44761d750db169f2d1448dd6d7db47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f20389ef8df2e46172b4d1dc25458a"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gab2f20389ef8df2e46172b4d1dc25458a">sys_ctrl_reset</a> ()</td></tr>
<tr class="memdesc:gab2f20389ef8df2e46172b4d1dc25458a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a warm reset through the SYS_CTRL_PWRDBG register. <br /></td></tr>
<tr class="separator:gab2f20389ef8df2e46172b4d1dc25458a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791977c48f1cab2f429b3486a0b650a9"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#ga791977c48f1cab2f429b3486a0b650a9">sys_ctrl_get_sys_clock</a> ()</td></tr>
<tr class="memdesc:ga791977c48f1cab2f429b3486a0b650a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the actual system clock in Hz. <br /></td></tr>
<tr class="separator:ga791977c48f1cab2f429b3486a0b650a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14d7e24b9093c1f838d800b703a597d"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02603.html#gac14d7e24b9093c1f838d800b703a597d">sys_ctrl_get_io_clock</a> ()</td></tr>
<tr class="memdesc:gac14d7e24b9093c1f838d800b703a597d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the actual io clock in Hz. <br /></td></tr>
<tr class="separator:gac14d7e24b9093c1f838d800b703a597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file for the cc2538 System Control driver. </p>

<p class="definition">Definition in file <a class="el" href="a00530_source.html">sys-ctrl.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Sep 29 2017 15:33:11 for ContikiNG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
