[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimReed/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/BM_lamda.v:20:1: No timescale set for "BM_lamda".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/DP_RAM.v:18:1: No timescale set for "DP_RAM".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_matrix_ascending_binary.v:20:1: No timescale set for "GF_matrix_ascending_binary".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_matrix_dec.v:21:1: No timescale set for "GF_matrix_dec".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_mult_add_syndromes.v:28:1: No timescale set for "GF_mult_add_syndromes".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/Omega_Phy.v:21:1: No timescale set for "Omega_Phy".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/RS_dec.v:21:1: No timescale set for "RS_dec".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/error_correction.v:20:1: No timescale set for "error_correction".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/input_syndromes.v:24:1: No timescale set for "input_syndromes".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/lamda_roots.v:21:1: No timescale set for "lamda_roots".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/out_stage.v:21:1: No timescale set for "out_stage".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/transport_in2out.v:22:1: No timescale set for "transport_in2out".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/sim/RS_dec_tb.v:3:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/BM_lamda.v:20:1: Compile module "work@BM_lamda".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/DP_RAM.v:18:1: Compile module "work@DP_RAM".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_matrix_ascending_binary.v:20:1: Compile module "work@GF_matrix_ascending_binary".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_matrix_dec.v:21:1: Compile module "work@GF_matrix_dec".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/GF_mult_add_syndromes.v:28:1: Compile module "work@GF_mult_add_syndromes".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/Omega_Phy.v:21:1: Compile module "work@Omega_Phy".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/RS_dec.v:21:1: Compile module "work@RS_dec".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/error_correction.v:20:1: Compile module "work@error_correction".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/input_syndromes.v:24:1: Compile module "work@input_syndromes".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/lamda_roots.v:21:1: Compile module "work@lamda_roots".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/out_stage.v:21:1: Compile module "work@out_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/sim/RS_dec_tb.v:3:1: Compile module "work@testbench".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/transport_in2out.v:22:1: Compile module "work@transport_in2out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/BM_lamda.v:41:15: Implicit port type (wire) for "add_dec1",
there are 8 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/Omega_Phy.v:45:15: Implicit port type (wire) for "add_dec1",
there are 16 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/RS_dec.v:29:16: Implicit port type (wire) for "Out_byte",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/error_correction.v:45:15: Implicit port type (wire) for "add_dec1",
there are 5 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/rtl/input_syndromes.v:39:14: Implicit port type (wire) for "Read_byte".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/reed_solomon_decoder/sim/RS_dec_tb.v:3:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 26.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                21
array_net                                             31
assign_stmt                                           11
assignment                                          1829
begin                                                345
bit_select                                          1034
case_item                                            125
case_stmt                                             18
constant                                            6230
cont_assign                                           78
delay_control                                          3
design                                                 1
event_control                                         37
for_stmt                                              11
forever_stmt                                           2
if_else                                               90
if_stmt                                               74
initial                                                9
int_typespec                                          52
integer_typespec                                      18
integer_var                                           12
logic_net                                           1372
logic_typespec                                      1160
module_inst                                           75
operation                                            998
param_assign                                         140
parameter                                            140
part_select                                           63
port                                                 876
range                                               1499
ref_module                                            24
ref_obj                                             3467
ref_typespec                                        2139
ref_var                                               11
sys_func_call                                         14
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimReed/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 13
[   NOTE] : 10
