Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 15:40:51 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_Derivator_0_0'

1. Summary
----------

SUCCESS in the upgrade of Test_Derivator_0_0 (xilinx.com:user:Derivator:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 15:28:05 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_Derivator_0_0'

1. Summary
----------

SUCCESS in the upgrade of Test_Derivator_0_0 (xilinx.com:user:Derivator:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 14:54:09 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_PID_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Test_PID_0_0 (xilinx.com:user:PID:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Test_PID_0_0'.


-Upgrade has added interface 'Reset' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 's00_axi_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 's00_axi_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Test_PID_0_0'. These changes may impact your design.


-Upgrade has added port 'Command'

-Upgrade has added port 'Ended'

-Upgrade has added port 'Error'

-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 18:53:02 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_Derivator_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Test_Derivator_0_0 (xilinx.com:user:Derivator:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Test_Derivator_0_0'.


-Upgrade has added interface 's00_axi_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 's00_axi_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Test_Derivator_0_0'. These changes may impact your design.


-Upgrade has added port 'Increments'

-Upgrade has added port 'Speed'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:08:51 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_Motor_0_1'

1. Summary
----------

SUCCESS in the upgrade of Test_Motor_0_1 (xilinx.com:user:Motor:1.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 17:08:51 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_Encoder_0_0'

1. Summary
----------

SUCCESS in the upgrade of Test_Encoder_0_0 (xilinx.com:user:Encoder:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 16:52:58 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_Encoder_0_0'

1. Summary
----------

SUCCESS in the upgrade of Test_Encoder_0_0 (xilinx.com:user:Encoder:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 11:51:15 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Test_Motor_0_1'

1. Summary
----------

SUCCESS in the upgrade of Test_Motor_0_1 (xilinx.com:user:Motor:1.0) from (Rev. 2) to (Rev. 3)

