--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: xor_net_timesim.vhd
-- /___/   /\     Timestamp: Sat May 07 18:10:27 2016
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -filter "C:/Users/Urs Mobile/Dropbox/Code/FPNNV1/iseconfig/filter.filter" -intstyle ise -s 2 -pcf xor_net.pcf -rpw 100 -tpw 0 -ar Structure -tm xor_net -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim xor_net.ncd xor_net_timesim.vhd 
-- Device	: 7a100tcsg324-2 (PRODUCTION 1.10 2013-10-13)
-- Input file	: xor_net.ncd
-- Output file	: C:\Users\Urs Mobile\Dropbox\Code\FPNNV1\netgen\par\xor_net_timesim.vhd
-- # of Entities	: 1
-- Design Name	: xor_net
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity xor_net is
  port (
    clk : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    u_fwd_pred1 : in STD_LOGIC := 'X'; 
    u_fwd_pred2 : in STD_LOGIC := 'X'; 
    io_val : in STD_LOGIC := 'X'; 
    uart_in1 : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    uart_in2 : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    uart_cval : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    u_art_out : out STD_LOGIC_VECTOR ( 19 downto 0 ) 
  );
end xor_net;

architecture Structure of xor_net is
  signal IL1_U9_clr_inv : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal IL1_delay_foward_19572 : STD_LOGIC; 
  signal Node1_WL_U1_ready_19573 : STD_LOGIC; 
  signal CU_f_19574 : STD_LOGIC; 
  signal IL1_U12_p0_r_19575 : STD_LOGIC; 
  signal Node1_NL_U9_d_0_0 : STD_LOGIC; 
  signal N148_0 : STD_LOGIC; 
  signal Node1_NL_U9_res_d_19578 : STD_LOGIC; 
  signal IL1_F_SEL_CLR : STD_LOGIC; 
  signal Node3_WL_U9_res_d_0 : STD_LOGIC; 
  signal Node2_NL_U9_res_d_19584 : STD_LOGIC; 
  signal IL1_U10_clr_inv : STD_LOGIC; 
  signal CU_b_19587 : STD_LOGIC; 
  signal Node3_NL_U10_res_d_0 : STD_LOGIC; 
  signal Node3_EL_U10_res_d_19590 : STD_LOGIC; 
  signal IL1_acc_b_reset : STD_LOGIC; 
  signal Node1_ACT_U10_clr_inv : STD_LOGIC; 
  signal Node3_WL_U10_pre_res_forward_AND_20_o_0 : STD_LOGIC; 
  signal Node3_ACT_U10_res_d_19596 : STD_LOGIC; 
  signal reset_IBUF_19597 : STD_LOGIC; 
  signal Node1_NL_U10_pre_res_forward_AND_20_o_0 : STD_LOGIC; 
  signal Node1_ACT_U10_res_d_19601 : STD_LOGIC; 
  signal Node2_NL_U10_d_0_0 : STD_LOGIC; 
  signal Node2_NL_U10_pre_res_forward_AND_20_o_0 : STD_LOGIC; 
  signal Node2_ACT_U10_res_d_19605 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd3_19606 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd3_In1_19607 : STD_LOGIC; 
  signal Node3_ACT_acc_t_en : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd1_19609 : STD_LOGIC; 
  signal Node3_ACT_U7_fin_19610 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd4_19611 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_19612 : STD_LOGIC; 
  signal Node3_ACT_mult_enable : STD_LOGIC; 
  signal Node3_ACT_sel_fwd_en_accf : STD_LOGIC; 
  signal Node3_ACT_U2_n0042_inv_0 : STD_LOGIC; 
  signal Node3_ACT_U1_ready_19616 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node2_ACT_acc_f_reset0_0 : STD_LOGIC; 
  signal Node2_ACT_acc_f_reset1 : STD_LOGIC; 
  signal Node2_ACT_omx_out_9_0 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd1_In : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd1_19624 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd4_19625 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd3_19626 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd2_19627 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node3_ACT_acc_f_reset0_0 : STD_LOGIC; 
  signal Node3_ACT_acc_f_reset1 : STD_LOGIC; 
  signal Node3_ACT_omx_out_9_0 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd1_In : STD_LOGIC; 
  signal IL1_U9_d_0_0 : STD_LOGIC; 
  signal u_fwd_pred1_IBUF_19636 : STD_LOGIC; 
  signal IL1_U9_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node3_ACT_U7_n0025_inv : STD_LOGIC; 
  signal N76_0 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd2_In : STD_LOGIC; 
  signal Node2_ACT_U7_fin_19643 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd2_In1_0 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_In : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_In1_0 : STD_LOGIC; 
  signal Node4_U7_n0025_inv : STD_LOGIC; 
  signal N78_0 : STD_LOGIC; 
  signal Node4_U7_fin_19651 : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152 : STD_LOGIC; 
  signal Node4_state_FSM_FFd3_19653 : STD_LOGIC; 
  signal Node4_state_FSM_FFd2_19654 : STD_LOGIC; 
  signal Node4_state_FSM_FFd4_19655 : STD_LOGIC; 
  signal Node4_state_FSM_FFd1_19656 : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0 : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd3_19659 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd2_19660 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd4_19661 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd1_19662 : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110 : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152 : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0 : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152 : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node4_acc_f_reset0 : STD_LOGIC; 
  signal Node4_acc_f_reset1 : STD_LOGIC; 
  signal Node4_omx_out_9_0 : STD_LOGIC; 
  signal Node4_state_FSM_FFd1_In : STD_LOGIC; 
  signal Node4_state_FSM_FFd3_In : STD_LOGIC; 
  signal Node4_state_FSM_FFd3_In1_19676 : STD_LOGIC; 
  signal Node4_acc_t_en : STD_LOGIC; 
  signal Node1_NL_U1_ready_19678 : STD_LOGIC; 
  signal Node1_NL_mult_enable : STD_LOGIC; 
  signal Node1_WL_mult_enable : STD_LOGIC; 
  signal Node1_NL_U10_res_d_19681 : STD_LOGIC; 
  signal Node1_WL_U9_res_d_19682 : STD_LOGIC; 
  signal IL1_update_reg_0 : STD_LOGIC; 
  signal Node1_WL_U10_res_d_19684 : STD_LOGIC; 
  signal f_val : STD_LOGIC; 
  signal CU_state_FSM_FFd3_19686 : STD_LOGIC; 
  signal io_val_IBUF_19687 : STD_LOGIC; 
  signal CU_bcast_19688 : STD_LOGIC; 
  signal ERROR_err_valid_19689 : STD_LOGIC; 
  signal CU_io_0 : STD_LOGIC; 
  signal N4_0 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node1_ACT_acc_f_reset0_0 : STD_LOGIC; 
  signal Node1_ACT_acc_f_reset1 : STD_LOGIC; 
  signal Node1_ACT_omx_out_9_0 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd1_In : STD_LOGIC; 
  signal Node2_ACT_U7_n0025_inv : STD_LOGIC; 
  signal N74_0 : STD_LOGIC; 
  signal Node3_ACT_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node3_ACT_U9_d_2_Q : STD_LOGIC; 
  signal Node3_ACT_U9_d_0_Q : STD_LOGIC; 
  signal N120_0 : STD_LOGIC; 
  signal Node4_U9_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node4_state_FSM_FFd2_In : STD_LOGIC; 
  signal Node4_state_FSM_FFd2_In1_0 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N111_0 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N105_0 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd2_In : STD_LOGIC; 
  signal Node1_ACT_U7_fin_19727 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd2_In1_0 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N144_0 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N142_0 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd3_In1_19743 : STD_LOGIC; 
  signal Node2_ACT_acc_t_en : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal N114_0 : STD_LOGIC; 
  signal Node4_mult_enable : STD_LOGIC; 
  signal Node4_sel_fwd_en_accf : STD_LOGIC; 
  signal Node4_U2_n0042_inv_0 : STD_LOGIC; 
  signal Node4_U1_ready_19751 : STD_LOGIC; 
  signal Node3_NL_U1_ready_19752 : STD_LOGIC; 
  signal Node3_NL_mult_enable : STD_LOGIC; 
  signal Node3_EL_mult_enable : STD_LOGIC; 
  signal Node3_NL_U9_res_d_0 : STD_LOGIC; 
  signal Node3_EL_U9_res_d_19756 : STD_LOGIC; 
  signal Node3_EL_U1_ready_19757 : STD_LOGIC; 
  signal CU_state_FSM_FFd1_19758 : STD_LOGIC; 
  signal CU_state_FSM_FFd2_19761 : STD_LOGIC; 
  signal CU_state_2_X_6_o_Mux_19_o : STD_LOGIC; 
  signal IL1_U11_p0_r_0 : STD_LOGIC; 
  signal IL1_U11_p0_r_glue_set_0 : STD_LOGIC; 
  signal Node1_ACT_U7_n0025_inv : STD_LOGIC; 
  signal N72_0 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node4_omx_out_0_0 : STD_LOGIC; 
  signal Node4_mult_reset : STD_LOGIC; 
  signal Node2_NL_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node3_WL_sel_fwd_en_accf : STD_LOGIC; 
  signal Node2_NL_sel_fwd_en_accf : STD_LOGIC; 
  signal Node3_WL_U9_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node3_WL_U1_ready_19781 : STD_LOGIC; 
  signal Node3_WL_mult_enable : STD_LOGIC; 
  signal IL2_mult_enable : STD_LOGIC; 
  signal Node3_WL_U10_res_d_19784 : STD_LOGIC; 
  signal IL2_U9_res_d_0 : STD_LOGIC; 
  signal IL2_U10_res_d_19786 : STD_LOGIC; 
  signal IL2_U1_ready_19787 : STD_LOGIC; 
  signal IL1_U2_n0042_inv : STD_LOGIC; 
  signal CU_u_0 : STD_LOGIC; 
  signal CU_n0191_inv : STD_LOGIC; 
  signal Node3_NL_sel_fwd_en_accf : STD_LOGIC; 
  signal Node3_EL_sel_fwd_en_accf : STD_LOGIC; 
  signal Node3_NL_U9_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node3_NL_U9_d_0_0 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal N130_0 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N128_0 : STD_LOGIC; 
  signal Node3_ACT_add_reset : STD_LOGIC; 
  signal Node3_ACT_U8_n0033_inv_0 : STD_LOGIC; 
  signal IL1_mult_enable : STD_LOGIC; 
  signal IL1_U9_res_d_19811 : STD_LOGIC; 
  signal IL1_U10_res_d_19812 : STD_LOGIC; 
  signal IL1_mult_reset_0 : STD_LOGIC; 
  signal IL1_U1_ready_19814 : STD_LOGIC; 
  signal Node2_ACT_add_reset : STD_LOGIC; 
  signal Node2_ACT_U8_n0033_inv_0 : STD_LOGIC; 
  signal Node1_ACT_add_reset : STD_LOGIC; 
  signal Node1_ACT_U8_n0033_inv_0 : STD_LOGIC; 
  signal Node3_ACT_mult_reset : STD_LOGIC; 
  signal Node2_ACT_mult_reset : STD_LOGIC; 
  signal Node1_ACT_mult_reset : STD_LOGIC; 
  signal Node1_ACT_acc_t_en_0 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal Node3_ACT_U11_p2_r_19828 : STD_LOGIC; 
  signal Node4_U9_res_d_19829 : STD_LOGIC; 
  signal IL1_U12_p1_r_19830 : STD_LOGIC; 
  signal Node2_NL_U1_ready_19831 : STD_LOGIC; 
  signal Node2_NL_mult_enable : STD_LOGIC; 
  signal Node2_WL_mult_enable : STD_LOGIC; 
  signal Node2_NL_U10_res_d_0 : STD_LOGIC; 
  signal Node2_WL_U9_res_d_0 : STD_LOGIC; 
  signal Node2_WL_U10_res_d_19836 : STD_LOGIC; 
  signal Node2_WL_U1_ready_19837 : STD_LOGIC; 
  signal Node4_acc_b_en : STD_LOGIC; 
  signal Node4_U10_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal CU_n0256_inv1_0 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B1 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11_0 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N108_0 : STD_LOGIC; 
  signal Node4_add_reset : STD_LOGIC; 
  signal Node4_U8_n0033_inv_0 : STD_LOGIC; 
  signal IL2_U11_p0_r_19851 : STD_LOGIC; 
  signal Node1_NL_U4_Maccum_weight_reg_cy_3_Q_19858 : STD_LOGIC; 
  signal Node1_NL_U4_Maccum_weight_reg_cy_7_Q_19867 : STD_LOGIC; 
  signal Node1_NL_U4_Maccum_weight_reg_cy_11_Q_19876 : STD_LOGIC; 
  signal Node1_NL_U4_Maccum_weight_reg_cy_15_Q_19885 : STD_LOGIC; 
  signal Node3_WL_U2_n0042_inv_0 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_19902 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_19911 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_19920 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_19929 : STD_LOGIC; 
  signal Node3_NL_acc_b_en : STD_LOGIC; 
  signal Node3_NL_U5_Maccum_cnt_cy_3_Q_19945 : STD_LOGIC; 
  signal Node3_NL_U5_Maccum_cnt_cy_7_Q_19954 : STD_LOGIC; 
  signal Node3_NL_U5_Maccum_cnt_cy_11_Q_19963 : STD_LOGIC; 
  signal Node3_NL_U5_Maccum_cnt_cy_15_Q_19972 : STD_LOGIC; 
  signal Node3_EL_U4_Maccum_weight_reg_cy_3_Q_19989 : STD_LOGIC; 
  signal Node3_EL_U4_Maccum_weight_reg_cy_7_Q_19998 : STD_LOGIC; 
  signal Node3_EL_U4_Maccum_weight_reg_cy_11_Q_20007 : STD_LOGIC; 
  signal Node3_EL_U4_Maccum_weight_reg_cy_15_Q_20015 : STD_LOGIC; 
  signal N140_0 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B12 : STD_LOGIC; 
  signal Node4_omx_out_1_0 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node4_omx_out_2_0 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20032 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node4_omx_out_3_0 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node4_omx_out_4_0 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node4_omx_out_5_0 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node4_omx_out_6_0 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20053 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node4_omx_out_7_0 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node4_omx_out_8_0 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal Node4_omx_out_10_0 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20070 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node4_omx_out_11_0 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node4_omx_out_12_0 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node4_omx_out_13_0 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node4_omx_out_14_0 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20091 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node4_omx_out_15_0 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node4_omx_out_16_0 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node4_omx_out_17_0 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node4_omx_out_18_0 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal Node4_omx_out_19_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node1_ACT_acc_b_en : STD_LOGIC; 
  signal Node1_ACT_U5_Maccum_cnt_cy_3_Q_20169 : STD_LOGIC; 
  signal Node1_ACT_U5_Maccum_cnt_cy_7_Q_20174 : STD_LOGIC; 
  signal Node1_ACT_U5_Maccum_cnt_cy_11_Q_20179 : STD_LOGIC; 
  signal Node1_ACT_U5_Maccum_cnt_cy_15_Q_20184 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node4_U6_x_addr_1 : STD_LOGIC; 
  signal Node4_U6_x_addr_2 : STD_LOGIC; 
  signal Node4_U6_x_addr_0 : STD_LOGIC; 
  signal Node4_U6_x_addr_3 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_0_0 : STD_LOGIC; 
  signal Node4_in1_1_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_1_0 : STD_LOGIC; 
  signal Node4_in1_14_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_2_0 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_20246 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_3_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_4_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_5_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_6_0 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_20251 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_7_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_8_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_9_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_10_0 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_20256 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_11_0 : STD_LOGIC; 
  signal Node4_in1_10_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_12_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_13_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_14_0 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_20262 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_15_0 : STD_LOGIC; 
  signal Node4_in1_16_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_16_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_17_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_18_0 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_19_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node3_NL_U4_Maccum_weight_reg_cy_3_Q_20321 : STD_LOGIC; 
  signal Node3_NL_U4_Maccum_weight_reg_cy_7_Q_20330 : STD_LOGIC; 
  signal Node3_NL_U4_Maccum_weight_reg_cy_11_Q_20339 : STD_LOGIC; 
  signal Node3_NL_U4_Maccum_weight_reg_cy_15_Q_20348 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_1 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_2 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_0 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_3 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_0_0 : STD_LOGIC; 
  signal Node2_ACT_in1_1_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_1_0 : STD_LOGIC; 
  signal Node2_ACT_in1_14_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_2_0 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_20369 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_3_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_4_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_5_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_6_0 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_20378 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_7_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_8_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_9_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_10_0 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_20387 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_11_0 : STD_LOGIC; 
  signal Node2_ACT_in1_10_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_12_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_13_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_14_0 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_20397 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_15_0 : STD_LOGIC; 
  signal Node2_ACT_in1_16_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_16_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_17_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_18_0 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_19_0 : STD_LOGIC; 
  signal Node4_U4_Maccum_weight_reg_cy_3_Q_20409 : STD_LOGIC; 
  signal Node4_U4_Maccum_weight_reg_cy_7_Q_20410 : STD_LOGIC; 
  signal Node4_U4_Maccum_weight_reg_cy_11_Q_20411 : STD_LOGIC; 
  signal Node4_U4_Maccum_weight_reg_cy_15_Q_20412 : STD_LOGIC; 
  signal Node2_WL_acc_b_en : STD_LOGIC; 
  signal Node2_WL_U5_Maccum_cnt_cy_3_Q_20423 : STD_LOGIC; 
  signal Node2_WL_U5_Maccum_cnt_cy_7_Q_20436 : STD_LOGIC; 
  signal Node2_WL_U5_Maccum_cnt_cy_11_Q_20449 : STD_LOGIC; 
  signal Node2_WL_U5_Maccum_cnt_cy_15_Q_20462 : STD_LOGIC; 
  signal Node2_WL_U2_n0042_inv : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20482 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20491 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20500 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20509 : STD_LOGIC; 
  signal Node1_WL_U2_n0042_inv : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20524 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20533 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20542 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20551 : STD_LOGIC; 
  signal Node3_ACT_omx_out_0_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_1_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_2_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20572 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_3_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_4_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_5_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_6_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20593 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_7_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_8_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_10_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20610 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_11_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_12_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_13_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_14_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20631 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal Node3_ACT_omx_out_15_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal Node3_ACT_omx_out_16_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal Node3_ACT_omx_out_17_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node3_ACT_omx_out_18_0 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal Node3_ACT_omx_out_19_0 : STD_LOGIC; 
  signal Node2_NL_U4_Maccum_weight_reg_cy_3_Q_20661 : STD_LOGIC; 
  signal Node2_NL_U4_Maccum_weight_reg_cy_7_Q_20670 : STD_LOGIC; 
  signal Node2_NL_U4_Maccum_weight_reg_cy_11_Q_20679 : STD_LOGIC; 
  signal Node2_NL_U4_Maccum_weight_reg_cy_15_Q_20688 : STD_LOGIC; 
  signal n2_in2_br : STD_LOGIC; 
  signal IL2_acc_b_en : STD_LOGIC; 
  signal IL2_U5_Maccum_cnt_cy_3_Q_20704 : STD_LOGIC; 
  signal IL2_U5_Maccum_cnt_cy_7_Q_20709 : STD_LOGIC; 
  signal IL2_U5_Maccum_cnt_cy_11_Q_20714 : STD_LOGIC; 
  signal IL2_U5_Maccum_cnt_cy_15_Q_20719 : STD_LOGIC; 
  signal Node2_ACT_omx_out_0_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_1_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_2_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q : STD_LOGIC; 
  signal Node2_ACT_U2_n0042_inv_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20740 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_3_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_4_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_5_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_6_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20761 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_7_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_8_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_10_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20778 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_11_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_12_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_13_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_14_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20799 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_15_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_16_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_17_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal N118_0 : STD_LOGIC; 
  signal Node2_ACT_omx_out_18_0 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node2_ACT_omx_out_19_0 : STD_LOGIC; 
  signal Node4_U3_Msub_Output_cy_3_Q_20821 : STD_LOGIC; 
  signal Node4_U3_Msub_Output_cy_7_Q_20822 : STD_LOGIC; 
  signal Node4_U3_Msub_Output_cy_11_Q_20823 : STD_LOGIC; 
  signal Node4_U3_Msub_Output_cy_15_Q_20824 : STD_LOGIC; 
  signal Node2_ACT_U4_Maccum_weight_reg_cy_3_Q_20825 : STD_LOGIC; 
  signal Node2_ACT_U4_Maccum_weight_reg_cy_7_Q_20826 : STD_LOGIC; 
  signal Node2_ACT_U4_Maccum_weight_reg_cy_11_Q_20827 : STD_LOGIC; 
  signal Node2_ACT_U4_Maccum_weight_reg_cy_15_Q_20828 : STD_LOGIC; 
  signal Node1_ACT_U4_Maccum_weight_reg_cy_3_Q_20835 : STD_LOGIC; 
  signal Node1_ACT_U4_Maccum_weight_reg_cy_7_Q_20844 : STD_LOGIC; 
  signal Node1_ACT_U4_Maccum_weight_reg_cy_11_Q_20852 : STD_LOGIC; 
  signal Node1_ACT_U4_Maccum_weight_reg_cy_15_Q_20861 : STD_LOGIC; 
  signal Node3_ACT_U4_Maccum_weight_reg_cy_3_Q_20871 : STD_LOGIC; 
  signal Node3_ACT_U4_Maccum_weight_reg_cy_7_Q_20872 : STD_LOGIC; 
  signal Node3_ACT_U4_Maccum_weight_reg_cy_11_Q_20873 : STD_LOGIC; 
  signal Node3_ACT_U4_Maccum_weight_reg_cy_15_Q_20874 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_cy_3_Q_20922 : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_cy_7_Q_20923 : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_cy_11_Q_20924 : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_cy_15_Q_20925 : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_cy_3_Q_20926 : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_cy_7_Q_20927 : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_cy_11_Q_20928 : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_cy_15_Q_20929 : STD_LOGIC; 
  signal Node1_ACT_omx_out_0_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_1_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_2_0 : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_cy_3_Q_20933 : STD_LOGIC; 
  signal Node1_ACT_omx_out_3_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_4_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_5_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_6_0 : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_cy_7_Q_20938 : STD_LOGIC; 
  signal Node1_ACT_omx_out_7_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_8_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_10_0 : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_cy_11_Q_20942 : STD_LOGIC; 
  signal Node1_ACT_omx_out_11_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_12_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_13_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_14_0 : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_cy_15_Q_20947 : STD_LOGIC; 
  signal Node1_ACT_omx_out_15_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_16_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_17_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_18_0 : STD_LOGIC; 
  signal Node1_ACT_omx_out_19_0 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20959 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20968 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20977 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20986 : STD_LOGIC; 
  signal Node4_U5_Maccum_cnt_cy_3_Q_21003 : STD_LOGIC; 
  signal Node4_U5_Maccum_cnt_cy_7_Q_21012 : STD_LOGIC; 
  signal Node4_U5_Maccum_cnt_cy_11_Q_21021 : STD_LOGIC; 
  signal Node4_U5_Maccum_cnt_cy_15_Q_21030 : STD_LOGIC; 
  signal IL2_U2_n0042_inv : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21048 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21057 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21066 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21075 : STD_LOGIC; 
  signal Node2_ACT_acc_b_en : STD_LOGIC; 
  signal Node2_ACT_U5_Maccum_cnt_cy_3_Q_21091 : STD_LOGIC; 
  signal Node2_ACT_U5_Maccum_cnt_cy_7_Q_21096 : STD_LOGIC; 
  signal Node2_ACT_U5_Maccum_cnt_cy_11_Q_21101 : STD_LOGIC; 
  signal Node2_ACT_U5_Maccum_cnt_cy_15_Q_21106 : STD_LOGIC; 
  signal Node1_WL_acc_b_en : STD_LOGIC; 
  signal Node1_WL_U5_Maccum_cnt_cy_3_Q_21118 : STD_LOGIC; 
  signal Node1_WL_U5_Maccum_cnt_cy_7_Q_21123 : STD_LOGIC; 
  signal Node1_WL_U5_Maccum_cnt_cy_11_Q_21128 : STD_LOGIC; 
  signal Node1_WL_U5_Maccum_cnt_cy_15_Q_21133 : STD_LOGIC; 
  signal Node1_NL_acc_b_en : STD_LOGIC; 
  signal Node1_NL_U5_Maccum_cnt_cy_3_Q_21143 : STD_LOGIC; 
  signal Node1_NL_U5_Maccum_cnt_cy_7_Q_21148 : STD_LOGIC; 
  signal Node1_NL_U5_Maccum_cnt_cy_11_Q_21153 : STD_LOGIC; 
  signal Node1_NL_U5_Maccum_cnt_cy_15_Q_21158 : STD_LOGIC; 
  signal Node3_WL_acc_b_en : STD_LOGIC; 
  signal Node3_WL_U5_Maccum_cnt_cy_3_Q_21168 : STD_LOGIC; 
  signal Node3_WL_U5_Maccum_cnt_cy_7_Q_21173 : STD_LOGIC; 
  signal Node3_WL_U5_Maccum_cnt_cy_11_Q_21178 : STD_LOGIC; 
  signal Node3_WL_U5_Maccum_cnt_cy_15_Q_21183 : STD_LOGIC; 
  signal n1_in1_br : STD_LOGIC; 
  signal IL1_acc_b_en : STD_LOGIC; 
  signal IL1_U5_Maccum_cnt_cy_3_Q_21198 : STD_LOGIC; 
  signal IL1_U5_Maccum_cnt_cy_7_Q_21207 : STD_LOGIC; 
  signal IL1_U5_Maccum_cnt_cy_11_Q_21216 : STD_LOGIC; 
  signal IL1_U5_Maccum_cnt_cy_15_Q_21225 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_1 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_2 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_0 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_3 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_0_0 : STD_LOGIC; 
  signal Node1_ACT_in1_1_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_1_0 : STD_LOGIC; 
  signal Node1_ACT_in1_14_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_2_0 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_21291 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_3_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_4_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_5_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_6_0 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_21296 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_7_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_8_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_9_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_10_0 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_21301 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_11_0 : STD_LOGIC; 
  signal Node1_ACT_in1_10_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_12_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_13_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_14_0 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_21307 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_15_0 : STD_LOGIC; 
  signal Node1_ACT_in1_16_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_16_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_17_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_18_0 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_19_0 : STD_LOGIC; 
  signal Node3_EL_U2_n0042_inv : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21318 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21323 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21328 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21333 : STD_LOGIC; 
  signal Node2_NL_acc_b_en : STD_LOGIC; 
  signal Node2_NL_U5_Maccum_cnt_cy_3_Q_21343 : STD_LOGIC; 
  signal Node2_NL_U5_Maccum_cnt_cy_7_Q_21348 : STD_LOGIC; 
  signal Node2_NL_U5_Maccum_cnt_cy_11_Q_21353 : STD_LOGIC; 
  signal Node2_NL_U5_Maccum_cnt_cy_15_Q_21358 : STD_LOGIC; 
  signal Node3_NL_U2_n0042_inv_0 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21368 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21373 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21378 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21383 : STD_LOGIC; 
  signal Node3_EL_acc_b_en : STD_LOGIC; 
  signal Node3_EL_U5_Maccum_cnt_cy_3_Q_21393 : STD_LOGIC; 
  signal Node3_EL_U5_Maccum_cnt_cy_7_Q_21398 : STD_LOGIC; 
  signal Node3_EL_U5_Maccum_cnt_cy_11_Q_21403 : STD_LOGIC; 
  signal Node3_EL_U5_Maccum_cnt_cy_15_Q_21408 : STD_LOGIC; 
  signal Node1_WL_U4_Maccum_weight_reg_cy_3_Q_21417 : STD_LOGIC; 
  signal Node1_WL_U4_Maccum_weight_reg_cy_7_Q_21422 : STD_LOGIC; 
  signal Node1_WL_U4_Maccum_weight_reg_cy_11_Q_21427 : STD_LOGIC; 
  signal Node1_WL_U4_Maccum_weight_reg_cy_15_Q_21432 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_1 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_2 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_0 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_3 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_0_0 : STD_LOGIC; 
  signal Node3_ACT_in1_1_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_1_0 : STD_LOGIC; 
  signal Node3_ACT_in1_14_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_2_0 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_21447 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_3_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_4_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_5_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_6_0 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_21452 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_7_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_8_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_9_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_10_0 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_21457 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_11_0 : STD_LOGIC; 
  signal Node3_ACT_in1_10_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_12_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_13_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_14_0 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_21463 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_15_0 : STD_LOGIC; 
  signal Node3_ACT_in1_16_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_16_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_17_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_18_0 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_19_0 : STD_LOGIC; 
  signal IL2_U4_Maccum_weight_reg_cy_3_Q_21473 : STD_LOGIC; 
  signal IL2_U4_Maccum_weight_reg_cy_7_Q_21478 : STD_LOGIC; 
  signal IL2_U4_Maccum_weight_reg_cy_11_Q_21483 : STD_LOGIC; 
  signal IL2_U4_Maccum_weight_reg_cy_15_Q_21488 : STD_LOGIC; 
  signal uart_cval_0_IBUF_21494 : STD_LOGIC; 
  signal uart_cval_1_IBUF_21495 : STD_LOGIC; 
  signal uart_cval_2_IBUF_21496 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_Q_21498 : STD_LOGIC; 
  signal uart_cval_3_IBUF_21499 : STD_LOGIC; 
  signal uart_cval_4_IBUF_21500 : STD_LOGIC; 
  signal uart_cval_5_IBUF_21501 : STD_LOGIC; 
  signal uart_cval_6_IBUF_21502 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_Q_21503 : STD_LOGIC; 
  signal uart_cval_7_IBUF_21504 : STD_LOGIC; 
  signal uart_cval_8_IBUF_21505 : STD_LOGIC; 
  signal uart_cval_9_IBUF_21506 : STD_LOGIC; 
  signal uart_cval_10_IBUF_21507 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_Q_21508 : STD_LOGIC; 
  signal uart_cval_11_IBUF_21509 : STD_LOGIC; 
  signal uart_cval_12_IBUF_21510 : STD_LOGIC; 
  signal uart_cval_13_IBUF_21511 : STD_LOGIC; 
  signal uart_cval_14_IBUF_21512 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_Q_21513 : STD_LOGIC; 
  signal uart_cval_15_IBUF_21514 : STD_LOGIC; 
  signal uart_cval_16_IBUF_21515 : STD_LOGIC; 
  signal uart_cval_17_IBUF_21516 : STD_LOGIC; 
  signal uart_cval_18_IBUF_21517 : STD_LOGIC; 
  signal uart_cval_19_IBUF_21518 : STD_LOGIC; 
  signal IL1_U4_Maccum_weight_reg_cy_3_Q_21522 : STD_LOGIC; 
  signal IL1_U4_Maccum_weight_reg_cy_7_Q_21527 : STD_LOGIC; 
  signal IL1_U4_Maccum_weight_reg_cy_11_Q_21532 : STD_LOGIC; 
  signal IL1_U4_Maccum_weight_reg_cy_15_Q_21537 : STD_LOGIC; 
  signal Node1_NL_U2_n0042_inv : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21547 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21552 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21557 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21562 : STD_LOGIC; 
  signal Node3_WL_U4_Maccum_weight_reg_cy_3_Q_21571 : STD_LOGIC; 
  signal Node3_WL_U4_Maccum_weight_reg_cy_7_Q_21576 : STD_LOGIC; 
  signal Node3_WL_U4_Maccum_weight_reg_cy_11_Q_21581 : STD_LOGIC; 
  signal Node3_WL_U4_Maccum_weight_reg_cy_15_Q_21586 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node2_WL_U4_Maccum_weight_reg_cy_3_Q_21689 : STD_LOGIC; 
  signal Node2_WL_U4_Maccum_weight_reg_cy_7_Q_21694 : STD_LOGIC; 
  signal Node2_WL_U4_Maccum_weight_reg_cy_11_Q_21699 : STD_LOGIC; 
  signal Node2_WL_U4_Maccum_weight_reg_cy_15_Q_21704 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q : STD_LOGIC; 
  signal Node1_ACT_U2_n0042_inv_0 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21813 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21826 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21837 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21850 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal N116_0 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node2_NL_U2_n0042_inv : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21960 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21965 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21970 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21975 : STD_LOGIC; 
  signal Node3_ACT_acc_b_en : STD_LOGIC; 
  signal Node3_ACT_U5_Maccum_cnt_cy_3_Q_21986 : STD_LOGIC; 
  signal Node3_ACT_U5_Maccum_cnt_cy_7_Q_21991 : STD_LOGIC; 
  signal Node3_ACT_U5_Maccum_cnt_cy_11_Q_21996 : STD_LOGIC; 
  signal Node3_ACT_U5_Maccum_cnt_cy_15_Q_22001 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000058_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000092 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000059_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005a_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005b_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005c_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000008e : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005d_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005e_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005f_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000060_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000008a : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000061_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000062_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000063_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000064_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000086 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000065_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000066_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000067_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000068_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000082 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000069_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006a_0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006b_0 : STD_LOGIC; 
  signal u_fwd_pred2_IBUF_22101 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_22102 : STD_LOGIC; 
  signal Node1_ACT_mult_enable : STD_LOGIC; 
  signal Node2_ACT_mult_enable : STD_LOGIC; 
  signal Node1_ACT_U9_res_d_22340 : STD_LOGIC; 
  signal Node4_U12_p0_r_22341 : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342 : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103 : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350 : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103 : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358 : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103 : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366 : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT103 : STD_LOGIC; 
  signal Node1_WL_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal IL2_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node4_U10_res_d_22377 : STD_LOGIC; 
  signal IL1_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node2_WL_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node2_ACT_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node2_ACT_U9_res_d_22384 : STD_LOGIC; 
  signal Node3_ACT_U9_res_d_22387 : STD_LOGIC; 
  signal Node2_WL_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node1_WL_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node1_ACT_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal b_val : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122 : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22397 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122 : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22408 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122 : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22419 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT122 : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT131_22430 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal n3_in1_br : STD_LOGIC; 
  signal Node4_U6_x_addr_03 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_23 : STD_LOGIC; 
  signal Node4_U6_x_addr_031_22444 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_231_22445 : STD_LOGIC; 
  signal Node4_U6_x_addr_033_22446 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_232_22447 : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22448 : STD_LOGIC; 
  signal N70_0 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_35 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_352_22451 : STD_LOGIC; 
  signal Node2_NL_U10_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal CU_u_1_22453 : STD_LOGIC; 
  signal CU_u_3_22454 : STD_LOGIC; 
  signal CU_u_2_22455 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_03 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_031_22457 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_033_22458 : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22459 : STD_LOGIC; 
  signal N12_0 : STD_LOGIC; 
  signal Node3_NL_U10_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_13 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_132_22464 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_23 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_232_22466 : STD_LOGIC; 
  signal Node4_state_FSM_FFd4_In : STD_LOGIC; 
  signal Node4_U6_x_addr_35 : STD_LOGIC; 
  signal Node4_U6_x_addr_352_22469 : STD_LOGIC; 
  signal CU_b_1_22471 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_35 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_352_22473 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd2_2_22474 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd4_2_22475 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd2_1_22476 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd4_1_22477 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd1_2_22478 : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22481 : STD_LOGIC; 
  signal Node4_U6_x_addr_13 : STD_LOGIC; 
  signal Node4_U6_x_addr_132_22484 : STD_LOGIC; 
  signal Node4_U6_x_addr_23 : STD_LOGIC; 
  signal Node4_U6_x_addr_231_22490 : STD_LOGIC; 
  signal Node4_U6_x_addr_232_22491 : STD_LOGIC; 
  signal Node1_NL_U9_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd2_2_22493 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd4_2_22494 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd2_1_22496 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd4_1_22497 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd1_2_22498 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd1_1_22500 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd1_1_22502 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd4_2_22503 : STD_LOGIC; 
  signal CU_n0163_inv1 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd1_2_22506 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd4_In : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd4_In : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd4_In : STD_LOGIC; 
  signal Node4_state_FSM_FFd2_1_22512 : STD_LOGIC; 
  signal Node4_state_FSM_FFd4_1_22513 : STD_LOGIC; 
  signal Node4_state_FSM_FFd1_2_22514 : STD_LOGIC; 
  signal Node4_state_FSM_FFd4_2_22516 : STD_LOGIC; 
  signal Node1_NL_U10_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node4_state_FSM_FFd2_2_22518 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal Node2_ACT_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd1_1_22524 : STD_LOGIC; 
  signal Node3_WL_U10_clr_e_AND_33_o_0 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd4_1_0 : STD_LOGIC; 
  signal n3_in2_br : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22532 : STD_LOGIC; 
  signal Node4_state_FSM_FFd1_1_22539 : STD_LOGIC; 
  signal Node4_state_FSM_FFd3_1_22540 : STD_LOGIC; 
  signal Node1_ACT_U1_ready_22544 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_03 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_031_22548 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_033_22549 : STD_LOGIC; 
  signal N18_0 : STD_LOGIC; 
  signal IL2_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_13 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_132_22553 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_1_22554 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_2_22555 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_23 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_232_22557 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_35 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_352_22559 : STD_LOGIC; 
  signal N24_0 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_03 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_031_22562 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_033_22563 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_13 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_132_22565 : STD_LOGIC; 
  signal Node4_state_FSM_FFd4_In1_22566 : STD_LOGIC; 
  signal Node4_in1_0_Q : STD_LOGIC; 
  signal Node4_state_FSM_FFd3_In2_22568 : STD_LOGIC; 
  signal Node4_U6_x_addr_351_22569 : STD_LOGIC; 
  signal Node4_U6_x_addr_032_22570 : STD_LOGIC; 
  signal Node4_U6_x_addr_233_22571 : STD_LOGIC; 
  signal Node4_U6_x_addr_131_22572 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_233_22573 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_231_22574 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_131_22575 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_351_22576 : STD_LOGIC; 
  signal Node2_ACT_U6_x_addr_032_22577 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd3_In2_22578 : STD_LOGIC; 
  signal Node2_ACT_in1_0_Q : STD_LOGIC; 
  signal Node2_ACT_sel_fwd_en_accf : STD_LOGIC; 
  signal Node2_ACT_U1_ready_22581 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd4_In1_22582 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal IL1_U12_Mcount_req_cnt_val : STD_LOGIC; 
  signal Node3_EL_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node1_NL_sel_fwd_en_accf : STD_LOGIC; 
  signal Node1_ACT_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node3_EL_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal n1_n3_br : STD_LOGIC; 
  signal CU_n0163_inv_22595 : STD_LOGIC; 
  signal Node3_ACT_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd4_In1_22597 : STD_LOGIC; 
  signal Node1_ACT_sel_fwd_en_accf : STD_LOGIC; 
  signal Node1_ACT_in1_0_Q : STD_LOGIC; 
  signal Node3_ACT_in1_0_Q : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd3_In2_22601 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_351_22602 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd4_In1_22603 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_233_22604 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_231_22605 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_032_22606 : STD_LOGIC; 
  signal Node1_ACT_U6_x_addr_131_22607 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_351_22608 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_032_22609 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_131_22610 : STD_LOGIC; 
  signal Node3_ACT_U6_x_addr_233_22611 : STD_LOGIC; 
  signal Node1_NL_Result_0_1 : STD_LOGIC; 
  signal Node1_NL_Result_1_1 : STD_LOGIC; 
  signal Node1_NL_Result_2_1 : STD_LOGIC; 
  signal Node1_NL_Result_3_1 : STD_LOGIC; 
  signal Node1_NL_Result_4_1 : STD_LOGIC; 
  signal Node1_NL_Result_5_1 : STD_LOGIC; 
  signal Node1_NL_Result_6_1 : STD_LOGIC; 
  signal Node1_NL_Result_7_1 : STD_LOGIC; 
  signal Node1_NL_Result_8_1 : STD_LOGIC; 
  signal Node1_NL_Result_9_1 : STD_LOGIC; 
  signal Node1_NL_Result_10_1 : STD_LOGIC; 
  signal Node1_NL_Result_11_1 : STD_LOGIC; 
  signal Node1_NL_Result_12_1 : STD_LOGIC; 
  signal Node1_NL_Result_13_1 : STD_LOGIC; 
  signal Node1_NL_Result_14_1 : STD_LOGIC; 
  signal Node1_NL_Result_15_1 : STD_LOGIC; 
  signal Node1_NL_Result_16_1 : STD_LOGIC; 
  signal Node1_NL_Result_17_1 : STD_LOGIC; 
  signal Node1_NL_Result_18_1 : STD_LOGIC; 
  signal Node1_NL_Result_19_1 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_168 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_161 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_154 : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_139 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_208 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_201 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_194 : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_179 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_248 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_241 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_234 : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_219 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_288 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_281 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_274 : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_259 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_326 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_319 : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_312 : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_299 : STD_LOGIC; 
  signal Node3_EL_Result_0_1 : STD_LOGIC; 
  signal Node3_EL_Result_1_1 : STD_LOGIC; 
  signal Node3_EL_Result_2_1 : STD_LOGIC; 
  signal Node3_EL_Result_3_1 : STD_LOGIC; 
  signal Node3_EL_Result_4_1 : STD_LOGIC; 
  signal Node3_EL_Result_5_1 : STD_LOGIC; 
  signal Node3_EL_Result_6_1 : STD_LOGIC; 
  signal Node3_EL_Result_7_1 : STD_LOGIC; 
  signal Node3_EL_Result_8_1 : STD_LOGIC; 
  signal Node3_EL_Result_9_1 : STD_LOGIC; 
  signal Node3_EL_Result_10_1 : STD_LOGIC; 
  signal Node3_EL_Result_11_1 : STD_LOGIC; 
  signal Node3_EL_Result_12_1 : STD_LOGIC; 
  signal Node3_EL_Result_13_1 : STD_LOGIC; 
  signal Node3_EL_Result_14_1 : STD_LOGIC; 
  signal Node3_EL_Result_15_1 : STD_LOGIC; 
  signal Node3_EL_Result_16_1 : STD_LOGIC; 
  signal Node3_EL_Result_17_1 : STD_LOGIC; 
  signal Node3_EL_Result_18_1 : STD_LOGIC; 
  signal Node3_EL_Result_19_1 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_653 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_644 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_635 : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_618 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_699 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_690 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_681 : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_664 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_743 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_734 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_725 : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_708 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_787 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_778 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_769 : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_752 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_827 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_818 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_809 : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node4_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_793 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_1332 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_1328 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_1324 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_0_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_1_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_2_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_3_Q : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_1310 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_1362 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_1358 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_1350 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_4_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_5_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_6_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_7_Q : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_1340 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_1396 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_1392 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_1384 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_8_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_9_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_10_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_11_Q : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_1370 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_1422 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_1418 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_1414 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_12_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_13_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_14_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_15_Q : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_1404 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_1442 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_1438 : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_1434 : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_16_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_17_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_18_Q : STD_LOGIC; 
  signal Node4_U8_a_19_b_19_add_0_OUT_19_Q : STD_LOGIC; 
  signal Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_1425 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node3_NL_Result_0_1 : STD_LOGIC; 
  signal Node3_NL_Result_1_1 : STD_LOGIC; 
  signal Node3_NL_Result_2_1 : STD_LOGIC; 
  signal Node3_NL_Result_3_1 : STD_LOGIC; 
  signal Node3_NL_Result_4_1 : STD_LOGIC; 
  signal Node3_NL_Result_5_1 : STD_LOGIC; 
  signal Node3_NL_Result_6_1 : STD_LOGIC; 
  signal Node3_NL_Result_7_1 : STD_LOGIC; 
  signal Node3_NL_Result_8_1 : STD_LOGIC; 
  signal Node3_NL_Result_9_1 : STD_LOGIC; 
  signal Node3_NL_Result_10_1 : STD_LOGIC; 
  signal Node3_NL_Result_11_1 : STD_LOGIC; 
  signal Node3_NL_Result_12_1 : STD_LOGIC; 
  signal Node3_NL_Result_13_1 : STD_LOGIC; 
  signal Node3_NL_Result_14_1 : STD_LOGIC; 
  signal Node3_NL_Result_15_1 : STD_LOGIC; 
  signal Node3_NL_Result_16_1 : STD_LOGIC; 
  signal Node3_NL_Result_17_1 : STD_LOGIC; 
  signal Node3_NL_Result_18_1 : STD_LOGIC; 
  signal Node3_NL_Result_19_1 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_1785 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_1781 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_1777 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_0_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_1_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_2_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_3_Q : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_1763 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_1815 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_1811 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_1803 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_4_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_5_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_6_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_7_Q : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_1793 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_1849 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_1845 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_1837 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_8_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_9_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_10_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_11_Q : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_1823 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_1875 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_1871 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_1867 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_12_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_13_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_14_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_15_Q : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_1857 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_1895 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_1891 : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_1887 : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_16_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_17_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_18_Q : STD_LOGIC; 
  signal Node2_ACT_U8_a_19_b_19_add_0_OUT_19_Q : STD_LOGIC; 
  signal Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_1878 : STD_LOGIC; 
  signal Node4_Result_0_1 : STD_LOGIC; 
  signal Node4_Result_1_1 : STD_LOGIC; 
  signal Node4_Result_2_1 : STD_LOGIC; 
  signal Node4_Result_3_1 : STD_LOGIC; 
  signal Node4_Result_4_1 : STD_LOGIC; 
  signal Node4_Result_5_1 : STD_LOGIC; 
  signal Node4_Result_6_1 : STD_LOGIC; 
  signal Node4_Result_7_1 : STD_LOGIC; 
  signal Node4_Result_8_1 : STD_LOGIC; 
  signal Node4_Result_9_1 : STD_LOGIC; 
  signal Node4_Result_10_1 : STD_LOGIC; 
  signal Node4_Result_11_1 : STD_LOGIC; 
  signal Node4_Result_12_1 : STD_LOGIC; 
  signal Node4_Result_13_1 : STD_LOGIC; 
  signal Node4_Result_14_1 : STD_LOGIC; 
  signal Node4_Result_15_1 : STD_LOGIC; 
  signal Node4_Result_16_1 : STD_LOGIC; 
  signal Node4_Result_17_1 : STD_LOGIC; 
  signal Node4_Result_18_1 : STD_LOGIC; 
  signal Node4_Result_19_1 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2252 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2244 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2236 : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2220 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2296 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2288 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2280 : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2264 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2340 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2332 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2324 : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2308 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2384 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2376 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2368 : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2352 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2426 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2418 : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2410 : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2396 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2469 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2461 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2453 : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2437 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2513 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2505 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2497 : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2481 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2557 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2549 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2541 : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2525 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2601 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2593 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2585 : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2569 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2643 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2635 : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2627 : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2613 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2690 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2681 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2672 : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2655 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2734 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2725 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2716 : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2699 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2778 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2769 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2760 : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2743 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2822 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2813 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2804 : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2787 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2864 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2855 : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2846 : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2830 : STD_LOGIC; 
  signal Node2_NL_Result_0_1 : STD_LOGIC; 
  signal Node2_NL_Result_1_1 : STD_LOGIC; 
  signal Node2_NL_Result_2_1 : STD_LOGIC; 
  signal Node2_NL_Result_3_1 : STD_LOGIC; 
  signal Node2_NL_Result_4_1 : STD_LOGIC; 
  signal Node2_NL_Result_5_1 : STD_LOGIC; 
  signal Node2_NL_Result_6_1 : STD_LOGIC; 
  signal Node2_NL_Result_7_1 : STD_LOGIC; 
  signal Node2_NL_Result_8_1 : STD_LOGIC; 
  signal Node2_NL_Result_9_1 : STD_LOGIC; 
  signal Node2_NL_Result_10_1 : STD_LOGIC; 
  signal Node2_NL_Result_11_1 : STD_LOGIC; 
  signal Node2_NL_Result_12_1 : STD_LOGIC; 
  signal Node2_NL_Result_13_1 : STD_LOGIC; 
  signal Node2_NL_Result_14_1 : STD_LOGIC; 
  signal Node2_NL_Result_15_1 : STD_LOGIC; 
  signal Node2_NL_Result_16_1 : STD_LOGIC; 
  signal Node2_NL_Result_17_1 : STD_LOGIC; 
  signal Node2_NL_Result_18_1 : STD_LOGIC; 
  signal Node2_NL_Result_19_1 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_3249 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_3240 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_3231 : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_3214 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_3293 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_3284 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_3275 : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_3258 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_3337 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_3328 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_3319 : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_3302 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_3381 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_3372 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_3363 : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_3346 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_3423 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_3414 : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_3405 : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_3389 : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_0_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_1_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_2_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_3_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_4_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_5_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_6_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_7_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_8_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_9_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_10_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_11_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_12_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_13_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_14_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_15_Q : STD_LOGIC; 
  signal Node1_NL_acc_b_in_16_rt_3531 : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_17_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_18_Q : STD_LOGIC; 
  signal Node4_U3_Msub_Output_lut_19_Q : STD_LOGIC; 
  signal Node2_ACT_Result_0_1 : STD_LOGIC; 
  signal Node2_ACT_Result_1_1 : STD_LOGIC; 
  signal Node2_ACT_Result_2_1 : STD_LOGIC; 
  signal Node2_ACT_Result_3_1 : STD_LOGIC; 
  signal Node2_ACT_Result_4_1 : STD_LOGIC; 
  signal Node2_ACT_Result_5_1 : STD_LOGIC; 
  signal Node2_ACT_Result_6_1 : STD_LOGIC; 
  signal Node2_ACT_Result_7_1 : STD_LOGIC; 
  signal Node2_ACT_Result_8_1 : STD_LOGIC; 
  signal Node2_ACT_Result_9_1 : STD_LOGIC; 
  signal Node2_ACT_Result_10_1 : STD_LOGIC; 
  signal Node2_ACT_Result_11_1 : STD_LOGIC; 
  signal Node2_ACT_Result_12_1 : STD_LOGIC; 
  signal Node2_ACT_Result_13_1 : STD_LOGIC; 
  signal Node2_ACT_Result_14_1 : STD_LOGIC; 
  signal Node2_ACT_Result_15_1 : STD_LOGIC; 
  signal Node2_ACT_Result_16_1 : STD_LOGIC; 
  signal Node2_ACT_Result_17_1 : STD_LOGIC; 
  signal Node2_ACT_Result_18_1 : STD_LOGIC; 
  signal Node2_ACT_Result_19_1 : STD_LOGIC; 
  signal Node1_ACT_Result_0_1 : STD_LOGIC; 
  signal Node1_ACT_Result_1_1 : STD_LOGIC; 
  signal Node1_ACT_Result_2_1 : STD_LOGIC; 
  signal Node1_ACT_Result_3_1 : STD_LOGIC; 
  signal Node1_ACT_Result_4_1 : STD_LOGIC; 
  signal Node1_ACT_Result_5_1 : STD_LOGIC; 
  signal Node1_ACT_Result_6_1 : STD_LOGIC; 
  signal Node1_ACT_Result_7_1 : STD_LOGIC; 
  signal Node1_ACT_Result_8_1 : STD_LOGIC; 
  signal Node1_ACT_Result_9_1 : STD_LOGIC; 
  signal Node1_ACT_Result_10_1 : STD_LOGIC; 
  signal Node1_ACT_Result_11_1 : STD_LOGIC; 
  signal Node1_ACT_Result_12_1 : STD_LOGIC; 
  signal Node1_ACT_Result_13_1 : STD_LOGIC; 
  signal Node1_ACT_Result_14_1 : STD_LOGIC; 
  signal Node1_ACT_Result_15_1 : STD_LOGIC; 
  signal Node1_ACT_Result_16_1 : STD_LOGIC; 
  signal Node1_ACT_Result_17_1 : STD_LOGIC; 
  signal Node1_ACT_Result_18_1 : STD_LOGIC; 
  signal Node1_ACT_Result_19_1 : STD_LOGIC; 
  signal Node3_ACT_Result_0_1 : STD_LOGIC; 
  signal Node3_ACT_Result_1_1 : STD_LOGIC; 
  signal Node3_ACT_Result_2_1 : STD_LOGIC; 
  signal Node3_ACT_Result_3_1 : STD_LOGIC; 
  signal Node3_ACT_Result_4_1 : STD_LOGIC; 
  signal Node3_ACT_Result_5_1 : STD_LOGIC; 
  signal Node3_ACT_Result_6_1 : STD_LOGIC; 
  signal Node3_ACT_Result_7_1 : STD_LOGIC; 
  signal Node3_ACT_Result_8_1 : STD_LOGIC; 
  signal Node3_ACT_Result_9_1 : STD_LOGIC; 
  signal Node3_ACT_Result_10_1 : STD_LOGIC; 
  signal Node3_ACT_Result_11_1 : STD_LOGIC; 
  signal Node3_ACT_Result_12_1 : STD_LOGIC; 
  signal Node3_ACT_Result_13_1 : STD_LOGIC; 
  signal Node3_ACT_Result_14_1 : STD_LOGIC; 
  signal Node3_ACT_Result_15_1 : STD_LOGIC; 
  signal Node3_ACT_Result_16_1 : STD_LOGIC; 
  signal Node3_ACT_Result_17_1 : STD_LOGIC; 
  signal Node3_ACT_Result_18_1 : STD_LOGIC; 
  signal Node3_ACT_Result_19_1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_0_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_1_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_2_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_3_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_4_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_5_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_6_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_7_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_8_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_9_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_10_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_11_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_12_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_13_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_14_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_15_Q : STD_LOGIC; 
  signal Node3_NL_acc_f_in_16_rt_4231 : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_17_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_18_Q : STD_LOGIC; 
  signal Node3_ACT_U3_Msub_Output_lut_19_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_0_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_1_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_2_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_3_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_4_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_5_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_6_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_7_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_8_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_9_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_10_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_11_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_12_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_13_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_14_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_15_Q : STD_LOGIC; 
  signal Node2_NL_acc_f_in_16_rt_4338 : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_17_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_18_Q : STD_LOGIC; 
  signal Node2_ACT_U3_Msub_Output_lut_19_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_0_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_1_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_2_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_3_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_4_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_5_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_6_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_7_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_8_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_9_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_10_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_11_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_12_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_13_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_14_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_15_Q : STD_LOGIC; 
  signal Node1_NL_acc_f_in_16_rt_4445 : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_17_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_18_Q : STD_LOGIC; 
  signal Node1_ACT_U3_Msub_Output_lut_19_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_4481 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_4474 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_4467 : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_4452 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_4521 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_4514 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_4507 : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_4492 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_4561 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_4554 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_4547 : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_4532 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_4601 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_4594 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_4587 : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_4572 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_4639 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_4632 : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_4625 : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal IL1_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_4612 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_4821 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_4814 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_4807 : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_4792 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_4861 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_4854 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_4847 : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_4832 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_4901 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_4894 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_4887 : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_4872 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_4941 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_4934 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_4927 : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_4912 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_4979 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_4972 : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_4965 : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal IL2_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_4952 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_6005 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_6001 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_5997 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_0_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_1_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_2_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_3_Q : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_5983 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_6035 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_6031 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_6023 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_4_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_5_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_6_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_7_Q : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_6013 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_6069 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_6065 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_6057 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_8_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_9_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_10_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_11_Q : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_6043 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_6095 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_6091 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_6087 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_12_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_13_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_14_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_15_Q : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_6077 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_6115 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_6111 : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_6107 : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_16_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_17_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_18_Q : STD_LOGIC; 
  signal Node1_ACT_U8_a_19_b_19_add_0_OUT_19_Q : STD_LOGIC; 
  signal Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_6098 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_6148 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_6141 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_6134 : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_6119 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_6188 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_6181 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_6174 : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_6159 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_6228 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_6221 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_6214 : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_6199 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_6268 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_6261 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_6254 : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_6239 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_6306 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_6299 : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_6292 : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_6279 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_6488 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_6481 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_6474 : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_6459 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_6528 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_6521 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_6514 : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_6499 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_6568 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_6561 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_6554 : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_6539 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_6608 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_6601 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_6594 : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_6579 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_6646 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_6639 : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_6632 : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_6619 : STD_LOGIC; 
  signal Node1_WL_Result_0_1 : STD_LOGIC; 
  signal Node1_WL_Result_1_1 : STD_LOGIC; 
  signal Node1_WL_Result_2_1 : STD_LOGIC; 
  signal Node1_WL_Result_3_1 : STD_LOGIC; 
  signal Node1_WL_Result_4_1 : STD_LOGIC; 
  signal Node1_WL_Result_5_1 : STD_LOGIC; 
  signal Node1_WL_Result_6_1 : STD_LOGIC; 
  signal Node1_WL_Result_7_1 : STD_LOGIC; 
  signal Node1_WL_Result_8_1 : STD_LOGIC; 
  signal Node1_WL_Result_9_1 : STD_LOGIC; 
  signal Node1_WL_Result_10_1 : STD_LOGIC; 
  signal Node1_WL_Result_11_1 : STD_LOGIC; 
  signal Node1_WL_Result_12_1 : STD_LOGIC; 
  signal Node1_WL_Result_13_1 : STD_LOGIC; 
  signal Node1_WL_Result_14_1 : STD_LOGIC; 
  signal Node1_WL_Result_15_1 : STD_LOGIC; 
  signal Node1_WL_Result_16_1 : STD_LOGIC; 
  signal Node1_WL_Result_17_1 : STD_LOGIC; 
  signal Node1_WL_Result_18_1 : STD_LOGIC; 
  signal Node1_WL_Result_19_1 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_6959 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_6955 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_6951 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_0_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_1_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_2_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_3_Q : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_6937 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_6989 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_6985 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_6977 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_4_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_5_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_6_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_7_Q : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_6967 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_7023 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_7019 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_7011 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_8_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_9_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_10_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_11_Q : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_6997 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_7049 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_7045 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_7041 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_12_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_13_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_14_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_15_Q : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_7031 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_7069 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_7065 : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_7061 : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_16_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_17_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_18_Q : STD_LOGIC; 
  signal Node3_ACT_U8_a_19_b_19_add_0_OUT_19_Q : STD_LOGIC; 
  signal Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_7052 : STD_LOGIC; 
  signal IL2_Result_0_1 : STD_LOGIC; 
  signal IL2_Result_1_1 : STD_LOGIC; 
  signal IL2_Result_2_1 : STD_LOGIC; 
  signal IL2_Result_3_1 : STD_LOGIC; 
  signal IL2_Result_4_1 : STD_LOGIC; 
  signal IL2_Result_5_1 : STD_LOGIC; 
  signal IL2_Result_6_1 : STD_LOGIC; 
  signal IL2_Result_7_1 : STD_LOGIC; 
  signal IL2_Result_8_1 : STD_LOGIC; 
  signal IL2_Result_9_1 : STD_LOGIC; 
  signal IL2_Result_10_1 : STD_LOGIC; 
  signal IL2_Result_11_1 : STD_LOGIC; 
  signal IL2_Result_12_1 : STD_LOGIC; 
  signal IL2_Result_13_1 : STD_LOGIC; 
  signal IL2_Result_14_1 : STD_LOGIC; 
  signal IL2_Result_15_1 : STD_LOGIC; 
  signal IL2_Result_16_1 : STD_LOGIC; 
  signal IL2_Result_17_1 : STD_LOGIC; 
  signal IL2_Result_18_1 : STD_LOGIC; 
  signal IL2_Result_19_1 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_0_Q_7236 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_1_Q_7231 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_2_Q_7226 : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_0_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_1_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_2_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_3_Q : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_3_Q_7213 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_4_Q_7265 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_5_Q_7260 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_6_Q_7255 : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_4_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_5_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_6_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_7_Q : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_7_Q_7242 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_8_Q_7294 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_9_Q_7289 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_10_Q_7284 : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_8_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_9_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_10_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_11_Q : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_11_Q_7271 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_12_Q_7323 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_13_Q_7318 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_14_Q_7313 : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_12_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_13_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_14_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_15_Q : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_15_Q_7300 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_16_Q_7350 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_17_Q_7345 : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_18_Q_7340 : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_16_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_17_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_18_Q : STD_LOGIC; 
  signal ERROR_c_val_19_rslt_19_sub_1_OUT_19_Q : STD_LOGIC; 
  signal ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_19_Q_7328 : STD_LOGIC; 
  signal IL1_Result_0_1 : STD_LOGIC; 
  signal IL1_Result_1_1 : STD_LOGIC; 
  signal IL1_Result_2_1 : STD_LOGIC; 
  signal IL1_Result_3_1 : STD_LOGIC; 
  signal IL1_Result_4_1 : STD_LOGIC; 
  signal IL1_Result_5_1 : STD_LOGIC; 
  signal IL1_Result_6_1 : STD_LOGIC; 
  signal IL1_Result_7_1 : STD_LOGIC; 
  signal IL1_Result_8_1 : STD_LOGIC; 
  signal IL1_Result_9_1 : STD_LOGIC; 
  signal IL1_Result_10_1 : STD_LOGIC; 
  signal IL1_Result_11_1 : STD_LOGIC; 
  signal IL1_Result_12_1 : STD_LOGIC; 
  signal IL1_Result_13_1 : STD_LOGIC; 
  signal IL1_Result_14_1 : STD_LOGIC; 
  signal IL1_Result_15_1 : STD_LOGIC; 
  signal IL1_Result_16_1 : STD_LOGIC; 
  signal IL1_Result_17_1 : STD_LOGIC; 
  signal IL1_Result_18_1 : STD_LOGIC; 
  signal IL1_Result_19_1 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_7521 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_7514 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_7507 : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_7492 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_7561 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_7554 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_7547 : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_7532 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_7601 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_7594 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_7587 : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_7572 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_7641 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_7634 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_7627 : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_7612 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_7679 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_7672 : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_7665 : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_7652 : STD_LOGIC; 
  signal Node3_WL_Result_0_1 : STD_LOGIC; 
  signal Node3_WL_Result_1_1 : STD_LOGIC; 
  signal Node3_WL_Result_2_1 : STD_LOGIC; 
  signal Node3_WL_Result_3_1 : STD_LOGIC; 
  signal Node3_WL_Result_4_1 : STD_LOGIC; 
  signal Node3_WL_Result_5_1 : STD_LOGIC; 
  signal Node3_WL_Result_6_1 : STD_LOGIC; 
  signal Node3_WL_Result_7_1 : STD_LOGIC; 
  signal Node3_WL_Result_8_1 : STD_LOGIC; 
  signal Node3_WL_Result_9_1 : STD_LOGIC; 
  signal Node3_WL_Result_10_1 : STD_LOGIC; 
  signal Node3_WL_Result_11_1 : STD_LOGIC; 
  signal Node3_WL_Result_12_1 : STD_LOGIC; 
  signal Node3_WL_Result_13_1 : STD_LOGIC; 
  signal Node3_WL_Result_14_1 : STD_LOGIC; 
  signal Node3_WL_Result_15_1 : STD_LOGIC; 
  signal Node3_WL_Result_16_1 : STD_LOGIC; 
  signal Node3_WL_Result_17_1 : STD_LOGIC; 
  signal Node3_WL_Result_18_1 : STD_LOGIC; 
  signal Node3_WL_Result_19_1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node2_WL_Result_0_1 : STD_LOGIC; 
  signal Node2_WL_Result_1_1 : STD_LOGIC; 
  signal Node2_WL_Result_2_1 : STD_LOGIC; 
  signal Node2_WL_Result_3_1 : STD_LOGIC; 
  signal Node2_WL_Result_4_1 : STD_LOGIC; 
  signal Node2_WL_Result_5_1 : STD_LOGIC; 
  signal Node2_WL_Result_6_1 : STD_LOGIC; 
  signal Node2_WL_Result_7_1 : STD_LOGIC; 
  signal Node2_WL_Result_8_1 : STD_LOGIC; 
  signal Node2_WL_Result_9_1 : STD_LOGIC; 
  signal Node2_WL_Result_10_1 : STD_LOGIC; 
  signal Node2_WL_Result_11_1 : STD_LOGIC; 
  signal Node2_WL_Result_12_1 : STD_LOGIC; 
  signal Node2_WL_Result_13_1 : STD_LOGIC; 
  signal Node2_WL_Result_14_1 : STD_LOGIC; 
  signal Node2_WL_Result_15_1 : STD_LOGIC; 
  signal Node2_WL_Result_16_1 : STD_LOGIC; 
  signal Node2_WL_Result_17_1 : STD_LOGIC; 
  signal Node2_WL_Result_18_1 : STD_LOGIC; 
  signal Node2_WL_Result_19_1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_8704 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_8695 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_8686 : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_8669 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_8748 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_8739 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_8730 : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_8713 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_8792 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_8783 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_8774 : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_8757 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_8836 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_8827 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_8818 : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_8801 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_8878 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_8869 : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_8860 : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_8844 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_9247 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_9240 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_9233 : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_9218 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_9287 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_9280 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_9273 : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_9258 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_9327 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_9320 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_9313 : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_9298 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_9367 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_9360 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_9353 : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_9338 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_9405 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_9398 : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_9391 : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q : STD_LOGIC; 
  signal Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q : STD_LOGIC; 
  signal Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_9378 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000aa : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000ab : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000080 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000007f : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000058 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000059 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000007e : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000007d : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000007c : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000007b : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005a : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005b : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005c : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005d : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000007a : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000079 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000078 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig000000a0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000077 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005e : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000005f : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000060 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000061 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000009f : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000076 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000009e : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000075 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000009d : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000074 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000009c : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000073 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000062 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000063 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000064 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000065 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000009b : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000072 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000009a : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000071 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000099 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000070 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000098 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006f : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000066 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000067 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000068 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000069 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000097 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006e : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_12_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_11_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_14_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_13_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_10_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_19_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_16_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_15_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_18_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_17_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal u_fwd_pred1_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal u_fwd_pred2_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_7_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal io_val_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_8_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_5_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_6_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_9_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_0_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_3_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_4_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_1_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in1_2_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_2_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_1_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_4_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_3_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_0_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_9_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_6_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_5_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_8_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_7_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal clk_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_12_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_11_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_14_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_13_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_10_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_19_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_16_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_15_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_18_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_17_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_7_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_8_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_5_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_6_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_9_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_0_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_3_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_4_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_1_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_in2_2_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_19_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_16_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_15_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_18_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_17_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_12_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_11_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_14_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_13_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal uart_cval_10_ProtoComp92_INTERMDISABLE_GND_0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node2_WL_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node1_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node3_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node1_NL_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal IL1_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node3_EL_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node2_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT10 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT11 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT12 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT13 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT14 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT15 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT16 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT17 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT18 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT19 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT20 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT21 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT22 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT23 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT24 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT25 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT26 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT27 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT28 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT29 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT30 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT31 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT32 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT33 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT34 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT35 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT36 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT37 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT38 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT39 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT40 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT41 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT42 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT43 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT44 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT45 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT46 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCOUT47 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P10 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P11 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P12 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P13 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P33 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P34 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P35 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P36 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P38 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P39 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P40 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P41 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P42 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P43 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P44 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P45 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P46 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_P47 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT10 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT11 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT12 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT13 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT14 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT15 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT16 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCOUT17 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CARRYOUT0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CARRYOUT1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CARRYOUT2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CARRYOUT3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT10 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT11 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT12 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT13 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT14 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT15 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT16 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT17 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT18 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT19 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT20 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT21 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT22 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT23 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT24 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT25 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT26 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT27 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT28 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACOUT29 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OVERFLOW : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PATTERNDETECT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_UNDERFLOW : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CARRYCASCOUT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_MULTSIGNOUT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PATTERNBDETECT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN10 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN11 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN12 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN13 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN14 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN15 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN16 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN17 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN18 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN19 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN20 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN21 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN22 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN23 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN24 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN25 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN26 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN27 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN28 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ACIN29 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN10 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN11 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN12 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN13 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN14 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN15 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN16 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_BCIN17 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_INMODE0_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_INMODE1_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_INMODE2_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_INMODE3_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_INMODE4_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ALUMODE0_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ALUMODE1_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ALUMODE2_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_ALUMODE3_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN0 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN1 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN2 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN3 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN4 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN5 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN6 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN7 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN8 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN9 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN10 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN11 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN12 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN13 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN14 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN15 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN16 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN17 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN18 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN19 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN20 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN21 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN22 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN23 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN24 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN25 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN26 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN27 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN28 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN29 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN30 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN31 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN32 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN33 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN34 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN35 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN36 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN37 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN38 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN39 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN40 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN41 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN42 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN43 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN44 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN45 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN46 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_PCIN47 : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OPMODE0_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OPMODE1_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OPMODE2_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OPMODE3_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OPMODE4_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OPMODE5_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_OPMODE6_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CARRYCASCIN : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CARRYIN_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_CLK_INT : STD_LOGIC; 
  signal Node4_U1_U1_blk00000001_blk00000046_MULTSIGNIN : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_9_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_8_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_7_Q : STD_LOGIC; 
  signal Node4_acc_f_reset1_pack_4 : STD_LOGIC; 
  signal Node4_U8_n0033_inv : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_15_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_16_Q : STD_LOGIC; 
  signal Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110 : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_4_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_10_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_5_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_6_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_11_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_3_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_12_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_18_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_19_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_17_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_13_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_14_Q : STD_LOGIC; 
  signal Node4_U6_n0043 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal Node4_U7_cnt_1_pack_2 : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_1_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_0_Q : STD_LOGIC; 
  signal Node4_U8_sum_19_a_19_mux_3_OUT_2_Q : STD_LOGIC; 
  signal Node4_state_FSM_FFd2_In1 : STD_LOGIC; 
  signal Node4_state_FSM_FFd3_In2_pack_13 : STD_LOGIC; 
  signal Node4_acc_f_reset0_pack_1 : STD_LOGIC; 
  signal Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal Node4_U2_n0042_inv : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal Node2_ACT_U6_n0043 : STD_LOGIC; 
  signal Node2_ACT_U7_cnt_1_pack_1 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q : STD_LOGIC; 
  signal Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110 : STD_LOGIC; 
  signal Node2_ACT_U8_n0033_inv : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q : STD_LOGIC; 
  signal Node2_ACT_acc_f_reset1_pack_1 : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd3_In : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd3_In2_pack_3 : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q : STD_LOGIC; 
  signal Node2_ACT_state_FSM_FFd2_In1 : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q : STD_LOGIC; 
  signal Node2_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q : STD_LOGIC; 
  signal Node2_ACT_acc_f_reset0 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal Node2_ACT_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node2_ACT_U2_n0042_inv : STD_LOGIC; 
  signal Node4_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node2_NL_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node3_WL_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal IL2_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal N64_pack_7 : STD_LOGIC; 
  signal Node4_U9_pre_res_forward_AND_20_o_14680 : STD_LOGIC; 
  signal Node4_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node4_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node2_NL_mult_enable_pack_4 : STD_LOGIC; 
  signal Node2_NL_U10_res_d_14951 : STD_LOGIC; 
  signal Node4_U9_d_0_pack_2 : STD_LOGIC; 
  signal Node4_U9_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal Node4_U9_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal Node4_U9_predand_3_d_3_or_3_OUT_2_Q : STD_LOGIC; 
  signal Node2_NL_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node2_ACT_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal Node2_ACT_U9_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal Node2_ACT_U9_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal IL1_U11_p0_r_glue_set_15330 : STD_LOGIC; 
  signal IL1_U12_Mcount_req_cnt_val_pack_7 : STD_LOGIC; 
  signal IL2_U11_p0_r_glue_set_15349 : STD_LOGIC; 
  signal Node3_ACT_U11_p2_r_glue_set_15355 : STD_LOGIC; 
  signal Node3_WL_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node2_NL_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_WL_U9_res_d_15389 : STD_LOGIC; 
  signal Node3_WL_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node2_NL_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal IL2_U10_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal IL2_U10_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal IL1_U11_p0_r_15604 : STD_LOGIC; 
  signal Node4_U12_p0_r_glue_set_15602 : STD_LOGIC; 
  signal IL1_U12_p1_r_glue_set_15618 : STD_LOGIC; 
  signal Node1_NL_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node3_WL_U2_n0042_inv : STD_LOGIC; 
  signal Node2_WL_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal IL2_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal IL1_U12_p0_r_glue_set_15866 : STD_LOGIC; 
  signal Node3_NL_mult_enable_pack_1 : STD_LOGIC; 
  signal IL1_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node3_NL_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal Node3_WL_mult_enable_pack_1 : STD_LOGIC; 
  signal Node3_EL_U10_clr_e_AND_33_o_pack_7 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal Node1_NL_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_NL_U9_res_d_16047 : STD_LOGIC; 
  signal Node3_NL_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_EL_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal IL1_U9_clr_inv_pack_2 : STD_LOGIC; 
  signal IL2_U9_res_d_16034 : STD_LOGIC; 
  signal IL2_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal IL1_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal CU_state_2_X_6_o_Mux_14_o : STD_LOGIC; 
  signal IL1_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_NL_U10_res_d_16077 : STD_LOGIC; 
  signal Node3_NL_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_EL_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node1_WL_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal IL1_U10_clr_inv_pack_1 : STD_LOGIC; 
  signal Node1_NL_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node1_ACT_U10_d_0_pack_4 : STD_LOGIC; 
  signal Node1_NL_mult_enable_pack_1 : STD_LOGIC; 
  signal IL1_U10_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal IL1_U10_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal Node3_NL_U9_clr_e_AND_33_o : STD_LOGIC; 
  signal Node2_WL_U9_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal CU_n0163_inv4 : STD_LOGIC; 
  signal CU_n0256_inv1 : STD_LOGIC; 
  signal CU_u_16304 : STD_LOGIC; 
  signal Node1_NL_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node1_ACT_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node2_WL_U9_res_d_16344 : STD_LOGIC; 
  signal Node2_WL_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node1_WL_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node2_WL_U10_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal Node2_WL_U10_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal Node1_WL_U10_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal Node1_WL_U10_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal Node1_WL_U9_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal CU_state_2_X_6_o_wide_mux_15_OUT_0_Q : STD_LOGIC; 
  signal CU_cnt_2_pack_10 : STD_LOGIC; 
  signal CU_state_2_X_6_o_wide_mux_15_OUT_2_Q : STD_LOGIC; 
  signal CU_state_2_X_6_o_wide_mux_15_OUT_1_Q : STD_LOGIC; 
  signal CU_state_2_X_6_o_wide_mux_15_OUT_3_Q : STD_LOGIC; 
  signal CU_state_FSM_FFd2_In_16466 : STD_LOGIC; 
  signal N6_pack_10 : STD_LOGIC; 
  signal CU_state_FSM_FFd3_In : STD_LOGIC; 
  signal CU_state_FSM_FFd1_In : STD_LOGIC; 
  signal Node3_WL_U10_clr_e_AND_33_o : STD_LOGIC; 
  signal IL1_mult_reset : STD_LOGIC; 
  signal Node3_WL_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_ACT_U10_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal CU_io_16549 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal Node3_NL_U2_n0042_inv : STD_LOGIC; 
  signal IL1_update_reg_16594 : STD_LOGIC; 
  signal Node3_ACT_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_ACT_U9_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal Node3_ACT_U9_predand_3_d_3_or_3_OUT_2_Q : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal Node1_ACT_U9_predand_3_d_3_or_3_OUT_0_Q : STD_LOGIC; 
  signal Node1_ACT_U9_predand_3_d_3_or_3_OUT_1_Q : STD_LOGIC; 
  signal Node1_ACT_U9_pre_res_forward_AND_20_o : STD_LOGIC; 
  signal Node3_ACT_U10_clr_e_AND_33_o_pack_6 : STD_LOGIC; 
  signal Node3_ACT_U10_d_0_pack_4 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd2_In1 : STD_LOGIC; 
  signal Node1_ACT_acc_f_reset0 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node3_NL_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node1_ACT_U8_n0033_inv : STD_LOGIC; 
  signal Node1_ACT_acc_f_reset1_pack_10 : STD_LOGIC; 
  signal N153 : STD_LOGIC; 
  signal Node1_ACT_state_FSM_FFd3_In : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal Node1_ACT_U2_n0042_inv : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig00000096 : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006d : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006c : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006a : STD_LOGIC; 
  signal Node1_WL_U1_U1_blk00000001_sig0000006b : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q : STD_LOGIC; 
  signal Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_pack_1 : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q : STD_LOGIC; 
  signal Node1_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_1_pack_1 : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd3_In : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd3_In2_pack_11 : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q : STD_LOGIC; 
  signal Node3_ACT_U7_cnt_1_pack_1 : STD_LOGIC; 
  signal Node3_ACT_acc_f_reset0 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_2_pack_5 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd4_1_18713 : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_pack_3 : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q : STD_LOGIC; 
  signal Node3_ACT_U2_n0042_inv : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal Node1_ACT_acc_t_en : STD_LOGIC; 
  signal Node3_ACT_state_FSM_FFd2_In1 : STD_LOGIC; 
  signal Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal Node1_ACT_U6_n0043 : STD_LOGIC; 
  signal Node1_ACT_U7_cnt_1_pack_1 : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q : STD_LOGIC; 
  signal Node3_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q : STD_LOGIC; 
  signal Node3_ACT_U8_n0033_inv : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal Node3_ACT_U6_n0043 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal Node3_ACT_acc_f_reset1_pack_1 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_val_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U4_weight_reg_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U2_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U5_cnt_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_art_out_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U7_fin_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U7_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U7_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U8_sum_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd3_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd3_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_state_FSM_FFd1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U7_fin_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U7_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U7_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_state_FSM_FFd1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U8_sum_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ERROR_err_valid_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U1_ready_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U10_res_d_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U9_d_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U9_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U9_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_ACT_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U12_req_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U12_req_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U12_req_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U11_p0_r_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U11_p2_r_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U10_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node4_U12_p0_r_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U11_p0_r_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U11_p0_r_IN : STD_LOGIC; 
  signal NlwBufferSignal_IL1_delay_foward_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_delay_foward_IN : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U12_p1_r_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_NL_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U10_res_d_IN : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U12_p0_r_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U1_ready_IN : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U1_ready_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_bcast_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_NL_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U10_res_d_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U1_ready_IN : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U10_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_EL_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U9_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_f_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_IN : STD_LOGIC; 
  signal NlwBufferSignal_CU_b_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_b_IN : STD_LOGIC; 
  signal NlwBufferSignal_CU_b_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_b_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_NL_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U10_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node2_WL_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U10_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_WL_U9_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_cnt_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_cnt_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U10_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL2_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_io_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_io_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_WL_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_update_reg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IL1_update_reg_IN : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CU_u_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U9_d_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U9_d_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U9_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U9_res_d_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U10_d_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_state_FSM_FFd2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U8_sum_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U7_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U7_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_state_FSM_FFd2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U1_ready_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U7_fin_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U7_cnt_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node1_ACT_U7_cnt_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U8_sum_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Node3_ACT_U7_fin_CLK : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_ProtoComp35_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp40_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp46_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp51_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp58_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp63_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp58_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp65_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp66_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp69_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp69_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp72_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp35_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp76_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp72_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_153_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp79_CYINITVCC_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_154_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_155_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_156_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_149_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_150_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_151_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_152_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_145_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_146_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_147_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_148_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_141_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_142_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_143_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_144_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U3_Msub_Output_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_139_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_140_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_28_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp82_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp85_CYINITGND_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp46_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_109_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp79_CYINITVCC_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_110_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_111_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_112_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_105_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_106_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_107_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_108_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_101_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_102_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_103_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_104_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_97_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_98_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_99_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_100_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U3_Msub_Output_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_95_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_96_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_18_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_71_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp79_CYINITVCC_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_72_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_73_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_74_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_67_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_68_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_69_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_70_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_63_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_64_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_65_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_66_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_59_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_60_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_61_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_62_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U3_Msub_Output_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_57_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_58_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_33_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp79_CYINITVCC_3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_34_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_35_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_36_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_29_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_30_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_31_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_32_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_25_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_26_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_27_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_28_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U3_Msub_Output_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_19_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U10_d_2_20_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_6_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp40_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp40_CYINITGND_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp66_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_4_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_5_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp76_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_4_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp58_CYINITGND_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp40_CYINITGND_3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_6_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp40_CYINITGND_4_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_7_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp35_CYINITGND_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp58_CYINITGND_3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp85_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp89_CYINITVCC_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp82_CYINITGND_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp40_CYINITGND_5_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp82_CYINITGND_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_5_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_NL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_6_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp82_CYINITGND_3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_7_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL1_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_8_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_EL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp72_CYINITGND_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_9_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_10_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp40_CYINITGND_6_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp43_CYINITGND_8_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_ACT_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_11_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp54_CYINITGND_12_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node4_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node2_NL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_WL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IL2_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node3_NL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Node1_WL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED : STD_LOGIC; 
  signal Node3_WL_U9_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node2_NL_U9_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node3_NL_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node3_EL_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node3_WL_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node3_ACT_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node1_NL_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node1_ACT_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node2_ACT_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node2_ACT_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_U7_cnt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node4_U7_cnt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node4_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_U7_cnt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node3_EL_acc_f_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_acc_f_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal n2_n3_fr : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node4_U9_d : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal n2_nfr : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal n3_nfr : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node3_NL_acc_f_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_U7_cnt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node1_NL_acc_f_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal n3_n1_b : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal input2Node2 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_f_sel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal n3_n1_y : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal input1Node1 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_f_sel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node1_NL_acc_b_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal CU_cnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal IL1_U12_req_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Node3_EL_U9_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node2_ACT_acc_b_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_acc_b_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_acc_b_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_f_sel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node4_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node2_NL_acc_f_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_U9_d : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Node1_WL_U9_d : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal IL2_U9_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node1_NL_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_b_sel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node2_WL_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_f_sel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node2_WL_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_f_sel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node1_WL_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_U10_d : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal IL2_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_acc_f_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal ERROR_err_val : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_acc_f_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_b_sel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node1_WL_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_NL_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_U10_d : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal IL1_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal n0047 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal IL1_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_NL_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_NL_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_NL_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_U4_weight_reg : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_U2_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_U5_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_mult_w_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_mult_in : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_U8_sum : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_U8_sum : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_U8_sum : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_U8_sum : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_U10_d : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node2_ACT_U9_d : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node1_ACT_U9_d : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node1_WL_U10_d : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal n3_n1_br : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal n3_n2_br : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal input2_fwd_req : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal input1_fwd_req : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node3_ACT_f_sel : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal n0046 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal n0045 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal n0044 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Node1_NL_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_NL_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_omx_out : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_omx_out : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_omx_out : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_ACT_omx_out : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_ACT_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_NL_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_NL_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_NL_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_EL_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node1_WL_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL2_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal IL1_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_WL_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node2_WL_U4_Maccum_weight_reg_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_U5_Maccum_cnt_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node3_ACT_Result : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Node4_U7_GND_108_o_PWR_26_o_mux_2_OUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node2_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal IL1_U12_Result : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Node2_NL_U10_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal IL1_U9_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node3_NL_U9_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node1_NL_U9_d : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Node3_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Node1_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  Node1_NL_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_3_CLK,
      I => Node1_NL_Result_3_1,
      O => Node1_NL_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(3),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(4),
      O => Node1_NL_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp35_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X70Y108"
    )
    port map (
      O => NLW_ProtoComp35_CYINITGND_O_UNCONNECTED
    );
  Node1_NL_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_2_CLK,
      I => Node1_NL_Result_2_1,
      O => Node1_NL_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X70Y108"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_NL_U4_Maccum_weight_reg_cy_3_Q_19858,
      CO(2) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node1_NL_Result_3_1,
      O(2) => Node1_NL_Result_2_1,
      O(1) => Node1_NL_Result_1_1,
      O(0) => Node1_NL_Result_0_1,
      S(3) => Node1_NL_U4_Maccum_weight_reg_lut(3),
      S(2) => Node1_NL_U4_Maccum_weight_reg_lut(2),
      S(1) => Node1_NL_U4_Maccum_weight_reg_lut(1),
      S(0) => Node1_NL_U4_Maccum_weight_reg_lut(0)
    );
  Node1_NL_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node1_NL_U4_weight_reg(2),
      ADR4 => '1',
      ADR2 => Node1_ACT_acc_b_in(3),
      O => Node1_NL_U4_Maccum_weight_reg_lut(2)
    );
  Node1_NL_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_1_CLK,
      I => Node1_NL_Result_1_1,
      O => Node1_NL_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(1),
      ADR4 => '1',
      ADR3 => Node1_ACT_acc_b_in(2),
      O => Node1_NL_U4_Maccum_weight_reg_lut(1)
    );
  Node1_NL_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_0_CLK,
      I => Node1_NL_Result_0_1,
      O => Node1_NL_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y108",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(0),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(1),
      O => Node1_NL_U4_Maccum_weight_reg_lut(0)
    );
  Node1_NL_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_7_CLK,
      I => Node1_NL_Result_7_1,
      O => Node1_NL_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(7),
      ADR4 => '1',
      ADR5 => Node1_ACT_acc_b_in(8),
      O => Node1_NL_U4_Maccum_weight_reg_lut(7)
    );
  Node1_NL_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_6_CLK,
      I => Node1_NL_Result_6_1,
      O => Node1_NL_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X70Y109"
    )
    port map (
      CI => Node1_NL_U4_Maccum_weight_reg_cy_3_Q_19858,
      CYINIT => '0',
      CO(3) => Node1_NL_U4_Maccum_weight_reg_cy_7_Q_19867,
      CO(2) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node1_NL_Result_7_1,
      O(2) => Node1_NL_Result_6_1,
      O(1) => Node1_NL_Result_5_1,
      O(0) => Node1_NL_Result_4_1,
      S(3) => Node1_NL_U4_Maccum_weight_reg_lut(7),
      S(2) => Node1_NL_U4_Maccum_weight_reg_lut(6),
      S(1) => Node1_NL_U4_Maccum_weight_reg_lut(5),
      S(0) => Node1_NL_U4_Maccum_weight_reg_lut(4)
    );
  Node1_NL_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(6),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(7),
      O => Node1_NL_U4_Maccum_weight_reg_lut(6)
    );
  Node1_NL_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_5_CLK,
      I => Node1_NL_Result_5_1,
      O => Node1_NL_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(5),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(6),
      O => Node1_NL_U4_Maccum_weight_reg_lut(5)
    );
  Node1_NL_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_4_CLK,
      I => Node1_NL_Result_4_1,
      O => Node1_NL_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y109",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(4),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(5),
      O => Node1_NL_U4_Maccum_weight_reg_lut(4)
    );
  Node1_NL_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_11_CLK,
      I => Node1_NL_Result_11_1,
      O => Node1_NL_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(11),
      ADR4 => '1',
      ADR5 => Node1_ACT_acc_b_in(12),
      O => Node1_NL_U4_Maccum_weight_reg_lut(11)
    );
  Node1_NL_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_10_CLK,
      I => Node1_NL_Result_10_1,
      O => Node1_NL_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X70Y110"
    )
    port map (
      CI => Node1_NL_U4_Maccum_weight_reg_cy_7_Q_19867,
      CYINIT => '0',
      CO(3) => Node1_NL_U4_Maccum_weight_reg_cy_11_Q_19876,
      CO(2) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node1_NL_Result_11_1,
      O(2) => Node1_NL_Result_10_1,
      O(1) => Node1_NL_Result_9_1,
      O(0) => Node1_NL_Result_8_1,
      S(3) => Node1_NL_U4_Maccum_weight_reg_lut(11),
      S(2) => Node1_NL_U4_Maccum_weight_reg_lut(10),
      S(1) => Node1_NL_U4_Maccum_weight_reg_lut(9),
      S(0) => Node1_NL_U4_Maccum_weight_reg_lut(8)
    );
  Node1_NL_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(10),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(11),
      O => Node1_NL_U4_Maccum_weight_reg_lut(10)
    );
  Node1_NL_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_9_CLK,
      I => Node1_NL_Result_9_1,
      O => Node1_NL_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(9),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(10),
      O => Node1_NL_U4_Maccum_weight_reg_lut(9)
    );
  Node1_NL_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_8_CLK,
      I => Node1_NL_Result_8_1,
      O => Node1_NL_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y110",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(8),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(9),
      O => Node1_NL_U4_Maccum_weight_reg_lut(8)
    );
  Node1_NL_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_15_CLK,
      I => Node1_NL_Result_15_1,
      O => Node1_NL_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(15),
      ADR4 => '1',
      ADR5 => Node1_ACT_acc_b_in(16),
      O => Node1_NL_U4_Maccum_weight_reg_lut(15)
    );
  Node1_NL_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_14_CLK,
      I => Node1_NL_Result_14_1,
      O => Node1_NL_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X70Y111"
    )
    port map (
      CI => Node1_NL_U4_Maccum_weight_reg_cy_11_Q_19876,
      CYINIT => '0',
      CO(3) => Node1_NL_U4_Maccum_weight_reg_cy_15_Q_19885,
      CO(2) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node1_NL_Result_15_1,
      O(2) => Node1_NL_Result_14_1,
      O(1) => Node1_NL_Result_13_1,
      O(0) => Node1_NL_Result_12_1,
      S(3) => Node1_NL_U4_Maccum_weight_reg_lut(15),
      S(2) => Node1_NL_U4_Maccum_weight_reg_lut(14),
      S(1) => Node1_NL_U4_Maccum_weight_reg_lut(13),
      S(0) => Node1_NL_U4_Maccum_weight_reg_lut(12)
    );
  Node1_NL_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(14),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(15),
      O => Node1_NL_U4_Maccum_weight_reg_lut(14)
    );
  Node1_NL_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_13_CLK,
      I => Node1_NL_Result_13_1,
      O => Node1_NL_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(13),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(14),
      O => Node1_NL_U4_Maccum_weight_reg_lut(13)
    );
  Node1_NL_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_12_CLK,
      I => Node1_NL_Result_12_1,
      O => Node1_NL_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y111",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(12),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(13),
      O => Node1_NL_U4_Maccum_weight_reg_lut(12)
    );
  Node1_NL_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_19_CLK,
      I => Node1_NL_Result_19_1,
      O => Node1_NL_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node1_NL_U4_weight_reg(19),
      ADR4 => '1',
      ADR3 => Node1_ACT_acc_b_in(19),
      O => Node1_NL_U4_Maccum_weight_reg_lut(19)
    );
  Node1_NL_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_18_CLK,
      I => Node1_NL_Result_18_1,
      O => Node1_NL_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X70Y112"
    )
    port map (
      CI => Node1_NL_U4_Maccum_weight_reg_cy_15_Q_19885,
      CYINIT => '0',
      CO(3) => NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node1_NL_Result_19_1,
      O(2) => Node1_NL_Result_18_1,
      O(1) => Node1_NL_Result_17_1,
      O(0) => Node1_NL_Result_16_1,
      S(3) => Node1_NL_U4_Maccum_weight_reg_lut(19),
      S(2) => Node1_NL_U4_Maccum_weight_reg_lut(18),
      S(1) => Node1_NL_U4_Maccum_weight_reg_lut(17),
      S(0) => Node1_NL_U4_Maccum_weight_reg_lut(16)
    );
  Node1_NL_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(18),
      ADR4 => '1',
      ADR3 => Node1_ACT_acc_b_in(19),
      O => Node1_NL_U4_Maccum_weight_reg_lut(18)
    );
  Node1_NL_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_17_CLK,
      I => Node1_NL_Result_17_1,
      O => Node1_NL_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U4_weight_reg(17),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(18),
      O => Node1_NL_U4_Maccum_weight_reg_lut(17)
    );
  Node1_NL_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_NL_U4_weight_reg_16_CLK,
      I => Node1_NL_Result_16_1,
      O => Node1_NL_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node1_NL_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X70Y112",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U4_weight_reg(16),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(17),
      O => Node1_NL_U4_Maccum_weight_reg_lut(16)
    );
  Node3_WL_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_3_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node3_WL_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(3),
      ADR1 => Node3_WL_acc_f_in(3),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_139
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(3),
      ADR1 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp40_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X54Y132"
    )
    port map (
      O => NLW_ProtoComp40_CYINITGND_O_UNCONNECTED
    );
  Node3_WL_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_2_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node3_WL_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y132"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_19902,
      CO(2) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_139,
      S(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_154,
      S(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_161,
      S(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_168
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"0003000C0003000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(2),
      ADR4 => Node3_WL_acc_f_in(2),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_154
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(2),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node3_WL_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_1_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node3_WL_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(1),
      ADR0 => Node3_WL_acc_f_in(1),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_161
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(1),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node3_WL_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_0_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node3_WL_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"0012001200120012"
    )
    port map (
      ADR4 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(0),
      ADR0 => Node3_WL_acc_f_in(0),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_168
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y132",
      INIT => X"00300030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(0),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node3_WL_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_7_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node3_WL_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(7),
      ADR3 => Node3_WL_acc_f_in(7),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_179
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(7),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node3_WL_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_6_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node3_WL_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y133"
    )
    port map (
      CI => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_19902,
      CYINIT => '0',
      CO(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_19911,
      CO(2) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_179,
      S(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_194,
      S(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_201,
      S(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_208
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(6),
      ADR4 => Node3_WL_acc_f_in(6),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_194
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(6),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node3_WL_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_5_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node3_WL_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"0000141400001414"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(5),
      ADR2 => Node3_WL_acc_f_in(5),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_201
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(5),
      ADR3 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node3_WL_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_4_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node3_WL_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(4),
      ADR0 => Node3_WL_acc_f_in(4),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_208
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y133",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(4),
      ADR3 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node3_WL_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_11_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node3_WL_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"0005005000050050"
    )
    port map (
      ADR1 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(11),
      ADR4 => Node3_WL_acc_f_in(11),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_219
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(11),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node3_WL_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_10_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node3_WL_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y134"
    )
    port map (
      CI => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_19911,
      CYINIT => '0',
      CO(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_19920,
      CO(2) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_219,
      S(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_234,
      S(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_241,
      S(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_248
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(10),
      ADR4 => Node3_WL_acc_f_in(10),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_234
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(10),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node3_WL_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_9_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node3_WL_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(9),
      ADR0 => Node3_WL_acc_f_in(9),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_241
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(9),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node3_WL_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_8_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node3_WL_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(8),
      ADR0 => Node3_WL_acc_f_in(8),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_248
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y134",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(8),
      ADR3 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node3_WL_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_15_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node3_WL_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"0005005000050050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(15),
      ADR4 => Node3_WL_acc_f_in(15),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_259
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(15),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node3_WL_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_14_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node3_WL_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y135"
    )
    port map (
      CI => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_19920,
      CYINIT => '0',
      CO(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_19929,
      CO(2) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_259,
      S(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_274,
      S(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_281,
      S(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_288
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(14),
      ADR4 => Node3_WL_acc_f_in(14),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_274
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(14),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node3_WL_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_13_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node3_WL_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(13),
      ADR0 => Node3_WL_acc_f_in(13),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_281
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(13),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node3_WL_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_12_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node3_WL_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(12),
      ADR3 => Node3_WL_acc_f_in(12),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_288
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y135",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(12),
      ADR3 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node3_WL_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_19_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node3_WL_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => X"0000000000003C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => CU_u_0,
      ADR2 => Node3_WL_U2_cnt(19),
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_WL_acc_f_in(19),
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_299
    );
  Node3_WL_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_18_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node3_WL_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y136"
    )
    port map (
      CI => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_19929,
      CYINIT => '0',
      CO(3) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_299,
      S(2) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_312,
      S(1) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_319,
      S(0) => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_326
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(18),
      ADR4 => Node3_WL_acc_f_in(18),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_312
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(18),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node3_WL_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_17_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node3_WL_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(17),
      ADR0 => Node3_WL_acc_f_in(17),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_319
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_WL_U2_cnt(17),
      ADR4 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node3_WL_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_WL_U2_cnt_16_CLK,
      I => Node3_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node3_WL_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(16),
      ADR3 => Node3_WL_acc_f_in(16),
      ADR5 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_326
    );
  Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y136",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_WL_U2_cnt(16),
      ADR3 => '1',
      O => Node3_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node3_NL_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_3_CLK,
      I => Node3_NL_Result(3),
      O => Node3_NL_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(3),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(3),
      O => Node3_NL_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X69Y120"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_O_UNCONNECTED
    );
  Node3_NL_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_2_CLK,
      I => Node3_NL_Result(2),
      O => Node3_NL_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X69Y120"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_NL_U5_Maccum_cnt_cy_3_Q_19945,
      CO(2) => NLW_Node3_NL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node3_NL_Result(3),
      O(2) => Node3_NL_Result(2),
      O(1) => Node3_NL_Result(1),
      O(0) => Node3_NL_Result(0),
      S(3) => Node3_NL_U5_Maccum_cnt_lut(3),
      S(2) => Node3_NL_U5_Maccum_cnt_lut(2),
      S(1) => Node3_NL_U5_Maccum_cnt_lut(1),
      S(0) => Node3_NL_U5_Maccum_cnt_lut(0)
    );
  Node3_NL_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(2),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(2),
      O => Node3_NL_U5_Maccum_cnt_lut(2)
    );
  Node3_NL_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_1_CLK,
      I => Node3_NL_Result(1),
      O => Node3_NL_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node3_NL_U5_cnt(1),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(1),
      O => Node3_NL_U5_Maccum_cnt_lut(1)
    );
  Node3_NL_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_0_CLK,
      I => Node3_NL_Result(0),
      O => Node3_NL_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y120",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(0),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(0),
      O => Node3_NL_U5_Maccum_cnt_lut(0)
    );
  Node3_NL_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_7_CLK,
      I => Node3_NL_Result(7),
      O => Node3_NL_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(7),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(7),
      O => Node3_NL_U5_Maccum_cnt_lut(7)
    );
  Node3_NL_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_6_CLK,
      I => Node3_NL_Result(6),
      O => Node3_NL_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X69Y121"
    )
    port map (
      CI => Node3_NL_U5_Maccum_cnt_cy_3_Q_19945,
      CYINIT => '0',
      CO(3) => Node3_NL_U5_Maccum_cnt_cy_7_Q_19954,
      CO(2) => NLW_Node3_NL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node3_NL_Result(7),
      O(2) => Node3_NL_Result(6),
      O(1) => Node3_NL_Result(5),
      O(0) => Node3_NL_Result(4),
      S(3) => Node3_NL_U5_Maccum_cnt_lut(7),
      S(2) => Node3_NL_U5_Maccum_cnt_lut(6),
      S(1) => Node3_NL_U5_Maccum_cnt_lut(5),
      S(0) => Node3_NL_U5_Maccum_cnt_lut(4)
    );
  Node3_NL_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(6),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(6),
      O => Node3_NL_U5_Maccum_cnt_lut(6)
    );
  Node3_NL_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_5_CLK,
      I => Node3_NL_Result(5),
      O => Node3_NL_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node3_NL_U5_cnt(5),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(5),
      O => Node3_NL_U5_Maccum_cnt_lut(5)
    );
  Node3_NL_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_4_CLK,
      I => Node3_NL_Result(4),
      O => Node3_NL_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y121",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(4),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(4),
      O => Node3_NL_U5_Maccum_cnt_lut(4)
    );
  Node3_NL_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_11_CLK,
      I => Node3_NL_Result(11),
      O => Node3_NL_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(11),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(11),
      O => Node3_NL_U5_Maccum_cnt_lut(11)
    );
  Node3_NL_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_10_CLK,
      I => Node3_NL_Result(10),
      O => Node3_NL_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X69Y122"
    )
    port map (
      CI => Node3_NL_U5_Maccum_cnt_cy_7_Q_19954,
      CYINIT => '0',
      CO(3) => Node3_NL_U5_Maccum_cnt_cy_11_Q_19963,
      CO(2) => NLW_Node3_NL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node3_NL_Result(11),
      O(2) => Node3_NL_Result(10),
      O(1) => Node3_NL_Result(9),
      O(0) => Node3_NL_Result(8),
      S(3) => Node3_NL_U5_Maccum_cnt_lut(11),
      S(2) => Node3_NL_U5_Maccum_cnt_lut(10),
      S(1) => Node3_NL_U5_Maccum_cnt_lut(9),
      S(0) => Node3_NL_U5_Maccum_cnt_lut(8)
    );
  Node3_NL_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(10),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(10),
      O => Node3_NL_U5_Maccum_cnt_lut(10)
    );
  Node3_NL_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_9_CLK,
      I => Node3_NL_Result(9),
      O => Node3_NL_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(9),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(9),
      O => Node3_NL_U5_Maccum_cnt_lut(9)
    );
  Node3_NL_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_8_CLK,
      I => Node3_NL_Result(8),
      O => Node3_NL_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y122",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(8),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(8),
      O => Node3_NL_U5_Maccum_cnt_lut(8)
    );
  Node3_NL_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_15_CLK,
      I => Node3_NL_Result(15),
      O => Node3_NL_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(15),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(15),
      O => Node3_NL_U5_Maccum_cnt_lut(15)
    );
  Node3_NL_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_14_CLK,
      I => Node3_NL_Result(14),
      O => Node3_NL_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X69Y123"
    )
    port map (
      CI => Node3_NL_U5_Maccum_cnt_cy_11_Q_19963,
      CYINIT => '0',
      CO(3) => Node3_NL_U5_Maccum_cnt_cy_15_Q_19972,
      CO(2) => NLW_Node3_NL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node3_NL_Result(15),
      O(2) => Node3_NL_Result(14),
      O(1) => Node3_NL_Result(13),
      O(0) => Node3_NL_Result(12),
      S(3) => Node3_NL_U5_Maccum_cnt_lut(15),
      S(2) => Node3_NL_U5_Maccum_cnt_lut(14),
      S(1) => Node3_NL_U5_Maccum_cnt_lut(13),
      S(0) => Node3_NL_U5_Maccum_cnt_lut(12)
    );
  Node3_NL_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(14),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(14),
      O => Node3_NL_U5_Maccum_cnt_lut(14)
    );
  Node3_NL_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_13_CLK,
      I => Node3_NL_Result(13),
      O => Node3_NL_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(13),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(13),
      O => Node3_NL_U5_Maccum_cnt_lut(13)
    );
  Node3_NL_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_12_CLK,
      I => Node3_NL_Result(12),
      O => Node3_NL_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y123",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(12),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(12),
      O => Node3_NL_U5_Maccum_cnt_lut(12)
    );
  Node3_NL_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_19_CLK,
      I => Node3_NL_Result(19),
      O => Node3_NL_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node3_NL_U5_cnt(19),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(19),
      O => Node3_NL_U5_Maccum_cnt_lut(19)
    );
  Node3_NL_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_18_CLK,
      I => Node3_NL_Result(18),
      O => Node3_NL_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X69Y124"
    )
    port map (
      CI => Node3_NL_U5_Maccum_cnt_cy_15_Q_19972,
      CYINIT => '0',
      CO(3) => NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_NL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node3_NL_Result(19),
      O(2) => Node3_NL_Result(18),
      O(1) => Node3_NL_Result(17),
      O(0) => Node3_NL_Result(16),
      S(3) => Node3_NL_U5_Maccum_cnt_lut(19),
      S(2) => Node3_NL_U5_Maccum_cnt_lut(18),
      S(1) => Node3_NL_U5_Maccum_cnt_lut(17),
      S(0) => Node3_NL_U5_Maccum_cnt_lut(16)
    );
  Node3_NL_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(18),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(18),
      O => Node3_NL_U5_Maccum_cnt_lut(18)
    );
  Node3_NL_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_17_CLK,
      I => Node3_NL_Result(17),
      O => Node3_NL_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U5_cnt(17),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(17),
      O => Node3_NL_U5_Maccum_cnt_lut(17)
    );
  Node3_NL_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_acc_b_en,
      CLK => NlwBufferSignal_Node3_NL_U5_cnt_16_CLK,
      I => Node3_NL_Result(16),
      O => Node3_NL_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X69Y124",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(16),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(16),
      O => Node3_NL_U5_Maccum_cnt_lut(16)
    );
  Node3_EL_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_3_CLK,
      I => Node3_EL_Result_3_1,
      O => Node3_EL_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node3_EL_U4_weight_reg(3),
      ADR4 => '1',
      ADR3 => n3_n1_b(4),
      O => Node3_EL_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp46_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X63Y143"
    )
    port map (
      O => NLW_ProtoComp46_CYINITGND_O_UNCONNECTED
    );
  Node3_EL_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_2_CLK,
      I => Node3_EL_Result_2_1,
      O => Node3_EL_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X63Y143"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_EL_U4_Maccum_weight_reg_cy_3_Q_19989,
      CO(2) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node3_EL_Result_3_1,
      O(2) => Node3_EL_Result_2_1,
      O(1) => Node3_EL_Result_1_1,
      O(0) => Node3_EL_Result_0_1,
      S(3) => Node3_EL_U4_Maccum_weight_reg_lut(3),
      S(2) => Node3_EL_U4_Maccum_weight_reg_lut(2),
      S(1) => Node3_EL_U4_Maccum_weight_reg_lut(1),
      S(0) => Node3_EL_U4_Maccum_weight_reg_lut(0)
    );
  Node3_EL_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(2),
      ADR4 => '1',
      ADR0 => n3_n1_b(3),
      O => Node3_EL_U4_Maccum_weight_reg_lut(2)
    );
  Node3_EL_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_1_CLK,
      I => Node3_EL_Result_1_1,
      O => Node3_EL_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(1),
      ADR4 => '1',
      ADR0 => n3_n1_b(2),
      O => Node3_EL_U4_Maccum_weight_reg_lut(1)
    );
  Node3_EL_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_0_CLK,
      I => Node3_EL_Result_0_1,
      O => Node3_EL_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y143",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U4_weight_reg(0),
      ADR5 => '1',
      ADR4 => n3_n1_b(1),
      O => Node3_EL_U4_Maccum_weight_reg_lut(0)
    );
  Node3_EL_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_7_CLK,
      I => Node3_EL_Result_7_1,
      O => Node3_EL_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node3_EL_U4_weight_reg(7),
      ADR4 => '1',
      ADR3 => n3_n1_b(8),
      O => Node3_EL_U4_Maccum_weight_reg_lut(7)
    );
  Node3_EL_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_6_CLK,
      I => Node3_EL_Result_6_1,
      O => Node3_EL_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X63Y144"
    )
    port map (
      CI => Node3_EL_U4_Maccum_weight_reg_cy_3_Q_19989,
      CYINIT => '0',
      CO(3) => Node3_EL_U4_Maccum_weight_reg_cy_7_Q_19998,
      CO(2) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node3_EL_Result_7_1,
      O(2) => Node3_EL_Result_6_1,
      O(1) => Node3_EL_Result_5_1,
      O(0) => Node3_EL_Result_4_1,
      S(3) => Node3_EL_U4_Maccum_weight_reg_lut(7),
      S(2) => Node3_EL_U4_Maccum_weight_reg_lut(6),
      S(1) => Node3_EL_U4_Maccum_weight_reg_lut(5),
      S(0) => Node3_EL_U4_Maccum_weight_reg_lut(4)
    );
  Node3_EL_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(6),
      ADR4 => '1',
      ADR5 => n3_n1_b(7),
      O => Node3_EL_U4_Maccum_weight_reg_lut(6)
    );
  Node3_EL_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_5_CLK,
      I => Node3_EL_Result_5_1,
      O => Node3_EL_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(5),
      ADR4 => '1',
      ADR0 => n3_n1_b(6),
      O => Node3_EL_U4_Maccum_weight_reg_lut(5)
    );
  Node3_EL_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_4_CLK,
      I => Node3_EL_Result_4_1,
      O => Node3_EL_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y144",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U4_weight_reg(4),
      ADR5 => '1',
      ADR4 => n3_n1_b(5),
      O => Node3_EL_U4_Maccum_weight_reg_lut(4)
    );
  Node3_EL_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_11_CLK,
      I => Node3_EL_Result_11_1,
      O => Node3_EL_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node3_EL_U4_weight_reg(11),
      ADR4 => '1',
      ADR3 => n3_n1_b(12),
      O => Node3_EL_U4_Maccum_weight_reg_lut(11)
    );
  Node3_EL_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_10_CLK,
      I => Node3_EL_Result_10_1,
      O => Node3_EL_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X63Y145"
    )
    port map (
      CI => Node3_EL_U4_Maccum_weight_reg_cy_7_Q_19998,
      CYINIT => '0',
      CO(3) => Node3_EL_U4_Maccum_weight_reg_cy_11_Q_20007,
      CO(2) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node3_EL_Result_11_1,
      O(2) => Node3_EL_Result_10_1,
      O(1) => Node3_EL_Result_9_1,
      O(0) => Node3_EL_Result_8_1,
      S(3) => Node3_EL_U4_Maccum_weight_reg_lut(11),
      S(2) => Node3_EL_U4_Maccum_weight_reg_lut(10),
      S(1) => Node3_EL_U4_Maccum_weight_reg_lut(9),
      S(0) => Node3_EL_U4_Maccum_weight_reg_lut(8)
    );
  Node3_EL_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(10),
      ADR4 => '1',
      ADR5 => n3_n1_b(11),
      O => Node3_EL_U4_Maccum_weight_reg_lut(10)
    );
  Node3_EL_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_9_CLK,
      I => Node3_EL_Result_9_1,
      O => Node3_EL_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(9),
      ADR4 => '1',
      ADR0 => n3_n1_b(10),
      O => Node3_EL_U4_Maccum_weight_reg_lut(9)
    );
  Node3_EL_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_8_CLK,
      I => Node3_EL_Result_8_1,
      O => Node3_EL_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y145",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U4_weight_reg(8),
      ADR5 => '1',
      ADR4 => n3_n1_b(9),
      O => Node3_EL_U4_Maccum_weight_reg_lut(8)
    );
  Node3_EL_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_15_CLK,
      I => Node3_EL_Result_15_1,
      O => Node3_EL_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node3_EL_U4_weight_reg(15),
      ADR4 => '1',
      ADR3 => n3_n1_b(16),
      O => Node3_EL_U4_Maccum_weight_reg_lut(15)
    );
  Node3_EL_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_14_CLK,
      I => Node3_EL_Result_14_1,
      O => Node3_EL_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X63Y146"
    )
    port map (
      CI => Node3_EL_U4_Maccum_weight_reg_cy_11_Q_20007,
      CYINIT => '0',
      CO(3) => Node3_EL_U4_Maccum_weight_reg_cy_15_Q_20015,
      CO(2) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node3_EL_Result_15_1,
      O(2) => Node3_EL_Result_14_1,
      O(1) => Node3_EL_Result_13_1,
      O(0) => Node3_EL_Result_12_1,
      S(3) => Node3_EL_U4_Maccum_weight_reg_lut(15),
      S(2) => Node3_EL_U4_Maccum_weight_reg_lut(14),
      S(1) => Node3_EL_U4_Maccum_weight_reg_lut(13),
      S(0) => Node3_EL_U4_Maccum_weight_reg_lut(12)
    );
  Node3_EL_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(14),
      ADR4 => '1',
      ADR5 => n3_n1_b(15),
      O => Node3_EL_U4_Maccum_weight_reg_lut(14)
    );
  Node3_EL_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_13_CLK,
      I => Node3_EL_Result_13_1,
      O => Node3_EL_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(13),
      ADR4 => '1',
      ADR0 => n3_n1_b(14),
      O => Node3_EL_U4_Maccum_weight_reg_lut(13)
    );
  Node3_EL_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_12_CLK,
      I => Node3_EL_Result_12_1,
      O => Node3_EL_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y146",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U4_weight_reg(12),
      ADR5 => '1',
      ADR4 => n3_n1_b(13),
      O => Node3_EL_U4_Maccum_weight_reg_lut(12)
    );
  Node3_EL_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_19_CLK,
      I => Node3_EL_Result_19_1,
      O => Node3_EL_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U4_weight_reg(19),
      ADR4 => '1',
      ADR1 => n3_n1_b(19),
      O => Node3_EL_U4_Maccum_weight_reg_lut(19)
    );
  Node3_EL_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_18_CLK,
      I => Node3_EL_Result_18_1,
      O => Node3_EL_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X63Y147"
    )
    port map (
      CI => Node3_EL_U4_Maccum_weight_reg_cy_15_Q_20015,
      CYINIT => '0',
      CO(3) => NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node3_EL_Result_19_1,
      O(2) => Node3_EL_Result_18_1,
      O(1) => Node3_EL_Result_17_1,
      O(0) => Node3_EL_Result_16_1,
      S(3) => Node3_EL_U4_Maccum_weight_reg_lut(19),
      S(2) => Node3_EL_U4_Maccum_weight_reg_lut(18),
      S(1) => Node3_EL_U4_Maccum_weight_reg_lut(17),
      S(0) => Node3_EL_U4_Maccum_weight_reg_lut(16)
    );
  Node3_EL_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(18),
      ADR4 => '1',
      ADR3 => n3_n1_b(19),
      O => Node3_EL_U4_Maccum_weight_reg_lut(18)
    );
  Node3_EL_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_17_CLK,
      I => Node3_EL_Result_17_1,
      O => Node3_EL_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U4_weight_reg(17),
      ADR4 => '1',
      ADR0 => n3_n1_b(18),
      O => Node3_EL_U4_Maccum_weight_reg_lut(17)
    );
  Node3_EL_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_EL_U4_weight_reg_16_CLK,
      I => Node3_EL_Result_16_1,
      O => Node3_EL_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node3_EL_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X63Y147",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U4_weight_reg(16),
      ADR5 => '1',
      ADR4 => n3_n1_b(17),
      O => Node3_EL_U4_Maccum_weight_reg_lut(16)
    );
  Node4_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_3_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node4_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"77D888D8778D888D"
    )
    port map (
      ADR1 => Node4_U4_weight_reg(3),
      ADR3 => Node4_acc_f_reset1,
      ADR0 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(3),
      ADR4 => Node4_omx_out_3_0,
      ADR5 => N38,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_618
    );
  ProtoComp51_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X28Y106"
    )
    port map (
      O => NLW_ProtoComp51_CYINITGND_O_UNCONNECTED
    );
  Node4_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_2_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node4_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y106"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20032,
      CO(2) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q,
      O(3) => Node4_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node4_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node4_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node4_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_618,
      S(2) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_635,
      S(1) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_644,
      S(0) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_653
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"5FE45FB1A0E4A0B1"
    )
    port map (
      ADR2 => Node4_U4_weight_reg(2),
      ADR3 => Node4_acc_f_reset1,
      ADR0 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(2),
      ADR5 => Node4_omx_out_2_0,
      ADR4 => N40,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_635
    );
  Node4_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_1_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node4_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"0FFFF099F000F099"
    )
    port map (
      ADR5 => Node4_U4_weight_reg(1),
      ADR3 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(1),
      ADR2 => Node4_omx_out_1_0,
      ADR0 => N42,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_644
    );
  Node4_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_0_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node4_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"3C1E1E1E3C3C1E3C"
    )
    port map (
      ADR0 => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11_0,
      ADR1 => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B1,
      ADR4 => N140_0,
      ADR3 => Node4_f_sel(0),
      ADR5 => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B12,
      ADR2 => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_653
    );
  Node4_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_7_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node4_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"77B8778B88B8888B"
    )
    port map (
      ADR0 => Node4_U4_weight_reg(7),
      ADR3 => Node4_acc_f_reset1,
      ADR1 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(7),
      ADR5 => Node4_omx_out_7_0,
      ADR4 => N30,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_664
    );
  Node4_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_6_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node4_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y107"
    )
    port map (
      CI => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20032,
      CYINIT => '0',
      CO(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20053,
      CO(2) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q,
      O(3) => Node4_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node4_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node4_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node4_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_664,
      S(2) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_681,
      S(1) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_690,
      S(0) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_699
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"5AAA5AAAFC0CF303"
    )
    port map (
      ADR3 => Node4_U4_weight_reg(6),
      ADR5 => Node4_acc_f_reset1,
      ADR2 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(6),
      ADR0 => Node4_omx_out_6_0,
      ADR4 => N32,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_681
    );
  Node4_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_5_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node4_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"5E5BF4F1AEAB0401"
    )
    port map (
      ADR5 => Node4_U4_weight_reg(5),
      ADR0 => Node4_acc_f_reset1,
      ADR2 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(5),
      ADR4 => Node4_omx_out_5_0,
      ADR3 => N34,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_690
    );
  Node4_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_4_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node4_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"76DC67CDBA10AB01"
    )
    port map (
      ADR3 => Node4_U4_weight_reg(4),
      ADR1 => Node4_acc_f_reset1,
      ADR0 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(4),
      ADR5 => Node4_omx_out_4_0,
      ADR4 => N36,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_699
    );
  Node4_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_11_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node4_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"55EBFF41AAEB0041"
    )
    port map (
      ADR4 => Node4_U4_weight_reg(11),
      ADR3 => Node4_acc_f_reset1,
      ADR0 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(11),
      ADR5 => Node4_omx_out_11_0,
      ADR1 => N60,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_708
    );
  Node4_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_10_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node4_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y108"
    )
    port map (
      CI => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20053,
      CYINIT => '0',
      CO(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20070,
      CO(2) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q,
      O(3) => Node4_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node4_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node4_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node4_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_708,
      S(2) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_725,
      S(1) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_734,
      S(0) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_743
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"5FA05FA0ACACA3A3"
    )
    port map (
      ADR3 => Node4_U4_weight_reg(10),
      ADR2 => Node4_acc_f_reset1,
      ADR5 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(10),
      ADR0 => Node4_omx_out_10_0,
      ADR4 => N62,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_725
    );
  Node4_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_9_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node4_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"0FF9F0F9FF090009"
    )
    port map (
      ADR5 => Node4_U4_weight_reg(9),
      ADR3 => Node4_acc_f_reset1,
      ADR2 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(9),
      ADR4 => Node4_omx_out_9_0,
      ADR0 => N26,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_734
    );
  Node4_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_8_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node4_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"33CCFFA5CCCC00A5"
    )
    port map (
      ADR1 => Node4_U4_weight_reg(8),
      ADR3 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(8),
      ADR5 => Node4_omx_out_8_0,
      ADR0 => N28,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_743
    );
  Node4_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_15_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node4_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"33CCFF00CCCCA5A5"
    )
    port map (
      ADR1 => Node4_U4_weight_reg(15),
      ADR5 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(15),
      ADR3 => Node4_omx_out_15_0,
      ADR0 => N52,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_752
    );
  Node4_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_14_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node4_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y109"
    )
    port map (
      CI => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20070,
      CYINIT => '0',
      CO(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20091,
      CO(2) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q,
      O(3) => Node4_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node4_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node4_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node4_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_752,
      S(2) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_769,
      S(1) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_778,
      S(0) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_787
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"55AAAAAAFF00C3C3"
    )
    port map (
      ADR3 => Node4_U4_weight_reg(14),
      ADR5 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(14),
      ADR0 => Node4_omx_out_14_0,
      ADR2 => N54,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_769
    );
  Node4_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_13_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node4_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"5A5AAAAAF0F0CC33"
    )
    port map (
      ADR2 => Node4_U4_weight_reg(13),
      ADR5 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(13),
      ADR0 => Node4_omx_out_13_0,
      ADR3 => N56,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_778
    );
  Node4_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_12_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node4_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"33CCFFA5CCCC00A5"
    )
    port map (
      ADR1 => Node4_U4_weight_reg(12),
      ADR3 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(12),
      ADR5 => Node4_omx_out_12_0,
      ADR0 => N58,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_787
    );
  Node4_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_19_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node4_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"55EBFF41AAEB0041"
    )
    port map (
      ADR0 => Node4_acc_f_reset0,
      ADR3 => Node4_acc_f_reset1,
      ADR1 => N44,
      ADR2 => Node4_U2_cnt(19),
      ADR5 => Node4_omx_out_19_0,
      ADR4 => Node4_U4_weight_reg(19),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_793
    );
  Node4_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_18_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node4_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y110"
    )
    port map (
      CI => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20091,
      CYINIT => '0',
      CO(3) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q,
      O(3) => Node4_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node4_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node4_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node4_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_793,
      S(2) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_809,
      S(1) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_818,
      S(0) => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_827
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"33CCCCCCFFA500A5"
    )
    port map (
      ADR1 => Node4_U4_weight_reg(18),
      ADR3 => Node4_acc_f_reset1,
      ADR5 => Node4_acc_f_reset0,
      ADR0 => Node4_U2_cnt(18),
      ADR4 => Node4_omx_out_18_0,
      ADR2 => N46,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_809
    );
  Node4_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_17_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node4_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"0FF0F0F0FF009999"
    )
    port map (
      ADR3 => Node4_U4_weight_reg(17),
      ADR5 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(17),
      ADR2 => Node4_omx_out_17_0,
      ADR0 => N48,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_818
    );
  Node4_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => '0'
    )
    port map (
      CE => Node4_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node4_U2_cnt_16_CLK,
      I => Node4_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node4_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"6666AAAACCCCF00F"
    )
    port map (
      ADR1 => Node4_U4_weight_reg(16),
      ADR5 => Node4_acc_f_reset1,
      ADR4 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(16),
      ADR0 => Node4_omx_out_16_0,
      ADR3 => N50,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_827
    );
  Node2_NL_U1_U1_blk00000001_sig00000092_Node2_NL_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000059,
      O => Node2_NL_U1_U1_blk00000001_sig00000059_0
    );
  Node2_NL_U1_U1_blk00000001_sig00000092_Node2_NL_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000058,
      O => Node2_NL_U1_U1_blk00000001_sig00000058_0
    );
  Node2_NL_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_NL_mult_w_in(2),
      ADR2 => Node2_NL_mult_in(1),
      ADR4 => Node2_NL_mult_w_in(3),
      ADR0 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000007e
    );
  Node2_NL_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(2),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X57Y120"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_O_UNCONNECTED
    );
  Node2_NL_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y120"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_NL_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node2_NL_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node2_NL_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node2_NL_U1_U1_blk00000001_sig000000aa,
      O(3) => Node2_NL_U1_U1_blk00000001_sig00000059,
      O(2) => Node2_NL_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node2_NL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node2_NL_U1_U1_blk00000001_sig0000007e,
      S(2) => Node2_NL_U1_U1_blk00000001_sig0000007f,
      S(1) => Node2_NL_U1_U1_blk00000001_sig00000080,
      S(0) => Node2_NL_U1_U1_blk00000001_sig000000ab
    );
  Node2_NL_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(1),
      ADR4 => Node2_NL_mult_in(1),
      ADR3 => Node2_NL_mult_w_in(2),
      ADR2 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000007f
    );
  Node2_NL_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(1),
      ADR4 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a8
    );
  Node2_NL_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(0),
      ADR2 => Node2_NL_mult_in(1),
      ADR3 => Node2_NL_mult_w_in(1),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000080
    );
  Node2_NL_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(0),
      ADR2 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a9
    );
  Node2_NL_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_mult_w_in(0),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000ab
    );
  Node2_NL_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y120",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_mult_w_in(0),
      ADR4 => Node2_NL_mult_in(0),
      O => Node2_NL_U1_U1_blk00000001_sig000000aa
    );
  Node2_NL_U1_U1_blk00000001_sig0000008e_Node2_NL_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000005d,
      O => Node2_NL_U1_U1_blk00000001_sig0000005d_0
    );
  Node2_NL_U1_U1_blk00000001_sig0000008e_Node2_NL_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000005c,
      O => Node2_NL_U1_U1_blk00000001_sig0000005c_0
    );
  Node2_NL_U1_U1_blk00000001_sig0000008e_Node2_NL_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000005b,
      O => Node2_NL_U1_U1_blk00000001_sig0000005b_0
    );
  Node2_NL_U1_U1_blk00000001_sig0000008e_Node2_NL_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000005a,
      O => Node2_NL_U1_U1_blk00000001_sig0000005a_0
    );
  Node2_NL_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(6),
      ADR4 => Node2_NL_mult_in(1),
      ADR3 => Node2_NL_mult_w_in(7),
      ADR2 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000007a
    );
  Node2_NL_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(6),
      ADR4 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a3
    );
  Node2_NL_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y121"
    )
    port map (
      CI => Node2_NL_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node2_NL_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node2_NL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node2_NL_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node2_NL_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node2_NL_U1_U1_blk00000001_sig000000a6,
      O(3) => Node2_NL_U1_U1_blk00000001_sig0000005d,
      O(2) => Node2_NL_U1_U1_blk00000001_sig0000005c,
      O(1) => Node2_NL_U1_U1_blk00000001_sig0000005b,
      O(0) => Node2_NL_U1_U1_blk00000001_sig0000005a,
      S(3) => Node2_NL_U1_U1_blk00000001_sig0000007a,
      S(2) => Node2_NL_U1_U1_blk00000001_sig0000007b,
      S(1) => Node2_NL_U1_U1_blk00000001_sig0000007c,
      S(0) => Node2_NL_U1_U1_blk00000001_sig0000007d
    );
  Node2_NL_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_NL_mult_w_in(5),
      ADR3 => Node2_NL_mult_in(1),
      ADR1 => Node2_NL_mult_w_in(6),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000007b
    );
  Node2_NL_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_NL_mult_w_in(5),
      ADR3 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a4
    );
  Node2_NL_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(4),
      ADR2 => Node2_NL_mult_in(1),
      ADR4 => Node2_NL_mult_w_in(5),
      ADR3 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000007c
    );
  Node2_NL_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(4),
      ADR2 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a5
    );
  Node2_NL_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(3),
      ADR2 => Node2_NL_mult_in(1),
      ADR3 => Node2_NL_mult_w_in(4),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000007d
    );
  Node2_NL_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X57Y121",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(3),
      ADR2 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a6
    );
  Node2_NL_U1_U1_blk00000001_sig0000008a_Node2_NL_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000061,
      O => Node2_NL_U1_U1_blk00000001_sig00000061_0
    );
  Node2_NL_U1_U1_blk00000001_sig0000008a_Node2_NL_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000060,
      O => Node2_NL_U1_U1_blk00000001_sig00000060_0
    );
  Node2_NL_U1_U1_blk00000001_sig0000008a_Node2_NL_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000005f,
      O => Node2_NL_U1_U1_blk00000001_sig0000005f_0
    );
  Node2_NL_U1_U1_blk00000001_sig0000008a_Node2_NL_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000005e,
      O => Node2_NL_U1_U1_blk00000001_sig0000005e_0
    );
  Node2_NL_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(10),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => Node2_NL_mult_w_in(11),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000076
    );
  Node2_NL_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(10),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000009f
    );
  Node2_NL_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y122"
    )
    port map (
      CI => Node2_NL_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node2_NL_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node2_NL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node2_NL_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node2_NL_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node2_NL_U1_U1_blk00000001_sig000000a2,
      O(3) => Node2_NL_U1_U1_blk00000001_sig00000061,
      O(2) => Node2_NL_U1_U1_blk00000001_sig00000060,
      O(1) => Node2_NL_U1_U1_blk00000001_sig0000005f,
      O(0) => Node2_NL_U1_U1_blk00000001_sig0000005e,
      S(3) => Node2_NL_U1_U1_blk00000001_sig00000076,
      S(2) => Node2_NL_U1_U1_blk00000001_sig00000077,
      S(1) => Node2_NL_U1_U1_blk00000001_sig00000078,
      S(0) => Node2_NL_U1_U1_blk00000001_sig00000079
    );
  Node2_NL_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(10),
      ADR2 => Node2_NL_mult_in(0),
      ADR1 => Node2_NL_mult_w_in(9),
      ADR4 => Node2_NL_mult_in(1),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000077
    );
  Node2_NL_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_mult_w_in(9),
      ADR4 => Node2_NL_mult_in(1),
      O => Node2_NL_U1_U1_blk00000001_sig000000a0
    );
  Node2_NL_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(8),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => Node2_NL_mult_w_in(9),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000078
    );
  Node2_NL_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(8),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a1
    );
  Node2_NL_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(7),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => Node2_NL_mult_w_in(8),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000079
    );
  Node2_NL_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X57Y122",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(7),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig000000a2
    );
  Node2_NL_U1_U1_blk00000001_sig00000086_Node2_NL_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000065,
      O => Node2_NL_U1_U1_blk00000001_sig00000065_0
    );
  Node2_NL_U1_U1_blk00000001_sig00000086_Node2_NL_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000064,
      O => Node2_NL_U1_U1_blk00000001_sig00000064_0
    );
  Node2_NL_U1_U1_blk00000001_sig00000086_Node2_NL_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000063,
      O => Node2_NL_U1_U1_blk00000001_sig00000063_0
    );
  Node2_NL_U1_U1_blk00000001_sig00000086_Node2_NL_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000062,
      O => Node2_NL_U1_U1_blk00000001_sig00000062_0
    );
  Node2_NL_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_NL_mult_w_in(14),
      ADR4 => Node2_NL_mult_in(1),
      ADR0 => Node2_NL_mult_w_in(15),
      ADR2 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000072
    );
  Node2_NL_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(14),
      ADR4 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000009b
    );
  Node2_NL_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y123"
    )
    port map (
      CI => Node2_NL_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node2_NL_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node2_NL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node2_NL_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node2_NL_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node2_NL_U1_U1_blk00000001_sig0000009e,
      O(3) => Node2_NL_U1_U1_blk00000001_sig00000065,
      O(2) => Node2_NL_U1_U1_blk00000001_sig00000064,
      O(1) => Node2_NL_U1_U1_blk00000001_sig00000063,
      O(0) => Node2_NL_U1_U1_blk00000001_sig00000062,
      S(3) => Node2_NL_U1_U1_blk00000001_sig00000072,
      S(2) => Node2_NL_U1_U1_blk00000001_sig00000073,
      S(1) => Node2_NL_U1_U1_blk00000001_sig00000074,
      S(0) => Node2_NL_U1_U1_blk00000001_sig00000075
    );
  Node2_NL_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_NL_mult_w_in(13),
      ADR3 => Node2_NL_mult_in(1),
      ADR0 => Node2_NL_mult_w_in(14),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000073
    );
  Node2_NL_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_NL_mult_w_in(13),
      ADR3 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000009c
    );
  Node2_NL_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_NL_mult_w_in(12),
      ADR2 => Node2_NL_mult_in(1),
      ADR0 => Node2_NL_mult_w_in(13),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000074
    );
  Node2_NL_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(12),
      ADR2 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000009d
    );
  Node2_NL_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(11),
      ADR2 => Node2_NL_mult_in(1),
      ADR3 => Node2_NL_mult_w_in(12),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000075
    );
  Node2_NL_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y123",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(11),
      ADR2 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000009e
    );
  Node2_NL_U1_U1_blk00000001_sig00000082_Node2_NL_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000069,
      O => Node2_NL_U1_U1_blk00000001_sig00000069_0
    );
  Node2_NL_U1_U1_blk00000001_sig00000082_Node2_NL_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000068,
      O => Node2_NL_U1_U1_blk00000001_sig00000068_0
    );
  Node2_NL_U1_U1_blk00000001_sig00000082_Node2_NL_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000067,
      O => Node2_NL_U1_U1_blk00000001_sig00000067_0
    );
  Node2_NL_U1_U1_blk00000001_sig00000082_Node2_NL_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig00000066,
      O => Node2_NL_U1_U1_blk00000001_sig00000066_0
    );
  Node2_NL_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(18),
      ADR4 => Node2_NL_mult_in(1),
      ADR2 => Node2_NL_mult_w_in(19),
      ADR3 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000006e
    );
  Node2_NL_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"AAAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(18),
      ADR4 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000097
    );
  Node2_NL_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y124"
    )
    port map (
      CI => Node2_NL_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node2_NL_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node2_NL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U1_U1_blk00000001_sig00000097,
      DI(2) => Node2_NL_U1_U1_blk00000001_sig00000098,
      DI(1) => Node2_NL_U1_U1_blk00000001_sig00000099,
      DI(0) => Node2_NL_U1_U1_blk00000001_sig0000009a,
      O(3) => Node2_NL_U1_U1_blk00000001_sig00000069,
      O(2) => Node2_NL_U1_U1_blk00000001_sig00000068,
      O(1) => Node2_NL_U1_U1_blk00000001_sig00000067,
      O(0) => Node2_NL_U1_U1_blk00000001_sig00000066,
      S(3) => Node2_NL_U1_U1_blk00000001_sig0000006e,
      S(2) => Node2_NL_U1_U1_blk00000001_sig0000006f,
      S(1) => Node2_NL_U1_U1_blk00000001_sig00000070,
      S(0) => Node2_NL_U1_U1_blk00000001_sig00000071
    );
  Node2_NL_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(17),
      ADR4 => Node2_NL_mult_in(1),
      ADR2 => Node2_NL_mult_w_in(18),
      ADR3 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000006f
    );
  Node2_NL_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"AAAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_mult_w_in(17),
      ADR4 => Node2_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000098
    );
  Node2_NL_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(16),
      ADR3 => Node2_NL_mult_in(1),
      ADR4 => Node2_NL_mult_w_in(17),
      ADR2 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000070
    );
  Node2_NL_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_mult_w_in(16),
      ADR3 => Node2_NL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000099
    );
  Node2_NL_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(15),
      ADR4 => Node2_NL_mult_in(1),
      ADR1 => Node2_NL_mult_w_in(16),
      ADR2 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000071
    );
  Node2_NL_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y124",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_mult_w_in(15),
      ADR4 => Node2_NL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000009a
    );
  Node1_ACT_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_3_CLK,
      I => Node1_ACT_Result(3),
      O => Node1_ACT_U5_cnt(3),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(3),
      ADR4 => '1',
      ADR5 => Node1_ACT_acc_b_in(3),
      O => Node1_ACT_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X73Y100"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_1_O_UNCONNECTED
    );
  Node1_ACT_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_2_CLK,
      I => Node1_ACT_Result(2),
      O => Node1_ACT_U5_cnt(2),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y100"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_ACT_U5_Maccum_cnt_cy_3_Q_20169,
      CO(2) => NLW_Node1_ACT_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node1_ACT_Result(3),
      O(2) => Node1_ACT_Result(2),
      O(1) => Node1_ACT_Result(1),
      O(0) => Node1_ACT_Result(0),
      S(3) => Node1_ACT_U5_Maccum_cnt_lut(3),
      S(2) => Node1_ACT_U5_Maccum_cnt_lut(2),
      S(1) => Node1_ACT_U5_Maccum_cnt_lut(1),
      S(0) => Node1_ACT_U5_Maccum_cnt_lut(0)
    );
  Node1_ACT_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(2),
      ADR4 => '1',
      ADR3 => Node1_ACT_acc_b_in(2),
      O => Node1_ACT_U5_Maccum_cnt_lut(2)
    );
  Node1_ACT_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_1_CLK,
      I => Node1_ACT_Result(1),
      O => Node1_ACT_U5_cnt(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(1),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(1),
      O => Node1_ACT_U5_Maccum_cnt_lut(1)
    );
  Node1_ACT_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_0_CLK,
      I => Node1_ACT_Result(0),
      O => Node1_ACT_U5_cnt(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y100",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(0),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(0),
      O => Node1_ACT_U5_Maccum_cnt_lut(0)
    );
  Node1_ACT_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_7_CLK,
      I => Node1_ACT_Result(7),
      O => Node1_ACT_U5_cnt(7),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(7),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(7),
      O => Node1_ACT_U5_Maccum_cnt_lut(7)
    );
  Node1_ACT_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_6_CLK,
      I => Node1_ACT_Result(6),
      O => Node1_ACT_U5_cnt(6),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y101"
    )
    port map (
      CI => Node1_ACT_U5_Maccum_cnt_cy_3_Q_20169,
      CYINIT => '0',
      CO(3) => Node1_ACT_U5_Maccum_cnt_cy_7_Q_20174,
      CO(2) => NLW_Node1_ACT_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node1_ACT_Result(7),
      O(2) => Node1_ACT_Result(6),
      O(1) => Node1_ACT_Result(5),
      O(0) => Node1_ACT_Result(4),
      S(3) => Node1_ACT_U5_Maccum_cnt_lut(7),
      S(2) => Node1_ACT_U5_Maccum_cnt_lut(6),
      S(1) => Node1_ACT_U5_Maccum_cnt_lut(5),
      S(0) => Node1_ACT_U5_Maccum_cnt_lut(4)
    );
  Node1_ACT_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(6),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(6),
      O => Node1_ACT_U5_Maccum_cnt_lut(6)
    );
  Node1_ACT_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_5_CLK,
      I => Node1_ACT_Result(5),
      O => Node1_ACT_U5_cnt(5),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(5),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(5),
      O => Node1_ACT_U5_Maccum_cnt_lut(5)
    );
  Node1_ACT_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_4_CLK,
      I => Node1_ACT_Result(4),
      O => Node1_ACT_U5_cnt(4),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y101",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(4),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(4),
      O => Node1_ACT_U5_Maccum_cnt_lut(4)
    );
  Node1_ACT_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_11_CLK,
      I => Node1_ACT_Result(11),
      O => Node1_ACT_U5_cnt(11),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(11),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(11),
      O => Node1_ACT_U5_Maccum_cnt_lut(11)
    );
  Node1_ACT_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_10_CLK,
      I => Node1_ACT_Result(10),
      O => Node1_ACT_U5_cnt(10),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y102"
    )
    port map (
      CI => Node1_ACT_U5_Maccum_cnt_cy_7_Q_20174,
      CYINIT => '0',
      CO(3) => Node1_ACT_U5_Maccum_cnt_cy_11_Q_20179,
      CO(2) => NLW_Node1_ACT_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node1_ACT_Result(11),
      O(2) => Node1_ACT_Result(10),
      O(1) => Node1_ACT_Result(9),
      O(0) => Node1_ACT_Result(8),
      S(3) => Node1_ACT_U5_Maccum_cnt_lut(11),
      S(2) => Node1_ACT_U5_Maccum_cnt_lut(10),
      S(1) => Node1_ACT_U5_Maccum_cnt_lut(9),
      S(0) => Node1_ACT_U5_Maccum_cnt_lut(8)
    );
  Node1_ACT_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(10),
      ADR4 => '1',
      ADR5 => Node1_ACT_acc_b_in(10),
      O => Node1_ACT_U5_Maccum_cnt_lut(10)
    );
  Node1_ACT_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_9_CLK,
      I => Node1_ACT_Result(9),
      O => Node1_ACT_U5_cnt(9),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(9),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(9),
      O => Node1_ACT_U5_Maccum_cnt_lut(9)
    );
  Node1_ACT_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_8_CLK,
      I => Node1_ACT_Result(8),
      O => Node1_ACT_U5_cnt(8),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y102",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(8),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(8),
      O => Node1_ACT_U5_Maccum_cnt_lut(8)
    );
  Node1_ACT_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_15_CLK,
      I => Node1_ACT_Result(15),
      O => Node1_ACT_U5_cnt(15),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(15),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(15),
      O => Node1_ACT_U5_Maccum_cnt_lut(15)
    );
  Node1_ACT_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_14_CLK,
      I => Node1_ACT_Result(14),
      O => Node1_ACT_U5_cnt(14),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y103"
    )
    port map (
      CI => Node1_ACT_U5_Maccum_cnt_cy_11_Q_20179,
      CYINIT => '0',
      CO(3) => Node1_ACT_U5_Maccum_cnt_cy_15_Q_20184,
      CO(2) => NLW_Node1_ACT_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node1_ACT_Result(15),
      O(2) => Node1_ACT_Result(14),
      O(1) => Node1_ACT_Result(13),
      O(0) => Node1_ACT_Result(12),
      S(3) => Node1_ACT_U5_Maccum_cnt_lut(15),
      S(2) => Node1_ACT_U5_Maccum_cnt_lut(14),
      S(1) => Node1_ACT_U5_Maccum_cnt_lut(13),
      S(0) => Node1_ACT_U5_Maccum_cnt_lut(12)
    );
  Node1_ACT_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(14),
      ADR5 => '1',
      ADR4 => Node1_ACT_acc_b_in(14),
      O => Node1_ACT_U5_Maccum_cnt_lut(14)
    );
  Node1_ACT_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_13_CLK,
      I => Node1_ACT_Result(13),
      O => Node1_ACT_U5_cnt(13),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(13),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(13),
      O => Node1_ACT_U5_Maccum_cnt_lut(13)
    );
  Node1_ACT_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_12_CLK,
      I => Node1_ACT_Result(12),
      O => Node1_ACT_U5_cnt(12),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y103",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(12),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(12),
      O => Node1_ACT_U5_Maccum_cnt_lut(12)
    );
  Node1_ACT_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_19_CLK,
      I => Node1_ACT_Result(19),
      O => Node1_ACT_U5_cnt(19),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(19),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(19),
      O => Node1_ACT_U5_Maccum_cnt_lut(19)
    );
  Node1_ACT_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_18_CLK,
      I => Node1_ACT_Result(18),
      O => Node1_ACT_U5_cnt(18),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y104"
    )
    port map (
      CI => Node1_ACT_U5_Maccum_cnt_cy_15_Q_20184,
      CYINIT => '0',
      CO(3) => NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_ACT_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node1_ACT_Result(19),
      O(2) => Node1_ACT_Result(18),
      O(1) => Node1_ACT_Result(17),
      O(0) => Node1_ACT_Result(16),
      S(3) => Node1_ACT_U5_Maccum_cnt_lut(19),
      S(2) => Node1_ACT_U5_Maccum_cnt_lut(18),
      S(1) => Node1_ACT_U5_Maccum_cnt_lut(17),
      S(0) => Node1_ACT_U5_Maccum_cnt_lut(16)
    );
  Node1_ACT_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node1_ACT_U5_cnt(18),
      ADR4 => '1',
      ADR2 => Node1_ACT_acc_b_in(18),
      O => Node1_ACT_U5_Maccum_cnt_lut(18)
    );
  Node1_ACT_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_17_CLK,
      I => Node1_ACT_Result(17),
      O => Node1_ACT_U5_cnt(17),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U5_cnt(17),
      ADR4 => '1',
      ADR0 => Node1_ACT_acc_b_in(17),
      O => Node1_ACT_U5_Maccum_cnt_lut(17)
    );
  Node1_ACT_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node1_ACT_U5_cnt_16_CLK,
      I => Node1_ACT_Result(16),
      O => Node1_ACT_U5_cnt(16),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y104",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U5_cnt(16),
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_b_in(16),
      O => Node1_ACT_U5_Maccum_cnt_lut(16)
    );
  IL2_U1_U1_blk00000001_sig00000092_IL2_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000059,
      O => IL2_U1_U1_blk00000001_sig00000059_0
    );
  IL2_U1_U1_blk00000001_sig00000092_IL2_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000058,
      O => IL2_U1_U1_blk00000001_sig00000058_0
    );
  IL2_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => IL2_mult_w_in(2),
      ADR3 => IL2_mult_in(1),
      ADR4 => IL2_mult_w_in(3),
      ADR0 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000007e
    );
  IL2_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(2),
      ADR3 => IL2_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X57Y135"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_1_O_UNCONNECTED
    );
  IL2_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y135"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL2_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_IL2_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => IL2_U1_U1_blk00000001_sig000000a7,
      DI(2) => IL2_U1_U1_blk00000001_sig000000a8,
      DI(1) => IL2_U1_U1_blk00000001_sig000000a9,
      DI(0) => IL2_U1_U1_blk00000001_sig000000aa,
      O(3) => IL2_U1_U1_blk00000001_sig00000059,
      O(2) => IL2_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_IL2_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_IL2_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => IL2_U1_U1_blk00000001_sig0000007e,
      S(2) => IL2_U1_U1_blk00000001_sig0000007f,
      S(1) => IL2_U1_U1_blk00000001_sig00000080,
      S(0) => IL2_U1_U1_blk00000001_sig000000ab
    );
  IL2_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => IL2_mult_w_in(1),
      ADR3 => IL2_mult_in(1),
      ADR2 => IL2_mult_w_in(2),
      ADR0 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000007f
    );
  IL2_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => IL2_mult_w_in(1),
      ADR3 => IL2_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a8
    );
  IL2_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(0),
      ADR1 => IL2_mult_in(1),
      ADR3 => IL2_mult_w_in(1),
      ADR4 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000080
    );
  IL2_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(0),
      ADR1 => IL2_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a9
    );
  IL2_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL2_mult_w_in(0),
      ADR3 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig000000ab
    );
  IL2_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y135",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL2_mult_w_in(0),
      ADR3 => IL2_mult_in(0),
      O => IL2_U1_U1_blk00000001_sig000000aa
    );
  IL2_U1_U1_blk00000001_sig0000008e_IL2_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000005d,
      O => IL2_U1_U1_blk00000001_sig0000005d_0
    );
  IL2_U1_U1_blk00000001_sig0000008e_IL2_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000005c,
      O => IL2_U1_U1_blk00000001_sig0000005c_0
    );
  IL2_U1_U1_blk00000001_sig0000008e_IL2_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000005b,
      O => IL2_U1_U1_blk00000001_sig0000005b_0
    );
  IL2_U1_U1_blk00000001_sig0000008e_IL2_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000005a,
      O => IL2_U1_U1_blk00000001_sig0000005a_0
    );
  IL2_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(6),
      ADR2 => IL2_mult_in(1),
      ADR4 => IL2_mult_w_in(7),
      ADR1 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000007a
    );
  IL2_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(6),
      ADR2 => IL2_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a3
    );
  IL2_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y136"
    )
    port map (
      CI => IL2_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => IL2_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_IL2_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => IL2_U1_U1_blk00000001_sig000000a3,
      DI(2) => IL2_U1_U1_blk00000001_sig000000a4,
      DI(1) => IL2_U1_U1_blk00000001_sig000000a5,
      DI(0) => IL2_U1_U1_blk00000001_sig000000a6,
      O(3) => IL2_U1_U1_blk00000001_sig0000005d,
      O(2) => IL2_U1_U1_blk00000001_sig0000005c,
      O(1) => IL2_U1_U1_blk00000001_sig0000005b,
      O(0) => IL2_U1_U1_blk00000001_sig0000005a,
      S(3) => IL2_U1_U1_blk00000001_sig0000007a,
      S(2) => IL2_U1_U1_blk00000001_sig0000007b,
      S(1) => IL2_U1_U1_blk00000001_sig0000007c,
      S(0) => IL2_U1_U1_blk00000001_sig0000007d
    );
  IL2_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(5),
      ADR4 => IL2_mult_in(1),
      ADR2 => IL2_mult_w_in(6),
      ADR1 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000007b
    );
  IL2_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(5),
      ADR4 => IL2_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a4
    );
  IL2_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(4),
      ADR1 => IL2_mult_in(1),
      ADR2 => IL2_mult_w_in(5),
      ADR4 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000007c
    );
  IL2_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(4),
      ADR1 => IL2_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a5
    );
  IL2_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(3),
      ADR1 => IL2_mult_in(1),
      ADR3 => IL2_mult_w_in(4),
      ADR4 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000007d
    );
  IL2_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X57Y136",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(3),
      ADR1 => IL2_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a6
    );
  IL2_U1_U1_blk00000001_sig0000008a_IL2_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000061,
      O => IL2_U1_U1_blk00000001_sig00000061_0
    );
  IL2_U1_U1_blk00000001_sig0000008a_IL2_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000060,
      O => IL2_U1_U1_blk00000001_sig00000060_0
    );
  IL2_U1_U1_blk00000001_sig0000008a_IL2_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000005f,
      O => IL2_U1_U1_blk00000001_sig0000005f_0
    );
  IL2_U1_U1_blk00000001_sig0000008a_IL2_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000005e,
      O => IL2_U1_U1_blk00000001_sig0000005e_0
    );
  IL2_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => IL2_mult_w_in(10),
      ADR2 => IL2_mult_in(1),
      ADR3 => IL2_mult_w_in(11),
      ADR0 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000076
    );
  IL2_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => IL2_mult_w_in(10),
      ADR2 => IL2_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => IL2_U1_U1_blk00000001_sig0000009f
    );
  IL2_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y137"
    )
    port map (
      CI => IL2_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => IL2_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_IL2_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => IL2_U1_U1_blk00000001_sig0000009f,
      DI(2) => IL2_U1_U1_blk00000001_sig000000a0,
      DI(1) => IL2_U1_U1_blk00000001_sig000000a1,
      DI(0) => IL2_U1_U1_blk00000001_sig000000a2,
      O(3) => IL2_U1_U1_blk00000001_sig00000061,
      O(2) => IL2_U1_U1_blk00000001_sig00000060,
      O(1) => IL2_U1_U1_blk00000001_sig0000005f,
      O(0) => IL2_U1_U1_blk00000001_sig0000005e,
      S(3) => IL2_U1_U1_blk00000001_sig00000076,
      S(2) => IL2_U1_U1_blk00000001_sig00000077,
      S(1) => IL2_U1_U1_blk00000001_sig00000078,
      S(0) => IL2_U1_U1_blk00000001_sig00000079
    );
  IL2_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => IL2_mult_w_in(10),
      ADR0 => IL2_mult_in(0),
      ADR2 => IL2_mult_w_in(9),
      ADR3 => IL2_mult_in(1),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000077
    );
  IL2_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => IL2_mult_w_in(9),
      ADR3 => IL2_mult_in(1),
      O => IL2_U1_U1_blk00000001_sig000000a0
    );
  IL2_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(8),
      ADR2 => IL2_mult_in(1),
      ADR1 => IL2_mult_w_in(9),
      ADR4 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000078
    );
  IL2_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(8),
      ADR2 => IL2_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a1
    );
  IL2_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(7),
      ADR4 => IL2_mult_in(1),
      ADR3 => IL2_mult_w_in(8),
      ADR1 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000079
    );
  IL2_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X57Y137",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(7),
      ADR4 => IL2_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => IL2_U1_U1_blk00000001_sig000000a2
    );
  IL2_U1_U1_blk00000001_sig00000086_IL2_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000065,
      O => IL2_U1_U1_blk00000001_sig00000065_0
    );
  IL2_U1_U1_blk00000001_sig00000086_IL2_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000064,
      O => IL2_U1_U1_blk00000001_sig00000064_0
    );
  IL2_U1_U1_blk00000001_sig00000086_IL2_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000063,
      O => IL2_U1_U1_blk00000001_sig00000063_0
    );
  IL2_U1_U1_blk00000001_sig00000086_IL2_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000062,
      O => IL2_U1_U1_blk00000001_sig00000062_0
    );
  IL2_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(14),
      ADR3 => IL2_mult_in(1),
      ADR4 => IL2_mult_w_in(15),
      ADR1 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000072
    );
  IL2_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(14),
      ADR3 => IL2_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig0000009b
    );
  IL2_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y138"
    )
    port map (
      CI => IL2_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => IL2_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_IL2_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => IL2_U1_U1_blk00000001_sig0000009b,
      DI(2) => IL2_U1_U1_blk00000001_sig0000009c,
      DI(1) => IL2_U1_U1_blk00000001_sig0000009d,
      DI(0) => IL2_U1_U1_blk00000001_sig0000009e,
      O(3) => IL2_U1_U1_blk00000001_sig00000065,
      O(2) => IL2_U1_U1_blk00000001_sig00000064,
      O(1) => IL2_U1_U1_blk00000001_sig00000063,
      O(0) => IL2_U1_U1_blk00000001_sig00000062,
      S(3) => IL2_U1_U1_blk00000001_sig00000072,
      S(2) => IL2_U1_U1_blk00000001_sig00000073,
      S(1) => IL2_U1_U1_blk00000001_sig00000074,
      S(0) => IL2_U1_U1_blk00000001_sig00000075
    );
  IL2_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => IL2_mult_w_in(13),
      ADR3 => IL2_mult_in(1),
      ADR2 => IL2_mult_w_in(14),
      ADR4 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000073
    );
  IL2_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"AA00AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => IL2_mult_w_in(13),
      ADR3 => IL2_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig0000009c
    );
  IL2_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(12),
      ADR1 => IL2_mult_in(1),
      ADR4 => IL2_mult_w_in(13),
      ADR2 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000074
    );
  IL2_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(12),
      ADR1 => IL2_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig0000009d
    );
  IL2_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(11),
      ADR1 => IL2_mult_in(1),
      ADR3 => IL2_mult_w_in(12),
      ADR4 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000075
    );
  IL2_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y138",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL2_mult_w_in(11),
      ADR1 => IL2_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig0000009e
    );
  IL2_U1_U1_blk00000001_sig00000082_IL2_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000069,
      O => IL2_U1_U1_blk00000001_sig00000069_0
    );
  IL2_U1_U1_blk00000001_sig00000082_IL2_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000068,
      O => IL2_U1_U1_blk00000001_sig00000068_0
    );
  IL2_U1_U1_blk00000001_sig00000082_IL2_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000067,
      O => IL2_U1_U1_blk00000001_sig00000067_0
    );
  IL2_U1_U1_blk00000001_sig00000082_IL2_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig00000066,
      O => IL2_U1_U1_blk00000001_sig00000066_0
    );
  IL2_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(18),
      ADR4 => IL2_mult_in(1),
      ADR2 => IL2_mult_w_in(19),
      ADR1 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000006e
    );
  IL2_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL2_mult_w_in(18),
      ADR4 => IL2_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => IL2_U1_U1_blk00000001_sig00000097
    );
  IL2_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y139"
    )
    port map (
      CI => IL2_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => IL2_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_IL2_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => IL2_U1_U1_blk00000001_sig00000097,
      DI(2) => IL2_U1_U1_blk00000001_sig00000098,
      DI(1) => IL2_U1_U1_blk00000001_sig00000099,
      DI(0) => IL2_U1_U1_blk00000001_sig0000009a,
      O(3) => IL2_U1_U1_blk00000001_sig00000069,
      O(2) => IL2_U1_U1_blk00000001_sig00000068,
      O(1) => IL2_U1_U1_blk00000001_sig00000067,
      O(0) => IL2_U1_U1_blk00000001_sig00000066,
      S(3) => IL2_U1_U1_blk00000001_sig0000006e,
      S(2) => IL2_U1_U1_blk00000001_sig0000006f,
      S(1) => IL2_U1_U1_blk00000001_sig00000070,
      S(0) => IL2_U1_U1_blk00000001_sig00000071
    );
  IL2_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => IL2_mult_w_in(17),
      ADR0 => IL2_mult_in(1),
      ADR4 => IL2_mult_w_in(18),
      ADR2 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000006f
    );
  IL2_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => IL2_mult_w_in(17),
      ADR0 => IL2_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig00000098
    );
  IL2_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => IL2_mult_w_in(16),
      ADR0 => IL2_mult_in(1),
      ADR4 => IL2_mult_w_in(17),
      ADR2 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000070
    );
  IL2_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => IL2_mult_w_in(16),
      ADR0 => IL2_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL2_U1_U1_blk00000001_sig00000099
    );
  IL2_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => IL2_mult_w_in(15),
      ADR0 => IL2_mult_in(1),
      ADR3 => IL2_mult_w_in(16),
      ADR2 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig00000071
    );
  IL2_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y139",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => IL2_mult_w_in(15),
      ADR0 => IL2_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => IL2_U1_U1_blk00000001_sig0000009a
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_3_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_3_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_2_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_2_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_1_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_1_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_0_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_0_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"0FF0F05A0FF0E15A"
    )
    port map (
      ADR2 => Node1_NL_acc_b_in(3),
      ADR3 => N78_0,
      ADR0 => Node4_U6_x_addr_1,
      ADR1 => Node4_U6_x_addr_2,
      ADR4 => Node4_U6_x_addr_0,
      ADR5 => Node4_U6_x_addr_3,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_1310
    );
  ProtoComp58_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X15Y104"
    )
    port map (
      O => NLW_ProtoComp58_CYINITGND_O_UNCONNECTED
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y104"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_20246,
      CO(2) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q,
      O(3) => Node4_U8_a_19_b_19_add_0_OUT_3_Q,
      O(2) => Node4_U8_a_19_b_19_add_0_OUT_2_Q,
      O(1) => Node4_U8_a_19_b_19_add_0_OUT_1_Q,
      O(0) => Node4_U8_a_19_b_19_add_0_OUT_0_Q,
      S(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_1310,
      S(2) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_1324,
      S(1) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_1328,
      S(0) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_1332
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(2),
      ADR5 => Node4_in1_14_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_1324
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(1),
      ADR5 => Node4_in1_1_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_1328
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"0B1A4F5E0B0B4F4F"
    )
    port map (
      ADR4 => N114_0,
      ADR2 => N113,
      ADR1 => Node4_U6_x_addr_1,
      ADR5 => Node4_U6_x_addr_2,
      ADR0 => Node4_U6_x_addr_0,
      ADR3 => Node4_U6_x_addr_3,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_1332
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_7_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_7_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_6_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_6_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_5_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_5_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_4_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_4_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(7),
      ADR5 => Node4_in1_14_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_1340
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y105"
    )
    port map (
      CI => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_20246,
      CYINIT => '0',
      CO(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_20251,
      CO(2) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q,
      O(3) => Node4_U8_a_19_b_19_add_0_OUT_7_Q,
      O(2) => Node4_U8_a_19_b_19_add_0_OUT_6_Q,
      O(1) => Node4_U8_a_19_b_19_add_0_OUT_5_Q,
      O(0) => Node4_U8_a_19_b_19_add_0_OUT_4_Q,
      S(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_1340,
      S(2) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_1350,
      S(1) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_1358,
      S(0) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_1362
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"5A5A5A5AA5A5AA9A"
    )
    port map (
      ADR0 => Node1_NL_acc_b_in(6),
      ADR2 => N78_0,
      ADR4 => Node4_U6_x_addr_1,
      ADR1 => Node4_U6_x_addr_2,
      ADR5 => Node4_U6_x_addr_0,
      ADR3 => Node4_U6_x_addr_3,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_1350
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(5),
      ADR5 => Node4_in1_1_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_1358
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"FF33FF3D00CC00C2"
    )
    port map (
      ADR5 => Node1_NL_acc_b_in(4),
      ADR2 => Node4_U7_cnt(0),
      ADR4 => Node4_U7_cnt(1),
      ADR1 => Node4_U6_x_addr_1,
      ADR3 => Node4_U6_x_addr_0,
      ADR0 => Node4_U6_x_addr_3,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_1362
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_11_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_11_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_10_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_10_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_9_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_9_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_8_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_8_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"CCCC3636CCCCC9CC"
    )
    port map (
      ADR1 => Node1_NL_acc_b_in(11),
      ADR0 => Node4_U7_cnt(0),
      ADR2 => Node4_U7_cnt(1),
      ADR5 => Node4_U6_x_addr_1,
      ADR4 => Node4_U6_x_addr_0,
      ADR3 => Node4_U6_x_addr_3,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_1370
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y106"
    )
    port map (
      CI => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_20251,
      CYINIT => '0',
      CO(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_20256,
      CO(2) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q,
      O(3) => Node4_U8_a_19_b_19_add_0_OUT_11_Q,
      O(2) => Node4_U8_a_19_b_19_add_0_OUT_10_Q,
      O(1) => Node4_U8_a_19_b_19_add_0_OUT_9_Q,
      O(0) => Node4_U8_a_19_b_19_add_0_OUT_8_Q,
      S(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_1370,
      S(2) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_1384,
      S(1) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_1392,
      S(0) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_1396
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"666699996666CCC6"
    )
    port map (
      ADR1 => Node1_NL_acc_b_in(10),
      ADR0 => N78_0,
      ADR5 => Node4_U6_x_addr_1,
      ADR3 => Node4_U6_x_addr_2,
      ADR4 => Node4_U6_x_addr_0,
      ADR2 => Node4_U6_x_addr_3,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_1384
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(9),
      ADR5 => Node4_in1_1_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_1392
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"5A5AA5F05A4BA5F0"
    )
    port map (
      ADR2 => Node1_NL_acc_b_in(8),
      ADR4 => N78_0,
      ADR3 => Node4_U6_x_addr_1,
      ADR5 => Node4_U6_x_addr_2,
      ADR0 => Node4_U6_x_addr_0,
      ADR1 => Node4_U6_x_addr_3,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_1396
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_15_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_15_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_14_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_14_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_13_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_13_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_12_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_12_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => Node1_NL_acc_b_in(15),
      ADR3 => Node4_in1_10_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_1404
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y107"
    )
    port map (
      CI => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_20256,
      CYINIT => '0',
      CO(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_20262,
      CO(2) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q,
      O(3) => Node4_U8_a_19_b_19_add_0_OUT_15_Q,
      O(2) => Node4_U8_a_19_b_19_add_0_OUT_14_Q,
      O(1) => Node4_U8_a_19_b_19_add_0_OUT_13_Q,
      O(0) => Node4_U8_a_19_b_19_add_0_OUT_12_Q,
      S(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_1404,
      S(2) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_1414,
      S(1) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_1418,
      S(0) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_1422
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node1_NL_acc_b_in(14),
      ADR4 => Node4_in1_14_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_1414
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(13),
      ADR0 => Node4_in1_10_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_1418
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"55555555AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => Node1_NL_acc_b_in(12),
      ADR0 => Node4_in1_10_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_1422
    );
  Node4_U8_a_19_b_19_add_0_OUT_19_Node4_U8_a_19_b_19_add_0_OUT_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_19_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_19_0
    );
  Node4_U8_a_19_b_19_add_0_OUT_19_Node4_U8_a_19_b_19_add_0_OUT_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_18_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_18_0
    );
  Node4_U8_a_19_b_19_add_0_OUT_19_Node4_U8_a_19_b_19_add_0_OUT_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_17_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_17_0
    );
  Node4_U8_a_19_b_19_add_0_OUT_19_Node4_U8_a_19_b_19_add_0_OUT_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_a_19_b_19_add_0_OUT_16_Q,
      O => Node4_U8_a_19_b_19_add_0_OUT_16_0
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(19),
      ADR1 => Node4_in1_16_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_1425
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y108"
    )
    port map (
      CI => Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_20262,
      CYINIT => '0',
      CO(3) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q,
      O(3) => Node4_U8_a_19_b_19_add_0_OUT_19_Q,
      O(2) => Node4_U8_a_19_b_19_add_0_OUT_18_Q,
      O(1) => Node4_U8_a_19_b_19_add_0_OUT_17_Q,
      O(0) => Node4_U8_a_19_b_19_add_0_OUT_16_Q,
      S(3) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_1425,
      S(2) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_1434,
      S(1) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_1438,
      S(0) => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_1442
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(18),
      ADR1 => Node4_in1_16_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_1434
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_acc_b_in(17),
      ADR1 => Node4_in1_16_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_1438
    );
  Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(16),
      ADR1 => Node4_in1_16_Q,
      O => Node4_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_1442
    );
  Node2_WL_U1_U1_blk00000001_sig00000092_Node2_WL_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000059,
      O => Node2_WL_U1_U1_blk00000001_sig00000059_0
    );
  Node2_WL_U1_U1_blk00000001_sig00000092_Node2_WL_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000058,
      O => Node2_WL_U1_U1_blk00000001_sig00000058_0
    );
  Node2_WL_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(2),
      ADR4 => Node2_WL_mult_in(1),
      ADR2 => Node2_WL_mult_w_in(3),
      ADR1 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000007e
    );
  Node2_WL_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(2),
      ADR4 => Node2_WL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X56Y133"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_2_O_UNCONNECTED
    );
  Node2_WL_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y133"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_WL_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node2_WL_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node2_WL_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node2_WL_U1_U1_blk00000001_sig000000aa,
      O(3) => Node2_WL_U1_U1_blk00000001_sig00000059,
      O(2) => Node2_WL_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node2_WL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node2_WL_U1_U1_blk00000001_sig0000007e,
      S(2) => Node2_WL_U1_U1_blk00000001_sig0000007f,
      S(1) => Node2_WL_U1_U1_blk00000001_sig00000080,
      S(0) => Node2_WL_U1_U1_blk00000001_sig000000ab
    );
  Node2_WL_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_WL_mult_w_in(1),
      ADR4 => Node2_WL_mult_in(1),
      ADR3 => Node2_WL_mult_w_in(2),
      ADR0 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000007f
    );
  Node2_WL_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_WL_mult_w_in(1),
      ADR4 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a8
    );
  Node2_WL_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_WL_mult_w_in(0),
      ADR0 => Node2_WL_mult_in(1),
      ADR2 => Node2_WL_mult_w_in(1),
      ADR4 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000080
    );
  Node2_WL_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_WL_mult_w_in(0),
      ADR0 => Node2_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a9
    );
  Node2_WL_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_mult_w_in(0),
      ADR3 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000ab
    );
  Node2_WL_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y133",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_mult_w_in(0),
      ADR3 => Node2_WL_mult_in(0),
      O => Node2_WL_U1_U1_blk00000001_sig000000aa
    );
  Node2_WL_U1_U1_blk00000001_sig0000008e_Node2_WL_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000005d,
      O => Node2_WL_U1_U1_blk00000001_sig0000005d_0
    );
  Node2_WL_U1_U1_blk00000001_sig0000008e_Node2_WL_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000005c,
      O => Node2_WL_U1_U1_blk00000001_sig0000005c_0
    );
  Node2_WL_U1_U1_blk00000001_sig0000008e_Node2_WL_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000005b,
      O => Node2_WL_U1_U1_blk00000001_sig0000005b_0
    );
  Node2_WL_U1_U1_blk00000001_sig0000008e_Node2_WL_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000005a,
      O => Node2_WL_U1_U1_blk00000001_sig0000005a_0
    );
  Node2_WL_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_WL_mult_w_in(6),
      ADR0 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(7),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000007a
    );
  Node2_WL_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_WL_mult_w_in(6),
      ADR0 => Node2_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a3
    );
  Node2_WL_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y134"
    )
    port map (
      CI => Node2_WL_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node2_WL_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node2_WL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node2_WL_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node2_WL_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node2_WL_U1_U1_blk00000001_sig000000a6,
      O(3) => Node2_WL_U1_U1_blk00000001_sig0000005d,
      O(2) => Node2_WL_U1_U1_blk00000001_sig0000005c,
      O(1) => Node2_WL_U1_U1_blk00000001_sig0000005b,
      O(0) => Node2_WL_U1_U1_blk00000001_sig0000005a,
      S(3) => Node2_WL_U1_U1_blk00000001_sig0000007a,
      S(2) => Node2_WL_U1_U1_blk00000001_sig0000007b,
      S(1) => Node2_WL_U1_U1_blk00000001_sig0000007c,
      S(0) => Node2_WL_U1_U1_blk00000001_sig0000007d
    );
  Node2_WL_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_WL_mult_w_in(5),
      ADR2 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(6),
      ADR3 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000007b
    );
  Node2_WL_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_WL_mult_w_in(5),
      ADR2 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a4
    );
  Node2_WL_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_WL_mult_w_in(4),
      ADR2 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(5),
      ADR3 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000007c
    );
  Node2_WL_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_WL_mult_w_in(4),
      ADR2 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a5
    );
  Node2_WL_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(3),
      ADR2 => Node2_WL_mult_in(1),
      ADR1 => Node2_WL_mult_w_in(4),
      ADR4 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000007d
    );
  Node2_WL_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X56Y134",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(3),
      ADR2 => Node2_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a6
    );
  Node2_WL_U1_U1_blk00000001_sig0000008a_Node2_WL_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000061,
      O => Node2_WL_U1_U1_blk00000001_sig00000061_0
    );
  Node2_WL_U1_U1_blk00000001_sig0000008a_Node2_WL_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000060,
      O => Node2_WL_U1_U1_blk00000001_sig00000060_0
    );
  Node2_WL_U1_U1_blk00000001_sig0000008a_Node2_WL_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000005f,
      O => Node2_WL_U1_U1_blk00000001_sig0000005f_0
    );
  Node2_WL_U1_U1_blk00000001_sig0000008a_Node2_WL_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000005e,
      O => Node2_WL_U1_U1_blk00000001_sig0000005e_0
    );
  Node2_WL_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_WL_mult_w_in(10),
      ADR0 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(11),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000076
    );
  Node2_WL_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_WL_mult_w_in(10),
      ADR0 => Node2_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000009f
    );
  Node2_WL_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y135"
    )
    port map (
      CI => Node2_WL_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node2_WL_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node2_WL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node2_WL_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node2_WL_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node2_WL_U1_U1_blk00000001_sig000000a2,
      O(3) => Node2_WL_U1_U1_blk00000001_sig00000061,
      O(2) => Node2_WL_U1_U1_blk00000001_sig00000060,
      O(1) => Node2_WL_U1_U1_blk00000001_sig0000005f,
      O(0) => Node2_WL_U1_U1_blk00000001_sig0000005e,
      S(3) => Node2_WL_U1_U1_blk00000001_sig00000076,
      S(2) => Node2_WL_U1_U1_blk00000001_sig00000077,
      S(1) => Node2_WL_U1_U1_blk00000001_sig00000078,
      S(0) => Node2_WL_U1_U1_blk00000001_sig00000079
    );
  Node2_WL_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_WL_mult_w_in(10),
      ADR2 => Node2_WL_mult_in(0),
      ADR3 => Node2_WL_mult_w_in(9),
      ADR0 => Node2_WL_mult_in(1),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000077
    );
  Node2_WL_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_mult_w_in(9),
      ADR0 => Node2_WL_mult_in(1),
      O => Node2_WL_U1_U1_blk00000001_sig000000a0
    );
  Node2_WL_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_WL_mult_w_in(8),
      ADR0 => Node2_WL_mult_in(1),
      ADR3 => Node2_WL_mult_w_in(9),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000078
    );
  Node2_WL_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node2_WL_mult_w_in(8),
      ADR0 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a1
    );
  Node2_WL_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_WL_mult_w_in(7),
      ADR0 => Node2_WL_mult_in(1),
      ADR3 => Node2_WL_mult_w_in(8),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000079
    );
  Node2_WL_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X56Y135",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node2_WL_mult_w_in(7),
      ADR0 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig000000a2
    );
  Node2_WL_U1_U1_blk00000001_sig00000086_Node2_WL_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000065,
      O => Node2_WL_U1_U1_blk00000001_sig00000065_0
    );
  Node2_WL_U1_U1_blk00000001_sig00000086_Node2_WL_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000064,
      O => Node2_WL_U1_U1_blk00000001_sig00000064_0
    );
  Node2_WL_U1_U1_blk00000001_sig00000086_Node2_WL_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000063,
      O => Node2_WL_U1_U1_blk00000001_sig00000063_0
    );
  Node2_WL_U1_U1_blk00000001_sig00000086_Node2_WL_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000062,
      O => Node2_WL_U1_U1_blk00000001_sig00000062_0
    );
  Node2_WL_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(14),
      ADR1 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(15),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000072
    );
  Node2_WL_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(14),
      ADR1 => Node2_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000009b
    );
  Node2_WL_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y136"
    )
    port map (
      CI => Node2_WL_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node2_WL_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node2_WL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node2_WL_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node2_WL_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node2_WL_U1_U1_blk00000001_sig0000009e,
      O(3) => Node2_WL_U1_U1_blk00000001_sig00000065,
      O(2) => Node2_WL_U1_U1_blk00000001_sig00000064,
      O(1) => Node2_WL_U1_U1_blk00000001_sig00000063,
      O(0) => Node2_WL_U1_U1_blk00000001_sig00000062,
      S(3) => Node2_WL_U1_U1_blk00000001_sig00000072,
      S(2) => Node2_WL_U1_U1_blk00000001_sig00000073,
      S(1) => Node2_WL_U1_U1_blk00000001_sig00000074,
      S(0) => Node2_WL_U1_U1_blk00000001_sig00000075
    );
  Node2_WL_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(13),
      ADR1 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(14),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000073
    );
  Node2_WL_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(13),
      ADR1 => Node2_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000009c
    );
  Node2_WL_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_WL_mult_w_in(12),
      ADR0 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(13),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000074
    );
  Node2_WL_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_WL_mult_w_in(12),
      ADR0 => Node2_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000009d
    );
  Node2_WL_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_WL_mult_w_in(11),
      ADR0 => Node2_WL_mult_in(1),
      ADR3 => Node2_WL_mult_w_in(12),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000075
    );
  Node2_WL_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y136",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node2_WL_mult_w_in(11),
      ADR0 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000009e
    );
  Node2_WL_U1_U1_blk00000001_sig00000082_Node2_WL_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000069,
      O => Node2_WL_U1_U1_blk00000001_sig00000069_0
    );
  Node2_WL_U1_U1_blk00000001_sig00000082_Node2_WL_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000068,
      O => Node2_WL_U1_U1_blk00000001_sig00000068_0
    );
  Node2_WL_U1_U1_blk00000001_sig00000082_Node2_WL_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000067,
      O => Node2_WL_U1_U1_blk00000001_sig00000067_0
    );
  Node2_WL_U1_U1_blk00000001_sig00000082_Node2_WL_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig00000066,
      O => Node2_WL_U1_U1_blk00000001_sig00000066_0
    );
  Node2_WL_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_WL_mult_w_in(18),
      ADR1 => Node2_WL_mult_in(1),
      ADR3 => Node2_WL_mult_w_in(19),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000006e
    );
  Node2_WL_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_WL_mult_w_in(18),
      ADR1 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000097
    );
  Node2_WL_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y137"
    )
    port map (
      CI => Node2_WL_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node2_WL_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node2_WL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U1_U1_blk00000001_sig00000097,
      DI(2) => Node2_WL_U1_U1_blk00000001_sig00000098,
      DI(1) => Node2_WL_U1_U1_blk00000001_sig00000099,
      DI(0) => Node2_WL_U1_U1_blk00000001_sig0000009a,
      O(3) => Node2_WL_U1_U1_blk00000001_sig00000069,
      O(2) => Node2_WL_U1_U1_blk00000001_sig00000068,
      O(1) => Node2_WL_U1_U1_blk00000001_sig00000067,
      O(0) => Node2_WL_U1_U1_blk00000001_sig00000066,
      S(3) => Node2_WL_U1_U1_blk00000001_sig0000006e,
      S(2) => Node2_WL_U1_U1_blk00000001_sig0000006f,
      S(1) => Node2_WL_U1_U1_blk00000001_sig00000070,
      S(0) => Node2_WL_U1_U1_blk00000001_sig00000071
    );
  Node2_WL_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(17),
      ADR1 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(18),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000006f
    );
  Node2_WL_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_WL_mult_w_in(17),
      ADR1 => Node2_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000098
    );
  Node2_WL_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_WL_mult_w_in(16),
      ADR0 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_w_in(17),
      ADR3 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000070
    );
  Node2_WL_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_WL_mult_w_in(16),
      ADR0 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000099
    );
  Node2_WL_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_WL_mult_w_in(15),
      ADR1 => Node2_WL_mult_in(1),
      ADR2 => Node2_WL_mult_w_in(16),
      ADR3 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000071
    );
  Node2_WL_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y137",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_WL_mult_w_in(15),
      ADR1 => Node2_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000009a
    );
  Node2_WL_U1_U1_blk00000001_sig0000006b_Node2_WL_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000006b,
      O => Node2_WL_U1_U1_blk00000001_sig0000006b_0
    );
  Node2_WL_U1_U1_blk00000001_sig0000006b_Node2_WL_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U1_U1_blk00000001_sig0000006a,
      O => Node2_WL_U1_U1_blk00000001_sig0000006a_0
    );
  Node2_WL_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y138"
    )
    port map (
      CI => Node2_WL_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node2_WL_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node2_WL_U1_U1_blk00000001_sig0000006b,
      O(0) => Node2_WL_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node2_WL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node2_WL_U1_U1_blk00000001_sig0000006c,
      S(0) => Node2_WL_U1_U1_blk00000001_sig0000006d
    );
  Node2_WL_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X56Y138",
      INIT => X"00FFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node2_WL_mult_w_in(19),
      ADR3 => Node2_WL_mult_in(1),
      ADR4 => Node2_WL_mult_in(0),
      O => Node2_WL_U1_U1_blk00000001_sig0000006c
    );
  Node2_WL_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y138",
      INIT => X"0FF000000FF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node2_WL_mult_w_in(19),
      ADR3 => Node2_WL_mult_in(1),
      ADR2 => Node2_WL_mult_in(0),
      ADR5 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig0000006d
    );
  Node2_WL_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X56Y138",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node2_WL_mult_w_in(19),
      ADR3 => Node2_WL_mult_in(1),
      ADR2 => '1',
      O => Node2_WL_U1_U1_blk00000001_sig00000096
    );
  Node3_NL_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_3_CLK,
      I => Node3_NL_Result_3_1,
      O => Node3_NL_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(3),
      ADR4 => '1',
      ADR1 => Node3_ACT_acc_b_in(4),
      O => Node3_NL_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp63_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X76Y120"
    )
    port map (
      O => NLW_ProtoComp63_CYINITGND_O_UNCONNECTED
    );
  Node3_NL_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_2_CLK,
      I => Node3_NL_Result_2_1,
      O => Node3_NL_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y120"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_NL_U4_Maccum_weight_reg_cy_3_Q_20321,
      CO(2) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node3_NL_Result_3_1,
      O(2) => Node3_NL_Result_2_1,
      O(1) => Node3_NL_Result_1_1,
      O(0) => Node3_NL_Result_0_1,
      S(3) => Node3_NL_U4_Maccum_weight_reg_lut(3),
      S(2) => Node3_NL_U4_Maccum_weight_reg_lut(2),
      S(1) => Node3_NL_U4_Maccum_weight_reg_lut(1),
      S(0) => Node3_NL_U4_Maccum_weight_reg_lut(0)
    );
  Node3_NL_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => Node3_ACT_acc_b_in(3),
      O => Node3_NL_U4_Maccum_weight_reg_lut(2)
    );
  Node3_NL_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_1_CLK,
      I => Node3_NL_Result_1_1,
      O => Node3_NL_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(1),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(2),
      O => Node3_NL_U4_Maccum_weight_reg_lut(1)
    );
  Node3_NL_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_0_CLK,
      I => Node3_NL_Result_0_1,
      O => Node3_NL_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y120",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(0),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(1),
      O => Node3_NL_U4_Maccum_weight_reg_lut(0)
    );
  Node3_NL_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_7_CLK,
      I => Node3_NL_Result_7_1,
      O => Node3_NL_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(7),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(8),
      O => Node3_NL_U4_Maccum_weight_reg_lut(7)
    );
  Node3_NL_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_6_CLK,
      I => Node3_NL_Result_6_1,
      O => Node3_NL_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y121"
    )
    port map (
      CI => Node3_NL_U4_Maccum_weight_reg_cy_3_Q_20321,
      CYINIT => '0',
      CO(3) => Node3_NL_U4_Maccum_weight_reg_cy_7_Q_20330,
      CO(2) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node3_NL_Result_7_1,
      O(2) => Node3_NL_Result_6_1,
      O(1) => Node3_NL_Result_5_1,
      O(0) => Node3_NL_Result_4_1,
      S(3) => Node3_NL_U4_Maccum_weight_reg_lut(7),
      S(2) => Node3_NL_U4_Maccum_weight_reg_lut(6),
      S(1) => Node3_NL_U4_Maccum_weight_reg_lut(5),
      S(0) => Node3_NL_U4_Maccum_weight_reg_lut(4)
    );
  Node3_NL_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(6),
      ADR4 => '1',
      ADR3 => Node3_ACT_acc_b_in(7),
      O => Node3_NL_U4_Maccum_weight_reg_lut(6)
    );
  Node3_NL_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_5_CLK,
      I => Node3_NL_Result_5_1,
      O => Node3_NL_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(5),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(6),
      O => Node3_NL_U4_Maccum_weight_reg_lut(5)
    );
  Node3_NL_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_4_CLK,
      I => Node3_NL_Result_4_1,
      O => Node3_NL_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y121",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(4),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(5),
      O => Node3_NL_U4_Maccum_weight_reg_lut(4)
    );
  Node3_NL_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_11_CLK,
      I => Node3_NL_Result_11_1,
      O => Node3_NL_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(11),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(12),
      O => Node3_NL_U4_Maccum_weight_reg_lut(11)
    );
  Node3_NL_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_10_CLK,
      I => Node3_NL_Result_10_1,
      O => Node3_NL_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y122"
    )
    port map (
      CI => Node3_NL_U4_Maccum_weight_reg_cy_7_Q_20330,
      CYINIT => '0',
      CO(3) => Node3_NL_U4_Maccum_weight_reg_cy_11_Q_20339,
      CO(2) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node3_NL_Result_11_1,
      O(2) => Node3_NL_Result_10_1,
      O(1) => Node3_NL_Result_9_1,
      O(0) => Node3_NL_Result_8_1,
      S(3) => Node3_NL_U4_Maccum_weight_reg_lut(11),
      S(2) => Node3_NL_U4_Maccum_weight_reg_lut(10),
      S(1) => Node3_NL_U4_Maccum_weight_reg_lut(9),
      S(0) => Node3_NL_U4_Maccum_weight_reg_lut(8)
    );
  Node3_NL_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(10),
      ADR4 => '1',
      ADR5 => Node3_ACT_acc_b_in(11),
      O => Node3_NL_U4_Maccum_weight_reg_lut(10)
    );
  Node3_NL_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_9_CLK,
      I => Node3_NL_Result_9_1,
      O => Node3_NL_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(9),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(10),
      O => Node3_NL_U4_Maccum_weight_reg_lut(9)
    );
  Node3_NL_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_8_CLK,
      I => Node3_NL_Result_8_1,
      O => Node3_NL_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y122",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(8),
      ADR4 => '1',
      ADR1 => Node3_ACT_acc_b_in(9),
      O => Node3_NL_U4_Maccum_weight_reg_lut(8)
    );
  Node3_NL_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_15_CLK,
      I => Node3_NL_Result_15_1,
      O => Node3_NL_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(15),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(16),
      O => Node3_NL_U4_Maccum_weight_reg_lut(15)
    );
  Node3_NL_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_14_CLK,
      I => Node3_NL_Result_14_1,
      O => Node3_NL_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y123"
    )
    port map (
      CI => Node3_NL_U4_Maccum_weight_reg_cy_11_Q_20339,
      CYINIT => '0',
      CO(3) => Node3_NL_U4_Maccum_weight_reg_cy_15_Q_20348,
      CO(2) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node3_NL_Result_15_1,
      O(2) => Node3_NL_Result_14_1,
      O(1) => Node3_NL_Result_13_1,
      O(0) => Node3_NL_Result_12_1,
      S(3) => Node3_NL_U4_Maccum_weight_reg_lut(15),
      S(2) => Node3_NL_U4_Maccum_weight_reg_lut(14),
      S(1) => Node3_NL_U4_Maccum_weight_reg_lut(13),
      S(0) => Node3_NL_U4_Maccum_weight_reg_lut(12)
    );
  Node3_NL_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(14),
      ADR4 => '1',
      ADR3 => Node3_ACT_acc_b_in(15),
      O => Node3_NL_U4_Maccum_weight_reg_lut(14)
    );
  Node3_NL_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_13_CLK,
      I => Node3_NL_Result_13_1,
      O => Node3_NL_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(13),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(14),
      O => Node3_NL_U4_Maccum_weight_reg_lut(13)
    );
  Node3_NL_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_12_CLK,
      I => Node3_NL_Result_12_1,
      O => Node3_NL_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y123",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(12),
      ADR4 => '1',
      ADR1 => Node3_ACT_acc_b_in(13),
      O => Node3_NL_U4_Maccum_weight_reg_lut(12)
    );
  Node3_NL_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_19_CLK,
      I => Node3_NL_Result_19_1,
      O => Node3_NL_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(19),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(19),
      O => Node3_NL_U4_Maccum_weight_reg_lut(19)
    );
  Node3_NL_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_18_CLK,
      I => Node3_NL_Result_18_1,
      O => Node3_NL_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y124"
    )
    port map (
      CI => Node3_NL_U4_Maccum_weight_reg_cy_15_Q_20348,
      CYINIT => '0',
      CO(3) => NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node3_NL_Result_19_1,
      O(2) => Node3_NL_Result_18_1,
      O(1) => Node3_NL_Result_17_1,
      O(0) => Node3_NL_Result_16_1,
      S(3) => Node3_NL_U4_Maccum_weight_reg_lut(19),
      S(2) => Node3_NL_U4_Maccum_weight_reg_lut(18),
      S(1) => Node3_NL_U4_Maccum_weight_reg_lut(17),
      S(0) => Node3_NL_U4_Maccum_weight_reg_lut(16)
    );
  Node3_NL_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(18),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(19),
      O => Node3_NL_U4_Maccum_weight_reg_lut(18)
    );
  Node3_NL_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_17_CLK,
      I => Node3_NL_Result_17_1,
      O => Node3_NL_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_NL_U4_weight_reg(17),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(18),
      O => Node3_NL_U4_Maccum_weight_reg_lut(17)
    );
  Node3_NL_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_NL_U4_weight_reg_16_CLK,
      I => Node3_NL_Result_16_1,
      O => Node3_NL_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node3_NL_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y124",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U4_weight_reg(16),
      ADR4 => '1',
      ADR1 => Node3_ACT_acc_b_in(17),
      O => Node3_NL_U4_Maccum_weight_reg_lut(16)
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_3_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_3_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_2_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_2_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_1_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_1_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_0_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_0_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"5A5A5A5AA5F0A5D2"
    )
    port map (
      ADR2 => Node2_NL_acc_f_in(3),
      ADR0 => N74_0,
      ADR3 => Node2_ACT_U6_x_addr_1,
      ADR4 => Node2_ACT_U6_x_addr_2,
      ADR5 => Node2_ACT_U6_x_addr_0,
      ADR1 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_1763
    );
  ProtoComp58_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X31Y128"
    )
    port map (
      O => NLW_ProtoComp58_CYINITGND_1_O_UNCONNECTED
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X31Y128"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_20369,
      CO(2) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q,
      O(3) => Node2_ACT_U8_a_19_b_19_add_0_OUT_3_Q,
      O(2) => Node2_ACT_U8_a_19_b_19_add_0_OUT_2_Q,
      O(1) => Node2_ACT_U8_a_19_b_19_add_0_OUT_1_Q,
      O(0) => Node2_ACT_U8_a_19_b_19_add_0_OUT_0_Q,
      S(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_1763,
      S(2) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_1777,
      S(1) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_1781,
      S(0) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_1785
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(2),
      ADR5 => Node2_ACT_in1_14_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_1777
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(1),
      ADR5 => Node2_ACT_in1_1_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_1781
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"0F0F00FF0F0F2D2D"
    )
    port map (
      ADR3 => N108_0,
      ADR2 => N107,
      ADR5 => Node2_ACT_U6_x_addr_1,
      ADR0 => Node2_ACT_U6_x_addr_2,
      ADR4 => Node2_ACT_U6_x_addr_0,
      ADR1 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_1785
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_7_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_7_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_6_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_6_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_5_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_5_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_4_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_4_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y129",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(7),
      ADR5 => Node2_ACT_in1_14_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_1793
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X31Y129"
    )
    port map (
      CI => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_20369,
      CYINIT => '0',
      CO(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_20378,
      CO(2) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q,
      O(3) => Node2_ACT_U8_a_19_b_19_add_0_OUT_7_Q,
      O(2) => Node2_ACT_U8_a_19_b_19_add_0_OUT_6_Q,
      O(1) => Node2_ACT_U8_a_19_b_19_add_0_OUT_5_Q,
      O(0) => Node2_ACT_U8_a_19_b_19_add_0_OUT_4_Q,
      S(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_1793,
      S(2) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_1803,
      S(1) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_1811,
      S(0) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_1815
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y129",
      INIT => X"3CC33CF03CC33CB4"
    )
    port map (
      ADR2 => Node2_NL_acc_f_in(6),
      ADR1 => N74_0,
      ADR4 => Node2_ACT_U6_x_addr_1,
      ADR0 => Node2_ACT_U6_x_addr_2,
      ADR3 => Node2_ACT_U6_x_addr_0,
      ADR5 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_1803
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y129",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_acc_f_in(5),
      ADR0 => Node2_ACT_in1_1_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_1811
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y129",
      INIT => X"C3C6C3C6CCC9CCCC"
    )
    port map (
      ADR1 => Node2_NL_acc_f_in(4),
      ADR0 => Node2_ACT_U7_cnt(0),
      ADR3 => Node2_ACT_U7_cnt(1),
      ADR5 => Node2_ACT_U6_x_addr_1,
      ADR2 => Node2_ACT_U6_x_addr_0,
      ADR4 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_1815
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_11_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_11_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_10_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_10_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_9_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_9_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_8_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_8_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"C3F0C3F0D2E1D2F0"
    )
    port map (
      ADR2 => Node2_NL_acc_f_in(11),
      ADR0 => Node2_ACT_U7_cnt(0),
      ADR5 => Node2_ACT_U7_cnt(1),
      ADR3 => Node2_ACT_U6_x_addr_1,
      ADR1 => Node2_ACT_U6_x_addr_0,
      ADR4 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_1823
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X31Y130"
    )
    port map (
      CI => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_20378,
      CYINIT => '0',
      CO(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_20387,
      CO(2) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q,
      O(3) => Node2_ACT_U8_a_19_b_19_add_0_OUT_11_Q,
      O(2) => Node2_ACT_U8_a_19_b_19_add_0_OUT_10_Q,
      O(1) => Node2_ACT_U8_a_19_b_19_add_0_OUT_9_Q,
      O(0) => Node2_ACT_U8_a_19_b_19_add_0_OUT_8_Q,
      S(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_1823,
      S(2) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_1837,
      S(1) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_1845,
      S(0) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_1849
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"697869786978695A"
    )
    port map (
      ADR2 => Node2_NL_acc_f_in(10),
      ADR0 => N74_0,
      ADR3 => Node2_ACT_U6_x_addr_1,
      ADR5 => Node2_ACT_U6_x_addr_2,
      ADR1 => Node2_ACT_U6_x_addr_0,
      ADR4 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_1837
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => Node2_NL_acc_f_in(9),
      ADR2 => Node2_ACT_in1_1_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_1845
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"33CC32CDDD22DD22"
    )
    port map (
      ADR3 => Node2_NL_acc_f_in(8),
      ADR5 => N74_0,
      ADR0 => Node2_ACT_U6_x_addr_1,
      ADR4 => Node2_ACT_U6_x_addr_2,
      ADR1 => Node2_ACT_U6_x_addr_0,
      ADR2 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_1849
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_15_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_15_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_14_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_14_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_13_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_13_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_12_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_12_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(15),
      ADR5 => Node2_ACT_in1_10_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_1857
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X31Y131"
    )
    port map (
      CI => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_20387,
      CYINIT => '0',
      CO(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_20397,
      CO(2) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q,
      O(3) => Node2_ACT_U8_a_19_b_19_add_0_OUT_15_Q,
      O(2) => Node2_ACT_U8_a_19_b_19_add_0_OUT_14_Q,
      O(1) => Node2_ACT_U8_a_19_b_19_add_0_OUT_13_Q,
      O(0) => Node2_ACT_U8_a_19_b_19_add_0_OUT_12_Q,
      S(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_1857,
      S(2) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_1867,
      S(1) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_1871,
      S(0) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_1875
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => Node2_NL_acc_f_in(14),
      ADR3 => Node2_ACT_in1_14_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_1867
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => Node2_NL_acc_f_in(13),
      ADR4 => Node2_ACT_in1_10_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_1871
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => Node2_NL_acc_f_in(12),
      ADR4 => Node2_ACT_in1_10_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_1875
    );
  Node2_ACT_U8_a_19_b_19_add_0_OUT_19_Node2_ACT_U8_a_19_b_19_add_0_OUT_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_19_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_19_0
    );
  Node2_ACT_U8_a_19_b_19_add_0_OUT_19_Node2_ACT_U8_a_19_b_19_add_0_OUT_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_18_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_18_0
    );
  Node2_ACT_U8_a_19_b_19_add_0_OUT_19_Node2_ACT_U8_a_19_b_19_add_0_OUT_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_17_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_17_0
    );
  Node2_ACT_U8_a_19_b_19_add_0_OUT_19_Node2_ACT_U8_a_19_b_19_add_0_OUT_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_a_19_b_19_add_0_OUT_16_Q,
      O => Node2_ACT_U8_a_19_b_19_add_0_OUT_16_0
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"6666666666666666"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node2_NL_acc_f_in(19),
      ADR1 => Node2_ACT_in1_16_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_1878
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X31Y132"
    )
    port map (
      CI => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_20397,
      CYINIT => '0',
      CO(3) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q,
      O(3) => Node2_ACT_U8_a_19_b_19_add_0_OUT_19_Q,
      O(2) => Node2_ACT_U8_a_19_b_19_add_0_OUT_18_Q,
      O(1) => Node2_ACT_U8_a_19_b_19_add_0_OUT_17_Q,
      O(0) => Node2_ACT_U8_a_19_b_19_add_0_OUT_16_Q,
      S(3) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_1878,
      S(2) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_1887,
      S(1) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_1891,
      S(0) => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_1895
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => Node2_NL_acc_f_in(18),
      ADR3 => Node2_ACT_in1_16_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_1887
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"55555555AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node2_NL_acc_f_in(17),
      ADR5 => Node2_ACT_in1_16_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_1891
    );
  Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node2_NL_acc_f_in(16),
      ADR5 => Node2_ACT_in1_16_Q,
      O => Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_1895
    );
  Node4_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_3_CLK,
      I => Node4_Result_3_1,
      O => Node4_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node4_U4_weight_reg(3),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(4),
      O => Node4_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp65_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X29Y108"
    )
    port map (
      O => NLW_ProtoComp65_CYINITGND_O_UNCONNECTED
    );
  Node4_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_2_CLK,
      I => Node4_Result_2_1,
      O => Node4_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X29Y108"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node4_U4_Maccum_weight_reg_cy_3_Q_20409,
      CO(2) => NLW_Node4_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node4_Result_3_1,
      O(2) => Node4_Result_2_1,
      O(1) => Node4_Result_1_1,
      O(0) => Node4_Result_0_1,
      S(3) => Node4_U4_Maccum_weight_reg_lut(3),
      S(2) => Node4_U4_Maccum_weight_reg_lut(2),
      S(1) => Node4_U4_Maccum_weight_reg_lut(1),
      S(0) => Node4_U4_Maccum_weight_reg_lut(0)
    );
  Node4_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(3),
      O => Node4_U4_Maccum_weight_reg_lut(2)
    );
  Node4_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_1_CLK,
      I => Node4_Result_1_1,
      O => Node4_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(1),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(2),
      O => Node4_U4_Maccum_weight_reg_lut(1)
    );
  Node4_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_0_CLK,
      I => Node4_Result_0_1,
      O => Node4_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U4_weight_reg(0),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(1),
      O => Node4_U4_Maccum_weight_reg_lut(0)
    );
  Node4_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_7_CLK,
      I => Node4_Result_7_1,
      O => Node4_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node4_U4_weight_reg(7),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(8),
      O => Node4_U4_Maccum_weight_reg_lut(7)
    );
  Node4_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_6_CLK,
      I => Node4_Result_6_1,
      O => Node4_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X29Y109"
    )
    port map (
      CI => Node4_U4_Maccum_weight_reg_cy_3_Q_20409,
      CYINIT => '0',
      CO(3) => Node4_U4_Maccum_weight_reg_cy_7_Q_20410,
      CO(2) => NLW_Node4_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node4_Result_7_1,
      O(2) => Node4_Result_6_1,
      O(1) => Node4_Result_5_1,
      O(0) => Node4_Result_4_1,
      S(3) => Node4_U4_Maccum_weight_reg_lut(7),
      S(2) => Node4_U4_Maccum_weight_reg_lut(6),
      S(1) => Node4_U4_Maccum_weight_reg_lut(5),
      S(0) => Node4_U4_Maccum_weight_reg_lut(4)
    );
  Node4_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(6),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(7),
      O => Node4_U4_Maccum_weight_reg_lut(6)
    );
  Node4_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_5_CLK,
      I => Node4_Result_5_1,
      O => Node4_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node4_U4_weight_reg(5),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(6),
      O => Node4_U4_Maccum_weight_reg_lut(5)
    );
  Node4_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_4_CLK,
      I => Node4_Result_4_1,
      O => Node4_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U4_weight_reg(4),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(5),
      O => Node4_U4_Maccum_weight_reg_lut(4)
    );
  Node4_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_11_CLK,
      I => Node4_Result_11_1,
      O => Node4_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U4_weight_reg(11),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(12),
      O => Node4_U4_Maccum_weight_reg_lut(11)
    );
  Node4_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_10_CLK,
      I => Node4_Result_10_1,
      O => Node4_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X29Y110"
    )
    port map (
      CI => Node4_U4_Maccum_weight_reg_cy_7_Q_20410,
      CYINIT => '0',
      CO(3) => Node4_U4_Maccum_weight_reg_cy_11_Q_20411,
      CO(2) => NLW_Node4_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node4_Result_11_1,
      O(2) => Node4_Result_10_1,
      O(1) => Node4_Result_9_1,
      O(0) => Node4_Result_8_1,
      S(3) => Node4_U4_Maccum_weight_reg_lut(11),
      S(2) => Node4_U4_Maccum_weight_reg_lut(10),
      S(1) => Node4_U4_Maccum_weight_reg_lut(9),
      S(0) => Node4_U4_Maccum_weight_reg_lut(8)
    );
  Node4_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(10),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(11),
      O => Node4_U4_Maccum_weight_reg_lut(10)
    );
  Node4_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_9_CLK,
      I => Node4_Result_9_1,
      O => Node4_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node4_U4_weight_reg(9),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(10),
      O => Node4_U4_Maccum_weight_reg_lut(9)
    );
  Node4_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_8_CLK,
      I => Node4_Result_8_1,
      O => Node4_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U4_weight_reg(8),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(9),
      O => Node4_U4_Maccum_weight_reg_lut(8)
    );
  Node4_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_15_CLK,
      I => Node4_Result_15_1,
      O => Node4_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node4_U4_weight_reg(15),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(16),
      O => Node4_U4_Maccum_weight_reg_lut(15)
    );
  Node4_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_14_CLK,
      I => Node4_Result_14_1,
      O => Node4_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X29Y111"
    )
    port map (
      CI => Node4_U4_Maccum_weight_reg_cy_11_Q_20411,
      CYINIT => '0',
      CO(3) => Node4_U4_Maccum_weight_reg_cy_15_Q_20412,
      CO(2) => NLW_Node4_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node4_Result_15_1,
      O(2) => Node4_Result_14_1,
      O(1) => Node4_Result_13_1,
      O(0) => Node4_Result_12_1,
      S(3) => Node4_U4_Maccum_weight_reg_lut(15),
      S(2) => Node4_U4_Maccum_weight_reg_lut(14),
      S(1) => Node4_U4_Maccum_weight_reg_lut(13),
      S(0) => Node4_U4_Maccum_weight_reg_lut(12)
    );
  Node4_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(14),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(15),
      O => Node4_U4_Maccum_weight_reg_lut(14)
    );
  Node4_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_13_CLK,
      I => Node4_Result_13_1,
      O => Node4_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node4_U4_weight_reg(13),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(14),
      O => Node4_U4_Maccum_weight_reg_lut(13)
    );
  Node4_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_12_CLK,
      I => Node4_Result_12_1,
      O => Node4_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U4_weight_reg(12),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(13),
      O => Node4_U4_Maccum_weight_reg_lut(12)
    );
  Node4_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_19_CLK,
      I => Node4_Result_19_1,
      O => Node4_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U4_weight_reg(19),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(19),
      O => Node4_U4_Maccum_weight_reg_lut(19)
    );
  Node4_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_18_CLK,
      I => Node4_Result_18_1,
      O => Node4_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X29Y112"
    )
    port map (
      CI => Node4_U4_Maccum_weight_reg_cy_15_Q_20412,
      CYINIT => '0',
      CO(3) => NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node4_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node4_Result_19_1,
      O(2) => Node4_Result_18_1,
      O(1) => Node4_Result_17_1,
      O(0) => Node4_Result_16_1,
      S(3) => Node4_U4_Maccum_weight_reg_lut(19),
      S(2) => Node4_U4_Maccum_weight_reg_lut(18),
      S(1) => Node4_U4_Maccum_weight_reg_lut(17),
      S(0) => Node4_U4_Maccum_weight_reg_lut(16)
    );
  Node4_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(18),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(19),
      O => Node4_U4_Maccum_weight_reg_lut(18)
    );
  Node4_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_17_CLK,
      I => Node4_Result_17_1,
      O => Node4_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(17),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(18),
      O => Node4_U4_Maccum_weight_reg_lut(17)
    );
  Node4_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => '1'
    )
    port map (
      CE => Node4_acc_t_en,
      CLK => NlwBufferSignal_Node4_U4_weight_reg_16_CLK,
      I => Node4_Result_16_1,
      O => Node4_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node4_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U4_weight_reg(16),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(17),
      O => Node4_U4_Maccum_weight_reg_lut(16)
    );
  Node2_WL_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_3_CLK,
      I => Node2_WL_Result(3),
      O => Node2_WL_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => X"2D2D2D2D78787878"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(3),
      ADR5 => Node3_NL_acc_f_in(3),
      ADR1 => n3_n1_y(3),
      O => Node2_WL_U5_Maccum_cnt_lut(3)
    );
  ProtoComp66_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X64Y130"
    )
    port map (
      O => NLW_ProtoComp66_CYINITGND_O_UNCONNECTED
    );
  Node2_WL_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_2_CLK,
      I => Node2_WL_Result(2),
      O => Node2_WL_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y130"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_WL_U5_Maccum_cnt_cy_3_Q_20423,
      CO(2) => NLW_Node2_WL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node2_WL_Result(3),
      O(2) => Node2_WL_Result(2),
      O(1) => Node2_WL_Result(1),
      O(0) => Node2_WL_Result(0),
      S(3) => Node2_WL_U5_Maccum_cnt_lut(3),
      S(2) => Node2_WL_U5_Maccum_cnt_lut(2),
      S(1) => Node2_WL_U5_Maccum_cnt_lut(1),
      S(0) => Node2_WL_U5_Maccum_cnt_lut(0)
    );
  Node2_WL_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => X"3399339966CC66CC"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(2),
      ADR5 => Node3_NL_acc_f_in(2),
      ADR3 => n3_n1_y(2),
      O => Node2_WL_U5_Maccum_cnt_lut(2)
    );
  Node2_WL_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_1_CLK,
      I => Node2_WL_Result(1),
      O => Node2_WL_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => X"3C3C66663C3C6666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(1),
      ADR0 => Node3_NL_acc_f_in(1),
      ADR2 => n3_n1_y(1),
      O => Node2_WL_U5_Maccum_cnt_lut(1)
    );
  Node2_WL_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_0_CLK,
      I => Node2_WL_Result(0),
      O => Node2_WL_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y130",
      INIT => X"0F0F3C3CF0F03C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(0),
      ADR1 => Node3_NL_acc_f_in(0),
      ADR5 => n3_n1_y(0),
      O => Node2_WL_U5_Maccum_cnt_lut(0)
    );
  Node2_WL_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_7_CLK,
      I => Node2_WL_Result(7),
      O => Node2_WL_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => X"5A5A3C3C5A5A3C3C"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(7),
      ADR1 => Node3_NL_acc_f_in(7),
      ADR0 => n3_n1_y(7),
      O => Node2_WL_U5_Maccum_cnt_lut(7)
    );
  Node2_WL_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_6_CLK,
      I => Node2_WL_Result(6),
      O => Node2_WL_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y131"
    )
    port map (
      CI => Node2_WL_U5_Maccum_cnt_cy_3_Q_20423,
      CYINIT => '0',
      CO(3) => Node2_WL_U5_Maccum_cnt_cy_7_Q_20436,
      CO(2) => NLW_Node2_WL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node2_WL_Result(7),
      O(2) => Node2_WL_Result(6),
      O(1) => Node2_WL_Result(5),
      O(0) => Node2_WL_Result(4),
      S(3) => Node2_WL_U5_Maccum_cnt_lut(7),
      S(2) => Node2_WL_U5_Maccum_cnt_lut(6),
      S(1) => Node2_WL_U5_Maccum_cnt_lut(5),
      S(0) => Node2_WL_U5_Maccum_cnt_lut(4)
    );
  Node2_WL_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => X"666633336666CCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(6),
      ADR5 => Node3_NL_acc_f_in(6),
      ADR0 => n3_n1_y(6),
      O => Node2_WL_U5_Maccum_cnt_lut(6)
    );
  Node2_WL_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_5_CLK,
      I => Node2_WL_Result(5),
      O => Node2_WL_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => X"63636C6C63636C6C"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(5),
      ADR4 => Node3_NL_acc_f_in(5),
      ADR0 => n3_n1_y(5),
      O => Node2_WL_U5_Maccum_cnt_lut(5)
    );
  Node2_WL_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_4_CLK,
      I => Node2_WL_Result(4),
      O => Node2_WL_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y131",
      INIT => X"0F0FC3C33C3CF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(4),
      ADR5 => Node3_NL_acc_f_in(4),
      ADR4 => n3_n1_y(4),
      O => Node2_WL_U5_Maccum_cnt_lut(4)
    );
  Node2_WL_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_11_CLK,
      I => Node2_WL_Result(11),
      O => Node2_WL_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => X"4B4B78784B4B7878"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(11),
      ADR4 => Node3_NL_acc_f_in(11),
      ADR0 => n3_n1_y(11),
      O => Node2_WL_U5_Maccum_cnt_lut(11)
    );
  Node2_WL_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_10_CLK,
      I => Node2_WL_Result(10),
      O => Node2_WL_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y132"
    )
    port map (
      CI => Node2_WL_U5_Maccum_cnt_cy_7_Q_20436,
      CYINIT => '0',
      CO(3) => Node2_WL_U5_Maccum_cnt_cy_11_Q_20449,
      CO(2) => NLW_Node2_WL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node2_WL_Result(11),
      O(2) => Node2_WL_Result(10),
      O(1) => Node2_WL_Result(9),
      O(0) => Node2_WL_Result(8),
      S(3) => Node2_WL_U5_Maccum_cnt_lut(11),
      S(2) => Node2_WL_U5_Maccum_cnt_lut(10),
      S(1) => Node2_WL_U5_Maccum_cnt_lut(9),
      S(0) => Node2_WL_U5_Maccum_cnt_lut(8)
    );
  Node2_WL_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => X"63636C6C63636C6C"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(10),
      ADR4 => Node3_NL_acc_f_in(10),
      ADR0 => n3_n1_y(10),
      O => Node2_WL_U5_Maccum_cnt_lut(10)
    );
  Node2_WL_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_9_CLK,
      I => Node2_WL_Result(9),
      O => Node2_WL_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => X"3636C6C63636C6C6"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(9),
      ADR0 => Node3_NL_acc_f_in(9),
      ADR4 => n3_n1_y(9),
      O => Node2_WL_U5_Maccum_cnt_lut(9)
    );
  Node2_WL_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_8_CLK,
      I => Node2_WL_Result(8),
      O => Node2_WL_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y132",
      INIT => X"0FF03C3C0FF03C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(8),
      ADR1 => Node3_NL_acc_f_in(8),
      ADR3 => n3_n1_y(8),
      O => Node2_WL_U5_Maccum_cnt_lut(8)
    );
  Node2_WL_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_15_CLK,
      I => Node2_WL_Result(15),
      O => Node2_WL_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => X"0F5AA5F00F5AA5F0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(15),
      ADR3 => Node3_NL_acc_f_in(15),
      ADR4 => n3_n1_y(15),
      O => Node2_WL_U5_Maccum_cnt_lut(15)
    );
  Node2_WL_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_14_CLK,
      I => Node2_WL_Result(14),
      O => Node2_WL_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y133"
    )
    port map (
      CI => Node2_WL_U5_Maccum_cnt_cy_11_Q_20449,
      CYINIT => '0',
      CO(3) => Node2_WL_U5_Maccum_cnt_cy_15_Q_20462,
      CO(2) => NLW_Node2_WL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node2_WL_Result(15),
      O(2) => Node2_WL_Result(14),
      O(1) => Node2_WL_Result(13),
      O(0) => Node2_WL_Result(12),
      S(3) => Node2_WL_U5_Maccum_cnt_lut(15),
      S(2) => Node2_WL_U5_Maccum_cnt_lut(14),
      S(1) => Node2_WL_U5_Maccum_cnt_lut(13),
      S(0) => Node2_WL_U5_Maccum_cnt_lut(12)
    );
  Node2_WL_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => X"66663C3C66663C3C"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(14),
      ADR2 => Node3_NL_acc_f_in(14),
      ADR0 => n3_n1_y(14),
      O => Node2_WL_U5_Maccum_cnt_lut(14)
    );
  Node2_WL_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_13_CLK,
      I => Node2_WL_Result(13),
      O => Node2_WL_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => X"33CC3C3C33CC3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(13),
      ADR2 => Node3_NL_acc_f_in(13),
      ADR3 => n3_n1_y(13),
      O => Node2_WL_U5_Maccum_cnt_lut(13)
    );
  Node2_WL_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_12_CLK,
      I => Node2_WL_Result(12),
      O => Node2_WL_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y133",
      INIT => X"3C3C5A5A3C3C5A5A"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(12),
      ADR0 => Node3_NL_acc_f_in(12),
      ADR1 => n3_n1_y(12),
      O => Node2_WL_U5_Maccum_cnt_lut(12)
    );
  Node2_WL_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_19_CLK,
      I => Node2_WL_Result(19),
      O => Node2_WL_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => X"0F0F5A5AA5A5F0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(19),
      ADR4 => Node3_NL_acc_f_in(19),
      ADR5 => n3_n1_y(19),
      O => Node2_WL_U5_Maccum_cnt_lut(19)
    );
  Node2_WL_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_18_CLK,
      I => Node2_WL_Result(18),
      O => Node2_WL_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y134"
    )
    port map (
      CI => Node2_WL_U5_Maccum_cnt_cy_15_Q_20462,
      CYINIT => '0',
      CO(3) => NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_WL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node2_WL_Result(19),
      O(2) => Node2_WL_Result(18),
      O(1) => Node2_WL_Result(17),
      O(0) => Node2_WL_Result(16),
      S(3) => Node2_WL_U5_Maccum_cnt_lut(19),
      S(2) => Node2_WL_U5_Maccum_cnt_lut(18),
      S(1) => Node2_WL_U5_Maccum_cnt_lut(17),
      S(0) => Node2_WL_U5_Maccum_cnt_lut(16)
    );
  Node2_WL_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => X"39396C6C39396C6C"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(18),
      ADR4 => Node3_NL_acc_f_in(18),
      ADR2 => n3_n1_y(18),
      O => Node2_WL_U5_Maccum_cnt_lut(18)
    );
  Node2_WL_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_17_CLK,
      I => Node2_WL_Result(17),
      O => Node2_WL_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => X"33CC3C3C33CC3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR1 => Node2_WL_U5_cnt(17),
      ADR2 => Node3_NL_acc_f_in(17),
      ADR3 => n3_n1_y(17),
      O => Node2_WL_U5_Maccum_cnt_lut(17)
    );
  Node2_WL_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_acc_b_en,
      CLK => NlwBufferSignal_Node2_WL_U5_cnt_16_CLK,
      I => Node2_WL_Result(16),
      O => Node2_WL_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y134",
      INIT => X"0F0F3C3CF0F03C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node2_WL_b_sel(0),
      ADR2 => Node2_WL_U5_cnt(16),
      ADR1 => Node3_NL_acc_f_in(16),
      ADR5 => n3_n1_y(16),
      O => Node2_WL_U5_Maccum_cnt_lut(16)
    );
  Node2_WL_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_3_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node2_WL_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"0000145000001450"
    )
    port map (
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(3),
      ADR3 => input2Node2(3),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2220
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"00005050"
    )
    port map (
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node2_WL_U2_cnt(3),
      ADR1 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp69_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X58Y134"
    )
    port map (
      O => NLW_ProtoComp69_CYINITGND_O_UNCONNECTED
    );
  Node2_WL_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_2_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node2_WL_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X58Y134"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20482,
      CO(2) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2220,
      S(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2236,
      S(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2244,
      S(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2252
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"0000060C0000060C"
    )
    port map (
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR3 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(2),
      ADR0 => input2Node2(2),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2236
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"00000C0C"
    )
    port map (
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => '1',
      ADR1 => Node2_WL_U2_cnt(2),
      ADR3 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node2_WL_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_1_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node2_WL_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"0000060C0000060C"
    )
    port map (
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(1),
      ADR0 => input2Node2(1),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2244
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"00000C0C"
    )
    port map (
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => '1',
      ADR1 => Node2_WL_U2_cnt(1),
      ADR0 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node2_WL_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_0_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node2_WL_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"0000145000001450"
    )
    port map (
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(0),
      ADR3 => input2Node2(0),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2252
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y134",
      INIT => X"00005050"
    )
    port map (
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node2_WL_U2_cnt(0),
      ADR1 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node2_WL_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_7_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node2_WL_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"0000007800000078"
    )
    port map (
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(7),
      ADR1 => input2Node2(7),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2264
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"000000F0"
    )
    port map (
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => '1',
      ADR2 => Node2_WL_U2_cnt(7),
      ADR0 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node2_WL_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_6_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node2_WL_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X58Y135"
    )
    port map (
      CI => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20482,
      CYINIT => '0',
      CO(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20491,
      CO(2) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2264,
      S(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2280,
      S(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2288,
      S(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2296
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"0000060C0000060C"
    )
    port map (
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR0 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(6),
      ADR3 => input2Node2(6),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2280
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"00000C0C"
    )
    port map (
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => '1',
      ADR1 => Node2_WL_U2_cnt(6),
      ADR0 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node2_WL_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_5_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node2_WL_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"0012002200120022"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_WL_f_sel(0),
      ADR0 => Node2_WL_U2_cnt(5),
      ADR4 => input2Node2(5),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2288
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"00220022"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => '1',
      ADR0 => Node2_WL_U2_cnt(5),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node2_WL_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_4_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node2_WL_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"0110101001101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR4 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(4),
      ADR3 => input2Node2(4),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2296
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y135",
      INIT => X"10101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node2_WL_U2_cnt(4),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node2_WL_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_11_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node2_WL_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"0000123000001230"
    )
    port map (
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(11),
      ADR3 => input2Node2(11),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2308
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"00003030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node2_WL_U2_cnt(11),
      ADR0 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node2_WL_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_10_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node2_WL_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X58Y136"
    )
    port map (
      CI => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20491,
      CYINIT => '0',
      CO(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20500,
      CO(2) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2308,
      S(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2324,
      S(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2332,
      S(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2340
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"0104040401040404"
    )
    port map (
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR4 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(10),
      ADR3 => input2Node2(10),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2324
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"04040404"
    )
    port map (
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => '1',
      ADR1 => Node2_WL_U2_cnt(10),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node2_WL_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_9_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node2_WL_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"0014004400140044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR4 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(9),
      ADR2 => input2Node2(9),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2332
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"00440044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node2_WL_U2_cnt(9),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node2_WL_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_8_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node2_WL_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"0110101001101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(8),
      ADR4 => input2Node2(8),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2340
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y136",
      INIT => X"10101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node2_WL_U2_cnt(8),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node2_WL_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_15_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node2_WL_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"0012003000120030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(15),
      ADR0 => input2Node2(15),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2352
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"00300030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => '1',
      ADR2 => Node2_WL_U2_cnt(15),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node2_WL_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_14_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node2_WL_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X58Y137"
    )
    port map (
      CI => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20500,
      CYINIT => '0',
      CO(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20509,
      CO(2) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2352,
      S(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2368,
      S(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2376,
      S(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2384
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"0000060C0000060C"
    )
    port map (
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(14),
      ADR3 => input2Node2(14),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2368
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"00000C0C"
    )
    port map (
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => '1',
      ADR1 => Node2_WL_U2_cnt(14),
      ADR3 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node2_WL_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_13_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node2_WL_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"0014004400140044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(13),
      ADR2 => input2Node2(13),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2376
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"00440044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node2_WL_U2_cnt(13),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node2_WL_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_12_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node2_WL_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"0110101001101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(12),
      ADR4 => input2Node2(12),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2384
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y137",
      INIT => X"10101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node2_WL_U2_cnt(12),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node2_WL_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_19_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node2_WL_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => X"0000007800000078"
    )
    port map (
      ADR5 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node2_WL_U2_cnt(19),
      ADR0 => Node2_WL_f_sel(0),
      ADR1 => input2Node2(19),
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2396
    );
  Node2_WL_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_18_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node2_WL_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X58Y138"
    )
    port map (
      CI => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20509,
      CYINIT => '0',
      CO(3) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2396,
      S(2) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2410,
      S(1) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2418,
      S(0) => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2426
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => X"0000006C0000006C"
    )
    port map (
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(18),
      ADR2 => input2Node2(18),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2410
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => X"000000CC"
    )
    port map (
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node2_WL_U2_cnt(18),
      ADR0 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node2_WL_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_17_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node2_WL_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => X"0014004400140044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR4 => Node2_WL_f_sel(0),
      ADR1 => Node2_WL_U2_cnt(17),
      ADR2 => input2Node2(17),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2418
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => X"00440044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node2_WL_U2_cnt(17),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node2_WL_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_WL_U2_cnt_16_CLK,
      I => Node2_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node2_WL_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => X"0014005000140050"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node2_WL_f_sel(0),
      ADR2 => Node2_WL_U2_cnt(16),
      ADR4 => input2Node2(16),
      ADR5 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2426
    );
  Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y138",
      INIT => X"00500050"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => '1',
      ADR2 => Node2_WL_U2_cnt(16),
      ADR4 => '1',
      O => Node2_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node1_WL_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_3_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node1_WL_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"0000123000001230"
    )
    port map (
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR0 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(3),
      ADR3 => input1Node1(3),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2437
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"00003030"
    )
    port map (
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node1_WL_U2_cnt(3),
      ADR0 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp69_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X78Y130"
    )
    port map (
      O => NLW_ProtoComp69_CYINITGND_1_O_UNCONNECTED
    );
  Node1_WL_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_2_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node1_WL_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X78Y130"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20524,
      CO(2) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2437,
      S(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2453,
      S(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2461,
      S(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2469
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"0000006C0000006C"
    )
    port map (
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(2),
      ADR2 => input1Node1(2),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2453
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"000000CC"
    )
    port map (
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(2),
      ADR0 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node1_WL_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_1_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node1_WL_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"0014004400140044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(1),
      ADR4 => input1Node1(1),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2461
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"00440044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(1),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node1_WL_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_0_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node1_WL_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"0012003000120030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(0),
      ADR0 => input1Node1(0),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2469
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y130",
      INIT => X"00300030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => '1',
      ADR2 => Node1_WL_U2_cnt(0),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node1_WL_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_7_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node1_WL_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"0012003000120030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(7),
      ADR4 => input1Node1(7),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2481
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"00300030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => '1',
      ADR2 => Node1_WL_U2_cnt(7),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node1_WL_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_6_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node1_WL_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X78Y131"
    )
    port map (
      CI => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20524,
      CYINIT => '0',
      CO(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20533,
      CO(2) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2481,
      S(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2497,
      S(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2505,
      S(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2513
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"0014004400140044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(6),
      ADR2 => input1Node1(6),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2497
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"00440044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(6),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node1_WL_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_5_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node1_WL_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"0014004400140044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(5),
      ADR2 => input1Node1(5),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2505
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"00440044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(5),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node1_WL_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_4_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node1_WL_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"0000123000001230"
    )
    port map (
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR3 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(4),
      ADR0 => input1Node1(4),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2513
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y131",
      INIT => X"00003030"
    )
    port map (
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node1_WL_U2_cnt(4),
      ADR0 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node1_WL_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_11_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node1_WL_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"0012003000120030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(11),
      ADR4 => input1Node1(11),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2525
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"00300030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => '1',
      ADR2 => Node1_WL_U2_cnt(11),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node1_WL_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_10_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node1_WL_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X78Y132"
    )
    port map (
      CI => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20533,
      CYINIT => '0',
      CO(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20542,
      CO(2) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2525,
      S(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2541,
      S(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2549,
      S(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2557
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"0000006C0000006C"
    )
    port map (
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(10),
      ADR2 => input1Node1(10),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2541
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"000000CC"
    )
    port map (
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(10),
      ADR0 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node1_WL_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_9_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node1_WL_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"0014004400140044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(9),
      ADR2 => input1Node1(9),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2549
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"00440044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(9),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node1_WL_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_8_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node1_WL_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"0110101001101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(8),
      ADR3 => input1Node1(8),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2557
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y132",
      INIT => X"10101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node1_WL_U2_cnt(8),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node1_WL_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_15_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node1_WL_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"0012003000120030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(15),
      ADR4 => input1Node1(15),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2569
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"00300030"
    )
    port map (
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => '1',
      ADR2 => Node1_WL_U2_cnt(15),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node1_WL_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_14_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node1_WL_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X78Y133"
    )
    port map (
      CI => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20542,
      CYINIT => '0',
      CO(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20551,
      CO(2) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2569,
      S(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2585,
      S(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2593,
      S(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2601
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"0000006C0000006C"
    )
    port map (
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(14),
      ADR2 => input1Node1(14),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2585
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"000000CC"
    )
    port map (
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(14),
      ADR0 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node1_WL_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_13_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node1_WL_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"0014004400140044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(13),
      ADR2 => input1Node1(13),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2593
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"00440044"
    )
    port map (
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(13),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node1_WL_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_12_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node1_WL_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"0110101001101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(12),
      ADR3 => input1Node1(12),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2601
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y133",
      INIT => X"10101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node1_WL_U2_cnt(12),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node1_WL_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_19_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node1_WL_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => X"0000121200003030"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node1_WL_U2_cnt(19),
      ADR0 => Node1_WL_f_sel(0),
      ADR5 => input1Node1(19),
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2613
    );
  Node1_WL_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_18_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node1_WL_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X78Y134"
    )
    port map (
      CI => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20551,
      CYINIT => '0',
      CO(3) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2613,
      S(2) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2627,
      S(1) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2635,
      S(0) => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2643
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => X"0000060C0000060C"
    )
    port map (
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(18),
      ADR0 => input1Node1(18),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2627
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => X"00000C0C"
    )
    port map (
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => '1',
      ADR1 => Node1_WL_U2_cnt(18),
      ADR0 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node1_WL_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_17_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node1_WL_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => X"0014004400140044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_WL_f_sel(0),
      ADR1 => Node1_WL_U2_cnt(17),
      ADR4 => input1Node1(17),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2635
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => X"00440044"
    )
    port map (
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => '1',
      ADR1 => Node1_WL_U2_cnt(17),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node1_WL_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_WL_U2_cnt_16_CLK,
      I => Node1_WL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node1_WL_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => X"0110101001101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR4 => Node1_WL_f_sel(0),
      ADR2 => Node1_WL_U2_cnt(16),
      ADR3 => input1Node1(16),
      ADR5 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2643
    );
  Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y134",
      INIT => X"10101010"
    )
    port map (
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR3 => '1',
      ADR2 => Node1_WL_U2_cnt(16),
      ADR4 => '1',
      O => Node1_WL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node3_ACT_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_3_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node3_ACT_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => X"0F3CF03C0F5AF05A"
    )
    port map (
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_omx_out_3_0,
      ADR0 => Node3_ACT_U2_cnt(3),
      ADR4 => Node3_ACT_U4_weight_reg(3),
      ADR2 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2655
    );
  ProtoComp72_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X89Y141"
    )
    port map (
      O => NLW_ProtoComp72_CYINITGND_O_UNCONNECTED
    );
  Node3_ACT_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_2_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node3_ACT_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y141"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20572,
      CO(2) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q,
      O(3) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_2655,
      S(2) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2672,
      S(1) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2681,
      S(0) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2690
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => X"0F11F0EE0FBBF044"
    )
    port map (
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_omx_out_2_0,
      ADR1 => Node3_ACT_U2_cnt(2),
      ADR2 => Node3_ACT_U4_weight_reg(2),
      ADR4 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_2672
    );
  Node3_ACT_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_1_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node3_ACT_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => X"01ABFE5451FBAE04"
    )
    port map (
      ADR0 => Node3_ACT_acc_f_reset0_0,
      ADR2 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_omx_out_1_0,
      ADR1 => Node3_ACT_U2_cnt(1),
      ADR3 => Node3_ACT_U4_weight_reg(1),
      ADR4 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_2681
    );
  Node3_ACT_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_0_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node3_ACT_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y141",
      INIT => X"3333CCCC550FAAF0"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_0_0,
      ADR2 => Node3_ACT_U2_cnt(0),
      ADR1 => Node3_ACT_U4_weight_reg(0),
      ADR4 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_2690
    );
  Node3_ACT_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_7_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node3_ACT_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => X"55AA33CC55AA0FF0"
    )
    port map (
      ADR4 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_omx_out_7_0,
      ADR2 => Node3_ACT_U2_cnt(7),
      ADR0 => Node3_ACT_U4_weight_reg(7),
      ADR3 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2699
    );
  Node3_ACT_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_6_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node3_ACT_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y142"
    )
    port map (
      CI => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20572,
      CYINIT => '0',
      CO(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20593,
      CO(2) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q,
      O(3) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_2699,
      S(2) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2716,
      S(1) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2725,
      S(0) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2734
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => X"0FF05A5A0FF03C3C"
    )
    port map (
      ADR4 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_6_0,
      ADR1 => Node3_ACT_U2_cnt(6),
      ADR3 => Node3_ACT_U4_weight_reg(6),
      ADR2 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_2716
    );
  Node3_ACT_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_5_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node3_ACT_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => X"01FEF10E0BF4FB04"
    )
    port map (
      ADR2 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_omx_out_5_0,
      ADR1 => Node3_ACT_U2_cnt(5),
      ADR4 => Node3_ACT_U4_weight_reg(5),
      ADR3 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_2725
    );
  Node3_ACT_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_4_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node3_ACT_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y142",
      INIT => X"0F110FDDF0EEF022"
    )
    port map (
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR4 => Node3_ACT_omx_out_4_0,
      ADR0 => Node3_ACT_U2_cnt(4),
      ADR2 => Node3_ACT_U4_weight_reg(4),
      ADR5 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_2734
    );
  Node3_ACT_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_11_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node3_ACT_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => X"556699AA56569A9A"
    )
    port map (
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_omx_out_11_0,
      ADR2 => Node3_ACT_U2_cnt(11),
      ADR4 => Node3_ACT_U4_weight_reg(11),
      ADR0 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2743
    );
  Node3_ACT_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_10_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node3_ACT_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y143"
    )
    port map (
      CI => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20593,
      CYINIT => '0',
      CO(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20610,
      CO(2) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q,
      O(3) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_2743,
      S(2) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2760,
      S(1) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2769,
      S(0) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2778
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => X"55A556A65AAA56A6"
    )
    port map (
      ADR2 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_omx_out_10_0,
      ADR1 => Node3_ACT_U2_cnt(10),
      ADR3 => Node3_ACT_U4_weight_reg(10),
      ADR0 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_2760
    );
  Node3_ACT_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_9_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node3_ACT_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => X"0F0FF0F05A3C5A3C"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_9_0,
      ADR1 => Node3_ACT_U2_cnt(9),
      ADR4 => Node3_ACT_U4_weight_reg(9),
      ADR2 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_2769
    );
  Node3_ACT_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_8_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node3_ACT_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y143",
      INIT => X"00FFFF004747B8B8"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_8_0,
      ADR2 => Node3_ACT_U2_cnt(8),
      ADR3 => Node3_ACT_U4_weight_reg(8),
      ADR4 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_2778
    );
  Node3_ACT_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_15_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node3_ACT_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => X"3CCCF0AA3CCCF055"
    )
    port map (
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_acc_f_reset1,
      ADR0 => N138,
      ADR5 => Node3_ACT_U2_cnt(15),
      ADR1 => Node3_ACT_omx_out_15_0,
      ADR2 => Node3_ACT_U4_weight_reg(15),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2787
    );
  Node3_ACT_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_14_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node3_ACT_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y144"
    )
    port map (
      CI => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20610,
      CYINIT => '0',
      CO(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20631,
      CO(2) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q,
      O(3) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_2787,
      S(2) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2804,
      S(1) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2813,
      S(0) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2822
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => X"55A556A65AAA56A6"
    )
    port map (
      ADR2 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_omx_out_14_0,
      ADR1 => Node3_ACT_U2_cnt(14),
      ADR3 => Node3_ACT_U4_weight_reg(14),
      ADR0 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_2804
    );
  Node3_ACT_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_13_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node3_ACT_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => X"0FF01E1E0FF0B4B4"
    )
    port map (
      ADR4 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_omx_out_13_0,
      ADR1 => Node3_ACT_U2_cnt(13),
      ADR3 => Node3_ACT_U4_weight_reg(13),
      ADR2 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_2813
    );
  Node3_ACT_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_12_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node3_ACT_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y144",
      INIT => X"55AA55AA66665A5A"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_omx_out_12_0,
      ADR2 => Node3_ACT_U2_cnt(12),
      ADR3 => Node3_ACT_U4_weight_reg(12),
      ADR0 => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_2822
    );
  Node3_ACT_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_19_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node3_ACT_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => X"33CCCCCCFFA500A5"
    )
    port map (
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR0 => N146,
      ADR2 => Node3_ACT_U2_cnt(19),
      ADR1 => Node3_ACT_omx_out_19_0,
      ADR4 => Node3_ACT_U4_weight_reg(19),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2830
    );
  Node3_ACT_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_18_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node3_ACT_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y145"
    )
    port map (
      CI => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20631,
      CYINIT => '0',
      CO(3) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q,
      O(3) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_2830,
      S(2) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2846,
      S(1) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2855,
      S(0) => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2864
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => X"5FA05FA0E4E4B1B1"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR4 => N120_0,
      ADR1 => Node3_ACT_U2_cnt(18),
      ADR2 => Node3_ACT_omx_out_18_0,
      ADR3 => Node3_ACT_U4_weight_reg(18),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_2846
    );
  Node3_ACT_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_17_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node3_ACT_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => X"55AAFF00AAAAC3C3"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_acc_f_reset1,
      ADR2 => N126,
      ADR1 => Node3_ACT_U2_cnt(17),
      ADR0 => Node3_ACT_omx_out_17_0,
      ADR3 => Node3_ACT_U4_weight_reg(17),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_2855
    );
  Node3_ACT_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U2_cnt_16_CLK,
      I => Node3_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node3_ACT_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y145",
      INIT => X"77887788B8B88B8B"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR4 => N132,
      ADR2 => Node3_ACT_U2_cnt(16),
      ADR0 => Node3_ACT_omx_out_16_0,
      ADR3 => Node3_ACT_U4_weight_reg(16),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_2864
    );
  Node2_NL_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_3_CLK,
      I => Node2_NL_Result_3_1,
      O => Node2_NL_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(3),
      ADR4 => '1',
      ADR5 => Node2_ACT_acc_b_in(4),
      O => Node2_NL_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp35_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X55Y120"
    )
    port map (
      O => NLW_ProtoComp35_CYINITGND_1_O_UNCONNECTED
    );
  Node2_NL_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_2_CLK,
      I => Node2_NL_Result_2_1,
      O => Node2_NL_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y120"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_NL_U4_Maccum_weight_reg_cy_3_Q_20661,
      CO(2) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node2_NL_Result_3_1,
      O(2) => Node2_NL_Result_2_1,
      O(1) => Node2_NL_Result_1_1,
      O(0) => Node2_NL_Result_0_1,
      S(3) => Node2_NL_U4_Maccum_weight_reg_lut(3),
      S(2) => Node2_NL_U4_Maccum_weight_reg_lut(2),
      S(1) => Node2_NL_U4_Maccum_weight_reg_lut(1),
      S(0) => Node2_NL_U4_Maccum_weight_reg_lut(0)
    );
  Node2_NL_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U4_weight_reg(2),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(3),
      O => Node2_NL_U4_Maccum_weight_reg_lut(2)
    );
  Node2_NL_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_1_CLK,
      I => Node2_NL_Result_1_1,
      O => Node2_NL_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U4_weight_reg(1),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(2),
      O => Node2_NL_U4_Maccum_weight_reg_lut(1)
    );
  Node2_NL_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_0_CLK,
      I => Node2_NL_Result_0_1,
      O => Node2_NL_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y120",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(0),
      ADR4 => '1',
      ADR0 => Node2_ACT_acc_b_in(1),
      O => Node2_NL_U4_Maccum_weight_reg_lut(0)
    );
  Node2_NL_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_7_CLK,
      I => Node2_NL_Result_7_1,
      O => Node2_NL_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(7),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(8),
      O => Node2_NL_U4_Maccum_weight_reg_lut(7)
    );
  Node2_NL_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_6_CLK,
      I => Node2_NL_Result_6_1,
      O => Node2_NL_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y121"
    )
    port map (
      CI => Node2_NL_U4_Maccum_weight_reg_cy_3_Q_20661,
      CYINIT => '0',
      CO(3) => Node2_NL_U4_Maccum_weight_reg_cy_7_Q_20670,
      CO(2) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node2_NL_Result_7_1,
      O(2) => Node2_NL_Result_6_1,
      O(1) => Node2_NL_Result_5_1,
      O(0) => Node2_NL_Result_4_1,
      S(3) => Node2_NL_U4_Maccum_weight_reg_lut(7),
      S(2) => Node2_NL_U4_Maccum_weight_reg_lut(6),
      S(1) => Node2_NL_U4_Maccum_weight_reg_lut(5),
      S(0) => Node2_NL_U4_Maccum_weight_reg_lut(4)
    );
  Node2_NL_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U4_weight_reg(6),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(7),
      O => Node2_NL_U4_Maccum_weight_reg_lut(6)
    );
  Node2_NL_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_5_CLK,
      I => Node2_NL_Result_5_1,
      O => Node2_NL_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node2_NL_U4_weight_reg(5),
      ADR4 => '1',
      ADR2 => Node2_ACT_acc_b_in(6),
      O => Node2_NL_U4_Maccum_weight_reg_lut(5)
    );
  Node2_NL_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_4_CLK,
      I => Node2_NL_Result_4_1,
      O => Node2_NL_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y121",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(4),
      ADR4 => '1',
      ADR0 => Node2_ACT_acc_b_in(5),
      O => Node2_NL_U4_Maccum_weight_reg_lut(4)
    );
  Node2_NL_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_11_CLK,
      I => Node2_NL_Result_11_1,
      O => Node2_NL_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(11),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(12),
      O => Node2_NL_U4_Maccum_weight_reg_lut(11)
    );
  Node2_NL_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_10_CLK,
      I => Node2_NL_Result_10_1,
      O => Node2_NL_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y122"
    )
    port map (
      CI => Node2_NL_U4_Maccum_weight_reg_cy_7_Q_20670,
      CYINIT => '0',
      CO(3) => Node2_NL_U4_Maccum_weight_reg_cy_11_Q_20679,
      CO(2) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node2_NL_Result_11_1,
      O(2) => Node2_NL_Result_10_1,
      O(1) => Node2_NL_Result_9_1,
      O(0) => Node2_NL_Result_8_1,
      S(3) => Node2_NL_U4_Maccum_weight_reg_lut(11),
      S(2) => Node2_NL_U4_Maccum_weight_reg_lut(10),
      S(1) => Node2_NL_U4_Maccum_weight_reg_lut(9),
      S(0) => Node2_NL_U4_Maccum_weight_reg_lut(8)
    );
  Node2_NL_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U4_weight_reg(10),
      ADR4 => '1',
      ADR5 => Node2_ACT_acc_b_in(11),
      O => Node2_NL_U4_Maccum_weight_reg_lut(10)
    );
  Node2_NL_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_9_CLK,
      I => Node2_NL_Result_9_1,
      O => Node2_NL_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node2_NL_U4_weight_reg(9),
      ADR4 => '1',
      ADR2 => Node2_ACT_acc_b_in(10),
      O => Node2_NL_U4_Maccum_weight_reg_lut(9)
    );
  Node2_NL_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_8_CLK,
      I => Node2_NL_Result_8_1,
      O => Node2_NL_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y122",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(8),
      ADR4 => '1',
      ADR1 => Node2_ACT_acc_b_in(9),
      O => Node2_NL_U4_Maccum_weight_reg_lut(8)
    );
  Node2_NL_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_15_CLK,
      I => Node2_NL_Result_15_1,
      O => Node2_NL_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(15),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(16),
      O => Node2_NL_U4_Maccum_weight_reg_lut(15)
    );
  Node2_NL_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_14_CLK,
      I => Node2_NL_Result_14_1,
      O => Node2_NL_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y123"
    )
    port map (
      CI => Node2_NL_U4_Maccum_weight_reg_cy_11_Q_20679,
      CYINIT => '0',
      CO(3) => Node2_NL_U4_Maccum_weight_reg_cy_15_Q_20688,
      CO(2) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node2_NL_Result_15_1,
      O(2) => Node2_NL_Result_14_1,
      O(1) => Node2_NL_Result_13_1,
      O(0) => Node2_NL_Result_12_1,
      S(3) => Node2_NL_U4_Maccum_weight_reg_lut(15),
      S(2) => Node2_NL_U4_Maccum_weight_reg_lut(14),
      S(1) => Node2_NL_U4_Maccum_weight_reg_lut(13),
      S(0) => Node2_NL_U4_Maccum_weight_reg_lut(12)
    );
  Node2_NL_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U4_weight_reg(14),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(15),
      O => Node2_NL_U4_Maccum_weight_reg_lut(14)
    );
  Node2_NL_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_13_CLK,
      I => Node2_NL_Result_13_1,
      O => Node2_NL_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node2_NL_U4_weight_reg(13),
      ADR4 => '1',
      ADR2 => Node2_ACT_acc_b_in(14),
      O => Node2_NL_U4_Maccum_weight_reg_lut(13)
    );
  Node2_NL_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_12_CLK,
      I => Node2_NL_Result_12_1,
      O => Node2_NL_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y123",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(12),
      ADR4 => '1',
      ADR1 => Node2_ACT_acc_b_in(13),
      O => Node2_NL_U4_Maccum_weight_reg_lut(12)
    );
  Node2_NL_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_19_CLK,
      I => Node2_NL_Result_19_1,
      O => Node2_NL_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(19),
      ADR4 => '1',
      ADR5 => Node2_ACT_acc_b_in(19),
      O => Node2_NL_U4_Maccum_weight_reg_lut(19)
    );
  Node2_NL_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_18_CLK,
      I => Node2_NL_Result_18_1,
      O => Node2_NL_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y124"
    )
    port map (
      CI => Node2_NL_U4_Maccum_weight_reg_cy_15_Q_20688,
      CYINIT => '0',
      CO(3) => NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node2_NL_Result_19_1,
      O(2) => Node2_NL_Result_18_1,
      O(1) => Node2_NL_Result_17_1,
      O(0) => Node2_NL_Result_16_1,
      S(3) => Node2_NL_U4_Maccum_weight_reg_lut(19),
      S(2) => Node2_NL_U4_Maccum_weight_reg_lut(18),
      S(1) => Node2_NL_U4_Maccum_weight_reg_lut(17),
      S(0) => Node2_NL_U4_Maccum_weight_reg_lut(16)
    );
  Node2_NL_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U4_weight_reg(18),
      ADR4 => '1',
      ADR5 => Node2_ACT_acc_b_in(19),
      O => Node2_NL_U4_Maccum_weight_reg_lut(18)
    );
  Node2_NL_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_17_CLK,
      I => Node2_NL_Result_17_1,
      O => Node2_NL_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node2_NL_U4_weight_reg(17),
      ADR4 => '1',
      ADR2 => Node2_ACT_acc_b_in(18),
      O => Node2_NL_U4_Maccum_weight_reg_lut(17)
    );
  Node2_NL_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_NL_U4_weight_reg_16_CLK,
      I => Node2_NL_Result_16_1,
      O => Node2_NL_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node2_NL_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y124",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U4_weight_reg(16),
      ADR4 => '1',
      ADR1 => Node2_ACT_acc_b_in(17),
      O => Node2_NL_U4_Maccum_weight_reg_lut(16)
    );
  IL2_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_3_CLK,
      I => IL2_Result(3),
      O => IL2_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => X"5A5A3C3C5A5A5A5A"
    )
    port map (
      ADR3 => '1',
      ADR4 => IL2_U10_d(1),
      ADR5 => n2_in2_br,
      ADR2 => IL2_U5_cnt(3),
      ADR0 => Node3_WL_acc_f_in(3),
      ADR1 => Node2_NL_acc_f_in(3),
      O => IL2_U5_Maccum_cnt_lut(3)
    );
  ProtoComp76_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X53Y135"
    )
    port map (
      O => NLW_ProtoComp76_CYINITGND_O_UNCONNECTED
    );
  IL2_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_2_CLK,
      I => IL2_Result(2),
      O => IL2_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X53Y135"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL2_U5_Maccum_cnt_cy_3_Q_20704,
      CO(2) => NLW_IL2_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => IL2_Result(3),
      O(2) => IL2_Result(2),
      O(1) => IL2_Result(1),
      O(0) => IL2_Result(0),
      S(3) => IL2_U5_Maccum_cnt_lut(3),
      S(2) => IL2_U5_Maccum_cnt_lut(2),
      S(1) => IL2_U5_Maccum_cnt_lut(1),
      S(0) => IL2_U5_Maccum_cnt_lut(0)
    );
  IL2_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => X"33CC336633CC99CC"
    )
    port map (
      ADR2 => '1',
      ADR4 => IL2_U10_d(1),
      ADR0 => n2_in2_br,
      ADR1 => IL2_U5_cnt(2),
      ADR3 => Node3_WL_acc_f_in(2),
      ADR5 => Node2_NL_acc_f_in(2),
      O => IL2_U5_Maccum_cnt_lut(2)
    );
  IL2_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_1_CLK,
      I => IL2_Result(1),
      O => IL2_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => X"3633C6CC3633C6CC"
    )
    port map (
      ADR5 => '1',
      ADR2 => IL2_U10_d(1),
      ADR3 => n2_in2_br,
      ADR1 => IL2_U5_cnt(1),
      ADR4 => Node3_WL_acc_f_in(1),
      ADR0 => Node2_NL_acc_f_in(1),
      O => IL2_U5_Maccum_cnt_lut(1)
    );
  IL2_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_0_CLK,
      I => IL2_Result(0),
      O => IL2_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y135",
      INIT => X"1E0F1E0FB4F0B4F0"
    )
    port map (
      ADR4 => '1',
      ADR0 => IL2_U10_d(1),
      ADR3 => n2_in2_br,
      ADR2 => IL2_U5_cnt(0),
      ADR5 => Node3_WL_acc_f_in(0),
      ADR1 => Node2_NL_acc_f_in(0),
      O => IL2_U5_Maccum_cnt_lut(0)
    );
  IL2_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_7_CLK,
      I => IL2_Result(7),
      O => IL2_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => X"4B4B5A5A78785A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => IL2_U10_d(1),
      ADR4 => n2_in2_br,
      ADR2 => IL2_U5_cnt(7),
      ADR0 => Node3_WL_acc_f_in(7),
      ADR5 => Node2_NL_acc_f_in(7),
      O => IL2_U5_Maccum_cnt_lut(7)
    );
  IL2_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_6_CLK,
      I => IL2_Result(6),
      O => IL2_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X53Y136"
    )
    port map (
      CI => IL2_U5_Maccum_cnt_cy_3_Q_20704,
      CYINIT => '0',
      CO(3) => IL2_U5_Maccum_cnt_cy_7_Q_20709,
      CO(2) => NLW_IL2_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => IL2_Result(7),
      O(2) => IL2_Result(6),
      O(1) => IL2_Result(5),
      O(0) => IL2_Result(4),
      S(3) => IL2_U5_Maccum_cnt_lut(7),
      S(2) => IL2_U5_Maccum_cnt_lut(6),
      S(1) => IL2_U5_Maccum_cnt_lut(5),
      S(0) => IL2_U5_Maccum_cnt_lut(4)
    );
  IL2_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => X"666666663366CC66"
    )
    port map (
      ADR2 => '1',
      ADR5 => IL2_U10_d(1),
      ADR3 => n2_in2_br,
      ADR1 => IL2_U5_cnt(6),
      ADR0 => Node3_WL_acc_f_in(6),
      ADR4 => Node2_NL_acc_f_in(6),
      O => IL2_U5_Maccum_cnt_lut(6)
    );
  IL2_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_5_CLK,
      I => IL2_Result(5),
      O => IL2_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => X"3363CC6C3363CC6C"
    )
    port map (
      ADR5 => '1',
      ADR3 => IL2_U10_d(1),
      ADR2 => n2_in2_br,
      ADR1 => IL2_U5_cnt(5),
      ADR4 => Node3_WL_acc_f_in(5),
      ADR0 => Node2_NL_acc_f_in(5),
      O => IL2_U5_Maccum_cnt_lut(5)
    );
  IL2_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_4_CLK,
      I => IL2_Result(4),
      O => IL2_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y136",
      INIT => X"5A3C5A3C5A5A5A5A"
    )
    port map (
      ADR4 => '1',
      ADR3 => IL2_U10_d(1),
      ADR5 => n2_in2_br,
      ADR2 => IL2_U5_cnt(4),
      ADR0 => Node3_WL_acc_f_in(4),
      ADR1 => Node2_NL_acc_f_in(4),
      O => IL2_U5_Maccum_cnt_lut(4)
    );
  IL2_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_11_CLK,
      I => IL2_Result(11),
      O => IL2_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => X"2D2D3C3C78783C3C"
    )
    port map (
      ADR3 => '1',
      ADR0 => IL2_U10_d(1),
      ADR4 => n2_in2_br,
      ADR2 => IL2_U5_cnt(11),
      ADR1 => Node3_WL_acc_f_in(11),
      ADR5 => Node2_NL_acc_f_in(11),
      O => IL2_U5_Maccum_cnt_lut(11)
    );
  IL2_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_10_CLK,
      I => IL2_Result(10),
      O => IL2_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X53Y137"
    )
    port map (
      CI => IL2_U5_Maccum_cnt_cy_7_Q_20709,
      CYINIT => '0',
      CO(3) => IL2_U5_Maccum_cnt_cy_11_Q_20714,
      CO(2) => NLW_IL2_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => IL2_Result(11),
      O(2) => IL2_Result(10),
      O(1) => IL2_Result(9),
      O(0) => IL2_Result(8),
      S(3) => IL2_U5_Maccum_cnt_lut(11),
      S(2) => IL2_U5_Maccum_cnt_lut(10),
      S(1) => IL2_U5_Maccum_cnt_lut(9),
      S(0) => IL2_U5_Maccum_cnt_lut(8)
    );
  IL2_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => X"33CC33CC333CC3CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => IL2_U10_d(1),
      ADR2 => n2_in2_br,
      ADR1 => IL2_U5_cnt(10),
      ADR3 => Node3_WL_acc_f_in(10),
      ADR4 => Node2_NL_acc_f_in(10),
      O => IL2_U5_Maccum_cnt_lut(10)
    );
  IL2_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_9_CLK,
      I => IL2_Result(9),
      O => IL2_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => X"3C3C369C3C3C369C"
    )
    port map (
      ADR5 => '1',
      ADR4 => IL2_U10_d(1),
      ADR0 => n2_in2_br,
      ADR1 => IL2_U5_cnt(9),
      ADR2 => Node3_WL_acc_f_in(9),
      ADR3 => Node2_NL_acc_f_in(9),
      O => IL2_U5_Maccum_cnt_lut(9)
    );
  IL2_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_8_CLK,
      I => IL2_Result(8),
      O => IL2_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y137",
      INIT => X"0F0F2D2DF0F07878"
    )
    port map (
      ADR3 => '1',
      ADR4 => IL2_U10_d(1),
      ADR0 => n2_in2_br,
      ADR2 => IL2_U5_cnt(8),
      ADR5 => Node3_WL_acc_f_in(8),
      ADR1 => Node2_NL_acc_f_in(8),
      O => IL2_U5_Maccum_cnt_lut(8)
    );
  IL2_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_15_CLK,
      I => IL2_Result(15),
      O => IL2_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => X"4B4B5A5A78785A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => IL2_U10_d(1),
      ADR4 => n2_in2_br,
      ADR2 => IL2_U5_cnt(15),
      ADR0 => Node3_WL_acc_f_in(15),
      ADR5 => Node2_NL_acc_f_in(15),
      O => IL2_U5_Maccum_cnt_lut(15)
    );
  IL2_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_14_CLK,
      I => IL2_Result(14),
      O => IL2_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X53Y138"
    )
    port map (
      CI => IL2_U5_Maccum_cnt_cy_11_Q_20714,
      CYINIT => '0',
      CO(3) => IL2_U5_Maccum_cnt_cy_15_Q_20719,
      CO(2) => NLW_IL2_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => IL2_Result(15),
      O(2) => IL2_Result(14),
      O(1) => IL2_Result(13),
      O(0) => IL2_Result(12),
      S(3) => IL2_U5_Maccum_cnt_lut(15),
      S(2) => IL2_U5_Maccum_cnt_lut(14),
      S(1) => IL2_U5_Maccum_cnt_lut(13),
      S(0) => IL2_U5_Maccum_cnt_lut(12)
    );
  IL2_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => X"3C3C3C3C333CCC3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => IL2_U10_d(1),
      ADR3 => n2_in2_br,
      ADR1 => IL2_U5_cnt(14),
      ADR2 => Node3_WL_acc_f_in(14),
      ADR4 => Node2_NL_acc_f_in(14),
      O => IL2_U5_Maccum_cnt_lut(14)
    );
  IL2_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_13_CLK,
      I => IL2_Result(13),
      O => IL2_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => X"3333CCCC33C33CCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => IL2_U10_d(1),
      ADR2 => n2_in2_br,
      ADR1 => IL2_U5_cnt(13),
      ADR4 => Node3_WL_acc_f_in(13),
      ADR3 => Node2_NL_acc_f_in(13),
      O => IL2_U5_Maccum_cnt_lut(13)
    );
  IL2_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_12_CLK,
      I => IL2_Result(12),
      O => IL2_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y138",
      INIT => X"5A5A5A5A3C3C5A5A"
    )
    port map (
      ADR3 => '1',
      ADR5 => IL2_U10_d(1),
      ADR4 => n2_in2_br,
      ADR2 => IL2_U5_cnt(12),
      ADR0 => Node3_WL_acc_f_in(12),
      ADR1 => Node2_NL_acc_f_in(12),
      O => IL2_U5_Maccum_cnt_lut(12)
    );
  IL2_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_19_CLK,
      I => IL2_Result(19),
      O => IL2_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => X"5A5A5A5A0F5AF05A"
    )
    port map (
      ADR1 => '1',
      ADR5 => IL2_U10_d(1),
      ADR3 => n2_in2_br,
      ADR2 => IL2_U5_cnt(19),
      ADR0 => Node3_WL_acc_f_in(19),
      ADR4 => Node2_NL_acc_f_in(19),
      O => IL2_U5_Maccum_cnt_lut(19)
    );
  IL2_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_18_CLK,
      I => IL2_Result(18),
      O => IL2_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X53Y139"
    )
    port map (
      CI => IL2_U5_Maccum_cnt_cy_15_Q_20719,
      CYINIT => '0',
      CO(3) => NLW_IL2_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_IL2_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_IL2_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => IL2_Result(19),
      O(2) => IL2_Result(18),
      O(1) => IL2_Result(17),
      O(0) => IL2_Result(16),
      S(3) => IL2_U5_Maccum_cnt_lut(19),
      S(2) => IL2_U5_Maccum_cnt_lut(18),
      S(1) => IL2_U5_Maccum_cnt_lut(17),
      S(0) => IL2_U5_Maccum_cnt_lut(16)
    );
  IL2_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => X"3C3C3C3C369C369C"
    )
    port map (
      ADR4 => '1',
      ADR5 => IL2_U10_d(1),
      ADR0 => n2_in2_br,
      ADR1 => IL2_U5_cnt(18),
      ADR2 => Node3_WL_acc_f_in(18),
      ADR3 => Node2_NL_acc_f_in(18),
      O => IL2_U5_Maccum_cnt_lut(18)
    );
  IL2_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_17_CLK,
      I => IL2_Result(17),
      O => IL2_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => X"33663333CC66CCCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => IL2_U10_d(1),
      ADR4 => n2_in2_br,
      ADR1 => IL2_U5_cnt(17),
      ADR5 => Node3_WL_acc_f_in(17),
      ADR0 => Node2_NL_acc_f_in(17),
      O => IL2_U5_Maccum_cnt_lut(17)
    );
  IL2_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => '0'
    )
    port map (
      CE => IL2_acc_b_en,
      CLK => NlwBufferSignal_IL2_U5_cnt_16_CLK,
      I => IL2_Result(16),
      O => IL2_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X53Y139",
      INIT => X"5A3C5A5A5A3C5A5A"
    )
    port map (
      ADR5 => '1',
      ADR3 => IL2_U10_d(1),
      ADR4 => n2_in2_br,
      ADR2 => IL2_U5_cnt(16),
      ADR0 => Node3_WL_acc_f_in(16),
      ADR1 => Node2_NL_acc_f_in(16),
      O => IL2_U5_Maccum_cnt_lut(16)
    );
  Node2_ACT_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_3_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node2_ACT_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"3336339CCC36CC9C"
    )
    port map (
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_omx_out_3_0,
      ADR2 => Node2_ACT_U2_cnt(3),
      ADR5 => Node2_ACT_U4_weight_reg(3),
      ADR1 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_3214
    );
  ProtoComp72_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X36Y131"
    )
    port map (
      O => NLW_ProtoComp72_CYINITGND_1_O_UNCONNECTED
    );
  Node2_ACT_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_2_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node2_ACT_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y131"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20740,
      CO(2) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q,
      O(3) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_3214,
      S(2) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_3231,
      S(1) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_3240,
      S(0) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_3249
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"0F0FF0F011BBEE44"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_2_0,
      ADR1 => Node2_ACT_U2_cnt(2),
      ADR2 => Node2_ACT_U4_weight_reg(2),
      ADR4 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_3231
    );
  Node2_ACT_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_1_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node2_ACT_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"0F550F33F0AAF0CC"
    )
    port map (
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_1_0,
      ADR1 => Node2_ACT_U2_cnt(1),
      ADR2 => Node2_ACT_U4_weight_reg(1),
      ADR5 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_3240
    );
  Node2_ACT_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_0_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node2_ACT_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"6666666655AA5A5A"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_0_0,
      ADR2 => Node2_ACT_U2_cnt(0),
      ADR1 => Node2_ACT_U4_weight_reg(0),
      ADR0 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_3249
    );
  Node2_ACT_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_7_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node2_ACT_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => X"1103EEFCDDCF2230"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR3 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_7_0,
      ADR2 => Node2_ACT_U2_cnt(7),
      ADR5 => Node2_ACT_U4_weight_reg(7),
      ADR4 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_3258
    );
  Node2_ACT_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_6_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node2_ACT_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y132"
    )
    port map (
      CI => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20740,
      CYINIT => '0',
      CO(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20761,
      CO(2) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q,
      O(3) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_3258,
      S(2) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_3275,
      S(1) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_3284,
      S(0) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_3293
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => X"05FA03FCF50AF30C"
    )
    port map (
      ADR2 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_6_0,
      ADR1 => Node2_ACT_U2_cnt(6),
      ADR5 => Node2_ACT_U4_weight_reg(6),
      ADR3 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_3275
    );
  Node2_ACT_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_5_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node2_ACT_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => X"3530CACF353FCAC0"
    )
    port map (
      ADR2 => Node2_ACT_acc_f_reset0_0,
      ADR3 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_5_0,
      ADR5 => Node2_ACT_U2_cnt(5),
      ADR1 => Node2_ACT_U4_weight_reg(5),
      ADR4 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_3284
    );
  Node2_ACT_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_4_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node2_ACT_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => X"336699CC36369C9C"
    )
    port map (
      ADR0 => Node2_ACT_acc_f_reset0_0,
      ADR5 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_4_0,
      ADR2 => Node2_ACT_U2_cnt(4),
      ADR4 => Node2_ACT_U4_weight_reg(4),
      ADR1 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_3293
    );
  Node2_ACT_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_11_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node2_ACT_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => X"5555AAAA03CFFC30"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR1 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_11_0,
      ADR2 => Node2_ACT_U2_cnt(11),
      ADR0 => Node2_ACT_U4_weight_reg(11),
      ADR4 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_3302
    );
  Node2_ACT_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_10_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node2_ACT_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y133"
    )
    port map (
      CI => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20761,
      CYINIT => '0',
      CO(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20778,
      CO(2) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q,
      O(3) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_3302,
      S(2) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_3319,
      S(1) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_3328,
      S(0) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_3337
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => X"00FFFF005353ACAC"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_10_0,
      ADR1 => Node2_ACT_U2_cnt(10),
      ADR3 => Node2_ACT_U4_weight_reg(10),
      ADR4 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_3319
    );
  Node2_ACT_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_9_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node2_ACT_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => X"0F1E0FB4F01EF0B4"
    )
    port map (
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_omx_out_9_0,
      ADR1 => Node2_ACT_U2_cnt(9),
      ADR5 => Node2_ACT_U4_weight_reg(9),
      ADR2 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_3328
    );
  Node2_ACT_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_8_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node2_ACT_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => X"0123CDEFFEDC3210"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_8_0,
      ADR2 => Node2_ACT_U2_cnt(8),
      ADR4 => Node2_ACT_U4_weight_reg(8),
      ADR5 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_3337
    );
  Node2_ACT_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_15_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node2_ACT_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => X"5A5AF0F0AAAACC33"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR1 => N136,
      ADR3 => Node2_ACT_U2_cnt(15),
      ADR0 => Node2_ACT_omx_out_15_0,
      ADR2 => Node2_ACT_U4_weight_reg(15),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_3346
    );
  Node2_ACT_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_14_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node2_ACT_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y134"
    )
    port map (
      CI => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20778,
      CYINIT => '0',
      CO(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20799,
      CO(2) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q,
      O(3) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_3346,
      S(2) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_3363,
      S(1) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_3372,
      S(0) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_3381
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => X"55AA55AA0FF033CC"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR2 => Node2_ACT_omx_out_14_0,
      ADR1 => Node2_ACT_U2_cnt(14),
      ADR0 => Node2_ACT_U4_weight_reg(14),
      ADR3 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_3363
    );
  Node2_ACT_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_13_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node2_ACT_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => X"0F110FBBF0EEF044"
    )
    port map (
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_omx_out_13_0,
      ADR1 => Node2_ACT_U2_cnt(13),
      ADR2 => Node2_ACT_U4_weight_reg(13),
      ADR5 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_3372
    );
  Node2_ACT_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_12_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node2_ACT_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => X"01CDFE3223EFDC10"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR5 => Node2_ACT_omx_out_12_0,
      ADR2 => Node2_ACT_U2_cnt(12),
      ADR3 => Node2_ACT_U4_weight_reg(12),
      ADR4 => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_3381
    );
  Node2_ACT_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_19_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node2_ACT_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"77D8778D88D8888D"
    )
    port map (
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => N144_0,
      ADR2 => Node2_ACT_U2_cnt(19),
      ADR1 => Node2_ACT_omx_out_19_0,
      ADR5 => Node2_ACT_U4_weight_reg(19),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_3389
    );
  Node2_ACT_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_18_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node2_ACT_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y135"
    )
    port map (
      CI => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20799,
      CYINIT => '0',
      CO(3) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q,
      O(3) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_3389,
      S(2) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_3405,
      S(1) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_3414,
      S(0) => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_3423
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"5FA05FA0ACACA3A3"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR4 => N118_0,
      ADR1 => Node2_ACT_U2_cnt(18),
      ADR0 => Node2_ACT_omx_out_18_0,
      ADR3 => Node2_ACT_U4_weight_reg(18),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_3405
    );
  Node2_ACT_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_17_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node2_ACT_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"5AEEF0445ABBF011"
    )
    port map (
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR5 => N124,
      ADR1 => Node2_ACT_U2_cnt(17),
      ADR4 => Node2_ACT_omx_out_17_0,
      ADR2 => Node2_ACT_U4_weight_reg(17),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_3414
    );
  Node2_ACT_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U2_cnt_16_CLK,
      I => Node2_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node2_ACT_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"55FFAA00EB41EB41"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR1 => N130_0,
      ADR2 => Node2_ACT_U2_cnt(16),
      ADR3 => Node2_ACT_omx_out_16_0,
      ADR4 => Node2_ACT_U4_weight_reg(16),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_3423
    );
  Node4_U3_Msub_Output_cy_3_Node4_U3_Msub_Output_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(3),
      O => Node4_omx_out_3_0
    );
  Node4_U3_Msub_Output_cy_3_Node4_U3_Msub_Output_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(2),
      O => Node4_omx_out_2_0
    );
  Node4_U3_Msub_Output_cy_3_Node4_U3_Msub_Output_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(1),
      O => Node4_omx_out_1_0
    );
  Node4_U3_Msub_Output_cy_3_Node4_U3_Msub_Output_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(0),
      O => Node4_omx_out_0_0
    );
  Node4_U3_Msub_Output_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(3),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_3_Q
    );
  IL1_U10_d_2_153_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_153_D5LUT_O_UNCONNECTED
    );
  ProtoComp79_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X15Y110"
    )
    port map (
      O => NLW_ProtoComp79_CYINITVCC_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y110"
    )
    port map (
      CI => '0',
      CYINIT => '1',
      CO(3) => Node4_U3_Msub_Output_cy_3_Q_20821,
      CO(2) => NLW_Node4_U3_Msub_Output_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U3_Msub_Output_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U3_Msub_Output_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node4_omx_out(3),
      O(2) => Node4_omx_out(2),
      O(1) => Node4_omx_out(1),
      O(0) => Node4_omx_out(0),
      S(3) => Node4_U3_Msub_Output_lut_3_Q,
      S(2) => Node4_U3_Msub_Output_lut_2_Q,
      S(1) => Node4_U3_Msub_Output_lut_1_Q,
      S(0) => Node4_U3_Msub_Output_lut_0_Q
    );
  Node4_U3_Msub_Output_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(2),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_2_Q
    );
  IL1_U10_d_2_154_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_154_C5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(1),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_1_Q
    );
  IL1_U10_d_2_155_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_155_B5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(0),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_0_Q
    );
  IL1_U10_d_2_156_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_156_A5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_cy_7_Node4_U3_Msub_Output_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(7),
      O => Node4_omx_out_7_0
    );
  Node4_U3_Msub_Output_cy_7_Node4_U3_Msub_Output_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(6),
      O => Node4_omx_out_6_0
    );
  Node4_U3_Msub_Output_cy_7_Node4_U3_Msub_Output_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(5),
      O => Node4_omx_out_5_0
    );
  Node4_U3_Msub_Output_cy_7_Node4_U3_Msub_Output_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(4),
      O => Node4_omx_out_4_0
    );
  Node4_U3_Msub_Output_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(7),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_7_Q
    );
  IL1_U10_d_2_149_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_149_D5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y111"
    )
    port map (
      CI => Node4_U3_Msub_Output_cy_3_Q_20821,
      CYINIT => '0',
      CO(3) => Node4_U3_Msub_Output_cy_7_Q_20822,
      CO(2) => NLW_Node4_U3_Msub_Output_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U3_Msub_Output_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U3_Msub_Output_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node4_omx_out(7),
      O(2) => Node4_omx_out(6),
      O(1) => Node4_omx_out(5),
      O(0) => Node4_omx_out(4),
      S(3) => Node4_U3_Msub_Output_lut_7_Q,
      S(2) => Node4_U3_Msub_Output_lut_6_Q,
      S(1) => Node4_U3_Msub_Output_lut_5_Q,
      S(0) => Node4_U3_Msub_Output_lut_4_Q
    );
  Node4_U3_Msub_Output_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(6),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_6_Q
    );
  IL1_U10_d_2_150_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_150_C5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(5),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_5_Q
    );
  IL1_U10_d_2_151_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_151_B5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(4),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_4_Q
    );
  IL1_U10_d_2_152_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_152_A5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_cy_11_Node4_U3_Msub_Output_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(11),
      O => Node4_omx_out_11_0
    );
  Node4_U3_Msub_Output_cy_11_Node4_U3_Msub_Output_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(10),
      O => Node4_omx_out_10_0
    );
  Node4_U3_Msub_Output_cy_11_Node4_U3_Msub_Output_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(9),
      O => Node4_omx_out_9_0
    );
  Node4_U3_Msub_Output_cy_11_Node4_U3_Msub_Output_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(8),
      O => Node4_omx_out_8_0
    );
  Node4_U3_Msub_Output_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(11),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_11_Q
    );
  IL1_U10_d_2_145_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_145_D5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y112"
    )
    port map (
      CI => Node4_U3_Msub_Output_cy_7_Q_20822,
      CYINIT => '0',
      CO(3) => Node4_U3_Msub_Output_cy_11_Q_20823,
      CO(2) => NLW_Node4_U3_Msub_Output_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U3_Msub_Output_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U3_Msub_Output_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node4_omx_out(11),
      O(2) => Node4_omx_out(10),
      O(1) => Node4_omx_out(9),
      O(0) => Node4_omx_out(8),
      S(3) => Node4_U3_Msub_Output_lut_11_Q,
      S(2) => Node4_U3_Msub_Output_lut_10_Q,
      S(1) => Node4_U3_Msub_Output_lut_9_Q,
      S(0) => Node4_U3_Msub_Output_lut_8_Q
    );
  Node4_U3_Msub_Output_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(10),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_10_Q
    );
  IL1_U10_d_2_146_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_146_C5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(9),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_9_Q
    );
  IL1_U10_d_2_147_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_147_B5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_NL_acc_b_in(8),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_8_Q
    );
  IL1_U10_d_2_148_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_148_A5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_cy_15_Node4_U3_Msub_Output_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(15),
      O => Node4_omx_out_15_0
    );
  Node4_U3_Msub_Output_cy_15_Node4_U3_Msub_Output_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(14),
      O => Node4_omx_out_14_0
    );
  Node4_U3_Msub_Output_cy_15_Node4_U3_Msub_Output_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(13),
      O => Node4_omx_out_13_0
    );
  Node4_U3_Msub_Output_cy_15_Node4_U3_Msub_Output_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(12),
      O => Node4_omx_out_12_0
    );
  Node4_U3_Msub_Output_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(15),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_15_Q
    );
  IL1_U10_d_2_141_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_141_D5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y113"
    )
    port map (
      CI => Node4_U3_Msub_Output_cy_11_Q_20823,
      CYINIT => '0',
      CO(3) => Node4_U3_Msub_Output_cy_15_Q_20824,
      CO(2) => NLW_Node4_U3_Msub_Output_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U3_Msub_Output_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U3_Msub_Output_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node4_omx_out(15),
      O(2) => Node4_omx_out(14),
      O(1) => Node4_omx_out(13),
      O(0) => Node4_omx_out(12),
      S(3) => Node4_U3_Msub_Output_lut_15_Q,
      S(2) => Node4_U3_Msub_Output_lut_14_Q,
      S(1) => Node4_U3_Msub_Output_lut_13_Q,
      S(0) => Node4_U3_Msub_Output_lut_12_Q
    );
  Node4_U3_Msub_Output_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(14),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_14_Q
    );
  IL1_U10_d_2_142_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_142_C5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(13),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_13_Q
    );
  IL1_U10_d_2_143_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_143_B5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_NL_acc_b_in(12),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_12_Q
    );
  IL1_U10_d_2_144_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_144_A5LUT_O_UNCONNECTED
    );
  Node4_omx_out_19_Node4_omx_out_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(19),
      O => Node4_omx_out_19_0
    );
  Node4_omx_out_19_Node4_omx_out_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(18),
      O => Node4_omx_out_18_0
    );
  Node4_omx_out_19_Node4_omx_out_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(17),
      O => Node4_omx_out_17_0
    );
  Node4_omx_out_19_Node4_omx_out_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_omx_out(16),
      O => Node4_omx_out_16_0
    );
  Node4_U3_Msub_Output_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(19),
      O => Node4_U3_Msub_Output_lut_19_Q
    );
  Node4_U3_Msub_Output_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X15Y114"
    )
    port map (
      CI => Node4_U3_Msub_Output_cy_15_Q_20824,
      CYINIT => '0',
      CO(3) => NLW_Node4_U3_Msub_Output_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node4_U3_Msub_Output_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U3_Msub_Output_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U3_Msub_Output_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node4_U3_Msub_Output_xor_19_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => Node4_omx_out(19),
      O(2) => Node4_omx_out(18),
      O(1) => Node4_omx_out(17),
      O(0) => Node4_omx_out(16),
      S(3) => Node4_U3_Msub_Output_lut_19_Q,
      S(2) => Node4_U3_Msub_Output_lut_18_Q,
      S(1) => Node4_U3_Msub_Output_lut_17_Q,
      S(0) => Node1_NL_acc_b_in_16_rt_3531
    );
  Node4_U3_Msub_Output_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_b_in(18),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_18_Q
    );
  IL1_U10_d_2_139_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_139_C5LUT_O_UNCONNECTED
    );
  Node4_U3_Msub_Output_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_acc_b_in(17),
      ADR5 => '1',
      O => Node4_U3_Msub_Output_lut_17_Q
    );
  IL1_U10_d_2_140_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_140_B5LUT_O_UNCONNECTED
    );
  Node1_NL_acc_b_in_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_NL_acc_b_in(16),
      ADR5 => '1',
      O => Node1_NL_acc_b_in_16_rt_3531
    );
  N0_28_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_28_A5LUT_O_UNCONNECTED
    );
  Node2_ACT_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_3_CLK,
      I => Node2_ACT_Result_3_1,
      O => Node2_ACT_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(3),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(4),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp82_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X38Y130"
    )
    port map (
      O => NLW_ProtoComp82_CYINITGND_O_UNCONNECTED
    );
  Node2_ACT_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_2_CLK,
      I => Node2_ACT_Result_2_1,
      O => Node2_ACT_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y130"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_ACT_U4_Maccum_weight_reg_cy_3_Q_20825,
      CO(2) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node2_ACT_Result_3_1,
      O(2) => Node2_ACT_Result_2_1,
      O(1) => Node2_ACT_Result_1_1,
      O(0) => Node2_ACT_Result_0_1,
      S(3) => Node2_ACT_U4_Maccum_weight_reg_lut(3),
      S(2) => Node2_ACT_U4_Maccum_weight_reg_lut(2),
      S(1) => Node2_ACT_U4_Maccum_weight_reg_lut(1),
      S(0) => Node2_ACT_U4_Maccum_weight_reg_lut(0)
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(3),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(2)
    );
  Node2_ACT_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_1_CLK,
      I => Node2_ACT_Result_1_1,
      O => Node2_ACT_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(1),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(2),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(1)
    );
  Node2_ACT_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_0_CLK,
      I => Node2_ACT_Result_0_1,
      O => Node2_ACT_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(0),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(1),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(0)
    );
  Node2_ACT_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_7_CLK,
      I => Node2_ACT_Result_7_1,
      O => Node2_ACT_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(7),
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(8),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(7)
    );
  Node2_ACT_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_6_CLK,
      I => Node2_ACT_Result_6_1,
      O => Node2_ACT_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y131"
    )
    port map (
      CI => Node2_ACT_U4_Maccum_weight_reg_cy_3_Q_20825,
      CYINIT => '0',
      CO(3) => Node2_ACT_U4_Maccum_weight_reg_cy_7_Q_20826,
      CO(2) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node2_ACT_Result_7_1,
      O(2) => Node2_ACT_Result_6_1,
      O(1) => Node2_ACT_Result_5_1,
      O(0) => Node2_ACT_Result_4_1,
      S(3) => Node2_ACT_U4_Maccum_weight_reg_lut(7),
      S(2) => Node2_ACT_U4_Maccum_weight_reg_lut(6),
      S(1) => Node2_ACT_U4_Maccum_weight_reg_lut(5),
      S(0) => Node2_ACT_U4_Maccum_weight_reg_lut(4)
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(6),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(7),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(6)
    );
  Node2_ACT_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_5_CLK,
      I => Node2_ACT_Result_5_1,
      O => Node2_ACT_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(5),
      ADR4 => '1',
      ADR3 => Node2_NL_acc_f_in(6),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(5)
    );
  Node2_ACT_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_4_CLK,
      I => Node2_ACT_Result_4_1,
      O => Node2_ACT_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(4),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(5),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(4)
    );
  Node2_ACT_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_11_CLK,
      I => Node2_ACT_Result_11_1,
      O => Node2_ACT_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(11),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(12),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(11)
    );
  Node2_ACT_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_10_CLK,
      I => Node2_ACT_Result_10_1,
      O => Node2_ACT_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y132"
    )
    port map (
      CI => Node2_ACT_U4_Maccum_weight_reg_cy_7_Q_20826,
      CYINIT => '0',
      CO(3) => Node2_ACT_U4_Maccum_weight_reg_cy_11_Q_20827,
      CO(2) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node2_ACT_Result_11_1,
      O(2) => Node2_ACT_Result_10_1,
      O(1) => Node2_ACT_Result_9_1,
      O(0) => Node2_ACT_Result_8_1,
      S(3) => Node2_ACT_U4_Maccum_weight_reg_lut(11),
      S(2) => Node2_ACT_U4_Maccum_weight_reg_lut(10),
      S(1) => Node2_ACT_U4_Maccum_weight_reg_lut(9),
      S(0) => Node2_ACT_U4_Maccum_weight_reg_lut(8)
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"6666666666666666"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => Node2_ACT_U4_weight_reg(10),
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(11),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(10)
    );
  Node2_ACT_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_9_CLK,
      I => Node2_ACT_Result_9_1,
      O => Node2_ACT_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(9),
      ADR4 => '1',
      ADR3 => Node2_NL_acc_f_in(10),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(9)
    );
  Node2_ACT_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_8_CLK,
      I => Node2_ACT_Result_8_1,
      O => Node2_ACT_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(8),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(9),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(8)
    );
  Node2_ACT_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_15_CLK,
      I => Node2_ACT_Result_15_1,
      O => Node2_ACT_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(15),
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(16),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(15)
    );
  Node2_ACT_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_14_CLK,
      I => Node2_ACT_Result_14_1,
      O => Node2_ACT_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y133"
    )
    port map (
      CI => Node2_ACT_U4_Maccum_weight_reg_cy_11_Q_20827,
      CYINIT => '0',
      CO(3) => Node2_ACT_U4_Maccum_weight_reg_cy_15_Q_20828,
      CO(2) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node2_ACT_Result_15_1,
      O(2) => Node2_ACT_Result_14_1,
      O(1) => Node2_ACT_Result_13_1,
      O(0) => Node2_ACT_Result_12_1,
      S(3) => Node2_ACT_U4_Maccum_weight_reg_lut(15),
      S(2) => Node2_ACT_U4_Maccum_weight_reg_lut(14),
      S(1) => Node2_ACT_U4_Maccum_weight_reg_lut(13),
      S(0) => Node2_ACT_U4_Maccum_weight_reg_lut(12)
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(14),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(15),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(14)
    );
  Node2_ACT_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_13_CLK,
      I => Node2_ACT_Result_13_1,
      O => Node2_ACT_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(13),
      ADR4 => '1',
      ADR3 => Node2_NL_acc_f_in(14),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(13)
    );
  Node2_ACT_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_12_CLK,
      I => Node2_ACT_Result_12_1,
      O => Node2_ACT_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(12),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(13),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(12)
    );
  Node2_ACT_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_19_CLK,
      I => Node2_ACT_Result_19_1,
      O => Node2_ACT_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(19),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(19),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(19)
    );
  Node2_ACT_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_18_CLK,
      I => Node2_ACT_Result_18_1,
      O => Node2_ACT_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y134"
    )
    port map (
      CI => Node2_ACT_U4_Maccum_weight_reg_cy_15_Q_20828,
      CYINIT => '0',
      CO(3) => NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node2_ACT_Result_19_1,
      O(2) => Node2_ACT_Result_18_1,
      O(1) => Node2_ACT_Result_17_1,
      O(0) => Node2_ACT_Result_16_1,
      S(3) => Node2_ACT_U4_Maccum_weight_reg_lut(19),
      S(2) => Node2_ACT_U4_Maccum_weight_reg_lut(18),
      S(1) => Node2_ACT_U4_Maccum_weight_reg_lut(17),
      S(0) => Node2_ACT_U4_Maccum_weight_reg_lut(16)
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(18),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(19),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(18)
    );
  Node2_ACT_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_17_CLK,
      I => Node2_ACT_Result_17_1,
      O => Node2_ACT_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U4_weight_reg(17),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(18),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(17)
    );
  Node2_ACT_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node2_ACT_U4_weight_reg_16_CLK,
      I => Node2_ACT_Result_16_1,
      O => Node2_ACT_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node2_ACT_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U4_weight_reg(16),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(17),
      O => Node2_ACT_U4_Maccum_weight_reg_lut(16)
    );
  Node1_ACT_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_3_CLK,
      I => Node1_ACT_Result_3_1,
      O => Node1_ACT_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(3),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(4),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp85_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X88Y101"
    )
    port map (
      O => NLW_ProtoComp85_CYINITGND_O_UNCONNECTED
    );
  Node1_ACT_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_2_CLK,
      I => Node1_ACT_Result_2_1,
      O => Node1_ACT_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X88Y101"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_ACT_U4_Maccum_weight_reg_cy_3_Q_20835,
      CO(2) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node1_ACT_Result_3_1,
      O(2) => Node1_ACT_Result_2_1,
      O(1) => Node1_ACT_Result_1_1,
      O(0) => Node1_ACT_Result_0_1,
      S(3) => Node1_ACT_U4_Maccum_weight_reg_lut(3),
      S(2) => Node1_ACT_U4_Maccum_weight_reg_lut(2),
      S(1) => Node1_ACT_U4_Maccum_weight_reg_lut(1),
      S(0) => Node1_ACT_U4_Maccum_weight_reg_lut(0)
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(2),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(3),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(2)
    );
  Node1_ACT_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_1_CLK,
      I => Node1_ACT_Result_1_1,
      O => Node1_ACT_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(1),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(2),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(1)
    );
  Node1_ACT_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_0_CLK,
      I => Node1_ACT_Result_0_1,
      O => Node1_ACT_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y101",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(0),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(1),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(0)
    );
  Node1_ACT_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_7_CLK,
      I => Node1_ACT_Result_7_1,
      O => Node1_ACT_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(7),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(8),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(7)
    );
  Node1_ACT_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_6_CLK,
      I => Node1_ACT_Result_6_1,
      O => Node1_ACT_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X88Y102"
    )
    port map (
      CI => Node1_ACT_U4_Maccum_weight_reg_cy_3_Q_20835,
      CYINIT => '0',
      CO(3) => Node1_ACT_U4_Maccum_weight_reg_cy_7_Q_20844,
      CO(2) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node1_ACT_Result_7_1,
      O(2) => Node1_ACT_Result_6_1,
      O(1) => Node1_ACT_Result_5_1,
      O(0) => Node1_ACT_Result_4_1,
      S(3) => Node1_ACT_U4_Maccum_weight_reg_lut(7),
      S(2) => Node1_ACT_U4_Maccum_weight_reg_lut(6),
      S(1) => Node1_ACT_U4_Maccum_weight_reg_lut(5),
      S(0) => Node1_ACT_U4_Maccum_weight_reg_lut(4)
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(6),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(7),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(6)
    );
  Node1_ACT_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_5_CLK,
      I => Node1_ACT_Result_5_1,
      O => Node1_ACT_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(5),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(6),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(5)
    );
  Node1_ACT_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => '1'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_4_CLK,
      I => Node1_ACT_Result_4_1,
      O => Node1_ACT_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y102",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(4),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(5),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(4)
    );
  Node1_ACT_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_11_CLK,
      I => Node1_ACT_Result_11_1,
      O => Node1_ACT_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(11),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(12),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(11)
    );
  Node1_ACT_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_10_CLK,
      I => Node1_ACT_Result_10_1,
      O => Node1_ACT_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X88Y103"
    )
    port map (
      CI => Node1_ACT_U4_Maccum_weight_reg_cy_7_Q_20844,
      CYINIT => '0',
      CO(3) => Node1_ACT_U4_Maccum_weight_reg_cy_11_Q_20852,
      CO(2) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node1_ACT_Result_11_1,
      O(2) => Node1_ACT_Result_10_1,
      O(1) => Node1_ACT_Result_9_1,
      O(0) => Node1_ACT_Result_8_1,
      S(3) => Node1_ACT_U4_Maccum_weight_reg_lut(11),
      S(2) => Node1_ACT_U4_Maccum_weight_reg_lut(10),
      S(1) => Node1_ACT_U4_Maccum_weight_reg_lut(9),
      S(0) => Node1_ACT_U4_Maccum_weight_reg_lut(8)
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(10),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(11),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(10)
    );
  Node1_ACT_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => '1'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_9_CLK,
      I => Node1_ACT_Result_9_1,
      O => Node1_ACT_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(9),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(10),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(9)
    );
  Node1_ACT_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_8_CLK,
      I => Node1_ACT_Result_8_1,
      O => Node1_ACT_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y103",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(8),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(9),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(8)
    );
  Node1_ACT_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_15_CLK,
      I => Node1_ACT_Result_15_1,
      O => Node1_ACT_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(15),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(16),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(15)
    );
  Node1_ACT_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => '1'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_14_CLK,
      I => Node1_ACT_Result_14_1,
      O => Node1_ACT_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X88Y104"
    )
    port map (
      CI => Node1_ACT_U4_Maccum_weight_reg_cy_11_Q_20852,
      CYINIT => '0',
      CO(3) => Node1_ACT_U4_Maccum_weight_reg_cy_15_Q_20861,
      CO(2) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node1_ACT_Result_15_1,
      O(2) => Node1_ACT_Result_14_1,
      O(1) => Node1_ACT_Result_13_1,
      O(0) => Node1_ACT_Result_12_1,
      S(3) => Node1_ACT_U4_Maccum_weight_reg_lut(15),
      S(2) => Node1_ACT_U4_Maccum_weight_reg_lut(14),
      S(1) => Node1_ACT_U4_Maccum_weight_reg_lut(13),
      S(0) => Node1_ACT_U4_Maccum_weight_reg_lut(12)
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(14),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(15),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(14)
    );
  Node1_ACT_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => '1'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_13_CLK,
      I => Node1_ACT_Result_13_1,
      O => Node1_ACT_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(13),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(14),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(13)
    );
  Node1_ACT_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => '1'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_12_CLK,
      I => Node1_ACT_Result_12_1,
      O => Node1_ACT_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y104",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(12),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(13),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(12)
    );
  Node1_ACT_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_19_CLK,
      I => Node1_ACT_Result_19_1,
      O => Node1_ACT_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(19),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(19),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(19)
    );
  Node1_ACT_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_18_CLK,
      I => Node1_ACT_Result_18_1,
      O => Node1_ACT_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X88Y105"
    )
    port map (
      CI => Node1_ACT_U4_Maccum_weight_reg_cy_15_Q_20861,
      CYINIT => '0',
      CO(3) => NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node1_ACT_Result_19_1,
      O(2) => Node1_ACT_Result_18_1,
      O(1) => Node1_ACT_Result_17_1,
      O(0) => Node1_ACT_Result_16_1,
      S(3) => Node1_ACT_U4_Maccum_weight_reg_lut(19),
      S(2) => Node1_ACT_U4_Maccum_weight_reg_lut(18),
      S(1) => Node1_ACT_U4_Maccum_weight_reg_lut(17),
      S(0) => Node1_ACT_U4_Maccum_weight_reg_lut(16)
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => X"6666666666666666"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => Node1_ACT_U4_weight_reg(18),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(19),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(18)
    );
  Node1_ACT_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_17_CLK,
      I => Node1_ACT_Result_17_1,
      O => Node1_ACT_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U4_weight_reg(17),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(18),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(17)
    );
  Node1_ACT_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_acc_t_en_0,
      CLK => NlwBufferSignal_Node1_ACT_U4_weight_reg_16_CLK,
      I => Node1_ACT_Result_16_1,
      O => Node1_ACT_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X88Y105",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U4_weight_reg(16),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(17),
      O => Node1_ACT_U4_Maccum_weight_reg_lut(16)
    );
  Node3_ACT_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_3_CLK,
      I => Node3_ACT_Result_3_1,
      O => Node3_ACT_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(3),
      ADR4 => '1',
      ADR3 => Node3_NL_acc_f_in(4),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp46_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X80Y155"
    )
    port map (
      O => NLW_ProtoComp46_CYINITGND_1_O_UNCONNECTED
    );
  Node3_ACT_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => '1'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_2_CLK,
      I => Node3_ACT_Result_2_1,
      O => Node3_ACT_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y155"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_ACT_U4_Maccum_weight_reg_cy_3_Q_20871,
      CO(2) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node3_ACT_Result_3_1,
      O(2) => Node3_ACT_Result_2_1,
      O(1) => Node3_ACT_Result_1_1,
      O(0) => Node3_ACT_Result_0_1,
      S(3) => Node3_ACT_U4_Maccum_weight_reg_lut(3),
      S(2) => Node3_ACT_U4_Maccum_weight_reg_lut(2),
      S(1) => Node3_ACT_U4_Maccum_weight_reg_lut(1),
      S(0) => Node3_ACT_U4_Maccum_weight_reg_lut(0)
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(3),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(2)
    );
  Node3_ACT_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_1_CLK,
      I => Node3_ACT_Result_1_1,
      O => Node3_ACT_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(1),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(2),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(1)
    );
  Node3_ACT_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_0_CLK,
      I => Node3_ACT_Result_0_1,
      O => Node3_ACT_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y155",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(0),
      ADR4 => '1',
      ADR0 => Node3_NL_acc_f_in(1),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(0)
    );
  Node3_ACT_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_7_CLK,
      I => Node3_ACT_Result_7_1,
      O => Node3_ACT_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(7),
      ADR4 => '1',
      ADR1 => Node3_NL_acc_f_in(8),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(7)
    );
  Node3_ACT_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_6_CLK,
      I => Node3_ACT_Result_6_1,
      O => Node3_ACT_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y156"
    )
    port map (
      CI => Node3_ACT_U4_Maccum_weight_reg_cy_3_Q_20871,
      CYINIT => '0',
      CO(3) => Node3_ACT_U4_Maccum_weight_reg_cy_7_Q_20872,
      CO(2) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node3_ACT_Result_7_1,
      O(2) => Node3_ACT_Result_6_1,
      O(1) => Node3_ACT_Result_5_1,
      O(0) => Node3_ACT_Result_4_1,
      S(3) => Node3_ACT_U4_Maccum_weight_reg_lut(7),
      S(2) => Node3_ACT_U4_Maccum_weight_reg_lut(6),
      S(1) => Node3_ACT_U4_Maccum_weight_reg_lut(5),
      S(0) => Node3_ACT_U4_Maccum_weight_reg_lut(4)
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(6),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(7),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(6)
    );
  Node3_ACT_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => '1'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_5_CLK,
      I => Node3_ACT_Result_5_1,
      O => Node3_ACT_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(5),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(6),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(5)
    );
  Node3_ACT_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => '1'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_4_CLK,
      I => Node3_ACT_Result_4_1,
      O => Node3_ACT_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y156",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(4),
      ADR4 => '1',
      ADR0 => Node3_NL_acc_f_in(5),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(4)
    );
  Node3_ACT_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => '1'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_11_CLK,
      I => Node3_ACT_Result_11_1,
      O => Node3_ACT_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(11),
      ADR4 => '1',
      ADR3 => Node3_NL_acc_f_in(12),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(11)
    );
  Node3_ACT_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_10_CLK,
      I => Node3_ACT_Result_10_1,
      O => Node3_ACT_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y157"
    )
    port map (
      CI => Node3_ACT_U4_Maccum_weight_reg_cy_7_Q_20872,
      CYINIT => '0',
      CO(3) => Node3_ACT_U4_Maccum_weight_reg_cy_11_Q_20873,
      CO(2) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node3_ACT_Result_11_1,
      O(2) => Node3_ACT_Result_10_1,
      O(1) => Node3_ACT_Result_9_1,
      O(0) => Node3_ACT_Result_8_1,
      S(3) => Node3_ACT_U4_Maccum_weight_reg_lut(11),
      S(2) => Node3_ACT_U4_Maccum_weight_reg_lut(10),
      S(1) => Node3_ACT_U4_Maccum_weight_reg_lut(9),
      S(0) => Node3_ACT_U4_Maccum_weight_reg_lut(8)
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(10),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(11),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(10)
    );
  Node3_ACT_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_9_CLK,
      I => Node3_ACT_Result_9_1,
      O => Node3_ACT_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(9),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(10),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(9)
    );
  Node3_ACT_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => '1'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_8_CLK,
      I => Node3_ACT_Result_8_1,
      O => Node3_ACT_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y157",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(8),
      ADR5 => '1',
      ADR4 => Node3_NL_acc_f_in(9),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(8)
    );
  Node3_ACT_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_15_CLK,
      I => Node3_ACT_Result_15_1,
      O => Node3_ACT_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(15),
      ADR4 => '1',
      ADR1 => Node3_NL_acc_f_in(16),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(15)
    );
  Node3_ACT_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_14_CLK,
      I => Node3_ACT_Result_14_1,
      O => Node3_ACT_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y158"
    )
    port map (
      CI => Node3_ACT_U4_Maccum_weight_reg_cy_11_Q_20873,
      CYINIT => '0',
      CO(3) => Node3_ACT_U4_Maccum_weight_reg_cy_15_Q_20874,
      CO(2) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node3_ACT_Result_15_1,
      O(2) => Node3_ACT_Result_14_1,
      O(1) => Node3_ACT_Result_13_1,
      O(0) => Node3_ACT_Result_12_1,
      S(3) => Node3_ACT_U4_Maccum_weight_reg_lut(15),
      S(2) => Node3_ACT_U4_Maccum_weight_reg_lut(14),
      S(1) => Node3_ACT_U4_Maccum_weight_reg_lut(13),
      S(0) => Node3_ACT_U4_Maccum_weight_reg_lut(12)
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(14),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(15),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(14)
    );
  Node3_ACT_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => '1'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_13_CLK,
      I => Node3_ACT_Result_13_1,
      O => Node3_ACT_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(13),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(14),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(13)
    );
  Node3_ACT_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_12_CLK,
      I => Node3_ACT_Result_12_1,
      O => Node3_ACT_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y158",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(12),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(13),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(12)
    );
  Node3_ACT_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_19_CLK,
      I => Node3_ACT_Result_19_1,
      O => Node3_ACT_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(19),
      ADR4 => '1',
      ADR0 => Node3_NL_acc_f_in(19),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(19)
    );
  Node3_ACT_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_18_CLK,
      I => Node3_ACT_Result_18_1,
      O => Node3_ACT_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y159"
    )
    port map (
      CI => Node3_ACT_U4_Maccum_weight_reg_cy_15_Q_20874,
      CYINIT => '0',
      CO(3) => NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node3_ACT_Result_19_1,
      O(2) => Node3_ACT_Result_18_1,
      O(1) => Node3_ACT_Result_17_1,
      O(0) => Node3_ACT_Result_16_1,
      S(3) => Node3_ACT_U4_Maccum_weight_reg_lut(19),
      S(2) => Node3_ACT_U4_Maccum_weight_reg_lut(18),
      S(1) => Node3_ACT_U4_Maccum_weight_reg_lut(17),
      S(0) => Node3_ACT_U4_Maccum_weight_reg_lut(16)
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(18),
      ADR4 => '1',
      ADR0 => Node3_NL_acc_f_in(19),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(18)
    );
  Node3_ACT_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_17_CLK,
      I => Node3_ACT_Result_17_1,
      O => Node3_ACT_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U4_weight_reg(17),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(18),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(17)
    );
  Node3_ACT_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_t_en,
      CLK => NlwBufferSignal_Node3_ACT_U4_weight_reg_16_CLK,
      I => Node3_ACT_Result_16_1,
      O => Node3_ACT_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node3_ACT_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X80Y159",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U4_weight_reg(16),
      ADR4 => '1',
      ADR5 => Node3_NL_acc_f_in(17),
      O => Node3_ACT_U4_Maccum_weight_reg_lut(16)
    );
  Node1_ACT_U1_U1_blk00000001_sig00000092_Node1_ACT_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000059,
      O => Node1_ACT_U1_U1_blk00000001_sig00000059_0
    );
  Node1_ACT_U1_U1_blk00000001_sig00000092_Node1_ACT_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000058,
      O => Node1_ACT_U1_U1_blk00000001_sig00000058_0
    );
  Node1_ACT_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_mult_w_in(2),
      ADR2 => Node1_ACT_mult_in(1),
      ADR1 => Node1_ACT_mult_w_in(3),
      ADR3 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000007e
    );
  Node1_ACT_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_mult_w_in(2),
      ADR2 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X77Y100"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_3_O_UNCONNECTED
    );
  Node1_ACT_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y100"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_ACT_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node1_ACT_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node1_ACT_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node1_ACT_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node1_ACT_U1_U1_blk00000001_sig000000aa,
      O(3) => Node1_ACT_U1_U1_blk00000001_sig00000059,
      O(2) => Node1_ACT_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node1_ACT_U1_U1_blk00000001_sig0000007e,
      S(2) => Node1_ACT_U1_U1_blk00000001_sig0000007f,
      S(1) => Node1_ACT_U1_U1_blk00000001_sig00000080,
      S(0) => Node1_ACT_U1_U1_blk00000001_sig000000ab
    );
  Node1_ACT_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_mult_w_in(1),
      ADR2 => Node1_ACT_mult_in(1),
      ADR4 => Node1_ACT_mult_w_in(2),
      ADR3 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000007f
    );
  Node1_ACT_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_mult_w_in(1),
      ADR2 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a8
    );
  Node1_ACT_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node1_ACT_mult_w_in(0),
      ADR4 => Node1_ACT_mult_in(1),
      ADR0 => Node1_ACT_mult_w_in(1),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000080
    );
  Node1_ACT_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_ACT_mult_w_in(0),
      ADR4 => Node1_ACT_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a9
    );
  Node1_ACT_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node1_ACT_mult_w_in(0),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000ab
    );
  Node1_ACT_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y100",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node1_ACT_mult_w_in(0),
      ADR2 => Node1_ACT_mult_in(0),
      O => Node1_ACT_U1_U1_blk00000001_sig000000aa
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008e_Node1_ACT_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000005d,
      O => Node1_ACT_U1_U1_blk00000001_sig0000005d_0
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008e_Node1_ACT_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000005c,
      O => Node1_ACT_U1_U1_blk00000001_sig0000005c_0
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008e_Node1_ACT_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000005b,
      O => Node1_ACT_U1_U1_blk00000001_sig0000005b_0
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008e_Node1_ACT_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000005a,
      O => Node1_ACT_U1_U1_blk00000001_sig0000005a_0
    );
  Node1_ACT_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_mult_w_in(6),
      ADR3 => Node1_ACT_mult_in(1),
      ADR1 => Node1_ACT_mult_w_in(7),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000007a
    );
  Node1_ACT_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_mult_w_in(6),
      ADR3 => Node1_ACT_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a3
    );
  Node1_ACT_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y101"
    )
    port map (
      CI => Node1_ACT_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node1_ACT_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node1_ACT_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node1_ACT_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node1_ACT_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node1_ACT_U1_U1_blk00000001_sig000000a6,
      O(3) => Node1_ACT_U1_U1_blk00000001_sig0000005d,
      O(2) => Node1_ACT_U1_U1_blk00000001_sig0000005c,
      O(1) => Node1_ACT_U1_U1_blk00000001_sig0000005b,
      O(0) => Node1_ACT_U1_U1_blk00000001_sig0000005a,
      S(3) => Node1_ACT_U1_U1_blk00000001_sig0000007a,
      S(2) => Node1_ACT_U1_U1_blk00000001_sig0000007b,
      S(1) => Node1_ACT_U1_U1_blk00000001_sig0000007c,
      S(0) => Node1_ACT_U1_U1_blk00000001_sig0000007d
    );
  Node1_ACT_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_ACT_mult_w_in(5),
      ADR2 => Node1_ACT_mult_in(1),
      ADR3 => Node1_ACT_mult_w_in(6),
      ADR0 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000007b
    );
  Node1_ACT_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_mult_w_in(5),
      ADR2 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a4
    );
  Node1_ACT_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(4),
      ADR3 => Node1_ACT_mult_in(1),
      ADR2 => Node1_ACT_mult_w_in(5),
      ADR4 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000007c
    );
  Node1_ACT_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(4),
      ADR3 => Node1_ACT_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a5
    );
  Node1_ACT_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(3),
      ADR2 => Node1_ACT_mult_in(1),
      ADR3 => Node1_ACT_mult_w_in(4),
      ADR4 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000007d
    );
  Node1_ACT_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X77Y101",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(3),
      ADR2 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a6
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008a_Node1_ACT_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000061,
      O => Node1_ACT_U1_U1_blk00000001_sig00000061_0
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008a_Node1_ACT_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000060,
      O => Node1_ACT_U1_U1_blk00000001_sig00000060_0
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008a_Node1_ACT_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000005f,
      O => Node1_ACT_U1_U1_blk00000001_sig0000005f_0
    );
  Node1_ACT_U1_U1_blk00000001_sig0000008a_Node1_ACT_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000005e,
      O => Node1_ACT_U1_U1_blk00000001_sig0000005e_0
    );
  Node1_ACT_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(10),
      ADR4 => Node1_ACT_mult_in(1),
      ADR2 => Node1_ACT_mult_w_in(11),
      ADR3 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000076
    );
  Node1_ACT_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(10),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000009f
    );
  Node1_ACT_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y102"
    )
    port map (
      CI => Node1_ACT_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node1_ACT_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node1_ACT_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node1_ACT_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node1_ACT_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node1_ACT_U1_U1_blk00000001_sig000000a2,
      O(3) => Node1_ACT_U1_U1_blk00000001_sig00000061,
      O(2) => Node1_ACT_U1_U1_blk00000001_sig00000060,
      O(1) => Node1_ACT_U1_U1_blk00000001_sig0000005f,
      O(0) => Node1_ACT_U1_U1_blk00000001_sig0000005e,
      S(3) => Node1_ACT_U1_U1_blk00000001_sig00000076,
      S(2) => Node1_ACT_U1_U1_blk00000001_sig00000077,
      S(1) => Node1_ACT_U1_U1_blk00000001_sig00000078,
      S(0) => Node1_ACT_U1_U1_blk00000001_sig00000079
    );
  Node1_ACT_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(10),
      ADR2 => Node1_ACT_mult_in(0),
      ADR3 => Node1_ACT_mult_w_in(9),
      ADR4 => Node1_ACT_mult_in(1),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000077
    );
  Node1_ACT_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_ACT_mult_w_in(9),
      ADR4 => Node1_ACT_mult_in(1),
      O => Node1_ACT_U1_U1_blk00000001_sig000000a0
    );
  Node1_ACT_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(8),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => Node1_ACT_mult_w_in(9),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000078
    );
  Node1_ACT_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(8),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a1
    );
  Node1_ACT_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_ACT_mult_w_in(7),
      ADR4 => Node1_ACT_mult_in(1),
      ADR1 => Node1_ACT_mult_w_in(8),
      ADR3 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000079
    );
  Node1_ACT_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X77Y102",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_ACT_mult_w_in(7),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig000000a2
    );
  Node1_ACT_U1_U1_blk00000001_sig00000086_Node1_ACT_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000065,
      O => Node1_ACT_U1_U1_blk00000001_sig00000065_0
    );
  Node1_ACT_U1_U1_blk00000001_sig00000086_Node1_ACT_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000064,
      O => Node1_ACT_U1_U1_blk00000001_sig00000064_0
    );
  Node1_ACT_U1_U1_blk00000001_sig00000086_Node1_ACT_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000063,
      O => Node1_ACT_U1_U1_blk00000001_sig00000063_0
    );
  Node1_ACT_U1_U1_blk00000001_sig00000086_Node1_ACT_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000062,
      O => Node1_ACT_U1_U1_blk00000001_sig00000062_0
    );
  Node1_ACT_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_ACT_mult_w_in(14),
      ADR4 => Node1_ACT_mult_in(1),
      ADR1 => Node1_ACT_mult_w_in(15),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000072
    );
  Node1_ACT_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_ACT_mult_w_in(14),
      ADR4 => Node1_ACT_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000009b
    );
  Node1_ACT_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y103"
    )
    port map (
      CI => Node1_ACT_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node1_ACT_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node1_ACT_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node1_ACT_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node1_ACT_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node1_ACT_U1_U1_blk00000001_sig0000009e,
      O(3) => Node1_ACT_U1_U1_blk00000001_sig00000065,
      O(2) => Node1_ACT_U1_U1_blk00000001_sig00000064,
      O(1) => Node1_ACT_U1_U1_blk00000001_sig00000063,
      O(0) => Node1_ACT_U1_U1_blk00000001_sig00000062,
      S(3) => Node1_ACT_U1_U1_blk00000001_sig00000072,
      S(2) => Node1_ACT_U1_U1_blk00000001_sig00000073,
      S(1) => Node1_ACT_U1_U1_blk00000001_sig00000074,
      S(0) => Node1_ACT_U1_U1_blk00000001_sig00000075
    );
  Node1_ACT_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(13),
      ADR3 => Node1_ACT_mult_in(1),
      ADR2 => Node1_ACT_mult_w_in(14),
      ADR4 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000073
    );
  Node1_ACT_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(13),
      ADR3 => Node1_ACT_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000009c
    );
  Node1_ACT_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_ACT_mult_w_in(12),
      ADR3 => Node1_ACT_mult_in(1),
      ADR0 => Node1_ACT_mult_w_in(13),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000074
    );
  Node1_ACT_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_mult_w_in(12),
      ADR3 => Node1_ACT_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000009d
    );
  Node1_ACT_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(11),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => Node1_ACT_mult_w_in(12),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000075
    );
  Node1_ACT_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y103",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(11),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000009e
    );
  Node1_ACT_U1_U1_blk00000001_sig00000082_Node1_ACT_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000069,
      O => Node1_ACT_U1_U1_blk00000001_sig00000069_0
    );
  Node1_ACT_U1_U1_blk00000001_sig00000082_Node1_ACT_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000068,
      O => Node1_ACT_U1_U1_blk00000001_sig00000068_0
    );
  Node1_ACT_U1_U1_blk00000001_sig00000082_Node1_ACT_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000067,
      O => Node1_ACT_U1_U1_blk00000001_sig00000067_0
    );
  Node1_ACT_U1_U1_blk00000001_sig00000082_Node1_ACT_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig00000066,
      O => Node1_ACT_U1_U1_blk00000001_sig00000066_0
    );
  Node1_ACT_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(18),
      ADR4 => Node1_ACT_mult_in(1),
      ADR2 => Node1_ACT_mult_w_in(19),
      ADR3 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000006e
    );
  Node1_ACT_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(18),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000097
    );
  Node1_ACT_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y104"
    )
    port map (
      CI => Node1_ACT_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node1_ACT_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node1_ACT_U1_U1_blk00000001_sig00000097,
      DI(2) => Node1_ACT_U1_U1_blk00000001_sig00000098,
      DI(1) => Node1_ACT_U1_U1_blk00000001_sig00000099,
      DI(0) => Node1_ACT_U1_U1_blk00000001_sig0000009a,
      O(3) => Node1_ACT_U1_U1_blk00000001_sig00000069,
      O(2) => Node1_ACT_U1_U1_blk00000001_sig00000068,
      O(1) => Node1_ACT_U1_U1_blk00000001_sig00000067,
      O(0) => Node1_ACT_U1_U1_blk00000001_sig00000066,
      S(3) => Node1_ACT_U1_U1_blk00000001_sig0000006e,
      S(2) => Node1_ACT_U1_U1_blk00000001_sig0000006f,
      S(1) => Node1_ACT_U1_U1_blk00000001_sig00000070,
      S(0) => Node1_ACT_U1_U1_blk00000001_sig00000071
    );
  Node1_ACT_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(17),
      ADR4 => Node1_ACT_mult_in(1),
      ADR2 => Node1_ACT_mult_w_in(18),
      ADR3 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000006f
    );
  Node1_ACT_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(17),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000098
    );
  Node1_ACT_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(16),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => Node1_ACT_mult_w_in(17),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000070
    );
  Node1_ACT_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_mult_w_in(16),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000099
    );
  Node1_ACT_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_ACT_mult_w_in(15),
      ADR4 => Node1_ACT_mult_in(1),
      ADR1 => Node1_ACT_mult_w_in(16),
      ADR2 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000071
    );
  Node1_ACT_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y104",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_ACT_mult_w_in(15),
      ADR4 => Node1_ACT_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000009a
    );
  Node1_ACT_U1_U1_blk00000001_sig0000006b_Node1_ACT_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000006b,
      O => Node1_ACT_U1_U1_blk00000001_sig0000006b_0
    );
  Node1_ACT_U1_U1_blk00000001_sig0000006b_Node1_ACT_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U1_U1_blk00000001_sig0000006a,
      O => Node1_ACT_U1_U1_blk00000001_sig0000006a_0
    );
  Node1_ACT_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y105"
    )
    port map (
      CI => Node1_ACT_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node1_ACT_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node1_ACT_U1_U1_blk00000001_sig0000006b,
      O(0) => Node1_ACT_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node1_ACT_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node1_ACT_U1_U1_blk00000001_sig0000006c,
      S(0) => Node1_ACT_U1_U1_blk00000001_sig0000006d
    );
  Node1_ACT_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X77Y105",
      INIT => X"00F0F00000F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node1_ACT_mult_w_in(19),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => Node1_ACT_mult_in(0),
      O => Node1_ACT_U1_U1_blk00000001_sig0000006c
    );
  Node1_ACT_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y105",
      INIT => X"00F0F00000F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_ACT_mult_w_in(19),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => Node1_ACT_mult_in(0),
      ADR5 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig0000006d
    );
  Node1_ACT_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X77Y105",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_ACT_mult_w_in(19),
      ADR4 => Node1_ACT_mult_in(1),
      ADR3 => '1',
      O => Node1_ACT_U1_U1_blk00000001_sig00000096
    );
  Node3_ACT_U3_Msub_Output_cy_3_Node3_ACT_U3_Msub_Output_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(3),
      O => Node3_ACT_omx_out_3_0
    );
  Node3_ACT_U3_Msub_Output_cy_3_Node3_ACT_U3_Msub_Output_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(2),
      O => Node3_ACT_omx_out_2_0
    );
  Node3_ACT_U3_Msub_Output_cy_3_Node3_ACT_U3_Msub_Output_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(1),
      O => Node3_ACT_omx_out_1_0
    );
  Node3_ACT_U3_Msub_Output_cy_3_Node3_ACT_U3_Msub_Output_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(0),
      O => Node3_ACT_omx_out_0_0
    );
  Node3_ACT_U3_Msub_Output_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node3_NL_acc_f_in(3),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_3_Q
    );
  IL1_U10_d_2_109_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_109_D5LUT_O_UNCONNECTED
    );
  ProtoComp79_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X80Y131"
    )
    port map (
      O => NLW_ProtoComp79_CYINITVCC_1_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y131"
    )
    port map (
      CI => '0',
      CYINIT => '1',
      CO(3) => Node3_ACT_U3_Msub_Output_cy_3_Q_20922,
      CO(2) => NLW_Node3_ACT_U3_Msub_Output_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U3_Msub_Output_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U3_Msub_Output_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node3_ACT_omx_out(3),
      O(2) => Node3_ACT_omx_out(2),
      O(1) => Node3_ACT_omx_out(1),
      O(0) => Node3_ACT_omx_out(0),
      S(3) => Node3_ACT_U3_Msub_Output_lut_3_Q,
      S(2) => Node3_ACT_U3_Msub_Output_lut_2_Q,
      S(1) => Node3_ACT_U3_Msub_Output_lut_1_Q,
      S(0) => Node3_ACT_U3_Msub_Output_lut_0_Q
    );
  Node3_ACT_U3_Msub_Output_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node3_NL_acc_f_in(2),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_2_Q
    );
  IL1_U10_d_2_110_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_110_C5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(1),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_1_Q
    );
  IL1_U10_d_2_111_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_111_B5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node3_NL_acc_f_in(0),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_0_Q
    );
  IL1_U10_d_2_112_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_112_A5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_cy_7_Node3_ACT_U3_Msub_Output_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(7),
      O => Node3_ACT_omx_out_7_0
    );
  Node3_ACT_U3_Msub_Output_cy_7_Node3_ACT_U3_Msub_Output_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(6),
      O => Node3_ACT_omx_out_6_0
    );
  Node3_ACT_U3_Msub_Output_cy_7_Node3_ACT_U3_Msub_Output_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(5),
      O => Node3_ACT_omx_out_5_0
    );
  Node3_ACT_U3_Msub_Output_cy_7_Node3_ACT_U3_Msub_Output_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(4),
      O => Node3_ACT_omx_out_4_0
    );
  Node3_ACT_U3_Msub_Output_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node3_NL_acc_f_in(7),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_7_Q
    );
  IL1_U10_d_2_105_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_105_D5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y132"
    )
    port map (
      CI => Node3_ACT_U3_Msub_Output_cy_3_Q_20922,
      CYINIT => '0',
      CO(3) => Node3_ACT_U3_Msub_Output_cy_7_Q_20923,
      CO(2) => NLW_Node3_ACT_U3_Msub_Output_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U3_Msub_Output_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U3_Msub_Output_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node3_ACT_omx_out(7),
      O(2) => Node3_ACT_omx_out(6),
      O(1) => Node3_ACT_omx_out(5),
      O(0) => Node3_ACT_omx_out(4),
      S(3) => Node3_ACT_U3_Msub_Output_lut_7_Q,
      S(2) => Node3_ACT_U3_Msub_Output_lut_6_Q,
      S(1) => Node3_ACT_U3_Msub_Output_lut_5_Q,
      S(0) => Node3_ACT_U3_Msub_Output_lut_4_Q
    );
  Node3_ACT_U3_Msub_Output_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(6),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_6_Q
    );
  IL1_U10_d_2_106_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_106_C5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(5),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_5_Q
    );
  IL1_U10_d_2_107_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_107_B5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node3_NL_acc_f_in(4),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_4_Q
    );
  IL1_U10_d_2_108_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_108_A5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_cy_11_Node3_ACT_U3_Msub_Output_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(11),
      O => Node3_ACT_omx_out_11_0
    );
  Node3_ACT_U3_Msub_Output_cy_11_Node3_ACT_U3_Msub_Output_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(10),
      O => Node3_ACT_omx_out_10_0
    );
  Node3_ACT_U3_Msub_Output_cy_11_Node3_ACT_U3_Msub_Output_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(9),
      O => Node3_ACT_omx_out_9_0
    );
  Node3_ACT_U3_Msub_Output_cy_11_Node3_ACT_U3_Msub_Output_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(8),
      O => Node3_ACT_omx_out_8_0
    );
  Node3_ACT_U3_Msub_Output_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node3_NL_acc_f_in(11),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_11_Q
    );
  IL1_U10_d_2_101_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_101_D5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y133"
    )
    port map (
      CI => Node3_ACT_U3_Msub_Output_cy_7_Q_20923,
      CYINIT => '0',
      CO(3) => Node3_ACT_U3_Msub_Output_cy_11_Q_20924,
      CO(2) => NLW_Node3_ACT_U3_Msub_Output_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U3_Msub_Output_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U3_Msub_Output_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node3_ACT_omx_out(11),
      O(2) => Node3_ACT_omx_out(10),
      O(1) => Node3_ACT_omx_out(9),
      O(0) => Node3_ACT_omx_out(8),
      S(3) => Node3_ACT_U3_Msub_Output_lut_11_Q,
      S(2) => Node3_ACT_U3_Msub_Output_lut_10_Q,
      S(1) => Node3_ACT_U3_Msub_Output_lut_9_Q,
      S(0) => Node3_ACT_U3_Msub_Output_lut_8_Q
    );
  Node3_ACT_U3_Msub_Output_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(10),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_10_Q
    );
  IL1_U10_d_2_102_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_102_C5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(9),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_9_Q
    );
  IL1_U10_d_2_103_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_103_B5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node3_NL_acc_f_in(8),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_8_Q
    );
  IL1_U10_d_2_104_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_104_A5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_cy_15_Node3_ACT_U3_Msub_Output_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(15),
      O => Node3_ACT_omx_out_15_0
    );
  Node3_ACT_U3_Msub_Output_cy_15_Node3_ACT_U3_Msub_Output_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(14),
      O => Node3_ACT_omx_out_14_0
    );
  Node3_ACT_U3_Msub_Output_cy_15_Node3_ACT_U3_Msub_Output_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(13),
      O => Node3_ACT_omx_out_13_0
    );
  Node3_ACT_U3_Msub_Output_cy_15_Node3_ACT_U3_Msub_Output_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(12),
      O => Node3_ACT_omx_out_12_0
    );
  Node3_ACT_U3_Msub_Output_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node3_NL_acc_f_in(15),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_15_Q
    );
  IL1_U10_d_2_97_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_97_D5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y134"
    )
    port map (
      CI => Node3_ACT_U3_Msub_Output_cy_11_Q_20924,
      CYINIT => '0',
      CO(3) => Node3_ACT_U3_Msub_Output_cy_15_Q_20925,
      CO(2) => NLW_Node3_ACT_U3_Msub_Output_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U3_Msub_Output_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U3_Msub_Output_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node3_ACT_omx_out(15),
      O(2) => Node3_ACT_omx_out(14),
      O(1) => Node3_ACT_omx_out(13),
      O(0) => Node3_ACT_omx_out(12),
      S(3) => Node3_ACT_U3_Msub_Output_lut_15_Q,
      S(2) => Node3_ACT_U3_Msub_Output_lut_14_Q,
      S(1) => Node3_ACT_U3_Msub_Output_lut_13_Q,
      S(0) => Node3_ACT_U3_Msub_Output_lut_12_Q
    );
  Node3_ACT_U3_Msub_Output_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node3_NL_acc_f_in(14),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_14_Q
    );
  IL1_U10_d_2_98_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_98_C5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(13),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_13_Q
    );
  IL1_U10_d_2_99_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_99_B5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node3_NL_acc_f_in(12),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_12_Q
    );
  IL1_U10_d_2_100_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_100_A5LUT_O_UNCONNECTED
    );
  Node3_ACT_omx_out_19_Node3_ACT_omx_out_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(19),
      O => Node3_ACT_omx_out_19_0
    );
  Node3_ACT_omx_out_19_Node3_ACT_omx_out_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(18),
      O => Node3_ACT_omx_out_18_0
    );
  Node3_ACT_omx_out_19_Node3_ACT_omx_out_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(17),
      O => Node3_ACT_omx_out_17_0
    );
  Node3_ACT_omx_out_19_Node3_ACT_omx_out_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_omx_out(16),
      O => Node3_ACT_omx_out_16_0
    );
  Node3_ACT_U3_Msub_Output_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y135",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => Node3_NL_acc_f_in(19),
      O => Node3_ACT_U3_Msub_Output_lut_19_Q
    );
  Node3_ACT_U3_Msub_Output_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X80Y135"
    )
    port map (
      CI => Node3_ACT_U3_Msub_Output_cy_15_Q_20925,
      CYINIT => '0',
      CO(3) => NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U3_Msub_Output_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_ACT_U3_Msub_Output_xor_19_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => Node3_ACT_omx_out(19),
      O(2) => Node3_ACT_omx_out(18),
      O(1) => Node3_ACT_omx_out(17),
      O(0) => Node3_ACT_omx_out(16),
      S(3) => Node3_ACT_U3_Msub_Output_lut_19_Q,
      S(2) => Node3_ACT_U3_Msub_Output_lut_18_Q,
      S(1) => Node3_ACT_U3_Msub_Output_lut_17_Q,
      S(0) => Node3_NL_acc_f_in_16_rt_4231
    );
  Node3_ACT_U3_Msub_Output_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y135",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(18),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_18_Q
    );
  IL1_U10_d_2_95_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y135",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_95_C5LUT_O_UNCONNECTED
    );
  Node3_ACT_U3_Msub_Output_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y135",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(17),
      ADR5 => '1',
      O => Node3_ACT_U3_Msub_Output_lut_17_Q
    );
  IL1_U10_d_2_96_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y135",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_96_B5LUT_O_UNCONNECTED
    );
  Node3_NL_acc_f_in_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X80Y135",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node3_NL_acc_f_in(16),
      ADR5 => '1',
      O => Node3_NL_acc_f_in_16_rt_4231
    );
  N0_18_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X80Y135",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_18_A5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_3_Node2_ACT_U3_Msub_Output_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(3),
      O => Node2_ACT_omx_out_3_0
    );
  Node2_ACT_U3_Msub_Output_cy_3_Node2_ACT_U3_Msub_Output_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(2),
      O => Node2_ACT_omx_out_2_0
    );
  Node2_ACT_U3_Msub_Output_cy_3_Node2_ACT_U3_Msub_Output_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(1),
      O => Node2_ACT_omx_out_1_0
    );
  Node2_ACT_U3_Msub_Output_cy_3_Node2_ACT_U3_Msub_Output_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(0),
      O => Node2_ACT_omx_out_0_0
    );
  Node2_ACT_U3_Msub_Output_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(3),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_3_Q
    );
  IL1_U10_d_2_71_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_71_D5LUT_O_UNCONNECTED
    );
  ProtoComp79_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X40Y132"
    )
    port map (
      O => NLW_ProtoComp79_CYINITVCC_2_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y132"
    )
    port map (
      CI => '0',
      CYINIT => '1',
      CO(3) => Node2_ACT_U3_Msub_Output_cy_3_Q_20926,
      CO(2) => NLW_Node2_ACT_U3_Msub_Output_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U3_Msub_Output_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U3_Msub_Output_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node2_ACT_omx_out(3),
      O(2) => Node2_ACT_omx_out(2),
      O(1) => Node2_ACT_omx_out(1),
      O(0) => Node2_ACT_omx_out(0),
      S(3) => Node2_ACT_U3_Msub_Output_lut_3_Q,
      S(2) => Node2_ACT_U3_Msub_Output_lut_2_Q,
      S(1) => Node2_ACT_U3_Msub_Output_lut_1_Q,
      S(0) => Node2_ACT_U3_Msub_Output_lut_0_Q
    );
  Node2_ACT_U3_Msub_Output_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(2),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_2_Q
    );
  IL1_U10_d_2_72_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_72_C5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(1),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_1_Q
    );
  IL1_U10_d_2_73_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_73_B5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(0),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_0_Q
    );
  IL1_U10_d_2_74_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_74_A5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_7_Node2_ACT_U3_Msub_Output_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(7),
      O => Node2_ACT_omx_out_7_0
    );
  Node2_ACT_U3_Msub_Output_cy_7_Node2_ACT_U3_Msub_Output_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(6),
      O => Node2_ACT_omx_out_6_0
    );
  Node2_ACT_U3_Msub_Output_cy_7_Node2_ACT_U3_Msub_Output_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(5),
      O => Node2_ACT_omx_out_5_0
    );
  Node2_ACT_U3_Msub_Output_cy_7_Node2_ACT_U3_Msub_Output_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(4),
      O => Node2_ACT_omx_out_4_0
    );
  Node2_ACT_U3_Msub_Output_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(7),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_7_Q
    );
  IL1_U10_d_2_67_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_67_D5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y133"
    )
    port map (
      CI => Node2_ACT_U3_Msub_Output_cy_3_Q_20926,
      CYINIT => '0',
      CO(3) => Node2_ACT_U3_Msub_Output_cy_7_Q_20927,
      CO(2) => NLW_Node2_ACT_U3_Msub_Output_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U3_Msub_Output_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U3_Msub_Output_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node2_ACT_omx_out(7),
      O(2) => Node2_ACT_omx_out(6),
      O(1) => Node2_ACT_omx_out(5),
      O(0) => Node2_ACT_omx_out(4),
      S(3) => Node2_ACT_U3_Msub_Output_lut_7_Q,
      S(2) => Node2_ACT_U3_Msub_Output_lut_6_Q,
      S(1) => Node2_ACT_U3_Msub_Output_lut_5_Q,
      S(0) => Node2_ACT_U3_Msub_Output_lut_4_Q
    );
  Node2_ACT_U3_Msub_Output_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(6),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_6_Q
    );
  IL1_U10_d_2_68_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_68_C5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(5),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_5_Q
    );
  IL1_U10_d_2_69_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_69_B5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(4),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_4_Q
    );
  IL1_U10_d_2_70_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_70_A5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_11_Node2_ACT_U3_Msub_Output_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(11),
      O => Node2_ACT_omx_out_11_0
    );
  Node2_ACT_U3_Msub_Output_cy_11_Node2_ACT_U3_Msub_Output_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(10),
      O => Node2_ACT_omx_out_10_0
    );
  Node2_ACT_U3_Msub_Output_cy_11_Node2_ACT_U3_Msub_Output_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(9),
      O => Node2_ACT_omx_out_9_0
    );
  Node2_ACT_U3_Msub_Output_cy_11_Node2_ACT_U3_Msub_Output_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(8),
      O => Node2_ACT_omx_out_8_0
    );
  Node2_ACT_U3_Msub_Output_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node2_NL_acc_f_in(11),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_11_Q
    );
  IL1_U10_d_2_63_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_63_D5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y134"
    )
    port map (
      CI => Node2_ACT_U3_Msub_Output_cy_7_Q_20927,
      CYINIT => '0',
      CO(3) => Node2_ACT_U3_Msub_Output_cy_11_Q_20928,
      CO(2) => NLW_Node2_ACT_U3_Msub_Output_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U3_Msub_Output_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U3_Msub_Output_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node2_ACT_omx_out(11),
      O(2) => Node2_ACT_omx_out(10),
      O(1) => Node2_ACT_omx_out(9),
      O(0) => Node2_ACT_omx_out(8),
      S(3) => Node2_ACT_U3_Msub_Output_lut_11_Q,
      S(2) => Node2_ACT_U3_Msub_Output_lut_10_Q,
      S(1) => Node2_ACT_U3_Msub_Output_lut_9_Q,
      S(0) => Node2_ACT_U3_Msub_Output_lut_8_Q
    );
  Node2_ACT_U3_Msub_Output_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node2_NL_acc_f_in(10),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_10_Q
    );
  IL1_U10_d_2_64_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_64_C5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(9),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_9_Q
    );
  IL1_U10_d_2_65_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_65_B5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node2_NL_acc_f_in(8),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_8_Q
    );
  IL1_U10_d_2_66_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_66_A5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_15_Node2_ACT_U3_Msub_Output_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(15),
      O => Node2_ACT_omx_out_15_0
    );
  Node2_ACT_U3_Msub_Output_cy_15_Node2_ACT_U3_Msub_Output_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(14),
      O => Node2_ACT_omx_out_14_0
    );
  Node2_ACT_U3_Msub_Output_cy_15_Node2_ACT_U3_Msub_Output_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(13),
      O => Node2_ACT_omx_out_13_0
    );
  Node2_ACT_U3_Msub_Output_cy_15_Node2_ACT_U3_Msub_Output_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(12),
      O => Node2_ACT_omx_out_12_0
    );
  Node2_ACT_U3_Msub_Output_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node2_NL_acc_f_in(15),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_15_Q
    );
  IL1_U10_d_2_59_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_59_D5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y135"
    )
    port map (
      CI => Node2_ACT_U3_Msub_Output_cy_11_Q_20928,
      CYINIT => '0',
      CO(3) => Node2_ACT_U3_Msub_Output_cy_15_Q_20929,
      CO(2) => NLW_Node2_ACT_U3_Msub_Output_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U3_Msub_Output_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U3_Msub_Output_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node2_ACT_omx_out(15),
      O(2) => Node2_ACT_omx_out(14),
      O(1) => Node2_ACT_omx_out(13),
      O(0) => Node2_ACT_omx_out(12),
      S(3) => Node2_ACT_U3_Msub_Output_lut_15_Q,
      S(2) => Node2_ACT_U3_Msub_Output_lut_14_Q,
      S(1) => Node2_ACT_U3_Msub_Output_lut_13_Q,
      S(0) => Node2_ACT_U3_Msub_Output_lut_12_Q
    );
  Node2_ACT_U3_Msub_Output_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node2_NL_acc_f_in(14),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_14_Q
    );
  IL1_U10_d_2_60_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_60_C5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node2_NL_acc_f_in(13),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_13_Q
    );
  IL1_U10_d_2_61_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_61_B5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node2_NL_acc_f_in(12),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_12_Q
    );
  IL1_U10_d_2_62_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_62_A5LUT_O_UNCONNECTED
    );
  Node2_ACT_omx_out_19_Node2_ACT_omx_out_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(19),
      O => Node2_ACT_omx_out_19_0
    );
  Node2_ACT_omx_out_19_Node2_ACT_omx_out_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(18),
      O => Node2_ACT_omx_out_18_0
    );
  Node2_ACT_omx_out_19_Node2_ACT_omx_out_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(17),
      O => Node2_ACT_omx_out_17_0
    );
  Node2_ACT_omx_out_19_Node2_ACT_omx_out_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_omx_out(16),
      O => Node2_ACT_omx_out_16_0
    );
  Node2_ACT_U3_Msub_Output_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y136",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(19),
      O => Node2_ACT_U3_Msub_Output_lut_19_Q
    );
  Node2_ACT_U3_Msub_Output_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y136"
    )
    port map (
      CI => Node2_ACT_U3_Msub_Output_cy_15_Q_20929,
      CYINIT => '0',
      CO(3) => NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U3_Msub_Output_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_ACT_U3_Msub_Output_xor_19_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => Node2_ACT_omx_out(19),
      O(2) => Node2_ACT_omx_out(18),
      O(1) => Node2_ACT_omx_out(17),
      O(0) => Node2_ACT_omx_out(16),
      S(3) => Node2_ACT_U3_Msub_Output_lut_19_Q,
      S(2) => Node2_ACT_U3_Msub_Output_lut_18_Q,
      S(1) => Node2_ACT_U3_Msub_Output_lut_17_Q,
      S(0) => Node2_NL_acc_f_in_16_rt_4338
    );
  Node2_ACT_U3_Msub_Output_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y136",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node2_NL_acc_f_in(18),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_18_Q
    );
  IL1_U10_d_2_57_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y136",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_57_C5LUT_O_UNCONNECTED
    );
  Node2_ACT_U3_Msub_Output_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y136",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_acc_f_in(17),
      ADR5 => '1',
      O => Node2_ACT_U3_Msub_Output_lut_17_Q
    );
  IL1_U10_d_2_58_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y136",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_58_B5LUT_O_UNCONNECTED
    );
  Node2_NL_acc_f_in_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y136",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node2_NL_acc_f_in(16),
      ADR5 => '1',
      O => Node2_NL_acc_f_in_16_rt_4338
    );
  N0_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y136",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_12_A5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_3_Node1_ACT_U3_Msub_Output_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(3),
      O => Node1_ACT_omx_out_3_0
    );
  Node1_ACT_U3_Msub_Output_cy_3_Node1_ACT_U3_Msub_Output_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(2),
      O => Node1_ACT_omx_out_2_0
    );
  Node1_ACT_U3_Msub_Output_cy_3_Node1_ACT_U3_Msub_Output_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(1),
      O => Node1_ACT_omx_out_1_0
    );
  Node1_ACT_U3_Msub_Output_cy_3_Node1_ACT_U3_Msub_Output_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(0),
      O => Node1_ACT_omx_out_0_0
    );
  Node1_ACT_U3_Msub_Output_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_NL_acc_f_in(3),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_3_Q
    );
  IL1_U10_d_2_33_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_33_D5LUT_O_UNCONNECTED
    );
  ProtoComp79_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X81Y104"
    )
    port map (
      O => NLW_ProtoComp79_CYINITVCC_3_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X81Y104"
    )
    port map (
      CI => '0',
      CYINIT => '1',
      CO(3) => Node1_ACT_U3_Msub_Output_cy_3_Q_20933,
      CO(2) => NLW_Node1_ACT_U3_Msub_Output_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U3_Msub_Output_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U3_Msub_Output_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node1_ACT_omx_out(3),
      O(2) => Node1_ACT_omx_out(2),
      O(1) => Node1_ACT_omx_out(1),
      O(0) => Node1_ACT_omx_out(0),
      S(3) => Node1_ACT_U3_Msub_Output_lut_3_Q,
      S(2) => Node1_ACT_U3_Msub_Output_lut_2_Q,
      S(1) => Node1_ACT_U3_Msub_Output_lut_1_Q,
      S(0) => Node1_ACT_U3_Msub_Output_lut_0_Q
    );
  Node1_ACT_U3_Msub_Output_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(2),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_2_Q
    );
  IL1_U10_d_2_34_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_34_C5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(1),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_1_Q
    );
  IL1_U10_d_2_35_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_35_B5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Node1_NL_acc_f_in(0),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_0_Q
    );
  IL1_U10_d_2_36_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_36_A5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_7_Node1_ACT_U3_Msub_Output_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(7),
      O => Node1_ACT_omx_out_7_0
    );
  Node1_ACT_U3_Msub_Output_cy_7_Node1_ACT_U3_Msub_Output_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(6),
      O => Node1_ACT_omx_out_6_0
    );
  Node1_ACT_U3_Msub_Output_cy_7_Node1_ACT_U3_Msub_Output_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(5),
      O => Node1_ACT_omx_out_5_0
    );
  Node1_ACT_U3_Msub_Output_cy_7_Node1_ACT_U3_Msub_Output_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(4),
      O => Node1_ACT_omx_out_4_0
    );
  Node1_ACT_U3_Msub_Output_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(7),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_7_Q
    );
  IL1_U10_d_2_29_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_29_D5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X81Y105"
    )
    port map (
      CI => Node1_ACT_U3_Msub_Output_cy_3_Q_20933,
      CYINIT => '0',
      CO(3) => Node1_ACT_U3_Msub_Output_cy_7_Q_20938,
      CO(2) => NLW_Node1_ACT_U3_Msub_Output_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U3_Msub_Output_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U3_Msub_Output_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node1_ACT_omx_out(7),
      O(2) => Node1_ACT_omx_out(6),
      O(1) => Node1_ACT_omx_out(5),
      O(0) => Node1_ACT_omx_out(4),
      S(3) => Node1_ACT_U3_Msub_Output_lut_7_Q,
      S(2) => Node1_ACT_U3_Msub_Output_lut_6_Q,
      S(1) => Node1_ACT_U3_Msub_Output_lut_5_Q,
      S(0) => Node1_ACT_U3_Msub_Output_lut_4_Q
    );
  Node1_ACT_U3_Msub_Output_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(6),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_6_Q
    );
  IL1_U10_d_2_30_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_30_C5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(5),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_5_Q
    );
  IL1_U10_d_2_31_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_31_B5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(4),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_4_Q
    );
  IL1_U10_d_2_32_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_32_A5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_11_Node1_ACT_U3_Msub_Output_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(11),
      O => Node1_ACT_omx_out_11_0
    );
  Node1_ACT_U3_Msub_Output_cy_11_Node1_ACT_U3_Msub_Output_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(10),
      O => Node1_ACT_omx_out_10_0
    );
  Node1_ACT_U3_Msub_Output_cy_11_Node1_ACT_U3_Msub_Output_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(9),
      O => Node1_ACT_omx_out_9_0
    );
  Node1_ACT_U3_Msub_Output_cy_11_Node1_ACT_U3_Msub_Output_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(8),
      O => Node1_ACT_omx_out_8_0
    );
  Node1_ACT_U3_Msub_Output_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(11),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_11_Q
    );
  IL1_U10_d_2_25_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_25_D5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X81Y106"
    )
    port map (
      CI => Node1_ACT_U3_Msub_Output_cy_7_Q_20938,
      CYINIT => '0',
      CO(3) => Node1_ACT_U3_Msub_Output_cy_11_Q_20942,
      CO(2) => NLW_Node1_ACT_U3_Msub_Output_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U3_Msub_Output_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U3_Msub_Output_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node1_ACT_omx_out(11),
      O(2) => Node1_ACT_omx_out(10),
      O(1) => Node1_ACT_omx_out(9),
      O(0) => Node1_ACT_omx_out(8),
      S(3) => Node1_ACT_U3_Msub_Output_lut_11_Q,
      S(2) => Node1_ACT_U3_Msub_Output_lut_10_Q,
      S(1) => Node1_ACT_U3_Msub_Output_lut_9_Q,
      S(0) => Node1_ACT_U3_Msub_Output_lut_8_Q
    );
  Node1_ACT_U3_Msub_Output_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(10),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_10_Q
    );
  IL1_U10_d_2_26_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_26_C5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(9),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_9_Q
    );
  IL1_U10_d_2_27_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_27_B5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_NL_acc_f_in(8),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_8_Q
    );
  IL1_U10_d_2_28_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_28_A5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_15_Node1_ACT_U3_Msub_Output_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(15),
      O => Node1_ACT_omx_out_15_0
    );
  Node1_ACT_U3_Msub_Output_cy_15_Node1_ACT_U3_Msub_Output_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(14),
      O => Node1_ACT_omx_out_14_0
    );
  Node1_ACT_U3_Msub_Output_cy_15_Node1_ACT_U3_Msub_Output_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(13),
      O => Node1_ACT_omx_out_13_0
    );
  Node1_ACT_U3_Msub_Output_cy_15_Node1_ACT_U3_Msub_Output_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(12),
      O => Node1_ACT_omx_out_12_0
    );
  Node1_ACT_U3_Msub_Output_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(15),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_15_Q
    );
  IL1_U10_d_2_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_21_D5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X81Y107"
    )
    port map (
      CI => Node1_ACT_U3_Msub_Output_cy_11_Q_20942,
      CYINIT => '0',
      CO(3) => Node1_ACT_U3_Msub_Output_cy_15_Q_20947,
      CO(2) => NLW_Node1_ACT_U3_Msub_Output_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U3_Msub_Output_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U3_Msub_Output_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => Node1_ACT_omx_out(15),
      O(2) => Node1_ACT_omx_out(14),
      O(1) => Node1_ACT_omx_out(13),
      O(0) => Node1_ACT_omx_out(12),
      S(3) => Node1_ACT_U3_Msub_Output_lut_15_Q,
      S(2) => Node1_ACT_U3_Msub_Output_lut_14_Q,
      S(1) => Node1_ACT_U3_Msub_Output_lut_13_Q,
      S(0) => Node1_ACT_U3_Msub_Output_lut_12_Q
    );
  Node1_ACT_U3_Msub_Output_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(14),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_14_Q
    );
  IL1_U10_d_2_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_22_C5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(13),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_13_Q
    );
  IL1_U10_d_2_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_23_B5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_NL_acc_f_in(12),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_12_Q
    );
  IL1_U10_d_2_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_24_A5LUT_O_UNCONNECTED
    );
  Node1_ACT_omx_out_19_Node1_ACT_omx_out_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(19),
      O => Node1_ACT_omx_out_19_0
    );
  Node1_ACT_omx_out_19_Node1_ACT_omx_out_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(18),
      O => Node1_ACT_omx_out_18_0
    );
  Node1_ACT_omx_out_19_Node1_ACT_omx_out_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(17),
      O => Node1_ACT_omx_out_17_0
    );
  Node1_ACT_omx_out_19_Node1_ACT_omx_out_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_omx_out(16),
      O => Node1_ACT_omx_out_16_0
    );
  Node1_ACT_U3_Msub_Output_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y108",
      INIT => X"5555555555555555"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(19),
      O => Node1_ACT_U3_Msub_Output_lut_19_Q
    );
  Node1_ACT_U3_Msub_Output_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X81Y108"
    )
    port map (
      CI => Node1_ACT_U3_Msub_Output_cy_15_Q_20947,
      CYINIT => '0',
      CO(3) => NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U3_Msub_Output_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_ACT_U3_Msub_Output_xor_19_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => Node1_ACT_omx_out(19),
      O(2) => Node1_ACT_omx_out(18),
      O(1) => Node1_ACT_omx_out(17),
      O(0) => Node1_ACT_omx_out(16),
      S(3) => Node1_ACT_U3_Msub_Output_lut_19_Q,
      S(2) => Node1_ACT_U3_Msub_Output_lut_18_Q,
      S(1) => Node1_ACT_U3_Msub_Output_lut_17_Q,
      S(0) => Node1_NL_acc_f_in_16_rt_4445
    );
  Node1_ACT_U3_Msub_Output_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y108",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(18),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_18_Q
    );
  IL1_U10_d_2_19_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y108",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_19_C5LUT_O_UNCONNECTED
    );
  Node1_ACT_U3_Msub_Output_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y108",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_acc_f_in(17),
      ADR5 => '1',
      O => Node1_ACT_U3_Msub_Output_lut_17_Q
    );
  IL1_U10_d_2_20_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y108",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_IL1_U10_d_2_20_B5LUT_O_UNCONNECTED
    );
  Node1_NL_acc_f_in_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X81Y108",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_NL_acc_f_in(16),
      ADR5 => '1',
      O => Node1_NL_acc_f_in_16_rt_4445
    );
  N0_6_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X81Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_6_A5LUT_O_UNCONNECTED
    );
  IL1_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_3_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => IL1_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"0005005000050050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(3),
      ADR4 => IL1_acc_f_in(3),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_4452
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(3),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp40_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X68Y129"
    )
    port map (
      O => NLW_ProtoComp40_CYINITGND_1_O_UNCONNECTED
    );
  IL1_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_2_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => IL1_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y129"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20959,
      CO(2) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => IL1_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => IL1_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => IL1_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => IL1_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_4452,
      S(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_4467,
      S(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_4474,
      S(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_4481
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(2),
      ADR2 => IL1_acc_f_in(2),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_4467
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(2),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  IL1_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_1_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => IL1_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"0000006600000066"
    )
    port map (
      ADR2 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(1),
      ADR0 => IL1_acc_f_in(1),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_4474
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(1),
      ADR2 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  IL1_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_0_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => IL1_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"0003003000030030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(0),
      ADR4 => IL1_acc_f_in(0),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_4481
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A110 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y129",
      INIT => X"00300030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(0),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  IL1_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_7_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => IL1_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"0101101001011010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(7),
      ADR4 => IL1_acc_f_in(7),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_4492
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(7),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  IL1_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_6_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => IL1_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y130"
    )
    port map (
      CI => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_20959,
      CYINIT => '0',
      CO(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20968,
      CO(2) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => IL1_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => IL1_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => IL1_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => IL1_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_4492,
      S(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_4507,
      S(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_4514,
      S(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_4521
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(6),
      ADR4 => IL1_acc_f_in(6),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_4507
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(6),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  IL1_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_5_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => IL1_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(5),
      ADR0 => IL1_acc_f_in(5),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_4514
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(5),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  IL1_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_4_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => IL1_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(4),
      ADR3 => IL1_acc_f_in(4),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_4521
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y130",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(4),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  IL1_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_11_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => IL1_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(11),
      ADR3 => IL1_acc_f_in(11),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_4532
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(11),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  IL1_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_10_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => IL1_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y131"
    )
    port map (
      CI => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_20968,
      CYINIT => '0',
      CO(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20977,
      CO(2) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => IL1_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => IL1_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => IL1_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => IL1_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_4532,
      S(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_4547,
      S(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_4554,
      S(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_4561
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(10),
      ADR4 => IL1_acc_f_in(10),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_4547
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(10),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  IL1_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_9_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => IL1_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(9),
      ADR2 => IL1_acc_f_in(9),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_4554
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(9),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  IL1_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_8_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => IL1_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"0003003000030030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(8),
      ADR4 => IL1_acc_f_in(8),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_4561
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y131",
      INIT => X"00300030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(8),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  IL1_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_15_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => IL1_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(15),
      ADR3 => IL1_acc_f_in(15),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_4572
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(15),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  IL1_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_14_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => IL1_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y132"
    )
    port map (
      CI => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_20977,
      CYINIT => '0',
      CO(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20986,
      CO(2) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => IL1_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => IL1_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => IL1_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => IL1_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_4572,
      S(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_4587,
      S(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_4594,
      S(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_4601
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"0104010401040104"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(14),
      ADR3 => IL1_acc_f_in(14),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_4587
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"04040404"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(14),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  IL1_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_13_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => IL1_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(13),
      ADR0 => IL1_acc_f_in(13),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_4594
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(13),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  IL1_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_12_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => IL1_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(12),
      ADR3 => IL1_acc_f_in(12),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_4601
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y132",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(12),
      ADR4 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  IL1_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_19_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => IL1_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => X"00000000000F00F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => CU_u_0,
      ADR2 => IL1_U2_cnt(19),
      ADR3 => reset_IBUF_19597,
      ADR4 => IL1_acc_f_in(19),
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_4612
    );
  IL1_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_18_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => IL1_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y133"
    )
    port map (
      CI => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_20986,
      CYINIT => '0',
      CO(3) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => IL1_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => IL1_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => IL1_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => IL1_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_4612,
      S(2) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_4625,
      S(1) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_4632,
      S(0) => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_4639
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => X"0000114400001144"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(18),
      ADR3 => IL1_acc_f_in(18),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_4625
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(18),
      ADR3 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  IL1_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_17_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => IL1_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => X"0000006600000066"
    )
    port map (
      ADR2 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(17),
      ADR0 => IL1_acc_f_in(17),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_4632
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL1_U2_cnt(17),
      ADR2 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  IL1_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_U2_n0042_inv,
      CLK => NlwBufferSignal_IL1_U2_cnt_16_CLK,
      I => IL1_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => IL1_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(16),
      ADR1 => IL1_acc_f_in(16),
      ADR5 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_4639
    );
  IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y133",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U2_cnt(16),
      ADR1 => '1',
      O => IL1_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node4_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_3_CLK,
      I => Node4_Result(3),
      O => Node4_U5_cnt(3),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(3),
      ADR4 => '1',
      ADR1 => ERROR_err_val(3),
      O => Node4_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y100"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_2_O_UNCONNECTED
    );
  Node4_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_2_CLK,
      I => Node4_Result(2),
      O => Node4_U5_cnt(2),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y100"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node4_U5_Maccum_cnt_cy_3_Q_21003,
      CO(2) => NLW_Node4_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node4_Result(3),
      O(2) => Node4_Result(2),
      O(1) => Node4_Result(1),
      O(0) => Node4_Result(0),
      S(3) => Node4_U5_Maccum_cnt_lut(3),
      S(2) => Node4_U5_Maccum_cnt_lut(2),
      S(1) => Node4_U5_Maccum_cnt_lut(1),
      S(0) => Node4_U5_Maccum_cnt_lut(0)
    );
  Node4_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(2),
      ADR4 => '1',
      ADR3 => ERROR_err_val(2),
      O => Node4_U5_Maccum_cnt_lut(2)
    );
  Node4_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_1_CLK,
      I => Node4_Result(1),
      O => Node4_U5_cnt(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node4_U5_cnt(1),
      ADR4 => '1',
      ADR2 => ERROR_err_val(1),
      O => Node4_U5_Maccum_cnt_lut(1)
    );
  Node4_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_0_CLK,
      I => Node4_Result(0),
      O => Node4_U5_cnt(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(0),
      ADR4 => '1',
      ADR1 => ERROR_err_val(0),
      O => Node4_U5_Maccum_cnt_lut(0)
    );
  Node4_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_7_CLK,
      I => Node4_Result(7),
      O => Node4_U5_cnt(7),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(7),
      ADR4 => '1',
      ADR1 => ERROR_err_val(7),
      O => Node4_U5_Maccum_cnt_lut(7)
    );
  Node4_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_6_CLK,
      I => Node4_Result(6),
      O => Node4_U5_cnt(6),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y101"
    )
    port map (
      CI => Node4_U5_Maccum_cnt_cy_3_Q_21003,
      CYINIT => '0',
      CO(3) => Node4_U5_Maccum_cnt_cy_7_Q_21012,
      CO(2) => NLW_Node4_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node4_Result(7),
      O(2) => Node4_Result(6),
      O(1) => Node4_Result(5),
      O(0) => Node4_Result(4),
      S(3) => Node4_U5_Maccum_cnt_lut(7),
      S(2) => Node4_U5_Maccum_cnt_lut(6),
      S(1) => Node4_U5_Maccum_cnt_lut(5),
      S(0) => Node4_U5_Maccum_cnt_lut(4)
    );
  Node4_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(6),
      ADR4 => '1',
      ADR3 => ERROR_err_val(6),
      O => Node4_U5_Maccum_cnt_lut(6)
    );
  Node4_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_5_CLK,
      I => Node4_Result(5),
      O => Node4_U5_cnt(5),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(5),
      ADR4 => '1',
      ADR5 => ERROR_err_val(5),
      O => Node4_U5_Maccum_cnt_lut(5)
    );
  Node4_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_4_CLK,
      I => Node4_Result(4),
      O => Node4_U5_cnt(4),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(4),
      ADR4 => '1',
      ADR1 => ERROR_err_val(4),
      O => Node4_U5_Maccum_cnt_lut(4)
    );
  Node4_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_11_CLK,
      I => Node4_Result(11),
      O => Node4_U5_cnt(11),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(11),
      ADR4 => '1',
      ADR1 => ERROR_err_val(11),
      O => Node4_U5_Maccum_cnt_lut(11)
    );
  Node4_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_10_CLK,
      I => Node4_Result(10),
      O => Node4_U5_cnt(10),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y102"
    )
    port map (
      CI => Node4_U5_Maccum_cnt_cy_7_Q_21012,
      CYINIT => '0',
      CO(3) => Node4_U5_Maccum_cnt_cy_11_Q_21021,
      CO(2) => NLW_Node4_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node4_Result(11),
      O(2) => Node4_Result(10),
      O(1) => Node4_Result(9),
      O(0) => Node4_Result(8),
      S(3) => Node4_U5_Maccum_cnt_lut(11),
      S(2) => Node4_U5_Maccum_cnt_lut(10),
      S(1) => Node4_U5_Maccum_cnt_lut(9),
      S(0) => Node4_U5_Maccum_cnt_lut(8)
    );
  Node4_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(10),
      ADR4 => '1',
      ADR3 => ERROR_err_val(10),
      O => Node4_U5_Maccum_cnt_lut(10)
    );
  Node4_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_9_CLK,
      I => Node4_Result(9),
      O => Node4_U5_cnt(9),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(9),
      ADR4 => '1',
      ADR5 => ERROR_err_val(9),
      O => Node4_U5_Maccum_cnt_lut(9)
    );
  Node4_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_8_CLK,
      I => Node4_Result(8),
      O => Node4_U5_cnt(8),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(8),
      ADR4 => '1',
      ADR1 => ERROR_err_val(8),
      O => Node4_U5_Maccum_cnt_lut(8)
    );
  Node4_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_15_CLK,
      I => Node4_Result(15),
      O => Node4_U5_cnt(15),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(15),
      ADR4 => '1',
      ADR1 => ERROR_err_val(15),
      O => Node4_U5_Maccum_cnt_lut(15)
    );
  Node4_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_14_CLK,
      I => Node4_Result(14),
      O => Node4_U5_cnt(14),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y103"
    )
    port map (
      CI => Node4_U5_Maccum_cnt_cy_11_Q_21021,
      CYINIT => '0',
      CO(3) => Node4_U5_Maccum_cnt_cy_15_Q_21030,
      CO(2) => NLW_Node4_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node4_Result(15),
      O(2) => Node4_Result(14),
      O(1) => Node4_Result(13),
      O(0) => Node4_Result(12),
      S(3) => Node4_U5_Maccum_cnt_lut(15),
      S(2) => Node4_U5_Maccum_cnt_lut(14),
      S(1) => Node4_U5_Maccum_cnt_lut(13),
      S(0) => Node4_U5_Maccum_cnt_lut(12)
    );
  Node4_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(14),
      ADR4 => '1',
      ADR3 => ERROR_err_val(14),
      O => Node4_U5_Maccum_cnt_lut(14)
    );
  Node4_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_13_CLK,
      I => Node4_Result(13),
      O => Node4_U5_cnt(13),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(13),
      ADR4 => '1',
      ADR5 => ERROR_err_val(13),
      O => Node4_U5_Maccum_cnt_lut(13)
    );
  Node4_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_12_CLK,
      I => Node4_Result(12),
      O => Node4_U5_cnt(12),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(12),
      ADR4 => '1',
      ADR0 => ERROR_err_val(12),
      O => Node4_U5_Maccum_cnt_lut(12)
    );
  Node4_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_19_CLK,
      I => Node4_Result(19),
      O => Node4_U5_cnt(19),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(19),
      ADR4 => '1',
      ADR0 => ERROR_err_val(19),
      O => Node4_U5_Maccum_cnt_lut(19)
    );
  Node4_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_18_CLK,
      I => Node4_Result(18),
      O => Node4_U5_cnt(18),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y104"
    )
    port map (
      CI => Node4_U5_Maccum_cnt_cy_15_Q_21030,
      CYINIT => '0',
      CO(3) => NLW_Node4_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node4_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node4_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node4_Result(19),
      O(2) => Node4_Result(18),
      O(1) => Node4_Result(17),
      O(0) => Node4_Result(16),
      S(3) => Node4_U5_Maccum_cnt_lut(19),
      S(2) => Node4_U5_Maccum_cnt_lut(18),
      S(1) => Node4_U5_Maccum_cnt_lut(17),
      S(0) => Node4_U5_Maccum_cnt_lut(16)
    );
  Node4_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(18),
      ADR4 => '1',
      ADR3 => ERROR_err_val(18),
      O => Node4_U5_Maccum_cnt_lut(18)
    );
  Node4_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_17_CLK,
      I => Node4_Result(17),
      O => Node4_U5_cnt(17),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_U5_cnt(17),
      ADR4 => '1',
      ADR5 => ERROR_err_val(17),
      O => Node4_U5_Maccum_cnt_lut(17)
    );
  Node4_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => '0'
    )
    port map (
      CE => Node4_acc_b_en,
      CLK => NlwBufferSignal_Node4_U5_cnt_16_CLK,
      I => Node4_Result(16),
      O => Node4_U5_cnt(16),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node4_U5_cnt(16),
      ADR4 => '1',
      ADR1 => ERROR_err_val(16),
      O => Node4_U5_Maccum_cnt_lut(16)
    );
  IL2_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_3_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => IL2_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"0005005000050050"
    )
    port map (
      ADR1 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(3),
      ADR4 => IL2_acc_f_in(3),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_4792
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(3),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp40_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X62Y134"
    )
    port map (
      O => NLW_ProtoComp40_CYINITGND_2_O_UNCONNECTED
    );
  IL2_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_2_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => IL2_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X62Y134"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21048,
      CO(2) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => IL2_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => IL2_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => IL2_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => IL2_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_4792,
      S(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_4807,
      S(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_4814,
      S(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_4821
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(2),
      ADR4 => IL2_acc_f_in(2),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_4807
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(2),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  IL2_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_1_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => IL2_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"0003000C0003000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(1),
      ADR4 => IL2_acc_f_in(1),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_4814
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(1),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  IL2_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_0_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => IL2_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(0),
      ADR3 => IL2_acc_f_in(0),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_4821
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y134",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(0),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  IL2_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_7_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => IL2_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"0005005000050050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(7),
      ADR4 => IL2_acc_f_in(7),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_4832
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(7),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  IL2_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_6_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => IL2_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X62Y135"
    )
    port map (
      CI => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21048,
      CYINIT => '0',
      CO(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21057,
      CO(2) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => IL2_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => IL2_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => IL2_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => IL2_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_4832,
      S(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_4847,
      S(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_4854,
      S(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_4861
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(6),
      ADR2 => IL2_acc_f_in(6),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_4847
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(6),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  IL2_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_5_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => IL2_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"0000060600000606"
    )
    port map (
      ADR3 => '1',
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(5),
      ADR0 => IL2_acc_f_in(5),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_4854
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"00000C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(5),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  IL2_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_4_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => IL2_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"0101101001011010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(4),
      ADR4 => IL2_acc_f_in(4),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_4861
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y135",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(4),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  IL2_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_11_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => IL2_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"0000055000000550"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(11),
      ADR3 => IL2_acc_f_in(11),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_4872
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"00005050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(11),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  IL2_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_10_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => IL2_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X62Y136"
    )
    port map (
      CI => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21057,
      CYINIT => '0',
      CO(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21066,
      CO(2) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => IL2_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => IL2_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => IL2_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => IL2_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_4872,
      S(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_4887,
      S(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_4894,
      S(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_4901
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"0000114400001144"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(10),
      ADR3 => IL2_acc_f_in(10),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_4887
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(10),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  IL2_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_9_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => IL2_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"0000006600000066"
    )
    port map (
      ADR2 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(9),
      ADR0 => IL2_acc_f_in(9),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_4894
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(9),
      ADR2 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  IL2_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_8_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => IL2_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(8),
      ADR0 => IL2_acc_f_in(8),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_4901
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y136",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(8),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  IL2_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_15_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => IL2_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"0000055000000550"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(15),
      ADR3 => IL2_acc_f_in(15),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_4912
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"00005050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(15),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  IL2_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_14_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => IL2_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X62Y137"
    )
    port map (
      CI => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21066,
      CYINIT => '0',
      CO(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21075,
      CO(2) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => IL2_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => IL2_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => IL2_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => IL2_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_4912,
      S(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_4927,
      S(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_4934,
      S(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_4941
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"0000114400001144"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(14),
      ADR3 => IL2_acc_f_in(14),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_4927
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(14),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  IL2_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_13_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => IL2_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"0000030C0000030C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(13),
      ADR3 => IL2_acc_f_in(13),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_4934
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"00000C0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(13),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  IL2_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_12_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => IL2_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(12),
      ADR1 => IL2_acc_f_in(12),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_4941
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y137",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(12),
      ADR1 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  IL2_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_19_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => IL2_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => X"0000055000000550"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR2 => IL2_U2_cnt(19),
      ADR4 => reset_IBUF_19597,
      ADR3 => IL2_acc_f_in(19),
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_4952
    );
  IL2_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_18_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => IL2_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X62Y138"
    )
    port map (
      CI => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21075,
      CYINIT => '0',
      CO(3) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => IL2_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => IL2_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => IL2_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => IL2_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_4952,
      S(2) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_4965,
      S(1) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_4972,
      S(0) => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_4979
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => X"0000141400001414"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(18),
      ADR2 => IL2_acc_f_in(18),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_4965
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(18),
      ADR3 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  IL2_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_17_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => IL2_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => X"0000141400001414"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(17),
      ADR2 => IL2_acc_f_in(17),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_4972
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => X"00004444"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => IL2_U2_cnt(17),
      ADR2 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  IL2_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => '0'
    )
    port map (
      CE => IL2_U2_n0042_inv,
      CLK => NlwBufferSignal_IL2_U2_cnt_16_CLK,
      I => IL2_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => IL2_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => X"0101101001011010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(16),
      ADR4 => IL2_acc_f_in(16),
      ADR5 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_4979
    );
  IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y138",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => IL2_U2_cnt(16),
      ADR4 => '1',
      O => IL2_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node2_ACT_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_3_CLK,
      I => Node2_ACT_Result(3),
      O => Node2_ACT_U5_cnt(3),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node2_ACT_U5_cnt(3),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(3),
      O => Node2_ACT_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X48Y122"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_3_O_UNCONNECTED
    );
  Node2_ACT_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_2_CLK,
      I => Node2_ACT_Result(2),
      O => Node2_ACT_U5_cnt(2),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X48Y122"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_ACT_U5_Maccum_cnt_cy_3_Q_21091,
      CO(2) => NLW_Node2_ACT_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node2_ACT_Result(3),
      O(2) => Node2_ACT_Result(2),
      O(1) => Node2_ACT_Result(1),
      O(0) => Node2_ACT_Result(0),
      S(3) => Node2_ACT_U5_Maccum_cnt_lut(3),
      S(2) => Node2_ACT_U5_Maccum_cnt_lut(2),
      S(1) => Node2_ACT_U5_Maccum_cnt_lut(1),
      S(0) => Node2_ACT_U5_Maccum_cnt_lut(0)
    );
  Node2_ACT_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(2),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(2),
      O => Node2_ACT_U5_Maccum_cnt_lut(2)
    );
  Node2_ACT_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_1_CLK,
      I => Node2_ACT_Result(1),
      O => Node2_ACT_U5_cnt(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(1),
      ADR4 => '1',
      ADR0 => Node2_ACT_acc_b_in(1),
      O => Node2_ACT_U5_Maccum_cnt_lut(1)
    );
  Node2_ACT_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_0_CLK,
      I => Node2_ACT_Result(0),
      O => Node2_ACT_U5_cnt(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y122",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U5_cnt(0),
      ADR4 => '1',
      ADR1 => Node2_ACT_acc_b_in(0),
      O => Node2_ACT_U5_Maccum_cnt_lut(0)
    );
  Node2_ACT_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_7_CLK,
      I => Node2_ACT_Result(7),
      O => Node2_ACT_U5_cnt(7),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node2_ACT_U5_cnt(7),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(7),
      O => Node2_ACT_U5_Maccum_cnt_lut(7)
    );
  Node2_ACT_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_6_CLK,
      I => Node2_ACT_Result(6),
      O => Node2_ACT_U5_cnt(6),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X48Y123"
    )
    port map (
      CI => Node2_ACT_U5_Maccum_cnt_cy_3_Q_21091,
      CYINIT => '0',
      CO(3) => Node2_ACT_U5_Maccum_cnt_cy_7_Q_21096,
      CO(2) => NLW_Node2_ACT_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node2_ACT_Result(7),
      O(2) => Node2_ACT_Result(6),
      O(1) => Node2_ACT_Result(5),
      O(0) => Node2_ACT_Result(4),
      S(3) => Node2_ACT_U5_Maccum_cnt_lut(7),
      S(2) => Node2_ACT_U5_Maccum_cnt_lut(6),
      S(1) => Node2_ACT_U5_Maccum_cnt_lut(5),
      S(0) => Node2_ACT_U5_Maccum_cnt_lut(4)
    );
  Node2_ACT_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(6),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(6),
      O => Node2_ACT_U5_Maccum_cnt_lut(6)
    );
  Node2_ACT_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_5_CLK,
      I => Node2_ACT_Result(5),
      O => Node2_ACT_U5_cnt(5),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(5),
      ADR4 => '1',
      ADR0 => Node2_ACT_acc_b_in(5),
      O => Node2_ACT_U5_Maccum_cnt_lut(5)
    );
  Node2_ACT_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_4_CLK,
      I => Node2_ACT_Result(4),
      O => Node2_ACT_U5_cnt(4),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y123",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U5_cnt(4),
      ADR4 => '1',
      ADR1 => Node2_ACT_acc_b_in(4),
      O => Node2_ACT_U5_Maccum_cnt_lut(4)
    );
  Node2_ACT_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_11_CLK,
      I => Node2_ACT_Result(11),
      O => Node2_ACT_U5_cnt(11),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node2_ACT_U5_cnt(11),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(11),
      O => Node2_ACT_U5_Maccum_cnt_lut(11)
    );
  Node2_ACT_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_10_CLK,
      I => Node2_ACT_Result(10),
      O => Node2_ACT_U5_cnt(10),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X48Y124"
    )
    port map (
      CI => Node2_ACT_U5_Maccum_cnt_cy_7_Q_21096,
      CYINIT => '0',
      CO(3) => Node2_ACT_U5_Maccum_cnt_cy_11_Q_21101,
      CO(2) => NLW_Node2_ACT_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node2_ACT_Result(11),
      O(2) => Node2_ACT_Result(10),
      O(1) => Node2_ACT_Result(9),
      O(0) => Node2_ACT_Result(8),
      S(3) => Node2_ACT_U5_Maccum_cnt_lut(11),
      S(2) => Node2_ACT_U5_Maccum_cnt_lut(10),
      S(1) => Node2_ACT_U5_Maccum_cnt_lut(9),
      S(0) => Node2_ACT_U5_Maccum_cnt_lut(8)
    );
  Node2_ACT_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(10),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(10),
      O => Node2_ACT_U5_Maccum_cnt_lut(10)
    );
  Node2_ACT_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_9_CLK,
      I => Node2_ACT_Result(9),
      O => Node2_ACT_U5_cnt(9),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node2_ACT_U5_cnt(9),
      ADR4 => '1',
      ADR2 => Node2_ACT_acc_b_in(9),
      O => Node2_ACT_U5_Maccum_cnt_lut(9)
    );
  Node2_ACT_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_8_CLK,
      I => Node2_ACT_Result(8),
      O => Node2_ACT_U5_cnt(8),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y124",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U5_cnt(8),
      ADR4 => '1',
      ADR5 => Node2_ACT_acc_b_in(8),
      O => Node2_ACT_U5_Maccum_cnt_lut(8)
    );
  Node2_ACT_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_15_CLK,
      I => Node2_ACT_Result(15),
      O => Node2_ACT_U5_cnt(15),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node2_ACT_U5_cnt(15),
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_b_in(15),
      O => Node2_ACT_U5_Maccum_cnt_lut(15)
    );
  Node2_ACT_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_14_CLK,
      I => Node2_ACT_Result(14),
      O => Node2_ACT_U5_cnt(14),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X48Y125"
    )
    port map (
      CI => Node2_ACT_U5_Maccum_cnt_cy_11_Q_21101,
      CYINIT => '0',
      CO(3) => Node2_ACT_U5_Maccum_cnt_cy_15_Q_21106,
      CO(2) => NLW_Node2_ACT_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node2_ACT_Result(15),
      O(2) => Node2_ACT_Result(14),
      O(1) => Node2_ACT_Result(13),
      O(0) => Node2_ACT_Result(12),
      S(3) => Node2_ACT_U5_Maccum_cnt_lut(15),
      S(2) => Node2_ACT_U5_Maccum_cnt_lut(14),
      S(1) => Node2_ACT_U5_Maccum_cnt_lut(13),
      S(0) => Node2_ACT_U5_Maccum_cnt_lut(12)
    );
  Node2_ACT_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(14),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(14),
      O => Node2_ACT_U5_Maccum_cnt_lut(14)
    );
  Node2_ACT_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_13_CLK,
      I => Node2_ACT_Result(13),
      O => Node2_ACT_U5_cnt(13),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(13),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(13),
      O => Node2_ACT_U5_Maccum_cnt_lut(13)
    );
  Node2_ACT_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_12_CLK,
      I => Node2_ACT_Result(12),
      O => Node2_ACT_U5_cnt(12),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y125",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U5_cnt(12),
      ADR4 => '1',
      ADR1 => Node2_ACT_acc_b_in(12),
      O => Node2_ACT_U5_Maccum_cnt_lut(12)
    );
  Node2_ACT_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_19_CLK,
      I => Node2_ACT_Result(19),
      O => Node2_ACT_U5_cnt(19),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U5_cnt(19),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(19),
      O => Node2_ACT_U5_Maccum_cnt_lut(19)
    );
  Node2_ACT_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_18_CLK,
      I => Node2_ACT_Result(18),
      O => Node2_ACT_U5_cnt(18),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X48Y126"
    )
    port map (
      CI => Node2_ACT_U5_Maccum_cnt_cy_15_Q_21106,
      CYINIT => '0',
      CO(3) => NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_ACT_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node2_ACT_Result(19),
      O(2) => Node2_ACT_Result(18),
      O(1) => Node2_ACT_Result(17),
      O(0) => Node2_ACT_Result(16),
      S(3) => Node2_ACT_U5_Maccum_cnt_lut(19),
      S(2) => Node2_ACT_U5_Maccum_cnt_lut(18),
      S(1) => Node2_ACT_U5_Maccum_cnt_lut(17),
      S(0) => Node2_ACT_U5_Maccum_cnt_lut(16)
    );
  Node2_ACT_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U5_cnt(18),
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_b_in(18),
      O => Node2_ACT_U5_Maccum_cnt_lut(18)
    );
  Node2_ACT_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_17_CLK,
      I => Node2_ACT_Result(17),
      O => Node2_ACT_U5_cnt(17),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node2_ACT_U5_cnt(17),
      ADR4 => '1',
      ADR2 => Node2_ACT_acc_b_in(17),
      O => Node2_ACT_U5_Maccum_cnt_lut(17)
    );
  Node2_ACT_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node2_ACT_U5_cnt_16_CLK,
      I => Node2_ACT_Result(16),
      O => Node2_ACT_U5_cnt(16),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X48Y126",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U5_cnt(16),
      ADR4 => '1',
      ADR1 => Node2_ACT_acc_b_in(16),
      O => Node2_ACT_U5_Maccum_cnt_lut(16)
    );
  Node1_WL_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_3_CLK,
      I => Node1_WL_Result(3),
      O => Node1_WL_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => X"0F0FF0F03C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(3),
      ADR1 => Node3_NL_acc_f_in(3),
      ADR4 => n3_n1_b(3),
      O => Node1_WL_U5_Maccum_cnt_lut(3)
    );
  ProtoComp66_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X71Y133"
    )
    port map (
      O => NLW_ProtoComp66_CYINITGND_1_O_UNCONNECTED
    );
  Node1_WL_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_2_CLK,
      I => Node1_WL_Result(2),
      O => Node1_WL_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X71Y133"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_WL_U5_Maccum_cnt_cy_3_Q_21118,
      CO(2) => NLW_Node1_WL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node1_WL_Result(3),
      O(2) => Node1_WL_Result(2),
      O(1) => Node1_WL_Result(1),
      O(0) => Node1_WL_Result(0),
      S(3) => Node1_WL_U5_Maccum_cnt_lut(3),
      S(2) => Node1_WL_U5_Maccum_cnt_lut(2),
      S(1) => Node1_WL_U5_Maccum_cnt_lut(1),
      S(0) => Node1_WL_U5_Maccum_cnt_lut(0)
    );
  Node1_WL_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => X"3333CCCC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(2),
      ADR3 => Node3_NL_acc_f_in(2),
      ADR4 => n3_n1_b(2),
      O => Node1_WL_U5_Maccum_cnt_lut(2)
    );
  Node1_WL_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_1_CLK,
      I => Node1_WL_Result(1),
      O => Node1_WL_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => X"333CCC3C333CCC3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(1),
      ADR2 => Node3_NL_acc_f_in(1),
      ADR4 => n3_n1_b(1),
      O => Node1_WL_U5_Maccum_cnt_lut(1)
    );
  Node1_WL_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_0_CLK,
      I => Node1_WL_Result(0),
      O => Node1_WL_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y133",
      INIT => X"0F3C0F3CF03CF03C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(0),
      ADR1 => Node3_NL_acc_f_in(0),
      ADR5 => n3_n1_b(0),
      O => Node1_WL_U5_Maccum_cnt_lut(0)
    );
  Node1_WL_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_7_CLK,
      I => Node1_WL_Result(7),
      O => Node1_WL_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => X"0FF00F0F0FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(7),
      ADR5 => Node3_NL_acc_f_in(7),
      ADR3 => n3_n1_b(7),
      O => Node1_WL_U5_Maccum_cnt_lut(7)
    );
  Node1_WL_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_6_CLK,
      I => Node1_WL_Result(6),
      O => Node1_WL_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X71Y134"
    )
    port map (
      CI => Node1_WL_U5_Maccum_cnt_cy_3_Q_21118,
      CYINIT => '0',
      CO(3) => Node1_WL_U5_Maccum_cnt_cy_7_Q_21123,
      CO(2) => NLW_Node1_WL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node1_WL_Result(7),
      O(2) => Node1_WL_Result(6),
      O(1) => Node1_WL_Result(5),
      O(0) => Node1_WL_Result(4),
      S(3) => Node1_WL_U5_Maccum_cnt_lut(7),
      S(2) => Node1_WL_U5_Maccum_cnt_lut(6),
      S(1) => Node1_WL_U5_Maccum_cnt_lut(5),
      S(0) => Node1_WL_U5_Maccum_cnt_lut(4)
    );
  Node1_WL_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => X"333333CCCC33CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(6),
      ADR4 => Node3_NL_acc_f_in(6),
      ADR5 => n3_n1_b(6),
      O => Node1_WL_U5_Maccum_cnt_lut(6)
    );
  Node1_WL_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_5_CLK,
      I => Node1_WL_Result(5),
      O => Node1_WL_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => X"3333C3C33C3CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(5),
      ADR5 => Node3_NL_acc_f_in(5),
      ADR4 => n3_n1_b(5),
      O => Node1_WL_U5_Maccum_cnt_lut(5)
    );
  Node1_WL_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_4_CLK,
      I => Node1_WL_Result(4),
      O => Node1_WL_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y134",
      INIT => X"2D2D2D2D78787878"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(4),
      ADR5 => Node3_NL_acc_f_in(4),
      ADR1 => n3_n1_b(4),
      O => Node1_WL_U5_Maccum_cnt_lut(4)
    );
  Node1_WL_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_11_CLK,
      I => Node1_WL_Result(11),
      O => Node1_WL_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => X"0F0FA5A55A5AF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(11),
      ADR5 => Node3_NL_acc_f_in(11),
      ADR4 => n3_n1_b(11),
      O => Node1_WL_U5_Maccum_cnt_lut(11)
    );
  Node1_WL_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_10_CLK,
      I => Node1_WL_Result(10),
      O => Node1_WL_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X71Y135"
    )
    port map (
      CI => Node1_WL_U5_Maccum_cnt_cy_7_Q_21123,
      CYINIT => '0',
      CO(3) => Node1_WL_U5_Maccum_cnt_cy_11_Q_21128,
      CO(2) => NLW_Node1_WL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node1_WL_Result(11),
      O(2) => Node1_WL_Result(10),
      O(1) => Node1_WL_Result(9),
      O(0) => Node1_WL_Result(8),
      S(3) => Node1_WL_U5_Maccum_cnt_lut(11),
      S(2) => Node1_WL_U5_Maccum_cnt_lut(10),
      S(1) => Node1_WL_U5_Maccum_cnt_lut(9),
      S(0) => Node1_WL_U5_Maccum_cnt_lut(8)
    );
  Node1_WL_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => X"333366669999CCCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(10),
      ADR4 => Node3_NL_acc_f_in(10),
      ADR5 => n3_n1_b(10),
      O => Node1_WL_U5_Maccum_cnt_lut(10)
    );
  Node1_WL_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_9_CLK,
      I => Node1_WL_Result(9),
      O => Node1_WL_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => X"333333CCCCCC33CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(9),
      ADR3 => Node3_NL_acc_f_in(9),
      ADR5 => n3_n1_b(9),
      O => Node1_WL_U5_Maccum_cnt_lut(9)
    );
  Node1_WL_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_8_CLK,
      I => Node1_WL_Result(8),
      O => Node1_WL_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y135",
      INIT => X"0F0F3C3CF0F03C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(8),
      ADR1 => Node3_NL_acc_f_in(8),
      ADR5 => n3_n1_b(8),
      O => Node1_WL_U5_Maccum_cnt_lut(8)
    );
  Node1_WL_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_15_CLK,
      I => Node1_WL_Result(15),
      O => Node1_WL_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => X"0F0F3C3CF0F03C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(15),
      ADR1 => Node3_NL_acc_f_in(15),
      ADR5 => n3_n1_b(15),
      O => Node1_WL_U5_Maccum_cnt_lut(15)
    );
  Node1_WL_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_14_CLK,
      I => Node1_WL_Result(14),
      O => Node1_WL_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X71Y136"
    )
    port map (
      CI => Node1_WL_U5_Maccum_cnt_cy_11_Q_21128,
      CYINIT => '0',
      CO(3) => Node1_WL_U5_Maccum_cnt_cy_15_Q_21133,
      CO(2) => NLW_Node1_WL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node1_WL_Result(15),
      O(2) => Node1_WL_Result(14),
      O(1) => Node1_WL_Result(13),
      O(0) => Node1_WL_Result(12),
      S(3) => Node1_WL_U5_Maccum_cnt_lut(15),
      S(2) => Node1_WL_U5_Maccum_cnt_lut(14),
      S(1) => Node1_WL_U5_Maccum_cnt_lut(13),
      S(0) => Node1_WL_U5_Maccum_cnt_lut(12)
    );
  Node1_WL_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => X"33333C3CC3C3CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(14),
      ADR4 => Node3_NL_acc_f_in(14),
      ADR5 => n3_n1_b(14),
      O => Node1_WL_U5_Maccum_cnt_lut(14)
    );
  Node1_WL_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_13_CLK,
      I => Node1_WL_Result(13),
      O => Node1_WL_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => X"3366336699CC99CC"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(13),
      ADR3 => Node3_NL_acc_f_in(13),
      ADR5 => n3_n1_b(13),
      O => Node1_WL_U5_Maccum_cnt_lut(13)
    );
  Node1_WL_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_12_CLK,
      I => Node1_WL_Result(12),
      O => Node1_WL_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y136",
      INIT => X"2D2D78782D2D7878"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(12),
      ADR4 => Node3_NL_acc_f_in(12),
      ADR1 => n3_n1_b(12),
      O => Node1_WL_U5_Maccum_cnt_lut(12)
    );
  Node1_WL_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_19_CLK,
      I => Node1_WL_Result(19),
      O => Node1_WL_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => X"0FF03C3C0FF03C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(19),
      ADR1 => Node3_NL_acc_f_in(19),
      ADR3 => n3_n1_b(19),
      O => Node1_WL_U5_Maccum_cnt_lut(19)
    );
  Node1_WL_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_18_CLK,
      I => Node1_WL_Result(18),
      O => Node1_WL_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X71Y137"
    )
    port map (
      CI => Node1_WL_U5_Maccum_cnt_cy_15_Q_21133,
      CYINIT => '0',
      CO(3) => NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_WL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node1_WL_Result(19),
      O(2) => Node1_WL_Result(18),
      O(1) => Node1_WL_Result(17),
      O(0) => Node1_WL_Result(16),
      S(3) => Node1_WL_U5_Maccum_cnt_lut(19),
      S(2) => Node1_WL_U5_Maccum_cnt_lut(18),
      S(1) => Node1_WL_U5_Maccum_cnt_lut(17),
      S(0) => Node1_WL_U5_Maccum_cnt_lut(16)
    );
  Node1_WL_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => X"33333C3CCCCC3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(18),
      ADR2 => Node3_NL_acc_f_in(18),
      ADR5 => n3_n1_b(18),
      O => Node1_WL_U5_Maccum_cnt_lut(18)
    );
  Node1_WL_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_17_CLK,
      I => Node1_WL_Result(17),
      O => Node1_WL_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => X"336699CC336699CC"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => Node1_WL_b_sel(0),
      ADR1 => Node1_WL_U5_cnt(17),
      ADR3 => Node3_NL_acc_f_in(17),
      ADR4 => n3_n1_b(17),
      O => Node1_WL_U5_Maccum_cnt_lut(17)
    );
  Node1_WL_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_acc_b_en,
      CLK => NlwBufferSignal_Node1_WL_U5_cnt_16_CLK,
      I => Node1_WL_Result(16),
      O => Node1_WL_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X71Y137",
      INIT => X"1E1E1E1EB4B4B4B4"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Node1_WL_b_sel(0),
      ADR2 => Node1_WL_U5_cnt(16),
      ADR1 => Node3_NL_acc_f_in(16),
      ADR5 => n3_n1_b(16),
      O => Node1_WL_U5_Maccum_cnt_lut(16)
    );
  Node1_NL_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_3_CLK,
      I => Node1_NL_Result(3),
      O => Node1_NL_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(3),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(3),
      O => Node1_NL_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X73Y112"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_4_O_UNCONNECTED
    );
  Node1_NL_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_2_CLK,
      I => Node1_NL_Result(2),
      O => Node1_NL_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y112"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_NL_U5_Maccum_cnt_cy_3_Q_21143,
      CO(2) => NLW_Node1_NL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node1_NL_Result(3),
      O(2) => Node1_NL_Result(2),
      O(1) => Node1_NL_Result(1),
      O(0) => Node1_NL_Result(0),
      S(3) => Node1_NL_U5_Maccum_cnt_lut(3),
      S(2) => Node1_NL_U5_Maccum_cnt_lut(2),
      S(1) => Node1_NL_U5_Maccum_cnt_lut(1),
      S(0) => Node1_NL_U5_Maccum_cnt_lut(0)
    );
  Node1_NL_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(2),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(2),
      O => Node1_NL_U5_Maccum_cnt_lut(2)
    );
  Node1_NL_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_1_CLK,
      I => Node1_NL_Result(1),
      O => Node1_NL_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(1),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(1),
      O => Node1_NL_U5_Maccum_cnt_lut(1)
    );
  Node1_NL_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_0_CLK,
      I => Node1_NL_Result(0),
      O => Node1_NL_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y112",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(0),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(0),
      O => Node1_NL_U5_Maccum_cnt_lut(0)
    );
  Node1_NL_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_7_CLK,
      I => Node1_NL_Result(7),
      O => Node1_NL_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node1_NL_U5_cnt(7),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(7),
      O => Node1_NL_U5_Maccum_cnt_lut(7)
    );
  Node1_NL_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_6_CLK,
      I => Node1_NL_Result(6),
      O => Node1_NL_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y113"
    )
    port map (
      CI => Node1_NL_U5_Maccum_cnt_cy_3_Q_21143,
      CYINIT => '0',
      CO(3) => Node1_NL_U5_Maccum_cnt_cy_7_Q_21148,
      CO(2) => NLW_Node1_NL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node1_NL_Result(7),
      O(2) => Node1_NL_Result(6),
      O(1) => Node1_NL_Result(5),
      O(0) => Node1_NL_Result(4),
      S(3) => Node1_NL_U5_Maccum_cnt_lut(7),
      S(2) => Node1_NL_U5_Maccum_cnt_lut(6),
      S(1) => Node1_NL_U5_Maccum_cnt_lut(5),
      S(0) => Node1_NL_U5_Maccum_cnt_lut(4)
    );
  Node1_NL_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(6),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(6),
      O => Node1_NL_U5_Maccum_cnt_lut(6)
    );
  Node1_NL_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_5_CLK,
      I => Node1_NL_Result(5),
      O => Node1_NL_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(5),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(5),
      O => Node1_NL_U5_Maccum_cnt_lut(5)
    );
  Node1_NL_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_4_CLK,
      I => Node1_NL_Result(4),
      O => Node1_NL_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y113",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(4),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(4),
      O => Node1_NL_U5_Maccum_cnt_lut(4)
    );
  Node1_NL_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_11_CLK,
      I => Node1_NL_Result(11),
      O => Node1_NL_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node1_NL_U5_cnt(11),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(11),
      O => Node1_NL_U5_Maccum_cnt_lut(11)
    );
  Node1_NL_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_10_CLK,
      I => Node1_NL_Result(10),
      O => Node1_NL_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y114"
    )
    port map (
      CI => Node1_NL_U5_Maccum_cnt_cy_7_Q_21148,
      CYINIT => '0',
      CO(3) => Node1_NL_U5_Maccum_cnt_cy_11_Q_21153,
      CO(2) => NLW_Node1_NL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node1_NL_Result(11),
      O(2) => Node1_NL_Result(10),
      O(1) => Node1_NL_Result(9),
      O(0) => Node1_NL_Result(8),
      S(3) => Node1_NL_U5_Maccum_cnt_lut(11),
      S(2) => Node1_NL_U5_Maccum_cnt_lut(10),
      S(1) => Node1_NL_U5_Maccum_cnt_lut(9),
      S(0) => Node1_NL_U5_Maccum_cnt_lut(8)
    );
  Node1_NL_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(10),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(10),
      O => Node1_NL_U5_Maccum_cnt_lut(10)
    );
  Node1_NL_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_9_CLK,
      I => Node1_NL_Result(9),
      O => Node1_NL_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(9),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(9),
      O => Node1_NL_U5_Maccum_cnt_lut(9)
    );
  Node1_NL_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_8_CLK,
      I => Node1_NL_Result(8),
      O => Node1_NL_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y114",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(8),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(8),
      O => Node1_NL_U5_Maccum_cnt_lut(8)
    );
  Node1_NL_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_15_CLK,
      I => Node1_NL_Result(15),
      O => Node1_NL_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(15),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(15),
      O => Node1_NL_U5_Maccum_cnt_lut(15)
    );
  Node1_NL_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_14_CLK,
      I => Node1_NL_Result(14),
      O => Node1_NL_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y115"
    )
    port map (
      CI => Node1_NL_U5_Maccum_cnt_cy_11_Q_21153,
      CYINIT => '0',
      CO(3) => Node1_NL_U5_Maccum_cnt_cy_15_Q_21158,
      CO(2) => NLW_Node1_NL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node1_NL_Result(15),
      O(2) => Node1_NL_Result(14),
      O(1) => Node1_NL_Result(13),
      O(0) => Node1_NL_Result(12),
      S(3) => Node1_NL_U5_Maccum_cnt_lut(15),
      S(2) => Node1_NL_U5_Maccum_cnt_lut(14),
      S(1) => Node1_NL_U5_Maccum_cnt_lut(13),
      S(0) => Node1_NL_U5_Maccum_cnt_lut(12)
    );
  Node1_NL_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(14),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(14),
      O => Node1_NL_U5_Maccum_cnt_lut(14)
    );
  Node1_NL_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_13_CLK,
      I => Node1_NL_Result(13),
      O => Node1_NL_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node1_NL_U5_cnt(13),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(13),
      O => Node1_NL_U5_Maccum_cnt_lut(13)
    );
  Node1_NL_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_12_CLK,
      I => Node1_NL_Result(12),
      O => Node1_NL_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y115",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(12),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(12),
      O => Node1_NL_U5_Maccum_cnt_lut(12)
    );
  Node1_NL_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_19_CLK,
      I => Node1_NL_Result(19),
      O => Node1_NL_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(19),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(19),
      O => Node1_NL_U5_Maccum_cnt_lut(19)
    );
  Node1_NL_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_18_CLK,
      I => Node1_NL_Result(18),
      O => Node1_NL_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X73Y116"
    )
    port map (
      CI => Node1_NL_U5_Maccum_cnt_cy_15_Q_21158,
      CYINIT => '0',
      CO(3) => NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_NL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node1_NL_Result(19),
      O(2) => Node1_NL_Result(18),
      O(1) => Node1_NL_Result(17),
      O(0) => Node1_NL_Result(16),
      S(3) => Node1_NL_U5_Maccum_cnt_lut(19),
      S(2) => Node1_NL_U5_Maccum_cnt_lut(18),
      S(1) => Node1_NL_U5_Maccum_cnt_lut(17),
      S(0) => Node1_NL_U5_Maccum_cnt_lut(16)
    );
  Node1_NL_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_NL_U5_cnt(18),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(18),
      O => Node1_NL_U5_Maccum_cnt_lut(18)
    );
  Node1_NL_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_17_CLK,
      I => Node1_NL_Result(17),
      O => Node1_NL_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node1_NL_U5_cnt(17),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_b_in(17),
      O => Node1_NL_U5_Maccum_cnt_lut(17)
    );
  Node1_NL_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_acc_b_en,
      CLK => NlwBufferSignal_Node1_NL_U5_cnt_16_CLK,
      I => Node1_NL_Result(16),
      O => Node1_NL_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X73Y116",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(16),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(16),
      O => Node1_NL_U5_Maccum_cnt_lut(16)
    );
  Node3_WL_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_3_CLK,
      I => Node3_WL_Result(3),
      O => Node3_WL_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(3),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(3),
      O => Node3_WL_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X64Y121"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_5_O_UNCONNECTED
    );
  Node3_WL_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_2_CLK,
      I => Node3_WL_Result(2),
      O => Node3_WL_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y121"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_WL_U5_Maccum_cnt_cy_3_Q_21168,
      CO(2) => NLW_Node3_WL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node3_WL_Result(3),
      O(2) => Node3_WL_Result(2),
      O(1) => Node3_WL_Result(1),
      O(0) => Node3_WL_Result(0),
      S(3) => Node3_WL_U5_Maccum_cnt_lut(3),
      S(2) => Node3_WL_U5_Maccum_cnt_lut(2),
      S(1) => Node3_WL_U5_Maccum_cnt_lut(1),
      S(0) => Node3_WL_U5_Maccum_cnt_lut(0)
    );
  Node3_WL_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(2),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(2),
      O => Node3_WL_U5_Maccum_cnt_lut(2)
    );
  Node3_WL_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_1_CLK,
      I => Node3_WL_Result(1),
      O => Node3_WL_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(1),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(1),
      O => Node3_WL_U5_Maccum_cnt_lut(1)
    );
  Node3_WL_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_0_CLK,
      I => Node3_WL_Result(0),
      O => Node3_WL_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y121",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(0),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(0),
      O => Node3_WL_U5_Maccum_cnt_lut(0)
    );
  Node3_WL_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_7_CLK,
      I => Node3_WL_Result(7),
      O => Node3_WL_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(7),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(7),
      O => Node3_WL_U5_Maccum_cnt_lut(7)
    );
  Node3_WL_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_6_CLK,
      I => Node3_WL_Result(6),
      O => Node3_WL_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y122"
    )
    port map (
      CI => Node3_WL_U5_Maccum_cnt_cy_3_Q_21168,
      CYINIT => '0',
      CO(3) => Node3_WL_U5_Maccum_cnt_cy_7_Q_21173,
      CO(2) => NLW_Node3_WL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node3_WL_Result(7),
      O(2) => Node3_WL_Result(6),
      O(1) => Node3_WL_Result(5),
      O(0) => Node3_WL_Result(4),
      S(3) => Node3_WL_U5_Maccum_cnt_lut(7),
      S(2) => Node3_WL_U5_Maccum_cnt_lut(6),
      S(1) => Node3_WL_U5_Maccum_cnt_lut(5),
      S(0) => Node3_WL_U5_Maccum_cnt_lut(4)
    );
  Node3_WL_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node3_WL_U5_cnt(6),
      ADR4 => '1',
      ADR2 => Node1_NL_acc_f_in(6),
      O => Node3_WL_U5_Maccum_cnt_lut(6)
    );
  Node3_WL_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_5_CLK,
      I => Node3_WL_Result(5),
      O => Node3_WL_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(5),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(5),
      O => Node3_WL_U5_Maccum_cnt_lut(5)
    );
  Node3_WL_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_4_CLK,
      I => Node3_WL_Result(4),
      O => Node3_WL_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y122",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(4),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(4),
      O => Node3_WL_U5_Maccum_cnt_lut(4)
    );
  Node3_WL_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_11_CLK,
      I => Node3_WL_Result(11),
      O => Node3_WL_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(11),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(11),
      O => Node3_WL_U5_Maccum_cnt_lut(11)
    );
  Node3_WL_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_10_CLK,
      I => Node3_WL_Result(10),
      O => Node3_WL_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y123"
    )
    port map (
      CI => Node3_WL_U5_Maccum_cnt_cy_7_Q_21173,
      CYINIT => '0',
      CO(3) => Node3_WL_U5_Maccum_cnt_cy_11_Q_21178,
      CO(2) => NLW_Node3_WL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node3_WL_Result(11),
      O(2) => Node3_WL_Result(10),
      O(1) => Node3_WL_Result(9),
      O(0) => Node3_WL_Result(8),
      S(3) => Node3_WL_U5_Maccum_cnt_lut(11),
      S(2) => Node3_WL_U5_Maccum_cnt_lut(10),
      S(1) => Node3_WL_U5_Maccum_cnt_lut(9),
      S(0) => Node3_WL_U5_Maccum_cnt_lut(8)
    );
  Node3_WL_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(10),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(10),
      O => Node3_WL_U5_Maccum_cnt_lut(10)
    );
  Node3_WL_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_9_CLK,
      I => Node3_WL_Result(9),
      O => Node3_WL_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(9),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(9),
      O => Node3_WL_U5_Maccum_cnt_lut(9)
    );
  Node3_WL_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_8_CLK,
      I => Node3_WL_Result(8),
      O => Node3_WL_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y123",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(8),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(8),
      O => Node3_WL_U5_Maccum_cnt_lut(8)
    );
  Node3_WL_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_15_CLK,
      I => Node3_WL_Result(15),
      O => Node3_WL_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(15),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(15),
      O => Node3_WL_U5_Maccum_cnt_lut(15)
    );
  Node3_WL_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_14_CLK,
      I => Node3_WL_Result(14),
      O => Node3_WL_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y124"
    )
    port map (
      CI => Node3_WL_U5_Maccum_cnt_cy_11_Q_21178,
      CYINIT => '0',
      CO(3) => Node3_WL_U5_Maccum_cnt_cy_15_Q_21183,
      CO(2) => NLW_Node3_WL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node3_WL_Result(15),
      O(2) => Node3_WL_Result(14),
      O(1) => Node3_WL_Result(13),
      O(0) => Node3_WL_Result(12),
      S(3) => Node3_WL_U5_Maccum_cnt_lut(15),
      S(2) => Node3_WL_U5_Maccum_cnt_lut(14),
      S(1) => Node3_WL_U5_Maccum_cnt_lut(13),
      S(0) => Node3_WL_U5_Maccum_cnt_lut(12)
    );
  Node3_WL_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(14),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(14),
      O => Node3_WL_U5_Maccum_cnt_lut(14)
    );
  Node3_WL_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_13_CLK,
      I => Node3_WL_Result(13),
      O => Node3_WL_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(13),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(13),
      O => Node3_WL_U5_Maccum_cnt_lut(13)
    );
  Node3_WL_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_12_CLK,
      I => Node3_WL_Result(12),
      O => Node3_WL_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y124",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(12),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(12),
      O => Node3_WL_U5_Maccum_cnt_lut(12)
    );
  Node3_WL_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_19_CLK,
      I => Node3_WL_Result(19),
      O => Node3_WL_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(19),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(19),
      O => Node3_WL_U5_Maccum_cnt_lut(19)
    );
  Node3_WL_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_18_CLK,
      I => Node3_WL_Result(18),
      O => Node3_WL_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X64Y125"
    )
    port map (
      CI => Node3_WL_U5_Maccum_cnt_cy_15_Q_21183,
      CYINIT => '0',
      CO(3) => NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_WL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node3_WL_Result(19),
      O(2) => Node3_WL_Result(18),
      O(1) => Node3_WL_Result(17),
      O(0) => Node3_WL_Result(16),
      S(3) => Node3_WL_U5_Maccum_cnt_lut(19),
      S(2) => Node3_WL_U5_Maccum_cnt_lut(18),
      S(1) => Node3_WL_U5_Maccum_cnt_lut(17),
      S(0) => Node3_WL_U5_Maccum_cnt_lut(16)
    );
  Node3_WL_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(18),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(18),
      O => Node3_WL_U5_Maccum_cnt_lut(18)
    );
  Node3_WL_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_17_CLK,
      I => Node3_WL_Result(17),
      O => Node3_WL_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U5_cnt(17),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_f_in(17),
      O => Node3_WL_U5_Maccum_cnt_lut(17)
    );
  Node3_WL_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_acc_b_en,
      CLK => NlwBufferSignal_Node3_WL_U5_cnt_16_CLK,
      I => Node3_WL_Result(16),
      O => Node3_WL_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X64Y125",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U5_cnt(16),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_f_in(16),
      O => Node3_WL_U5_Maccum_cnt_lut(16)
    );
  IL1_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_3_CLK,
      I => IL1_Result(3),
      O => IL1_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => X"4B5A4B5A785A785A"
    )
    port map (
      ADR4 => '1',
      ADR1 => IL1_U10_d(1),
      ADR3 => n1_in1_br,
      ADR2 => IL1_U5_cnt(3),
      ADR0 => Node3_EL_acc_f_in(3),
      ADR5 => Node1_NL_acc_f_in(3),
      O => IL1_U5_Maccum_cnt_lut(3)
    );
  ProtoComp76_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X77Y122"
    )
    port map (
      O => NLW_ProtoComp76_CYINITGND_1_O_UNCONNECTED
    );
  IL1_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_2_CLK,
      I => IL1_Result(2),
      O => IL1_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y122"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL1_U5_Maccum_cnt_cy_3_Q_21198,
      CO(2) => NLW_IL1_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => IL1_Result(3),
      O(2) => IL1_Result(2),
      O(1) => IL1_Result(1),
      O(0) => IL1_Result(0),
      S(3) => IL1_U5_Maccum_cnt_lut(3),
      S(2) => IL1_U5_Maccum_cnt_lut(2),
      S(1) => IL1_U5_Maccum_cnt_lut(1),
      S(0) => IL1_U5_Maccum_cnt_lut(0)
    );
  IL1_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => X"36339CCC36339CCC"
    )
    port map (
      ADR5 => '1',
      ADR0 => IL1_U10_d(1),
      ADR3 => n1_in1_br,
      ADR1 => IL1_U5_cnt(2),
      ADR4 => Node3_EL_acc_f_in(2),
      ADR2 => Node1_NL_acc_f_in(2),
      O => IL1_U5_Maccum_cnt_lut(2)
    );
  IL1_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_1_CLK,
      I => IL1_Result(1),
      O => IL1_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => X"3333CCCC63636C6C"
    )
    port map (
      ADR3 => '1',
      ADR5 => IL1_U10_d(1),
      ADR2 => n1_in1_br,
      ADR1 => IL1_U5_cnt(1),
      ADR4 => Node3_EL_acc_f_in(1),
      ADR0 => Node1_NL_acc_f_in(1),
      O => IL1_U5_Maccum_cnt_lut(1)
    );
  IL1_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_0_CLK,
      I => IL1_Result(0),
      O => IL1_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y122",
      INIT => X"4B4B5A5A78785A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR2 => IL1_U5_cnt(0),
      ADR0 => Node3_EL_acc_f_in(0),
      ADR5 => Node1_NL_acc_f_in(0),
      O => IL1_U5_Maccum_cnt_lut(0)
    );
  IL1_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_7_CLK,
      I => IL1_Result(7),
      O => IL1_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => X"3C1E3C1E3CB43CB4"
    )
    port map (
      ADR4 => '1',
      ADR3 => IL1_U10_d(1),
      ADR0 => n1_in1_br,
      ADR2 => IL1_U5_cnt(7),
      ADR1 => Node3_EL_acc_f_in(7),
      ADR5 => Node1_NL_acc_f_in(7),
      O => IL1_U5_Maccum_cnt_lut(7)
    );
  IL1_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_6_CLK,
      I => IL1_Result(6),
      O => IL1_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y123"
    )
    port map (
      CI => IL1_U5_Maccum_cnt_cy_3_Q_21198,
      CYINIT => '0',
      CO(3) => IL1_U5_Maccum_cnt_cy_7_Q_21207,
      CO(2) => NLW_IL1_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => IL1_Result(7),
      O(2) => IL1_Result(6),
      O(1) => IL1_Result(5),
      O(0) => IL1_Result(4),
      S(3) => IL1_U5_Maccum_cnt_lut(7),
      S(2) => IL1_U5_Maccum_cnt_lut(6),
      S(1) => IL1_U5_Maccum_cnt_lut(5),
      S(0) => IL1_U5_Maccum_cnt_lut(4)
    );
  IL1_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => X"3C363C9C3C363C9C"
    )
    port map (
      ADR5 => '1',
      ADR3 => IL1_U10_d(1),
      ADR0 => n1_in1_br,
      ADR1 => IL1_U5_cnt(6),
      ADR2 => Node3_EL_acc_f_in(6),
      ADR4 => Node1_NL_acc_f_in(6),
      O => IL1_U5_Maccum_cnt_lut(6)
    );
  IL1_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_5_CLK,
      I => IL1_Result(5),
      O => IL1_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => X"3C3C3C3C66663C3C"
    )
    port map (
      ADR3 => '1',
      ADR5 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR1 => IL1_U5_cnt(5),
      ADR2 => Node3_EL_acc_f_in(5),
      ADR0 => Node1_NL_acc_f_in(5),
      O => IL1_U5_Maccum_cnt_lut(5)
    );
  IL1_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_4_CLK,
      I => IL1_Result(4),
      O => IL1_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y123",
      INIT => X"5A5A5A5A3C3C5A5A"
    )
    port map (
      ADR3 => '1',
      ADR5 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR2 => IL1_U5_cnt(4),
      ADR0 => Node3_EL_acc_f_in(4),
      ADR1 => Node1_NL_acc_f_in(4),
      O => IL1_U5_Maccum_cnt_lut(4)
    );
  IL1_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_11_CLK,
      I => IL1_Result(11),
      O => IL1_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => X"0FD20FD22DF02DF0"
    )
    port map (
      ADR4 => '1',
      ADR1 => IL1_U10_d(1),
      ADR0 => n1_in1_br,
      ADR2 => IL1_U5_cnt(11),
      ADR3 => Node3_EL_acc_f_in(11),
      ADR5 => Node1_NL_acc_f_in(11),
      O => IL1_U5_Maccum_cnt_lut(11)
    );
  IL1_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_10_CLK,
      I => IL1_Result(10),
      O => IL1_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y124"
    )
    port map (
      CI => IL1_U5_Maccum_cnt_cy_7_Q_21207,
      CYINIT => '0',
      CO(3) => IL1_U5_Maccum_cnt_cy_11_Q_21216,
      CO(2) => NLW_IL1_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => IL1_Result(11),
      O(2) => IL1_Result(10),
      O(1) => IL1_Result(9),
      O(0) => IL1_Result(8),
      S(3) => IL1_U5_Maccum_cnt_lut(11),
      S(2) => IL1_U5_Maccum_cnt_lut(10),
      S(1) => IL1_U5_Maccum_cnt_lut(9),
      S(0) => IL1_U5_Maccum_cnt_lut(8)
    );
  IL1_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => X"33333939C6C6CCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => IL1_U10_d(1),
      ADR0 => n1_in1_br,
      ADR1 => IL1_U5_cnt(10),
      ADR5 => Node3_EL_acc_f_in(10),
      ADR4 => Node1_NL_acc_f_in(10),
      O => IL1_U5_Maccum_cnt_lut(10)
    );
  IL1_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_9_CLK,
      I => IL1_Result(9),
      O => IL1_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => X"3C663C3C3C663C3C"
    )
    port map (
      ADR5 => '1',
      ADR3 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR1 => IL1_U5_cnt(9),
      ADR2 => Node3_EL_acc_f_in(9),
      ADR0 => Node1_NL_acc_f_in(9),
      O => IL1_U5_Maccum_cnt_lut(9)
    );
  IL1_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_8_CLK,
      I => IL1_Result(8),
      O => IL1_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y124",
      INIT => X"5A3C5A5A5A3C5A5A"
    )
    port map (
      ADR5 => '1',
      ADR3 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR2 => IL1_U5_cnt(8),
      ADR0 => Node3_EL_acc_f_in(8),
      ADR1 => Node1_NL_acc_f_in(8),
      O => IL1_U5_Maccum_cnt_lut(8)
    );
  IL1_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_15_CLK,
      I => IL1_Result(15),
      O => IL1_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => X"3C3C1E1E3C3CB4B4"
    )
    port map (
      ADR3 => '1',
      ADR4 => IL1_U10_d(1),
      ADR0 => n1_in1_br,
      ADR2 => IL1_U5_cnt(15),
      ADR1 => Node3_EL_acc_f_in(15),
      ADR5 => Node1_NL_acc_f_in(15),
      O => IL1_U5_Maccum_cnt_lut(15)
    );
  IL1_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_14_CLK,
      I => IL1_Result(14),
      O => IL1_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y125"
    )
    port map (
      CI => IL1_U5_Maccum_cnt_cy_11_Q_21216,
      CYINIT => '0',
      CO(3) => IL1_U5_Maccum_cnt_cy_15_Q_21225,
      CO(2) => NLW_IL1_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => IL1_Result(15),
      O(2) => IL1_Result(14),
      O(1) => IL1_Result(13),
      O(0) => IL1_Result(12),
      S(3) => IL1_U5_Maccum_cnt_lut(15),
      S(2) => IL1_U5_Maccum_cnt_lut(14),
      S(1) => IL1_U5_Maccum_cnt_lut(13),
      S(0) => IL1_U5_Maccum_cnt_lut(12)
    );
  IL1_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => X"3C3C369C3C3C369C"
    )
    port map (
      ADR5 => '1',
      ADR4 => IL1_U10_d(1),
      ADR0 => n1_in1_br,
      ADR1 => IL1_U5_cnt(14),
      ADR2 => Node3_EL_acc_f_in(14),
      ADR3 => Node1_NL_acc_f_in(14),
      O => IL1_U5_Maccum_cnt_lut(14)
    );
  IL1_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_13_CLK,
      I => IL1_Result(13),
      O => IL1_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => X"33CC33CC666633CC"
    )
    port map (
      ADR2 => '1',
      ADR5 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR1 => IL1_U5_cnt(13),
      ADR3 => Node3_EL_acc_f_in(13),
      ADR0 => Node1_NL_acc_f_in(13),
      O => IL1_U5_Maccum_cnt_lut(13)
    );
  IL1_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_12_CLK,
      I => IL1_Result(12),
      O => IL1_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y125",
      INIT => X"2D783C3C2D783C3C"
    )
    port map (
      ADR5 => '1',
      ADR0 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR2 => IL1_U5_cnt(12),
      ADR1 => Node3_EL_acc_f_in(12),
      ADR3 => Node1_NL_acc_f_in(12),
      O => IL1_U5_Maccum_cnt_lut(12)
    );
  IL1_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_19_CLK,
      I => IL1_Result(19),
      O => IL1_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => X"2D2D78783C3C3C3C"
    )
    port map (
      ADR3 => '1',
      ADR0 => IL1_U10_d(1),
      ADR5 => n1_in1_br,
      ADR2 => IL1_U5_cnt(19),
      ADR1 => Node3_EL_acc_f_in(19),
      ADR4 => Node1_NL_acc_f_in(19),
      O => IL1_U5_Maccum_cnt_lut(19)
    );
  IL1_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_18_CLK,
      I => IL1_Result(18),
      O => IL1_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y126"
    )
    port map (
      CI => IL1_U5_Maccum_cnt_cy_15_Q_21225,
      CYINIT => '0',
      CO(3) => NLW_IL1_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_IL1_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_IL1_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => IL1_Result(19),
      O(2) => IL1_Result(18),
      O(1) => IL1_Result(17),
      O(0) => IL1_Result(16),
      S(3) => IL1_U5_Maccum_cnt_lut(19),
      S(2) => IL1_U5_Maccum_cnt_lut(18),
      S(1) => IL1_U5_Maccum_cnt_lut(17),
      S(0) => IL1_U5_Maccum_cnt_lut(16)
    );
  IL1_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => X"636C636C66666666"
    )
    port map (
      ADR4 => '1',
      ADR2 => IL1_U10_d(1),
      ADR5 => n1_in1_br,
      ADR1 => IL1_U5_cnt(18),
      ADR0 => Node3_EL_acc_f_in(18),
      ADR3 => Node1_NL_acc_f_in(18),
      O => IL1_U5_Maccum_cnt_lut(18)
    );
  IL1_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_17_CLK,
      I => IL1_Result(17),
      O => IL1_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => X"333363639C9CCCCC"
    )
    port map (
      ADR3 => '1',
      ADR0 => IL1_U10_d(1),
      ADR2 => n1_in1_br,
      ADR1 => IL1_U5_cnt(17),
      ADR5 => Node3_EL_acc_f_in(17),
      ADR4 => Node1_NL_acc_f_in(17),
      O => IL1_U5_Maccum_cnt_lut(17)
    );
  IL1_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => '0'
    )
    port map (
      CE => IL1_acc_b_en,
      CLK => NlwBufferSignal_IL1_U5_cnt_16_CLK,
      I => IL1_Result(16),
      O => IL1_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X77Y126",
      INIT => X"2D783C3C2D783C3C"
    )
    port map (
      ADR5 => '1',
      ADR0 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      ADR2 => IL1_U5_cnt(16),
      ADR1 => Node3_EL_acc_f_in(16),
      ADR3 => Node1_NL_acc_f_in(16),
      O => IL1_U5_Maccum_cnt_lut(16)
    );
  Node3_ACT_U1_U1_blk00000001_sig00000092_Node3_ACT_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000059,
      O => Node3_ACT_U1_U1_blk00000001_sig00000059_0
    );
  Node3_ACT_U1_U1_blk00000001_sig00000092_Node3_ACT_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000058,
      O => Node3_ACT_U1_U1_blk00000001_sig00000058_0
    );
  Node3_ACT_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_ACT_mult_w_in(2),
      ADR1 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(3),
      ADR2 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000007e
    );
  Node3_ACT_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_ACT_mult_w_in(2),
      ADR1 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X79Y125"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_4_O_UNCONNECTED
    );
  Node3_ACT_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y125"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_ACT_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node3_ACT_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node3_ACT_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node3_ACT_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node3_ACT_U1_U1_blk00000001_sig000000aa,
      O(3) => Node3_ACT_U1_U1_blk00000001_sig00000059,
      O(2) => Node3_ACT_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node3_ACT_U1_U1_blk00000001_sig0000007e,
      S(2) => Node3_ACT_U1_U1_blk00000001_sig0000007f,
      S(1) => Node3_ACT_U1_U1_blk00000001_sig00000080,
      S(0) => Node3_ACT_U1_U1_blk00000001_sig000000ab
    );
  Node3_ACT_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(1),
      ADR4 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(2),
      ADR2 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000007f
    );
  Node3_ACT_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(1),
      ADR4 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a8
    );
  Node3_ACT_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(0),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(1),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000080
    );
  Node3_ACT_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(0),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a9
    );
  Node3_ACT_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_ACT_mult_w_in(0),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000ab
    );
  Node3_ACT_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y125",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_ACT_mult_w_in(0),
      ADR4 => Node3_ACT_mult_in(0),
      O => Node3_ACT_U1_U1_blk00000001_sig000000aa
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008e_Node3_ACT_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000005d,
      O => Node3_ACT_U1_U1_blk00000001_sig0000005d_0
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008e_Node3_ACT_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000005c,
      O => Node3_ACT_U1_U1_blk00000001_sig0000005c_0
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008e_Node3_ACT_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000005b,
      O => Node3_ACT_U1_U1_blk00000001_sig0000005b_0
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008e_Node3_ACT_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000005a,
      O => Node3_ACT_U1_U1_blk00000001_sig0000005a_0
    );
  Node3_ACT_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_mult_w_in(6),
      ADR1 => Node3_ACT_mult_in(1),
      ADR2 => Node3_ACT_mult_w_in(7),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000007a
    );
  Node3_ACT_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_mult_w_in(6),
      ADR1 => Node3_ACT_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a3
    );
  Node3_ACT_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y126"
    )
    port map (
      CI => Node3_ACT_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node3_ACT_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node3_ACT_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node3_ACT_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node3_ACT_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node3_ACT_U1_U1_blk00000001_sig000000a6,
      O(3) => Node3_ACT_U1_U1_blk00000001_sig0000005d,
      O(2) => Node3_ACT_U1_U1_blk00000001_sig0000005c,
      O(1) => Node3_ACT_U1_U1_blk00000001_sig0000005b,
      O(0) => Node3_ACT_U1_U1_blk00000001_sig0000005a,
      S(3) => Node3_ACT_U1_U1_blk00000001_sig0000007a,
      S(2) => Node3_ACT_U1_U1_blk00000001_sig0000007b,
      S(1) => Node3_ACT_U1_U1_blk00000001_sig0000007c,
      S(0) => Node3_ACT_U1_U1_blk00000001_sig0000007d
    );
  Node3_ACT_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_ACT_mult_w_in(5),
      ADR4 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(6),
      ADR2 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000007b
    );
  Node3_ACT_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"AAAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_ACT_mult_w_in(5),
      ADR4 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a4
    );
  Node3_ACT_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_ACT_mult_w_in(4),
      ADR0 => Node3_ACT_mult_in(1),
      ADR4 => Node3_ACT_mult_w_in(5),
      ADR2 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000007c
    );
  Node3_ACT_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_ACT_mult_w_in(4),
      ADR0 => Node3_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a5
    );
  Node3_ACT_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_ACT_mult_w_in(3),
      ADR0 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(4),
      ADR2 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000007d
    );
  Node3_ACT_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X79Y126",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node3_ACT_mult_w_in(3),
      ADR0 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a6
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008a_Node3_ACT_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000061,
      O => Node3_ACT_U1_U1_blk00000001_sig00000061_0
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008a_Node3_ACT_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000060,
      O => Node3_ACT_U1_U1_blk00000001_sig00000060_0
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008a_Node3_ACT_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000005f,
      O => Node3_ACT_U1_U1_blk00000001_sig0000005f_0
    );
  Node3_ACT_U1_U1_blk00000001_sig0000008a_Node3_ACT_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000005e,
      O => Node3_ACT_U1_U1_blk00000001_sig0000005e_0
    );
  Node3_ACT_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(10),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(11),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000076
    );
  Node3_ACT_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(10),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000009f
    );
  Node3_ACT_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y127"
    )
    port map (
      CI => Node3_ACT_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node3_ACT_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node3_ACT_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node3_ACT_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node3_ACT_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node3_ACT_U1_U1_blk00000001_sig000000a2,
      O(3) => Node3_ACT_U1_U1_blk00000001_sig00000061,
      O(2) => Node3_ACT_U1_U1_blk00000001_sig00000060,
      O(1) => Node3_ACT_U1_U1_blk00000001_sig0000005f,
      O(0) => Node3_ACT_U1_U1_blk00000001_sig0000005e,
      S(3) => Node3_ACT_U1_U1_blk00000001_sig00000076,
      S(2) => Node3_ACT_U1_U1_blk00000001_sig00000077,
      S(1) => Node3_ACT_U1_U1_blk00000001_sig00000078,
      S(0) => Node3_ACT_U1_U1_blk00000001_sig00000079
    );
  Node3_ACT_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(10),
      ADR4 => Node3_ACT_mult_in(0),
      ADR3 => Node3_ACT_mult_w_in(9),
      ADR2 => Node3_ACT_mult_in(1),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000077
    );
  Node3_ACT_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => Node3_ACT_mult_w_in(9),
      ADR2 => Node3_ACT_mult_in(1),
      O => Node3_ACT_U1_U1_blk00000001_sig000000a0
    );
  Node3_ACT_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(8),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(9),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000078
    );
  Node3_ACT_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(8),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a1
    );
  Node3_ACT_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_mult_w_in(7),
      ADR2 => Node3_ACT_mult_in(1),
      ADR1 => Node3_ACT_mult_w_in(8),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000079
    );
  Node3_ACT_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X79Y127",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_mult_w_in(7),
      ADR2 => Node3_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig000000a2
    );
  Node3_ACT_U1_U1_blk00000001_sig00000086_Node3_ACT_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000065,
      O => Node3_ACT_U1_U1_blk00000001_sig00000065_0
    );
  Node3_ACT_U1_U1_blk00000001_sig00000086_Node3_ACT_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000064,
      O => Node3_ACT_U1_U1_blk00000001_sig00000064_0
    );
  Node3_ACT_U1_U1_blk00000001_sig00000086_Node3_ACT_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000063,
      O => Node3_ACT_U1_U1_blk00000001_sig00000063_0
    );
  Node3_ACT_U1_U1_blk00000001_sig00000086_Node3_ACT_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000062,
      O => Node3_ACT_U1_U1_blk00000001_sig00000062_0
    );
  Node3_ACT_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_mult_w_in(14),
      ADR2 => Node3_ACT_mult_in(1),
      ADR1 => Node3_ACT_mult_w_in(15),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000072
    );
  Node3_ACT_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_mult_w_in(14),
      ADR2 => Node3_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000009b
    );
  Node3_ACT_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y128"
    )
    port map (
      CI => Node3_ACT_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node3_ACT_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node3_ACT_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node3_ACT_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node3_ACT_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node3_ACT_U1_U1_blk00000001_sig0000009e,
      O(3) => Node3_ACT_U1_U1_blk00000001_sig00000065,
      O(2) => Node3_ACT_U1_U1_blk00000001_sig00000064,
      O(1) => Node3_ACT_U1_U1_blk00000001_sig00000063,
      O(0) => Node3_ACT_U1_U1_blk00000001_sig00000062,
      S(3) => Node3_ACT_U1_U1_blk00000001_sig00000072,
      S(2) => Node3_ACT_U1_U1_blk00000001_sig00000073,
      S(1) => Node3_ACT_U1_U1_blk00000001_sig00000074,
      S(0) => Node3_ACT_U1_U1_blk00000001_sig00000075
    );
  Node3_ACT_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_mult_w_in(13),
      ADR1 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(14),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000073
    );
  Node3_ACT_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_mult_w_in(13),
      ADR1 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000009c
    );
  Node3_ACT_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_ACT_mult_w_in(12),
      ADR0 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(13),
      ADR2 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000074
    );
  Node3_ACT_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node3_ACT_mult_w_in(12),
      ADR0 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000009d
    );
  Node3_ACT_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(11),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(12),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000075
    );
  Node3_ACT_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y128",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(11),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000009e
    );
  Node3_ACT_U1_U1_blk00000001_sig00000082_Node3_ACT_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000069,
      O => Node3_ACT_U1_U1_blk00000001_sig00000069_0
    );
  Node3_ACT_U1_U1_blk00000001_sig00000082_Node3_ACT_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000068,
      O => Node3_ACT_U1_U1_blk00000001_sig00000068_0
    );
  Node3_ACT_U1_U1_blk00000001_sig00000082_Node3_ACT_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000067,
      O => Node3_ACT_U1_U1_blk00000001_sig00000067_0
    );
  Node3_ACT_U1_U1_blk00000001_sig00000082_Node3_ACT_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig00000066,
      O => Node3_ACT_U1_U1_blk00000001_sig00000066_0
    );
  Node3_ACT_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_ACT_mult_w_in(18),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(19),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000006e
    );
  Node3_ACT_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_ACT_mult_w_in(18),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000097
    );
  Node3_ACT_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y129"
    )
    port map (
      CI => Node3_ACT_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node3_ACT_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node3_ACT_U1_U1_blk00000001_sig00000097,
      DI(2) => Node3_ACT_U1_U1_blk00000001_sig00000098,
      DI(1) => Node3_ACT_U1_U1_blk00000001_sig00000099,
      DI(0) => Node3_ACT_U1_U1_blk00000001_sig0000009a,
      O(3) => Node3_ACT_U1_U1_blk00000001_sig00000069,
      O(2) => Node3_ACT_U1_U1_blk00000001_sig00000068,
      O(1) => Node3_ACT_U1_U1_blk00000001_sig00000067,
      O(0) => Node3_ACT_U1_U1_blk00000001_sig00000066,
      S(3) => Node3_ACT_U1_U1_blk00000001_sig0000006e,
      S(2) => Node3_ACT_U1_U1_blk00000001_sig0000006f,
      S(1) => Node3_ACT_U1_U1_blk00000001_sig00000070,
      S(0) => Node3_ACT_U1_U1_blk00000001_sig00000071
    );
  Node3_ACT_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_ACT_mult_w_in(17),
      ADR2 => Node3_ACT_mult_in(1),
      ADR0 => Node3_ACT_mult_w_in(18),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000006f
    );
  Node3_ACT_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_mult_w_in(17),
      ADR2 => Node3_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000098
    );
  Node3_ACT_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_ACT_mult_w_in(16),
      ADR0 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(17),
      ADR2 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000070
    );
  Node3_ACT_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node3_ACT_mult_w_in(16),
      ADR0 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000099
    );
  Node3_ACT_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(15),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => Node3_ACT_mult_w_in(16),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000071
    );
  Node3_ACT_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X79Y129",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_mult_w_in(15),
      ADR2 => Node3_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000009a
    );
  Node3_ACT_U1_U1_blk00000001_sig0000006b_Node3_ACT_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000006b,
      O => Node3_ACT_U1_U1_blk00000001_sig0000006b_0
    );
  Node3_ACT_U1_U1_blk00000001_sig0000006b_Node3_ACT_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U1_U1_blk00000001_sig0000006a,
      O => Node3_ACT_U1_U1_blk00000001_sig0000006a_0
    );
  Node3_ACT_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y130"
    )
    port map (
      CI => Node3_ACT_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node3_ACT_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node3_ACT_U1_U1_blk00000001_sig0000006b,
      O(0) => Node3_ACT_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node3_ACT_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node3_ACT_U1_U1_blk00000001_sig0000006c,
      S(0) => Node3_ACT_U1_U1_blk00000001_sig0000006d
    );
  Node3_ACT_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X79Y130",
      INIT => X"00FF0000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_ACT_mult_w_in(19),
      ADR3 => Node3_ACT_mult_in(1),
      ADR5 => Node3_ACT_mult_in(0),
      O => Node3_ACT_U1_U1_blk00000001_sig0000006c
    );
  Node3_ACT_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y130",
      INIT => X"0F00F0000F00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_ACT_mult_w_in(19),
      ADR2 => Node3_ACT_mult_in(1),
      ADR4 => Node3_ACT_mult_in(0),
      ADR5 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig0000006d
    );
  Node3_ACT_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X79Y130",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_ACT_mult_w_in(19),
      ADR2 => Node3_ACT_mult_in(1),
      ADR4 => '1',
      O => Node3_ACT_U1_U1_blk00000001_sig00000096
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_3_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_3_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_2_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_2_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_1_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_1_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_0_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_0_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y101",
      INIT => X"3C3C3C3CC3C3F0B4"
    )
    port map (
      ADR2 => Node1_NL_acc_f_in(3),
      ADR1 => N72_0,
      ADR4 => Node1_ACT_U6_x_addr_1,
      ADR0 => Node1_ACT_U6_x_addr_2,
      ADR5 => Node1_ACT_U6_x_addr_0,
      ADR3 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_5983
    );
  ProtoComp58_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X89Y101"
    )
    port map (
      O => NLW_ProtoComp58_CYINITGND_2_O_UNCONNECTED
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y101"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_21291,
      CO(2) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q,
      O(3) => Node1_ACT_U8_a_19_b_19_add_0_OUT_3_Q,
      O(2) => Node1_ACT_U8_a_19_b_19_add_0_OUT_2_Q,
      O(1) => Node1_ACT_U8_a_19_b_19_add_0_OUT_1_Q,
      O(0) => Node1_ACT_U8_a_19_b_19_add_0_OUT_0_Q,
      S(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_5983,
      S(2) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_5997,
      S(1) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_6001,
      S(0) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_6005
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y101",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node1_NL_acc_f_in(2),
      ADR5 => Node1_ACT_in1_14_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_5997
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y101",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(1),
      ADR5 => Node1_ACT_in1_1_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_6001
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y101",
      INIT => X"00221032DDFFCDEF"
    )
    port map (
      ADR3 => N105_0,
      ADR5 => N104,
      ADR0 => Node1_ACT_U6_x_addr_1,
      ADR2 => Node1_ACT_U6_x_addr_2,
      ADR1 => Node1_ACT_U6_x_addr_0,
      ADR4 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_6005
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_7_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_7_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_6_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_6_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_5_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_5_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_4_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_4_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y102",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_acc_f_in(7),
      ADR5 => Node1_ACT_in1_14_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_6013
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y102"
    )
    port map (
      CI => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_21291,
      CYINIT => '0',
      CO(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_21296,
      CO(2) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q,
      O(3) => Node1_ACT_U8_a_19_b_19_add_0_OUT_7_Q,
      O(2) => Node1_ACT_U8_a_19_b_19_add_0_OUT_6_Q,
      O(1) => Node1_ACT_U8_a_19_b_19_add_0_OUT_5_Q,
      O(0) => Node1_ACT_U8_a_19_b_19_add_0_OUT_4_Q,
      S(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_6013,
      S(2) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_6023,
      S(1) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_6031,
      S(0) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_6035
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y102",
      INIT => X"0FF00FF0F00FE1F0"
    )
    port map (
      ADR2 => Node1_NL_acc_f_in(6),
      ADR3 => N72_0,
      ADR4 => Node1_ACT_U6_x_addr_1,
      ADR1 => Node1_ACT_U6_x_addr_2,
      ADR5 => Node1_ACT_U6_x_addr_0,
      ADR0 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_6023
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y102",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(5),
      ADR5 => Node1_ACT_in1_1_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_6031
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y102",
      INIT => X"FF5500AAFF670098"
    )
    port map (
      ADR4 => Node1_NL_acc_f_in(4),
      ADR1 => Node1_ACT_U7_cnt(0),
      ADR5 => Node1_ACT_U7_cnt(1),
      ADR0 => Node1_ACT_U6_x_addr_1,
      ADR3 => Node1_ACT_U6_x_addr_0,
      ADR2 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_6035
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_11_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_11_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_10_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_10_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_9_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_9_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_8_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_8_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y103",
      INIT => X"CCCCCCCC3C693C6C"
    )
    port map (
      ADR1 => Node1_NL_acc_f_in(11),
      ADR0 => Node1_ACT_U7_cnt(0),
      ADR3 => Node1_ACT_U7_cnt(1),
      ADR2 => Node1_ACT_U6_x_addr_1,
      ADR5 => Node1_ACT_U6_x_addr_0,
      ADR4 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_6043
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y103"
    )
    port map (
      CI => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_21296,
      CYINIT => '0',
      CO(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_21301,
      CO(2) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q,
      O(3) => Node1_ACT_U8_a_19_b_19_add_0_OUT_11_Q,
      O(2) => Node1_ACT_U8_a_19_b_19_add_0_OUT_10_Q,
      O(1) => Node1_ACT_U8_a_19_b_19_add_0_OUT_9_Q,
      O(0) => Node1_ACT_U8_a_19_b_19_add_0_OUT_8_Q,
      S(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_6043,
      S(2) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_6057,
      S(1) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_6065,
      S(0) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_6069
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y103",
      INIT => X"55AA55AAAF50AD52"
    )
    port map (
      ADR3 => Node1_NL_acc_f_in(10),
      ADR0 => N72_0,
      ADR2 => Node1_ACT_U6_x_addr_1,
      ADR1 => Node1_ACT_U6_x_addr_2,
      ADR5 => Node1_ACT_U6_x_addr_0,
      ADR4 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_6057
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y103",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => Node1_NL_acc_f_in(9),
      ADR4 => Node1_ACT_in1_1_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_6065
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y103",
      INIT => X"33DD32DDCC22CD22"
    )
    port map (
      ADR5 => Node1_NL_acc_f_in(8),
      ADR3 => N72_0,
      ADR0 => Node1_ACT_U6_x_addr_1,
      ADR2 => Node1_ACT_U6_x_addr_2,
      ADR1 => Node1_ACT_U6_x_addr_0,
      ADR4 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_6069
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_15_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_15_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_14_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_14_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_13_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_13_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_12_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_12_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y104",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(15),
      ADR1 => Node1_ACT_in1_10_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_6077
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y104"
    )
    port map (
      CI => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_21301,
      CYINIT => '0',
      CO(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_21307,
      CO(2) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q,
      O(3) => Node1_ACT_U8_a_19_b_19_add_0_OUT_15_Q,
      O(2) => Node1_ACT_U8_a_19_b_19_add_0_OUT_14_Q,
      O(1) => Node1_ACT_U8_a_19_b_19_add_0_OUT_13_Q,
      O(0) => Node1_ACT_U8_a_19_b_19_add_0_OUT_12_Q,
      S(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_6077,
      S(2) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_6087,
      S(1) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_6091,
      S(0) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_6095
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y104",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(14),
      ADR5 => Node1_ACT_in1_14_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_6087
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y104",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node1_NL_acc_f_in(13),
      ADR5 => Node1_ACT_in1_10_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_6091
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y104",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(12),
      ADR5 => Node1_ACT_in1_10_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_6095
    );
  Node1_ACT_U8_a_19_b_19_add_0_OUT_19_Node1_ACT_U8_a_19_b_19_add_0_OUT_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_19_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_19_0
    );
  Node1_ACT_U8_a_19_b_19_add_0_OUT_19_Node1_ACT_U8_a_19_b_19_add_0_OUT_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_18_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_18_0
    );
  Node1_ACT_U8_a_19_b_19_add_0_OUT_19_Node1_ACT_U8_a_19_b_19_add_0_OUT_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_17_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_17_0
    );
  Node1_ACT_U8_a_19_b_19_add_0_OUT_19_Node1_ACT_U8_a_19_b_19_add_0_OUT_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_a_19_b_19_add_0_OUT_16_Q,
      O => Node1_ACT_U8_a_19_b_19_add_0_OUT_16_0
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y105",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(19),
      ADR5 => Node1_ACT_in1_16_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_6098
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X89Y105"
    )
    port map (
      CI => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_21307,
      CYINIT => '0',
      CO(3) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q,
      O(3) => Node1_ACT_U8_a_19_b_19_add_0_OUT_19_Q,
      O(2) => Node1_ACT_U8_a_19_b_19_add_0_OUT_18_Q,
      O(1) => Node1_ACT_U8_a_19_b_19_add_0_OUT_17_Q,
      O(0) => Node1_ACT_U8_a_19_b_19_add_0_OUT_16_Q,
      S(3) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_6098,
      S(2) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_6107,
      S(1) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_6111,
      S(0) => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_6115
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y105",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_NL_acc_f_in(18),
      ADR5 => Node1_ACT_in1_16_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_6107
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y105",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => Node1_NL_acc_f_in(17),
      ADR3 => Node1_ACT_in1_16_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_6111
    );
  Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X89Y105",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_acc_f_in(16),
      ADR1 => Node1_ACT_in1_16_Q,
      O => Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_6115
    );
  Node3_EL_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_3_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node3_EL_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(3),
      ADR0 => Node3_EL_acc_f_in(3),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_6119
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(3),
      ADR3 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp40_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X65Y138"
    )
    port map (
      O => NLW_ProtoComp40_CYINITGND_3_O_UNCONNECTED
    );
  Node3_EL_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_2_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node3_EL_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X65Y138"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21318,
      CO(2) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_6119,
      S(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_6134,
      S(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_6141,
      S(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_6148
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(2),
      ADR4 => Node3_EL_acc_f_in(2),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_6134
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(2),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node3_EL_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_1_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node3_EL_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"0000030C0000030C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(1),
      ADR3 => Node3_EL_acc_f_in(1),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_6141
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"00000C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(1),
      ADR3 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node3_EL_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_0_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node3_EL_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(0),
      ADR0 => Node3_EL_acc_f_in(0),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_6148
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y138",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(0),
      ADR3 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node3_EL_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_7_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node3_EL_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"0000055000000550"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(7),
      ADR3 => Node3_EL_acc_f_in(7),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_6159
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"00005050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(7),
      ADR3 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node3_EL_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_6_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node3_EL_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X65Y139"
    )
    port map (
      CI => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21318,
      CYINIT => '0',
      CO(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21323,
      CO(2) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_6159,
      S(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_6174,
      S(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_6181,
      S(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_6188
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"0000141400001414"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(6),
      ADR2 => Node3_EL_acc_f_in(6),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_6174
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(6),
      ADR3 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node3_EL_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_5_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node3_EL_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(5),
      ADR4 => Node3_EL_acc_f_in(5),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_6181
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(5),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node3_EL_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_4_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node3_EL_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"0101101001011010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(4),
      ADR4 => Node3_EL_acc_f_in(4),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_6188
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y139",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(4),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node3_EL_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_11_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node3_EL_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(11),
      ADR1 => Node3_EL_acc_f_in(11),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_6199
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(11),
      ADR1 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node3_EL_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_10_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node3_EL_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X65Y140"
    )
    port map (
      CI => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21323,
      CYINIT => '0',
      CO(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21328,
      CO(2) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_6199,
      S(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_6214,
      S(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_6221,
      S(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_6228
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(10),
      ADR2 => Node3_EL_acc_f_in(10),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_6214
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(10),
      ADR2 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node3_EL_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_9_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node3_EL_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(9),
      ADR2 => Node3_EL_acc_f_in(9),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_6221
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(9),
      ADR2 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node3_EL_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_8_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node3_EL_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(8),
      ADR3 => Node3_EL_acc_f_in(8),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_6228
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y140",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(8),
      ADR3 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node3_EL_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_15_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node3_EL_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(15),
      ADR3 => Node3_EL_acc_f_in(15),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_6239
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(15),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node3_EL_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_14_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node3_EL_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X65Y141"
    )
    port map (
      CI => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21328,
      CYINIT => '0',
      CO(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21333,
      CO(2) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_6239,
      S(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_6254,
      S(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_6261,
      S(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_6268
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"0000141400001414"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(14),
      ADR2 => Node3_EL_acc_f_in(14),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_6254
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(14),
      ADR3 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node3_EL_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_13_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node3_EL_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(13),
      ADR2 => Node3_EL_acc_f_in(13),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_6261
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(13),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node3_EL_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_12_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node3_EL_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"0101101001011010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(12),
      ADR4 => Node3_EL_acc_f_in(12),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_6268
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y141",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(12),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node3_EL_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_19_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node3_EL_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => X"00000000000F00F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => CU_u_0,
      ADR2 => Node3_EL_U2_cnt(19),
      ADR3 => reset_IBUF_19597,
      ADR4 => Node3_EL_acc_f_in(19),
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_6279
    );
  Node3_EL_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_18_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node3_EL_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X65Y142"
    )
    port map (
      CI => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21333,
      CYINIT => '0',
      CO(3) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_6279,
      S(2) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_6292,
      S(1) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_6299,
      S(0) => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_6306
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(18),
      ADR2 => Node3_EL_acc_f_in(18),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_6292
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(18),
      ADR2 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node3_EL_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_17_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node3_EL_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(17),
      ADR2 => Node3_EL_acc_f_in(17),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_6299
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_EL_U2_cnt(17),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node3_EL_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node3_EL_U2_cnt_16_CLK,
      I => Node3_EL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node3_EL_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => X"0101101001011010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(16),
      ADR4 => Node3_EL_acc_f_in(16),
      ADR5 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_6306
    );
  Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y142",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_EL_U2_cnt(16),
      ADR4 => '1',
      O => Node3_EL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node2_NL_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_3_CLK,
      I => Node2_NL_Result(3),
      O => Node2_NL_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(3),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(3),
      O => Node2_NL_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X54Y120"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_6_O_UNCONNECTED
    );
  Node2_NL_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_2_CLK,
      I => Node2_NL_Result(2),
      O => Node2_NL_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y120"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_NL_U5_Maccum_cnt_cy_3_Q_21343,
      CO(2) => NLW_Node2_NL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node2_NL_Result(3),
      O(2) => Node2_NL_Result(2),
      O(1) => Node2_NL_Result(1),
      O(0) => Node2_NL_Result(0),
      S(3) => Node2_NL_U5_Maccum_cnt_lut(3),
      S(2) => Node2_NL_U5_Maccum_cnt_lut(2),
      S(1) => Node2_NL_U5_Maccum_cnt_lut(1),
      S(0) => Node2_NL_U5_Maccum_cnt_lut(0)
    );
  Node2_NL_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(2),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(2),
      O => Node2_NL_U5_Maccum_cnt_lut(2)
    );
  Node2_NL_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_1_CLK,
      I => Node2_NL_Result(1),
      O => Node2_NL_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(1),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(1),
      O => Node2_NL_U5_Maccum_cnt_lut(1)
    );
  Node2_NL_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_0_CLK,
      I => Node2_NL_Result(0),
      O => Node2_NL_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y120",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(0),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_b_in(0),
      O => Node2_NL_U5_Maccum_cnt_lut(0)
    );
  Node2_NL_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_7_CLK,
      I => Node2_NL_Result(7),
      O => Node2_NL_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(7),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(7),
      O => Node2_NL_U5_Maccum_cnt_lut(7)
    );
  Node2_NL_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_6_CLK,
      I => Node2_NL_Result(6),
      O => Node2_NL_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y121"
    )
    port map (
      CI => Node2_NL_U5_Maccum_cnt_cy_3_Q_21343,
      CYINIT => '0',
      CO(3) => Node2_NL_U5_Maccum_cnt_cy_7_Q_21348,
      CO(2) => NLW_Node2_NL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node2_NL_Result(7),
      O(2) => Node2_NL_Result(6),
      O(1) => Node2_NL_Result(5),
      O(0) => Node2_NL_Result(4),
      S(3) => Node2_NL_U5_Maccum_cnt_lut(7),
      S(2) => Node2_NL_U5_Maccum_cnt_lut(6),
      S(1) => Node2_NL_U5_Maccum_cnt_lut(5),
      S(0) => Node2_NL_U5_Maccum_cnt_lut(4)
    );
  Node2_NL_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(6),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(6),
      O => Node2_NL_U5_Maccum_cnt_lut(6)
    );
  Node2_NL_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_5_CLK,
      I => Node2_NL_Result(5),
      O => Node2_NL_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(5),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(5),
      O => Node2_NL_U5_Maccum_cnt_lut(5)
    );
  Node2_NL_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_4_CLK,
      I => Node2_NL_Result(4),
      O => Node2_NL_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y121",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(4),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(4),
      O => Node2_NL_U5_Maccum_cnt_lut(4)
    );
  Node2_NL_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_11_CLK,
      I => Node2_NL_Result(11),
      O => Node2_NL_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Node2_NL_U5_cnt(11),
      ADR4 => '1',
      ADR3 => Node1_NL_acc_b_in(11),
      O => Node2_NL_U5_Maccum_cnt_lut(11)
    );
  Node2_NL_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_10_CLK,
      I => Node2_NL_Result(10),
      O => Node2_NL_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y122"
    )
    port map (
      CI => Node2_NL_U5_Maccum_cnt_cy_7_Q_21348,
      CYINIT => '0',
      CO(3) => Node2_NL_U5_Maccum_cnt_cy_11_Q_21353,
      CO(2) => NLW_Node2_NL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node2_NL_Result(11),
      O(2) => Node2_NL_Result(10),
      O(1) => Node2_NL_Result(9),
      O(0) => Node2_NL_Result(8),
      S(3) => Node2_NL_U5_Maccum_cnt_lut(11),
      S(2) => Node2_NL_U5_Maccum_cnt_lut(10),
      S(1) => Node2_NL_U5_Maccum_cnt_lut(9),
      S(0) => Node2_NL_U5_Maccum_cnt_lut(8)
    );
  Node2_NL_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(10),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(10),
      O => Node2_NL_U5_Maccum_cnt_lut(10)
    );
  Node2_NL_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_9_CLK,
      I => Node2_NL_Result(9),
      O => Node2_NL_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(9),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(9),
      O => Node2_NL_U5_Maccum_cnt_lut(9)
    );
  Node2_NL_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_8_CLK,
      I => Node2_NL_Result(8),
      O => Node2_NL_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y122",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(8),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(8),
      O => Node2_NL_U5_Maccum_cnt_lut(8)
    );
  Node2_NL_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_15_CLK,
      I => Node2_NL_Result(15),
      O => Node2_NL_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(15),
      ADR4 => '1',
      ADR0 => Node1_NL_acc_b_in(15),
      O => Node2_NL_U5_Maccum_cnt_lut(15)
    );
  Node2_NL_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_14_CLK,
      I => Node2_NL_Result(14),
      O => Node2_NL_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y123"
    )
    port map (
      CI => Node2_NL_U5_Maccum_cnt_cy_11_Q_21353,
      CYINIT => '0',
      CO(3) => Node2_NL_U5_Maccum_cnt_cy_15_Q_21358,
      CO(2) => NLW_Node2_NL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node2_NL_Result(15),
      O(2) => Node2_NL_Result(14),
      O(1) => Node2_NL_Result(13),
      O(0) => Node2_NL_Result(12),
      S(3) => Node2_NL_U5_Maccum_cnt_lut(15),
      S(2) => Node2_NL_U5_Maccum_cnt_lut(14),
      S(1) => Node2_NL_U5_Maccum_cnt_lut(13),
      S(0) => Node2_NL_U5_Maccum_cnt_lut(12)
    );
  Node2_NL_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(14),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(14),
      O => Node2_NL_U5_Maccum_cnt_lut(14)
    );
  Node2_NL_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_13_CLK,
      I => Node2_NL_Result(13),
      O => Node2_NL_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(13),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(13),
      O => Node2_NL_U5_Maccum_cnt_lut(13)
    );
  Node2_NL_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_12_CLK,
      I => Node2_NL_Result(12),
      O => Node2_NL_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y123",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(12),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(12),
      O => Node2_NL_U5_Maccum_cnt_lut(12)
    );
  Node2_NL_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_19_CLK,
      I => Node2_NL_Result(19),
      O => Node2_NL_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(19),
      ADR4 => '1',
      ADR1 => Node1_NL_acc_b_in(19),
      O => Node2_NL_U5_Maccum_cnt_lut(19)
    );
  Node2_NL_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_18_CLK,
      I => Node2_NL_Result(18),
      O => Node2_NL_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y124"
    )
    port map (
      CI => Node2_NL_U5_Maccum_cnt_cy_15_Q_21358,
      CYINIT => '0',
      CO(3) => NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_NL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node2_NL_Result(19),
      O(2) => Node2_NL_Result(18),
      O(1) => Node2_NL_Result(17),
      O(0) => Node2_NL_Result(16),
      S(3) => Node2_NL_U5_Maccum_cnt_lut(19),
      S(2) => Node2_NL_U5_Maccum_cnt_lut(18),
      S(1) => Node2_NL_U5_Maccum_cnt_lut(17),
      S(0) => Node2_NL_U5_Maccum_cnt_lut(16)
    );
  Node2_NL_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(18),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(18),
      O => Node2_NL_U5_Maccum_cnt_lut(18)
    );
  Node2_NL_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_17_CLK,
      I => Node2_NL_Result(17),
      O => Node2_NL_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(17),
      ADR5 => '1',
      ADR4 => Node1_NL_acc_b_in(17),
      O => Node2_NL_U5_Maccum_cnt_lut(17)
    );
  Node2_NL_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_acc_b_en,
      CLK => NlwBufferSignal_Node2_NL_U5_cnt_16_CLK,
      I => Node2_NL_Result(16),
      O => Node2_NL_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y124",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(16),
      ADR4 => '1',
      ADR5 => Node1_NL_acc_b_in(16),
      O => Node2_NL_U5_Maccum_cnt_lut(16)
    );
  Node3_NL_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_3_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node3_NL_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node3_NL_U2_cnt(3),
      ADR2 => Node3_NL_acc_f_in(3),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_6459
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"00002222"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node3_NL_U2_cnt(3),
      ADR2 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp40_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X74Y124"
    )
    port map (
      O => NLW_ProtoComp40_CYINITGND_4_O_UNCONNECTED
    );
  Node3_NL_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_2_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node3_NL_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X74Y124"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21368,
      CO(2) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_6459,
      S(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_6474,
      S(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_6481,
      S(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_6488
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"0000030C0000030C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(2),
      ADR3 => Node3_NL_acc_f_in(2),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_6474
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"00000C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(2),
      ADR3 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node3_NL_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_1_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node3_NL_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"0104010401040104"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(1),
      ADR3 => Node3_NL_acc_f_in(1),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_6481
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"04040404"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(1),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node3_NL_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_0_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node3_NL_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"0101101001011010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(0),
      ADR4 => Node3_NL_acc_f_in(0),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_6488
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y124",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(0),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node3_NL_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_7_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node3_NL_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"0000055000000550"
    )
    port map (
      ADR1 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(7),
      ADR3 => Node3_NL_acc_f_in(7),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_6499
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"00005050"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(7),
      ADR1 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node3_NL_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_6_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node3_NL_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X74Y125"
    )
    port map (
      CI => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21368,
      CYINIT => '0',
      CO(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21373,
      CO(2) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_6499,
      S(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_6514,
      S(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_6521,
      S(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_6528
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"0101040401010404"
    )
    port map (
      ADR3 => '1',
      ADR2 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(6),
      ADR4 => Node3_NL_acc_f_in(6),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_6514
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"04040404"
    )
    port map (
      ADR3 => '1',
      ADR2 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(6),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node3_NL_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_5_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node3_NL_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"0000141400001414"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(5),
      ADR2 => Node3_NL_acc_f_in(5),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_6521
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(5),
      ADR3 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node3_NL_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_4_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node3_NL_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"0005050000050500"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => Node3_NL_U2_cnt(4),
      ADR4 => Node3_NL_acc_f_in(4),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_6528
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y125",
      INIT => X"05000500"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR3 => Node3_NL_U2_cnt(4),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node3_NL_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_11_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node3_NL_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(11),
      ADR3 => Node3_NL_acc_f_in(11),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_6539
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(11),
      ADR3 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node3_NL_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_10_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node3_NL_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X74Y126"
    )
    port map (
      CI => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21373,
      CYINIT => '0',
      CO(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21378,
      CO(2) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_6539,
      S(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_6554,
      S(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_6561,
      S(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_6568
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"0011002200110022"
    )
    port map (
      ADR2 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => Node3_NL_U2_cnt(10),
      ADR4 => Node3_NL_acc_f_in(10),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_6554
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"00220022"
    )
    port map (
      ADR2 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR0 => Node3_NL_U2_cnt(10),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node3_NL_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_9_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node3_NL_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(9),
      ADR0 => Node3_NL_acc_f_in(9),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_6561
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(9),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node3_NL_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_8_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node3_NL_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(8),
      ADR3 => Node3_NL_acc_f_in(8),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_6568
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y126",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(8),
      ADR3 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node3_NL_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_15_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node3_NL_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"0000055000000550"
    )
    port map (
      ADR1 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(15),
      ADR3 => Node3_NL_acc_f_in(15),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_6579
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"00005050"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(15),
      ADR1 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node3_NL_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_14_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node3_NL_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X74Y127"
    )
    port map (
      CI => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21378,
      CYINIT => '0',
      CO(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21383,
      CO(2) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_6579,
      S(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_6594,
      S(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_6601,
      S(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_6608
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"0000114400001144"
    )
    port map (
      ADR2 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(14),
      ADR3 => Node3_NL_acc_f_in(14),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_6594
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"00004444"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(14),
      ADR2 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node3_NL_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_13_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node3_NL_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"0003000C0003000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(13),
      ADR4 => Node3_NL_acc_f_in(13),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_6601
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(13),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node3_NL_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_12_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node3_NL_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(12),
      ADR0 => Node3_NL_acc_f_in(12),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_6608
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y127",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(12),
      ADR3 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node3_NL_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_19_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node3_NL_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => X"0000000005500550"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => CU_u_0,
      ADR2 => Node3_NL_U2_cnt(19),
      ADR0 => reset_IBUF_19597,
      ADR3 => Node3_NL_acc_f_in(19),
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_6619
    );
  Node3_NL_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_18_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node3_NL_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X74Y128"
    )
    port map (
      CI => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21383,
      CYINIT => '0',
      CO(3) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_6619,
      S(2) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_6632,
      S(1) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_6639,
      S(0) => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_6646
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(18),
      ADR4 => Node3_NL_acc_f_in(18),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_6632
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(18),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node3_NL_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_17_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node3_NL_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => X"0003000C0003000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(17),
      ADR4 => Node3_NL_acc_f_in(17),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_6639
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node3_NL_U2_cnt(17),
      ADR4 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node3_NL_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node3_NL_U2_cnt_16_CLK,
      I => Node3_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node3_NL_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(16),
      ADR0 => Node3_NL_acc_f_in(16),
      ADR5 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_6646
    );
  Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y128",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node3_NL_U2_cnt(16),
      ADR3 => '1',
      O => Node3_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node3_EL_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_3_CLK,
      I => Node3_EL_Result(3),
      O => Node3_EL_U5_cnt(3),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(3),
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(3),
      O => Node3_EL_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_7 : X_ZERO
    generic map(
      LOC => "SLICE_X55Y136"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_7_O_UNCONNECTED
    );
  Node3_EL_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_2_CLK,
      I => Node3_EL_Result(2),
      O => Node3_EL_U5_cnt(2),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y136"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_EL_U5_Maccum_cnt_cy_3_Q_21393,
      CO(2) => NLW_Node3_EL_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node3_EL_Result(3),
      O(2) => Node3_EL_Result(2),
      O(1) => Node3_EL_Result(1),
      O(0) => Node3_EL_Result(0),
      S(3) => Node3_EL_U5_Maccum_cnt_lut(3),
      S(2) => Node3_EL_U5_Maccum_cnt_lut(2),
      S(1) => Node3_EL_U5_Maccum_cnt_lut(1),
      S(0) => Node3_EL_U5_Maccum_cnt_lut(0)
    );
  Node3_EL_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(2),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(2),
      O => Node3_EL_U5_Maccum_cnt_lut(2)
    );
  Node3_EL_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_1_CLK,
      I => Node3_EL_Result(1),
      O => Node3_EL_U5_cnt(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(1),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(1),
      O => Node3_EL_U5_Maccum_cnt_lut(1)
    );
  Node3_EL_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_0_CLK,
      I => Node3_EL_Result(0),
      O => Node3_EL_U5_cnt(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y136",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(0),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(0),
      O => Node3_EL_U5_Maccum_cnt_lut(0)
    );
  Node3_EL_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_7_CLK,
      I => Node3_EL_Result(7),
      O => Node3_EL_U5_cnt(7),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(7),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(7),
      O => Node3_EL_U5_Maccum_cnt_lut(7)
    );
  Node3_EL_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_6_CLK,
      I => Node3_EL_Result(6),
      O => Node3_EL_U5_cnt(6),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y137"
    )
    port map (
      CI => Node3_EL_U5_Maccum_cnt_cy_3_Q_21393,
      CYINIT => '0',
      CO(3) => Node3_EL_U5_Maccum_cnt_cy_7_Q_21398,
      CO(2) => NLW_Node3_EL_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node3_EL_Result(7),
      O(2) => Node3_EL_Result(6),
      O(1) => Node3_EL_Result(5),
      O(0) => Node3_EL_Result(4),
      S(3) => Node3_EL_U5_Maccum_cnt_lut(7),
      S(2) => Node3_EL_U5_Maccum_cnt_lut(6),
      S(1) => Node3_EL_U5_Maccum_cnt_lut(5),
      S(0) => Node3_EL_U5_Maccum_cnt_lut(4)
    );
  Node3_EL_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(6),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(6),
      O => Node3_EL_U5_Maccum_cnt_lut(6)
    );
  Node3_EL_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_5_CLK,
      I => Node3_EL_Result(5),
      O => Node3_EL_U5_cnt(5),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(5),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(5),
      O => Node3_EL_U5_Maccum_cnt_lut(5)
    );
  Node3_EL_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_4_CLK,
      I => Node3_EL_Result(4),
      O => Node3_EL_U5_cnt(4),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y137",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(4),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(4),
      O => Node3_EL_U5_Maccum_cnt_lut(4)
    );
  Node3_EL_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_11_CLK,
      I => Node3_EL_Result(11),
      O => Node3_EL_U5_cnt(11),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(11),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(11),
      O => Node3_EL_U5_Maccum_cnt_lut(11)
    );
  Node3_EL_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_10_CLK,
      I => Node3_EL_Result(10),
      O => Node3_EL_U5_cnt(10),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y138"
    )
    port map (
      CI => Node3_EL_U5_Maccum_cnt_cy_7_Q_21398,
      CYINIT => '0',
      CO(3) => Node3_EL_U5_Maccum_cnt_cy_11_Q_21403,
      CO(2) => NLW_Node3_EL_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node3_EL_Result(11),
      O(2) => Node3_EL_Result(10),
      O(1) => Node3_EL_Result(9),
      O(0) => Node3_EL_Result(8),
      S(3) => Node3_EL_U5_Maccum_cnt_lut(11),
      S(2) => Node3_EL_U5_Maccum_cnt_lut(10),
      S(1) => Node3_EL_U5_Maccum_cnt_lut(9),
      S(0) => Node3_EL_U5_Maccum_cnt_lut(8)
    );
  Node3_EL_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(10),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(10),
      O => Node3_EL_U5_Maccum_cnt_lut(10)
    );
  Node3_EL_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_9_CLK,
      I => Node3_EL_Result(9),
      O => Node3_EL_U5_cnt(9),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(9),
      ADR4 => '1',
      ADR3 => Node2_NL_acc_f_in(9),
      O => Node3_EL_U5_Maccum_cnt_lut(9)
    );
  Node3_EL_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_8_CLK,
      I => Node3_EL_Result(8),
      O => Node3_EL_U5_cnt(8),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y138",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(8),
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(8),
      O => Node3_EL_U5_Maccum_cnt_lut(8)
    );
  Node3_EL_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_15_CLK,
      I => Node3_EL_Result(15),
      O => Node3_EL_U5_cnt(15),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(15),
      ADR4 => '1',
      ADR5 => Node2_NL_acc_f_in(15),
      O => Node3_EL_U5_Maccum_cnt_lut(15)
    );
  Node3_EL_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_14_CLK,
      I => Node3_EL_Result(14),
      O => Node3_EL_U5_cnt(14),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y139"
    )
    port map (
      CI => Node3_EL_U5_Maccum_cnt_cy_11_Q_21403,
      CYINIT => '0',
      CO(3) => Node3_EL_U5_Maccum_cnt_cy_15_Q_21408,
      CO(2) => NLW_Node3_EL_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node3_EL_Result(15),
      O(2) => Node3_EL_Result(14),
      O(1) => Node3_EL_Result(13),
      O(0) => Node3_EL_Result(12),
      S(3) => Node3_EL_U5_Maccum_cnt_lut(15),
      S(2) => Node3_EL_U5_Maccum_cnt_lut(14),
      S(1) => Node3_EL_U5_Maccum_cnt_lut(13),
      S(0) => Node3_EL_U5_Maccum_cnt_lut(12)
    );
  Node3_EL_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(14),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(14),
      O => Node3_EL_U5_Maccum_cnt_lut(14)
    );
  Node3_EL_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_13_CLK,
      I => Node3_EL_Result(13),
      O => Node3_EL_U5_cnt(13),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(13),
      ADR5 => '1',
      ADR4 => Node2_NL_acc_f_in(13),
      O => Node3_EL_U5_Maccum_cnt_lut(13)
    );
  Node3_EL_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_12_CLK,
      I => Node3_EL_Result(12),
      O => Node3_EL_U5_cnt(12),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y139",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(12),
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(12),
      O => Node3_EL_U5_Maccum_cnt_lut(12)
    );
  Node3_EL_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_19_CLK,
      I => Node3_EL_Result(19),
      O => Node3_EL_U5_cnt(19),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(19),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(19),
      O => Node3_EL_U5_Maccum_cnt_lut(19)
    );
  Node3_EL_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_18_CLK,
      I => Node3_EL_Result(18),
      O => Node3_EL_U5_cnt(18),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y140"
    )
    port map (
      CI => Node3_EL_U5_Maccum_cnt_cy_15_Q_21408,
      CYINIT => '0',
      CO(3) => NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_EL_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node3_EL_Result(19),
      O(2) => Node3_EL_Result(18),
      O(1) => Node3_EL_Result(17),
      O(0) => Node3_EL_Result(16),
      S(3) => Node3_EL_U5_Maccum_cnt_lut(19),
      S(2) => Node3_EL_U5_Maccum_cnt_lut(18),
      S(1) => Node3_EL_U5_Maccum_cnt_lut(17),
      S(0) => Node3_EL_U5_Maccum_cnt_lut(16)
    );
  Node3_EL_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(18),
      ADR4 => '1',
      ADR3 => Node2_NL_acc_f_in(18),
      O => Node3_EL_U5_Maccum_cnt_lut(18)
    );
  Node3_EL_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_17_CLK,
      I => Node3_EL_Result(17),
      O => Node3_EL_U5_cnt(17),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_EL_U5_cnt(17),
      ADR4 => '1',
      ADR0 => Node2_NL_acc_f_in(17),
      O => Node3_EL_U5_Maccum_cnt_lut(17)
    );
  Node3_EL_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_acc_b_en,
      CLK => NlwBufferSignal_Node3_EL_U5_cnt_16_CLK,
      I => Node3_EL_Result(16),
      O => Node3_EL_U5_cnt(16),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y140",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(16),
      ADR4 => '1',
      ADR1 => Node2_NL_acc_f_in(16),
      O => Node3_EL_U5_Maccum_cnt_lut(16)
    );
  Node1_WL_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_3_CLK,
      I => Node1_WL_Result_3_1,
      O => Node1_WL_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(3),
      ADR5 => '1',
      ADR4 => Node3_EL_acc_f_in(4),
      O => Node1_WL_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp35_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X79Y132"
    )
    port map (
      O => NLW_ProtoComp35_CYINITGND_2_O_UNCONNECTED
    );
  Node1_WL_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_2_CLK,
      I => Node1_WL_Result_2_1,
      O => Node1_WL_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y132"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_WL_U4_Maccum_weight_reg_cy_3_Q_21417,
      CO(2) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node1_WL_Result_3_1,
      O(2) => Node1_WL_Result_2_1,
      O(1) => Node1_WL_Result_1_1,
      O(0) => Node1_WL_Result_0_1,
      S(3) => Node1_WL_U4_Maccum_weight_reg_lut(3),
      S(2) => Node1_WL_U4_Maccum_weight_reg_lut(2),
      S(1) => Node1_WL_U4_Maccum_weight_reg_lut(1),
      S(0) => Node1_WL_U4_Maccum_weight_reg_lut(0)
    );
  Node1_WL_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(2),
      ADR4 => '1',
      ADR3 => Node3_EL_acc_f_in(3),
      O => Node1_WL_U4_Maccum_weight_reg_lut(2)
    );
  Node1_WL_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_1_CLK,
      I => Node1_WL_Result_1_1,
      O => Node1_WL_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node1_WL_U4_weight_reg(1),
      ADR4 => '1',
      ADR2 => Node3_EL_acc_f_in(2),
      O => Node1_WL_U4_Maccum_weight_reg_lut(1)
    );
  Node1_WL_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_0_CLK,
      I => Node1_WL_Result_0_1,
      O => Node1_WL_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y132",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(0),
      ADR5 => '1',
      ADR4 => Node3_EL_acc_f_in(1),
      O => Node1_WL_U4_Maccum_weight_reg_lut(0)
    );
  Node1_WL_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_7_CLK,
      I => Node1_WL_Result_7_1,
      O => Node1_WL_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(7),
      ADR4 => '1',
      ADR5 => Node3_EL_acc_f_in(8),
      O => Node1_WL_U4_Maccum_weight_reg_lut(7)
    );
  Node1_WL_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_6_CLK,
      I => Node1_WL_Result_6_1,
      O => Node1_WL_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y133"
    )
    port map (
      CI => Node1_WL_U4_Maccum_weight_reg_cy_3_Q_21417,
      CYINIT => '0',
      CO(3) => Node1_WL_U4_Maccum_weight_reg_cy_7_Q_21422,
      CO(2) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node1_WL_Result_7_1,
      O(2) => Node1_WL_Result_6_1,
      O(1) => Node1_WL_Result_5_1,
      O(0) => Node1_WL_Result_4_1,
      S(3) => Node1_WL_U4_Maccum_weight_reg_lut(7),
      S(2) => Node1_WL_U4_Maccum_weight_reg_lut(6),
      S(1) => Node1_WL_U4_Maccum_weight_reg_lut(5),
      S(0) => Node1_WL_U4_Maccum_weight_reg_lut(4)
    );
  Node1_WL_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(6),
      ADR4 => '1',
      ADR5 => Node3_EL_acc_f_in(7),
      O => Node1_WL_U4_Maccum_weight_reg_lut(6)
    );
  Node1_WL_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_5_CLK,
      I => Node1_WL_Result_5_1,
      O => Node1_WL_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(5),
      ADR4 => '1',
      ADR0 => Node3_EL_acc_f_in(6),
      O => Node1_WL_U4_Maccum_weight_reg_lut(5)
    );
  Node1_WL_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_4_CLK,
      I => Node1_WL_Result_4_1,
      O => Node1_WL_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y133",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(4),
      ADR4 => '1',
      ADR0 => Node3_EL_acc_f_in(5),
      O => Node1_WL_U4_Maccum_weight_reg_lut(4)
    );
  Node1_WL_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_11_CLK,
      I => Node1_WL_Result_11_1,
      O => Node1_WL_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(11),
      ADR4 => '1',
      ADR1 => Node3_EL_acc_f_in(12),
      O => Node1_WL_U4_Maccum_weight_reg_lut(11)
    );
  Node1_WL_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_10_CLK,
      I => Node1_WL_Result_10_1,
      O => Node1_WL_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y134"
    )
    port map (
      CI => Node1_WL_U4_Maccum_weight_reg_cy_7_Q_21422,
      CYINIT => '0',
      CO(3) => Node1_WL_U4_Maccum_weight_reg_cy_11_Q_21427,
      CO(2) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node1_WL_Result_11_1,
      O(2) => Node1_WL_Result_10_1,
      O(1) => Node1_WL_Result_9_1,
      O(0) => Node1_WL_Result_8_1,
      S(3) => Node1_WL_U4_Maccum_weight_reg_lut(11),
      S(2) => Node1_WL_U4_Maccum_weight_reg_lut(10),
      S(1) => Node1_WL_U4_Maccum_weight_reg_lut(9),
      S(0) => Node1_WL_U4_Maccum_weight_reg_lut(8)
    );
  Node1_WL_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(10),
      ADR4 => '1',
      ADR5 => Node3_EL_acc_f_in(11),
      O => Node1_WL_U4_Maccum_weight_reg_lut(10)
    );
  Node1_WL_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_9_CLK,
      I => Node1_WL_Result_9_1,
      O => Node1_WL_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(9),
      ADR4 => '1',
      ADR0 => Node3_EL_acc_f_in(10),
      O => Node1_WL_U4_Maccum_weight_reg_lut(9)
    );
  Node1_WL_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_8_CLK,
      I => Node1_WL_Result_8_1,
      O => Node1_WL_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y134",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(8),
      ADR4 => '1',
      ADR1 => Node3_EL_acc_f_in(9),
      O => Node1_WL_U4_Maccum_weight_reg_lut(8)
    );
  Node1_WL_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_15_CLK,
      I => Node1_WL_Result_15_1,
      O => Node1_WL_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(15),
      ADR4 => '1',
      ADR1 => Node3_EL_acc_f_in(16),
      O => Node1_WL_U4_Maccum_weight_reg_lut(15)
    );
  Node1_WL_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_14_CLK,
      I => Node1_WL_Result_14_1,
      O => Node1_WL_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y135"
    )
    port map (
      CI => Node1_WL_U4_Maccum_weight_reg_cy_11_Q_21427,
      CYINIT => '0',
      CO(3) => Node1_WL_U4_Maccum_weight_reg_cy_15_Q_21432,
      CO(2) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node1_WL_Result_15_1,
      O(2) => Node1_WL_Result_14_1,
      O(1) => Node1_WL_Result_13_1,
      O(0) => Node1_WL_Result_12_1,
      S(3) => Node1_WL_U4_Maccum_weight_reg_lut(15),
      S(2) => Node1_WL_U4_Maccum_weight_reg_lut(14),
      S(1) => Node1_WL_U4_Maccum_weight_reg_lut(13),
      S(0) => Node1_WL_U4_Maccum_weight_reg_lut(12)
    );
  Node1_WL_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(14),
      ADR4 => '1',
      ADR5 => Node3_EL_acc_f_in(15),
      O => Node1_WL_U4_Maccum_weight_reg_lut(14)
    );
  Node1_WL_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_13_CLK,
      I => Node1_WL_Result_13_1,
      O => Node1_WL_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(13),
      ADR4 => '1',
      ADR0 => Node3_EL_acc_f_in(14),
      O => Node1_WL_U4_Maccum_weight_reg_lut(13)
    );
  Node1_WL_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_12_CLK,
      I => Node1_WL_Result_12_1,
      O => Node1_WL_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y135",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(12),
      ADR4 => '1',
      ADR1 => Node3_EL_acc_f_in(13),
      O => Node1_WL_U4_Maccum_weight_reg_lut(12)
    );
  Node1_WL_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_19_CLK,
      I => Node1_WL_Result_19_1,
      O => Node1_WL_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(19),
      ADR4 => '1',
      ADR0 => Node3_EL_acc_f_in(19),
      O => Node1_WL_U4_Maccum_weight_reg_lut(19)
    );
  Node1_WL_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_18_CLK,
      I => Node1_WL_Result_18_1,
      O => Node1_WL_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X79Y136"
    )
    port map (
      CI => Node1_WL_U4_Maccum_weight_reg_cy_15_Q_21432,
      CYINIT => '0',
      CO(3) => NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node1_WL_Result_19_1,
      O(2) => Node1_WL_Result_18_1,
      O(1) => Node1_WL_Result_17_1,
      O(0) => Node1_WL_Result_16_1,
      S(3) => Node1_WL_U4_Maccum_weight_reg_lut(19),
      S(2) => Node1_WL_U4_Maccum_weight_reg_lut(18),
      S(1) => Node1_WL_U4_Maccum_weight_reg_lut(17),
      S(0) => Node1_WL_U4_Maccum_weight_reg_lut(16)
    );
  Node1_WL_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(18),
      ADR4 => '1',
      ADR0 => Node3_EL_acc_f_in(19),
      O => Node1_WL_U4_Maccum_weight_reg_lut(18)
    );
  Node1_WL_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_17_CLK,
      I => Node1_WL_Result_17_1,
      O => Node1_WL_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U4_weight_reg(17),
      ADR4 => '1',
      ADR0 => Node3_EL_acc_f_in(18),
      O => Node1_WL_U4_Maccum_weight_reg_lut(17)
    );
  Node1_WL_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node1_WL_U4_weight_reg_16_CLK,
      I => Node1_WL_Result_16_1,
      O => Node1_WL_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node1_WL_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X79Y136",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U4_weight_reg(16),
      ADR4 => '1',
      ADR1 => Node3_EL_acc_f_in(17),
      O => Node1_WL_U4_Maccum_weight_reg_lut(16)
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_3_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_3_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_2_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_2_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_1_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_1_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_0_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_0_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y133",
      INIT => X"0F0FF0F0F3E30C1C"
    )
    port map (
      ADR4 => Node3_NL_acc_f_in(3),
      ADR2 => N76_0,
      ADR1 => Node3_ACT_U6_x_addr_1,
      ADR3 => Node3_ACT_U6_x_addr_2,
      ADR5 => Node3_ACT_U6_x_addr_0,
      ADR0 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_6937
    );
  ProtoComp58_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X86Y133"
    )
    port map (
      O => NLW_ProtoComp58_CYINITGND_3_O_UNCONNECTED
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X86Y133"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_21447,
      CO(2) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q,
      O(3) => Node3_ACT_U8_a_19_b_19_add_0_OUT_3_Q,
      O(2) => Node3_ACT_U8_a_19_b_19_add_0_OUT_2_Q,
      O(1) => Node3_ACT_U8_a_19_b_19_add_0_OUT_1_Q,
      O(0) => Node3_ACT_U8_a_19_b_19_add_0_OUT_0_Q,
      S(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_3_Q_6937,
      S(2) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_6951,
      S(1) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_6955,
      S(0) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_6959
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y133",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(2),
      ADR5 => Node3_ACT_in1_14_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_2_Q_6951
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y133",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(1),
      ADR5 => Node3_ACT_in1_1_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_1_Q_6955
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y133",
      INIT => X"33553355333C3333"
    )
    port map (
      ADR0 => N111_0,
      ADR1 => N110,
      ADR5 => Node3_ACT_U6_x_addr_1,
      ADR4 => Node3_ACT_U6_x_addr_2,
      ADR3 => Node3_ACT_U6_x_addr_0,
      ADR2 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_0_Q_6959
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_7_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_7_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_6_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_6_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_5_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_5_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_4_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_4_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y134",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(7),
      ADR5 => Node3_ACT_in1_14_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_6967
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X86Y134"
    )
    port map (
      CI => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_Q_21447,
      CYINIT => '0',
      CO(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_21452,
      CO(2) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q,
      O(3) => Node3_ACT_U8_a_19_b_19_add_0_OUT_7_Q,
      O(2) => Node3_ACT_U8_a_19_b_19_add_0_OUT_6_Q,
      O(1) => Node3_ACT_U8_a_19_b_19_add_0_OUT_5_Q,
      O(0) => Node3_ACT_U8_a_19_b_19_add_0_OUT_4_Q,
      S(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_7_Q_6967,
      S(2) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_6977,
      S(1) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_6985,
      S(0) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_6989
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y134",
      INIT => X"00FFFE0FFF0001F0"
    )
    port map (
      ADR5 => Node3_NL_acc_f_in(6),
      ADR3 => N76_0,
      ADR2 => Node3_ACT_U6_x_addr_1,
      ADR1 => Node3_ACT_U6_x_addr_2,
      ADR4 => Node3_ACT_U6_x_addr_0,
      ADR0 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_6_Q_6977
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y134",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(5),
      ADR5 => Node3_ACT_in1_1_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_5_Q_6985
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y134",
      INIT => X"AABBFFEF55440010"
    )
    port map (
      ADR5 => Node3_NL_acc_f_in(4),
      ADR3 => Node3_ACT_U7_cnt(0),
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR4 => Node3_ACT_U6_x_addr_1,
      ADR0 => Node3_ACT_U6_x_addr_0,
      ADR2 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_4_Q_6989
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_11_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_11_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_10_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_10_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_9_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_9_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_8_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_8_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y135",
      INIT => X"CCDDFFEF33220010"
    )
    port map (
      ADR5 => Node3_NL_acc_f_in(11),
      ADR0 => Node3_ACT_U7_cnt(0),
      ADR3 => Node3_ACT_U7_cnt(1),
      ADR4 => Node3_ACT_U6_x_addr_1,
      ADR1 => Node3_ACT_U6_x_addr_0,
      ADR2 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_6997
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X86Y135"
    )
    port map (
      CI => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_Q_21452,
      CYINIT => '0',
      CO(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_21457,
      CO(2) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q,
      O(3) => Node3_ACT_U8_a_19_b_19_add_0_OUT_11_Q,
      O(2) => Node3_ACT_U8_a_19_b_19_add_0_OUT_10_Q,
      O(1) => Node3_ACT_U8_a_19_b_19_add_0_OUT_9_Q,
      O(0) => Node3_ACT_U8_a_19_b_19_add_0_OUT_8_Q,
      S(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_11_Q_6997,
      S(2) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_7011,
      S(1) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_7019,
      S(0) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_7023
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y135",
      INIT => X"0FF00FF0F00FE1F0"
    )
    port map (
      ADR2 => Node3_NL_acc_f_in(10),
      ADR3 => N76_0,
      ADR4 => Node3_ACT_U6_x_addr_1,
      ADR0 => Node3_ACT_U6_x_addr_2,
      ADR5 => Node3_ACT_U6_x_addr_0,
      ADR1 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_10_Q_7011
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y135",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(9),
      ADR5 => Node3_ACT_in1_1_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_9_Q_7019
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y135",
      INIT => X"0FF00FF0F50AE51A"
    )
    port map (
      ADR3 => Node3_NL_acc_f_in(8),
      ADR2 => N76_0,
      ADR0 => Node3_ACT_U6_x_addr_1,
      ADR4 => Node3_ACT_U6_x_addr_2,
      ADR5 => Node3_ACT_U6_x_addr_0,
      ADR1 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_8_Q_7023
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_15_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_15_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_14_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_14_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_13_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_13_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_12_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_12_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y136",
      INIT => X"6666666666666666"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node3_NL_acc_f_in(15),
      ADR1 => Node3_ACT_in1_10_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_7031
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X86Y136"
    )
    port map (
      CI => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_Q_21457,
      CYINIT => '0',
      CO(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_21463,
      CO(2) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q,
      O(3) => Node3_ACT_U8_a_19_b_19_add_0_OUT_15_Q,
      O(2) => Node3_ACT_U8_a_19_b_19_add_0_OUT_14_Q,
      O(1) => Node3_ACT_U8_a_19_b_19_add_0_OUT_13_Q,
      O(0) => Node3_ACT_U8_a_19_b_19_add_0_OUT_12_Q,
      S(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_15_Q_7031,
      S(2) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_7041,
      S(1) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_7045,
      S(0) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_7049
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y136",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(14),
      ADR1 => Node3_ACT_in1_14_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_14_Q_7041
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y136",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(13),
      ADR2 => Node3_ACT_in1_10_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_13_Q_7045
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y136",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => Node3_NL_acc_f_in(12),
      ADR2 => Node3_ACT_in1_10_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_12_Q_7049
    );
  Node3_ACT_U8_a_19_b_19_add_0_OUT_19_Node3_ACT_U8_a_19_b_19_add_0_OUT_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_19_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_19_0
    );
  Node3_ACT_U8_a_19_b_19_add_0_OUT_19_Node3_ACT_U8_a_19_b_19_add_0_OUT_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_18_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_18_0
    );
  Node3_ACT_U8_a_19_b_19_add_0_OUT_19_Node3_ACT_U8_a_19_b_19_add_0_OUT_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_17_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_17_0
    );
  Node3_ACT_U8_a_19_b_19_add_0_OUT_19_Node3_ACT_U8_a_19_b_19_add_0_OUT_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_a_19_b_19_add_0_OUT_16_Q,
      O => Node3_ACT_U8_a_19_b_19_add_0_OUT_16_0
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y137",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => Node3_NL_acc_f_in(19),
      ADR2 => Node3_ACT_in1_16_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_7052
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X86Y137"
    )
    port map (
      CI => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_Q_21463,
      CYINIT => '0',
      CO(3) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q,
      O(3) => Node3_ACT_U8_a_19_b_19_add_0_OUT_19_Q,
      O(2) => Node3_ACT_U8_a_19_b_19_add_0_OUT_18_Q,
      O(1) => Node3_ACT_U8_a_19_b_19_add_0_OUT_17_Q,
      O(0) => Node3_ACT_U8_a_19_b_19_add_0_OUT_16_Q,
      S(3) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_19_Q_7052,
      S(2) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_7061,
      S(1) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_7065,
      S(0) => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_7069
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y137",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(18),
      ADR2 => Node3_ACT_in1_16_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_18_Q_7061
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y137",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_acc_f_in(17),
      ADR1 => Node3_ACT_in1_16_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_17_Q_7065
    );
  Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X86Y137",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => Node3_NL_acc_f_in(16),
      ADR1 => Node3_ACT_in1_16_Q,
      O => Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_lut_16_Q_7069
    );
  IL2_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_3_CLK,
      I => IL2_Result_3_1,
      O => IL2_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(3),
      ADR5 => '1',
      ADR4 => input2Node2(4),
      O => IL2_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp85_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X59Y134"
    )
    port map (
      O => NLW_ProtoComp85_CYINITGND_1_O_UNCONNECTED
    );
  IL2_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_2_CLK,
      I => IL2_Result_2_1,
      O => IL2_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y134"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL2_U4_Maccum_weight_reg_cy_3_Q_21473,
      CO(2) => NLW_IL2_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => IL2_Result_3_1,
      O(2) => IL2_Result_2_1,
      O(1) => IL2_Result_1_1,
      O(0) => IL2_Result_0_1,
      S(3) => IL2_U4_Maccum_weight_reg_lut(3),
      S(2) => IL2_U4_Maccum_weight_reg_lut(2),
      S(1) => IL2_U4_Maccum_weight_reg_lut(1),
      S(0) => IL2_U4_Maccum_weight_reg_lut(0)
    );
  IL2_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => input2Node2(3),
      O => IL2_U4_Maccum_weight_reg_lut(2)
    );
  IL2_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_1_CLK,
      I => IL2_Result_1_1,
      O => IL2_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(1),
      ADR5 => '1',
      ADR4 => input2Node2(2),
      O => IL2_U4_Maccum_weight_reg_lut(1)
    );
  IL2_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_0_CLK,
      I => IL2_Result_0_1,
      O => IL2_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y134",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(0),
      ADR4 => '1',
      ADR0 => input2Node2(1),
      O => IL2_U4_Maccum_weight_reg_lut(0)
    );
  IL2_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_7_CLK,
      I => IL2_Result_7_1,
      O => IL2_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(7),
      ADR5 => '1',
      ADR4 => input2Node2(8),
      O => IL2_U4_Maccum_weight_reg_lut(7)
    );
  IL2_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_6_CLK,
      I => IL2_Result_6_1,
      O => IL2_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y135"
    )
    port map (
      CI => IL2_U4_Maccum_weight_reg_cy_3_Q_21473,
      CYINIT => '0',
      CO(3) => IL2_U4_Maccum_weight_reg_cy_7_Q_21478,
      CO(2) => NLW_IL2_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => IL2_Result_7_1,
      O(2) => IL2_Result_6_1,
      O(1) => IL2_Result_5_1,
      O(0) => IL2_Result_4_1,
      S(3) => IL2_U4_Maccum_weight_reg_lut(7),
      S(2) => IL2_U4_Maccum_weight_reg_lut(6),
      S(1) => IL2_U4_Maccum_weight_reg_lut(5),
      S(0) => IL2_U4_Maccum_weight_reg_lut(4)
    );
  IL2_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(6),
      ADR4 => '1',
      ADR3 => input2Node2(7),
      O => IL2_U4_Maccum_weight_reg_lut(6)
    );
  IL2_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_5_CLK,
      I => IL2_Result_5_1,
      O => IL2_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(5),
      ADR4 => '1',
      ADR5 => input2Node2(6),
      O => IL2_U4_Maccum_weight_reg_lut(5)
    );
  IL2_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_4_CLK,
      I => IL2_Result_4_1,
      O => IL2_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y135",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => IL2_U4_weight_reg(4),
      ADR4 => '1',
      ADR3 => input2Node2(5),
      O => IL2_U4_Maccum_weight_reg_lut(4)
    );
  IL2_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_11_CLK,
      I => IL2_Result_11_1,
      O => IL2_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(11),
      ADR5 => '1',
      ADR4 => input2Node2(12),
      O => IL2_U4_Maccum_weight_reg_lut(11)
    );
  IL2_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_10_CLK,
      I => IL2_Result_10_1,
      O => IL2_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y136"
    )
    port map (
      CI => IL2_U4_Maccum_weight_reg_cy_7_Q_21478,
      CYINIT => '0',
      CO(3) => IL2_U4_Maccum_weight_reg_cy_11_Q_21483,
      CO(2) => NLW_IL2_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => IL2_Result_11_1,
      O(2) => IL2_Result_10_1,
      O(1) => IL2_Result_9_1,
      O(0) => IL2_Result_8_1,
      S(3) => IL2_U4_Maccum_weight_reg_lut(11),
      S(2) => IL2_U4_Maccum_weight_reg_lut(10),
      S(1) => IL2_U4_Maccum_weight_reg_lut(9),
      S(0) => IL2_U4_Maccum_weight_reg_lut(8)
    );
  IL2_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(10),
      ADR4 => '1',
      ADR3 => input2Node2(11),
      O => IL2_U4_Maccum_weight_reg_lut(10)
    );
  IL2_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_9_CLK,
      I => IL2_Result_9_1,
      O => IL2_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(9),
      ADR4 => '1',
      ADR5 => input2Node2(10),
      O => IL2_U4_Maccum_weight_reg_lut(9)
    );
  IL2_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_8_CLK,
      I => IL2_Result_8_1,
      O => IL2_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y136",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(8),
      ADR5 => '1',
      ADR4 => input2Node2(9),
      O => IL2_U4_Maccum_weight_reg_lut(8)
    );
  IL2_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_15_CLK,
      I => IL2_Result_15_1,
      O => IL2_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(15),
      ADR5 => '1',
      ADR4 => input2Node2(16),
      O => IL2_U4_Maccum_weight_reg_lut(15)
    );
  IL2_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_14_CLK,
      I => IL2_Result_14_1,
      O => IL2_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y137"
    )
    port map (
      CI => IL2_U4_Maccum_weight_reg_cy_11_Q_21483,
      CYINIT => '0',
      CO(3) => IL2_U4_Maccum_weight_reg_cy_15_Q_21488,
      CO(2) => NLW_IL2_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => IL2_Result_15_1,
      O(2) => IL2_Result_14_1,
      O(1) => IL2_Result_13_1,
      O(0) => IL2_Result_12_1,
      S(3) => IL2_U4_Maccum_weight_reg_lut(15),
      S(2) => IL2_U4_Maccum_weight_reg_lut(14),
      S(1) => IL2_U4_Maccum_weight_reg_lut(13),
      S(0) => IL2_U4_Maccum_weight_reg_lut(12)
    );
  IL2_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(14),
      ADR4 => '1',
      ADR3 => input2Node2(15),
      O => IL2_U4_Maccum_weight_reg_lut(14)
    );
  IL2_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_13_CLK,
      I => IL2_Result_13_1,
      O => IL2_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(13),
      ADR4 => '1',
      ADR5 => input2Node2(14),
      O => IL2_U4_Maccum_weight_reg_lut(13)
    );
  IL2_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_12_CLK,
      I => IL2_Result_12_1,
      O => IL2_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y137",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(12),
      ADR5 => '1',
      ADR4 => input2Node2(13),
      O => IL2_U4_Maccum_weight_reg_lut(12)
    );
  IL2_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_19_CLK,
      I => IL2_Result_19_1,
      O => IL2_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(19),
      ADR5 => '1',
      ADR4 => input2Node2(19),
      O => IL2_U4_Maccum_weight_reg_lut(19)
    );
  IL2_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_18_CLK,
      I => IL2_Result_18_1,
      O => IL2_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y138"
    )
    port map (
      CI => IL2_U4_Maccum_weight_reg_cy_15_Q_21488,
      CYINIT => '0',
      CO(3) => NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_IL2_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => IL2_Result_19_1,
      O(2) => IL2_Result_18_1,
      O(1) => IL2_Result_17_1,
      O(0) => IL2_Result_16_1,
      S(3) => IL2_U4_Maccum_weight_reg_lut(19),
      S(2) => IL2_U4_Maccum_weight_reg_lut(18),
      S(1) => IL2_U4_Maccum_weight_reg_lut(17),
      S(0) => IL2_U4_Maccum_weight_reg_lut(16)
    );
  IL2_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(18),
      ADR5 => '1',
      ADR4 => input2Node2(19),
      O => IL2_U4_Maccum_weight_reg_lut(18)
    );
  IL2_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_17_CLK,
      I => IL2_Result_17_1,
      O => IL2_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U4_weight_reg(17),
      ADR4 => '1',
      ADR5 => input2Node2(18),
      O => IL2_U4_Maccum_weight_reg_lut(17)
    );
  IL2_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL2_U4_weight_reg_16_CLK,
      I => IL2_Result_16_1,
      O => IL2_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  IL2_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X59Y138",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U4_weight_reg(16),
      ADR5 => '1',
      ADR4 => input2Node2(17),
      O => IL2_U4_Maccum_weight_reg_lut(16)
    );
  ERROR_err_val_3 : X_SFF
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_3_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_3_Q,
      O => ERROR_err_val(3),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => X"F0F0F0F00F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => uart_cval_3_IBUF_21499,
      ADR5 => Node1_NL_acc_b_in(3),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_3_Q_7213
    );
  ProtoComp89_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X57Y107"
    )
    port map (
      O => NLW_ProtoComp89_CYINITVCC_O_UNCONNECTED
    );
  ERROR_err_val_2 : X_SFF
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_2_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_2_Q,
      O => ERROR_err_val(2),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y107"
    )
    port map (
      CI => '0',
      CYINIT => '1',
      CO(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_Q_21498,
      CO(2) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_0_Q,
      O(3) => ERROR_c_val_19_rslt_19_sub_1_OUT_3_Q,
      O(2) => ERROR_c_val_19_rslt_19_sub_1_OUT_2_Q,
      O(1) => ERROR_c_val_19_rslt_19_sub_1_OUT_1_Q,
      O(0) => ERROR_c_val_19_rslt_19_sub_1_OUT_0_Q,
      S(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_3_Q_7213,
      S(2) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_2_Q_7226,
      S(1) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_1_Q_7231,
      S(0) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_0_Q_7236
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => X"F0F00F0FF0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => uart_cval_2_IBUF_21496,
      ADR4 => Node1_NL_acc_b_in(2),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_2_Q_7226
    );
  ERROR_err_val_1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_1_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_1_Q,
      O => ERROR_err_val(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => X"AA55AA55AA55AA55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => uart_cval_1_IBUF_21495,
      ADR3 => Node1_NL_acc_b_in(1),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_1_Q_7231
    );
  ERROR_err_val_0 : X_SFF
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_0_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_0_Q,
      O => ERROR_err_val(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y107",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => uart_cval_0_IBUF_21494,
      ADR1 => Node1_NL_acc_b_in(0),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_0_Q_7236
    );
  ERROR_err_val_7 : X_SFF
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_7_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_7_Q,
      O => ERROR_err_val(7),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => uart_cval_7_IBUF_21504,
      ADR4 => Node1_NL_acc_b_in(7),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_7_Q_7242
    );
  ERROR_err_val_6 : X_SFF
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_6_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_6_Q,
      O => ERROR_err_val(6),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y108"
    )
    port map (
      CI => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_Q_21498,
      CYINIT => '0',
      CO(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_Q_21503,
      CO(2) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_0_Q,
      O(3) => ERROR_c_val_19_rslt_19_sub_1_OUT_7_Q,
      O(2) => ERROR_c_val_19_rslt_19_sub_1_OUT_6_Q,
      O(1) => ERROR_c_val_19_rslt_19_sub_1_OUT_5_Q,
      O(0) => ERROR_c_val_19_rslt_19_sub_1_OUT_4_Q,
      S(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_7_Q_7242,
      S(2) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_6_Q_7255,
      S(1) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_5_Q_7260,
      S(0) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_4_Q_7265
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => X"F0F00F0FF0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => uart_cval_6_IBUF_21502,
      ADR4 => Node1_NL_acc_b_in(6),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_6_Q_7255
    );
  ERROR_err_val_5 : X_SFF
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_5_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_5_Q,
      O => ERROR_err_val(5),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => uart_cval_5_IBUF_21501,
      ADR3 => Node1_NL_acc_b_in(5),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_5_Q_7260
    );
  ERROR_err_val_4 : X_SFF
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_4_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_4_Q,
      O => ERROR_err_val(4),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y108",
      INIT => X"CCCCCCCC33333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => uart_cval_4_IBUF_21500,
      ADR1 => Node1_NL_acc_b_in(4),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_4_Q_7265
    );
  ERROR_err_val_11 : X_SFF
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_11_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_11_Q,
      O => ERROR_err_val(11),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => uart_cval_11_IBUF_21509,
      ADR5 => Node1_NL_acc_b_in(11),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_11_Q_7271
    );
  ERROR_err_val_10 : X_SFF
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_10_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_10_Q,
      O => ERROR_err_val(10),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y109"
    )
    port map (
      CI => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_Q_21503,
      CYINIT => '0',
      CO(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_Q_21508,
      CO(2) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_0_Q,
      O(3) => ERROR_c_val_19_rslt_19_sub_1_OUT_11_Q,
      O(2) => ERROR_c_val_19_rslt_19_sub_1_OUT_10_Q,
      O(1) => ERROR_c_val_19_rslt_19_sub_1_OUT_9_Q,
      O(0) => ERROR_c_val_19_rslt_19_sub_1_OUT_8_Q,
      S(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_11_Q_7271,
      S(2) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_10_Q_7284,
      S(1) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_9_Q_7289,
      S(0) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_8_Q_7294
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => uart_cval_10_IBUF_21507,
      ADR4 => Node1_NL_acc_b_in(10),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_10_Q_7284
    );
  ERROR_err_val_9 : X_SFF
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_9_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_9_Q,
      O => ERROR_err_val(9),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => X"AAAAAAAA55555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => uart_cval_9_IBUF_21506,
      ADR0 => Node1_NL_acc_b_in(9),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_9_Q_7289
    );
  ERROR_err_val_8 : X_SFF
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_8_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_8_Q,
      O => ERROR_err_val(8),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y109",
      INIT => X"CCCCCCCC33333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => uart_cval_8_IBUF_21505,
      ADR5 => Node1_NL_acc_b_in(8),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_8_Q_7294
    );
  ERROR_err_val_15 : X_SFF
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_15_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_15_Q,
      O => ERROR_err_val(15),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => uart_cval_15_IBUF_21514,
      ADR4 => Node1_NL_acc_b_in(15),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_15_Q_7300
    );
  ERROR_err_val_14 : X_SFF
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_14_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_14_Q,
      O => ERROR_err_val(14),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y110"
    )
    port map (
      CI => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_Q_21508,
      CYINIT => '0',
      CO(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_Q_21513,
      CO(2) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_0_Q,
      O(3) => ERROR_c_val_19_rslt_19_sub_1_OUT_15_Q,
      O(2) => ERROR_c_val_19_rslt_19_sub_1_OUT_14_Q,
      O(1) => ERROR_c_val_19_rslt_19_sub_1_OUT_13_Q,
      O(0) => ERROR_c_val_19_rslt_19_sub_1_OUT_12_Q,
      S(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_15_Q_7300,
      S(2) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_14_Q_7313,
      S(1) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_13_Q_7318,
      S(0) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_12_Q_7323
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => X"F0F00F0FF0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => uart_cval_14_IBUF_21512,
      ADR4 => Node1_NL_acc_b_in(14),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_14_Q_7313
    );
  ERROR_err_val_13 : X_SFF
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_13_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_13_Q,
      O => ERROR_err_val(13),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => uart_cval_13_IBUF_21511,
      ADR4 => Node1_NL_acc_b_in(13),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_13_Q_7318
    );
  ERROR_err_val_12 : X_SFF
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_12_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_12_Q,
      O => ERROR_err_val(12),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y110",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => uart_cval_12_IBUF_21510,
      ADR5 => Node1_NL_acc_b_in(12),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_12_Q_7323
    );
  ERROR_err_val_19 : X_SFF
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_19_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_19_Q,
      O => ERROR_err_val(19),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => uart_cval_19_IBUF_21518,
      ADR3 => Node1_NL_acc_b_in(19),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_19_Q_7328
    );
  ERROR_err_val_18 : X_SFF
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_18_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_18_Q,
      O => ERROR_err_val(18),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y111"
    )
    port map (
      CI => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_Q_21513,
      CYINIT => '0',
      CO(3) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_0_Q,
      O(3) => ERROR_c_val_19_rslt_19_sub_1_OUT_19_Q,
      O(2) => ERROR_c_val_19_rslt_19_sub_1_OUT_18_Q,
      O(1) => ERROR_c_val_19_rslt_19_sub_1_OUT_17_Q,
      O(0) => ERROR_c_val_19_rslt_19_sub_1_OUT_16_Q,
      S(3) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_19_Q_7328,
      S(2) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_18_Q_7340,
      S(1) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_17_Q_7345,
      S(0) => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_16_Q_7350
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => X"AA55AA55AA55AA55"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => uart_cval_18_IBUF_21517,
      ADR0 => Node1_NL_acc_b_in(18),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_18_Q_7340
    );
  ERROR_err_val_17 : X_SFF
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_17_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_17_Q,
      O => ERROR_err_val(17),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => uart_cval_17_IBUF_21516,
      ADR4 => Node1_NL_acc_b_in(17),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_17_Q_7345
    );
  ERROR_err_val_16 : X_SFF
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => '0'
    )
    port map (
      CE => n0047(0),
      CLK => NlwBufferSignal_ERROR_err_val_16_CLK,
      I => ERROR_c_val_19_rslt_19_sub_1_OUT_16_Q,
      O => ERROR_err_val(16),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X57Y111",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => uart_cval_16_IBUF_21515,
      ADR5 => Node1_NL_acc_b_in(16),
      O => ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_lut_16_Q_7350
    );
  IL1_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_3_CLK,
      I => IL1_Result_3_1,
      O => IL1_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL1_U4_weight_reg(3),
      ADR5 => '1',
      ADR4 => input1Node1(4),
      O => IL1_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp82_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X76Y130"
    )
    port map (
      O => NLW_ProtoComp82_CYINITGND_1_O_UNCONNECTED
    );
  IL1_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_2_CLK,
      I => IL1_Result_2_1,
      O => IL1_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y130"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL1_U4_Maccum_weight_reg_cy_3_Q_21522,
      CO(2) => NLW_IL1_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => IL1_Result_3_1,
      O(2) => IL1_Result_2_1,
      O(1) => IL1_Result_1_1,
      O(0) => IL1_Result_0_1,
      S(3) => IL1_U4_Maccum_weight_reg_lut(3),
      S(2) => IL1_U4_Maccum_weight_reg_lut(2),
      S(1) => IL1_U4_Maccum_weight_reg_lut(1),
      S(0) => IL1_U4_Maccum_weight_reg_lut(0)
    );
  IL1_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => input1Node1(3),
      O => IL1_U4_Maccum_weight_reg_lut(2)
    );
  IL1_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_1_CLK,
      I => IL1_Result_1_1,
      O => IL1_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(1),
      ADR5 => '1',
      ADR4 => input1Node1(2),
      O => IL1_U4_Maccum_weight_reg_lut(1)
    );
  IL1_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_0_CLK,
      I => IL1_Result_0_1,
      O => IL1_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y130",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => IL1_U4_weight_reg(0),
      ADR4 => '1',
      ADR1 => input1Node1(1),
      O => IL1_U4_Maccum_weight_reg_lut(0)
    );
  IL1_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_7_CLK,
      I => IL1_Result_7_1,
      O => IL1_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => IL1_U4_weight_reg(7),
      ADR4 => '1',
      ADR3 => input1Node1(8),
      O => IL1_U4_Maccum_weight_reg_lut(7)
    );
  IL1_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_6_CLK,
      I => IL1_Result_6_1,
      O => IL1_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y131"
    )
    port map (
      CI => IL1_U4_Maccum_weight_reg_cy_3_Q_21522,
      CYINIT => '0',
      CO(3) => IL1_U4_Maccum_weight_reg_cy_7_Q_21527,
      CO(2) => NLW_IL1_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => IL1_Result_7_1,
      O(2) => IL1_Result_6_1,
      O(1) => IL1_Result_5_1,
      O(0) => IL1_Result_4_1,
      S(3) => IL1_U4_Maccum_weight_reg_lut(7),
      S(2) => IL1_U4_Maccum_weight_reg_lut(6),
      S(1) => IL1_U4_Maccum_weight_reg_lut(5),
      S(0) => IL1_U4_Maccum_weight_reg_lut(4)
    );
  IL1_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(6),
      ADR4 => '1',
      ADR0 => input1Node1(7),
      O => IL1_U4_Maccum_weight_reg_lut(6)
    );
  IL1_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_5_CLK,
      I => IL1_Result_5_1,
      O => IL1_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(5),
      ADR5 => '1',
      ADR4 => input1Node1(6),
      O => IL1_U4_Maccum_weight_reg_lut(5)
    );
  IL1_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_4_CLK,
      I => IL1_Result_4_1,
      O => IL1_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y131",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => IL1_U4_weight_reg(4),
      ADR4 => '1',
      ADR1 => input1Node1(5),
      O => IL1_U4_Maccum_weight_reg_lut(4)
    );
  IL1_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_11_CLK,
      I => IL1_Result_11_1,
      O => IL1_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => IL1_U4_weight_reg(11),
      ADR4 => '1',
      ADR3 => input1Node1(12),
      O => IL1_U4_Maccum_weight_reg_lut(11)
    );
  IL1_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_10_CLK,
      I => IL1_Result_10_1,
      O => IL1_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y132"
    )
    port map (
      CI => IL1_U4_Maccum_weight_reg_cy_7_Q_21527,
      CYINIT => '0',
      CO(3) => IL1_U4_Maccum_weight_reg_cy_11_Q_21532,
      CO(2) => NLW_IL1_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => IL1_Result_11_1,
      O(2) => IL1_Result_10_1,
      O(1) => IL1_Result_9_1,
      O(0) => IL1_Result_8_1,
      S(3) => IL1_U4_Maccum_weight_reg_lut(11),
      S(2) => IL1_U4_Maccum_weight_reg_lut(10),
      S(1) => IL1_U4_Maccum_weight_reg_lut(9),
      S(0) => IL1_U4_Maccum_weight_reg_lut(8)
    );
  IL1_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(10),
      ADR5 => '1',
      ADR4 => input1Node1(11),
      O => IL1_U4_Maccum_weight_reg_lut(10)
    );
  IL1_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_9_CLK,
      I => IL1_Result_9_1,
      O => IL1_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(9),
      ADR5 => '1',
      ADR4 => input1Node1(10),
      O => IL1_U4_Maccum_weight_reg_lut(9)
    );
  IL1_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_8_CLK,
      I => IL1_Result_8_1,
      O => IL1_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y132",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL1_U4_weight_reg(8),
      ADR4 => '1',
      ADR0 => input1Node1(9),
      O => IL1_U4_Maccum_weight_reg_lut(8)
    );
  IL1_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_15_CLK,
      I => IL1_Result_15_1,
      O => IL1_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => IL1_U4_weight_reg(15),
      ADR4 => '1',
      ADR3 => input1Node1(16),
      O => IL1_U4_Maccum_weight_reg_lut(15)
    );
  IL1_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_14_CLK,
      I => IL1_Result_14_1,
      O => IL1_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y133"
    )
    port map (
      CI => IL1_U4_Maccum_weight_reg_cy_11_Q_21532,
      CYINIT => '0',
      CO(3) => IL1_U4_Maccum_weight_reg_cy_15_Q_21537,
      CO(2) => NLW_IL1_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => IL1_Result_15_1,
      O(2) => IL1_Result_14_1,
      O(1) => IL1_Result_13_1,
      O(0) => IL1_Result_12_1,
      S(3) => IL1_U4_Maccum_weight_reg_lut(15),
      S(2) => IL1_U4_Maccum_weight_reg_lut(14),
      S(1) => IL1_U4_Maccum_weight_reg_lut(13),
      S(0) => IL1_U4_Maccum_weight_reg_lut(12)
    );
  IL1_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(14),
      ADR5 => '1',
      ADR4 => input1Node1(15),
      O => IL1_U4_Maccum_weight_reg_lut(14)
    );
  IL1_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_13_CLK,
      I => IL1_Result_13_1,
      O => IL1_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => IL1_U4_weight_reg(13),
      ADR4 => '1',
      ADR2 => input1Node1(14),
      O => IL1_U4_Maccum_weight_reg_lut(13)
    );
  IL1_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_12_CLK,
      I => IL1_Result_12_1,
      O => IL1_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y133",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => IL1_U4_weight_reg(12),
      ADR4 => '1',
      ADR1 => input1Node1(13),
      O => IL1_U4_Maccum_weight_reg_lut(12)
    );
  IL1_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_19_CLK,
      I => IL1_Result_19_1,
      O => IL1_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL1_U4_weight_reg(19),
      ADR5 => '1',
      ADR4 => input1Node1(19),
      O => IL1_U4_Maccum_weight_reg_lut(19)
    );
  IL1_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_18_CLK,
      I => IL1_Result_18_1,
      O => IL1_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X76Y134"
    )
    port map (
      CI => IL1_U4_Maccum_weight_reg_cy_15_Q_21537,
      CYINIT => '0',
      CO(3) => NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_IL1_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => IL1_Result_19_1,
      O(2) => IL1_Result_18_1,
      O(1) => IL1_Result_17_1,
      O(0) => IL1_Result_16_1,
      S(3) => IL1_U4_Maccum_weight_reg_lut(19),
      S(2) => IL1_U4_Maccum_weight_reg_lut(18),
      S(1) => IL1_U4_Maccum_weight_reg_lut(17),
      S(0) => IL1_U4_Maccum_weight_reg_lut(16)
    );
  IL1_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(18),
      ADR5 => '1',
      ADR4 => input1Node1(19),
      O => IL1_U4_Maccum_weight_reg_lut(18)
    );
  IL1_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_17_CLK,
      I => IL1_Result_17_1,
      O => IL1_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL1_U4_weight_reg(17),
      ADR5 => '1',
      ADR4 => input1Node1(18),
      O => IL1_U4_Maccum_weight_reg_lut(17)
    );
  IL1_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_IL1_U4_weight_reg_16_CLK,
      I => IL1_Result_16_1,
      O => IL1_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  IL1_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X76Y134",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => IL1_U4_weight_reg(16),
      ADR4 => '1',
      ADR1 => input1Node1(17),
      O => IL1_U4_Maccum_weight_reg_lut(16)
    );
  Node1_NL_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_3_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node1_NL_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(3),
      ADR1 => Node1_NL_acc_f_in(3),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_7492
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(3),
      ADR1 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp40_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X68Y112"
    )
    port map (
      O => NLW_ProtoComp40_CYINITGND_5_O_UNCONNECTED
    );
  Node1_NL_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_2_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node1_NL_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y112"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21547,
      CO(2) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_7492,
      S(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_7507,
      S(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_7514,
      S(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_7521
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(2),
      ADR2 => Node1_NL_acc_f_in(2),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_7507
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(2),
      ADR2 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node1_NL_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_1_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node1_NL_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(1),
      ADR2 => Node1_NL_acc_f_in(1),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_7514
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(1),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node1_NL_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_0_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node1_NL_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(0),
      ADR1 => Node1_NL_acc_f_in(0),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_7521
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y112",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(0),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node1_NL_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_7_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node1_NL_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(7),
      ADR3 => Node1_NL_acc_f_in(7),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_7532
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(7),
      ADR3 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node1_NL_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_6_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node1_NL_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y113"
    )
    port map (
      CI => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21547,
      CYINIT => '0',
      CO(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21552,
      CO(2) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_7532,
      S(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_7547,
      S(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_7554,
      S(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_7561
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"0003000C0003000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(6),
      ADR4 => Node1_NL_acc_f_in(6),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_7547
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(6),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node1_NL_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_5_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node1_NL_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"0014001400140014"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(5),
      ADR2 => Node1_NL_acc_f_in(5),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_7554
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(5),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node1_NL_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_4_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node1_NL_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(4),
      ADR0 => Node1_NL_acc_f_in(4),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_7561
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y113",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(4),
      ADR3 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node1_NL_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_11_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node1_NL_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(11),
      ADR3 => Node1_NL_acc_f_in(11),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_7572
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(11),
      ADR3 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node1_NL_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_10_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node1_NL_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y114"
    )
    port map (
      CI => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21552,
      CYINIT => '0',
      CO(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21557,
      CO(2) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_7572,
      S(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_7587,
      S(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_7594,
      S(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_7601
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(10),
      ADR2 => Node1_NL_acc_f_in(10),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_7587
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(10),
      ADR2 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node1_NL_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_9_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node1_NL_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(9),
      ADR4 => Node1_NL_acc_f_in(9),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_7594
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(9),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node1_NL_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_8_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node1_NL_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(8),
      ADR3 => Node1_NL_acc_f_in(8),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_7601
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y114",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(8),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node1_NL_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_15_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node1_NL_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(15),
      ADR3 => Node1_NL_acc_f_in(15),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_7612
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(15),
      ADR3 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node1_NL_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_14_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node1_NL_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y115"
    )
    port map (
      CI => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21557,
      CYINIT => '0',
      CO(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21562,
      CO(2) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_7612,
      S(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_7627,
      S(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_7634,
      S(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_7641
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"0000112200001122"
    )
    port map (
      ADR2 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node1_NL_U2_cnt(14),
      ADR3 => Node1_NL_acc_f_in(14),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_7627
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"00002222"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR0 => Node1_NL_U2_cnt(14),
      ADR2 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node1_NL_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_13_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node1_NL_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(13),
      ADR4 => Node1_NL_acc_f_in(13),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_7634
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(13),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node1_NL_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_12_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node1_NL_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"0000033000000330"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(12),
      ADR3 => Node1_NL_acc_f_in(12),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_7641
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y115",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(12),
      ADR3 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node1_NL_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_19_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node1_NL_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => X"0000000000005A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => CU_u_0,
      ADR2 => Node1_NL_U2_cnt(19),
      ADR4 => reset_IBUF_19597,
      ADR0 => Node1_NL_acc_f_in(19),
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_7652
    );
  Node1_NL_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_18_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node1_NL_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X68Y116"
    )
    port map (
      CI => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21562,
      CYINIT => '0',
      CO(3) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_7652,
      S(2) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_7665,
      S(1) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_7672,
      S(0) => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_7679
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => X"0000114400001144"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(18),
      ADR3 => Node1_NL_acc_f_in(18),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_7665
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => X"00004444"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(18),
      ADR3 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node1_NL_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_17_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node1_NL_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(17),
      ADR4 => Node1_NL_acc_f_in(17),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_7672
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node1_NL_U2_cnt(17),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node1_NL_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node1_NL_U2_cnt_16_CLK,
      I => Node1_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node1_NL_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(16),
      ADR3 => Node1_NL_acc_f_in(16),
      ADR5 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_7679
    );
  Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X68Y116",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_NL_U2_cnt(16),
      ADR4 => '1',
      O => Node1_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node3_WL_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_3_CLK,
      I => Node3_WL_Result_3_1,
      O => Node3_WL_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(3),
      ADR4 => '1',
      ADR1 => n3_n1_y(4),
      O => Node3_WL_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp82_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X55Y131"
    )
    port map (
      O => NLW_ProtoComp82_CYINITGND_2_O_UNCONNECTED
    );
  Node3_WL_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_2_CLK,
      I => Node3_WL_Result_2_1,
      O => Node3_WL_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y131"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_WL_U4_Maccum_weight_reg_cy_3_Q_21571,
      CO(2) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node3_WL_Result_3_1,
      O(2) => Node3_WL_Result_2_1,
      O(1) => Node3_WL_Result_1_1,
      O(0) => Node3_WL_Result_0_1,
      S(3) => Node3_WL_U4_Maccum_weight_reg_lut(3),
      S(2) => Node3_WL_U4_Maccum_weight_reg_lut(2),
      S(1) => Node3_WL_U4_Maccum_weight_reg_lut(1),
      S(0) => Node3_WL_U4_Maccum_weight_reg_lut(0)
    );
  Node3_WL_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => n3_n1_y(3),
      O => Node3_WL_U4_Maccum_weight_reg_lut(2)
    );
  Node3_WL_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_1_CLK,
      I => Node3_WL_Result_1_1,
      O => Node3_WL_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U4_weight_reg(1),
      ADR4 => '1',
      ADR0 => n3_n1_y(2),
      O => Node3_WL_U4_Maccum_weight_reg_lut(1)
    );
  Node3_WL_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_0_CLK,
      I => Node3_WL_Result_0_1,
      O => Node3_WL_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y131",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(0),
      ADR5 => '1',
      ADR4 => n3_n1_y(1),
      O => Node3_WL_U4_Maccum_weight_reg_lut(0)
    );
  Node3_WL_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_7_CLK,
      I => Node3_WL_Result_7_1,
      O => Node3_WL_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(7),
      ADR5 => '1',
      ADR4 => n3_n1_y(8),
      O => Node3_WL_U4_Maccum_weight_reg_lut(7)
    );
  Node3_WL_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_6_CLK,
      I => Node3_WL_Result_6_1,
      O => Node3_WL_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y132"
    )
    port map (
      CI => Node3_WL_U4_Maccum_weight_reg_cy_3_Q_21571,
      CYINIT => '0',
      CO(3) => Node3_WL_U4_Maccum_weight_reg_cy_7_Q_21576,
      CO(2) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node3_WL_Result_7_1,
      O(2) => Node3_WL_Result_6_1,
      O(1) => Node3_WL_Result_5_1,
      O(0) => Node3_WL_Result_4_1,
      S(3) => Node3_WL_U4_Maccum_weight_reg_lut(7),
      S(2) => Node3_WL_U4_Maccum_weight_reg_lut(6),
      S(1) => Node3_WL_U4_Maccum_weight_reg_lut(5),
      S(0) => Node3_WL_U4_Maccum_weight_reg_lut(4)
    );
  Node3_WL_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U4_weight_reg(6),
      ADR4 => '1',
      ADR3 => n3_n1_y(7),
      O => Node3_WL_U4_Maccum_weight_reg_lut(6)
    );
  Node3_WL_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_5_CLK,
      I => Node3_WL_Result_5_1,
      O => Node3_WL_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node3_WL_U4_weight_reg(5),
      ADR4 => '1',
      ADR2 => n3_n1_y(6),
      O => Node3_WL_U4_Maccum_weight_reg_lut(5)
    );
  Node3_WL_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_4_CLK,
      I => Node3_WL_Result_4_1,
      O => Node3_WL_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y132",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(4),
      ADR5 => '1',
      ADR4 => n3_n1_y(5),
      O => Node3_WL_U4_Maccum_weight_reg_lut(4)
    );
  Node3_WL_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_11_CLK,
      I => Node3_WL_Result_11_1,
      O => Node3_WL_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(11),
      ADR5 => '1',
      ADR4 => n3_n1_y(12),
      O => Node3_WL_U4_Maccum_weight_reg_lut(11)
    );
  Node3_WL_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_10_CLK,
      I => Node3_WL_Result_10_1,
      O => Node3_WL_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y133"
    )
    port map (
      CI => Node3_WL_U4_Maccum_weight_reg_cy_7_Q_21576,
      CYINIT => '0',
      CO(3) => Node3_WL_U4_Maccum_weight_reg_cy_11_Q_21581,
      CO(2) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node3_WL_Result_11_1,
      O(2) => Node3_WL_Result_10_1,
      O(1) => Node3_WL_Result_9_1,
      O(0) => Node3_WL_Result_8_1,
      S(3) => Node3_WL_U4_Maccum_weight_reg_lut(11),
      S(2) => Node3_WL_U4_Maccum_weight_reg_lut(10),
      S(1) => Node3_WL_U4_Maccum_weight_reg_lut(9),
      S(0) => Node3_WL_U4_Maccum_weight_reg_lut(8)
    );
  Node3_WL_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U4_weight_reg(10),
      ADR4 => '1',
      ADR3 => n3_n1_y(11),
      O => Node3_WL_U4_Maccum_weight_reg_lut(10)
    );
  Node3_WL_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_9_CLK,
      I => Node3_WL_Result_9_1,
      O => Node3_WL_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node3_WL_U4_weight_reg(9),
      ADR4 => '1',
      ADR2 => n3_n1_y(10),
      O => Node3_WL_U4_Maccum_weight_reg_lut(9)
    );
  Node3_WL_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_8_CLK,
      I => Node3_WL_Result_8_1,
      O => Node3_WL_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y133",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(8),
      ADR5 => '1',
      ADR4 => n3_n1_y(9),
      O => Node3_WL_U4_Maccum_weight_reg_lut(8)
    );
  Node3_WL_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_15_CLK,
      I => Node3_WL_Result_15_1,
      O => Node3_WL_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(15),
      ADR5 => '1',
      ADR4 => n3_n1_y(16),
      O => Node3_WL_U4_Maccum_weight_reg_lut(15)
    );
  Node3_WL_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_14_CLK,
      I => Node3_WL_Result_14_1,
      O => Node3_WL_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y134"
    )
    port map (
      CI => Node3_WL_U4_Maccum_weight_reg_cy_11_Q_21581,
      CYINIT => '0',
      CO(3) => Node3_WL_U4_Maccum_weight_reg_cy_15_Q_21586,
      CO(2) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node3_WL_Result_15_1,
      O(2) => Node3_WL_Result_14_1,
      O(1) => Node3_WL_Result_13_1,
      O(0) => Node3_WL_Result_12_1,
      S(3) => Node3_WL_U4_Maccum_weight_reg_lut(15),
      S(2) => Node3_WL_U4_Maccum_weight_reg_lut(14),
      S(1) => Node3_WL_U4_Maccum_weight_reg_lut(13),
      S(0) => Node3_WL_U4_Maccum_weight_reg_lut(12)
    );
  Node3_WL_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U4_weight_reg(14),
      ADR4 => '1',
      ADR5 => n3_n1_y(15),
      O => Node3_WL_U4_Maccum_weight_reg_lut(14)
    );
  Node3_WL_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_13_CLK,
      I => Node3_WL_Result_13_1,
      O => Node3_WL_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U4_weight_reg(13),
      ADR4 => '1',
      ADR0 => n3_n1_y(14),
      O => Node3_WL_U4_Maccum_weight_reg_lut(13)
    );
  Node3_WL_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_12_CLK,
      I => Node3_WL_Result_12_1,
      O => Node3_WL_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y134",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(12),
      ADR5 => '1',
      ADR4 => n3_n1_y(13),
      O => Node3_WL_U4_Maccum_weight_reg_lut(12)
    );
  Node3_WL_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_19_CLK,
      I => Node3_WL_Result_19_1,
      O => Node3_WL_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(19),
      ADR4 => '1',
      ADR5 => n3_n1_y(19),
      O => Node3_WL_U4_Maccum_weight_reg_lut(19)
    );
  Node3_WL_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_18_CLK,
      I => Node3_WL_Result_18_1,
      O => Node3_WL_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X55Y135"
    )
    port map (
      CI => Node3_WL_U4_Maccum_weight_reg_cy_15_Q_21586,
      CYINIT => '0',
      CO(3) => NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node3_WL_Result_19_1,
      O(2) => Node3_WL_Result_18_1,
      O(1) => Node3_WL_Result_17_1,
      O(0) => Node3_WL_Result_16_1,
      S(3) => Node3_WL_U4_Maccum_weight_reg_lut(19),
      S(2) => Node3_WL_U4_Maccum_weight_reg_lut(18),
      S(1) => Node3_WL_U4_Maccum_weight_reg_lut(17),
      S(0) => Node3_WL_U4_Maccum_weight_reg_lut(16)
    );
  Node3_WL_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_WL_U4_weight_reg(18),
      ADR4 => '1',
      ADR5 => n3_n1_y(19),
      O => Node3_WL_U4_Maccum_weight_reg_lut(18)
    );
  Node3_WL_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_17_CLK,
      I => Node3_WL_Result_17_1,
      O => Node3_WL_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => Node3_WL_U4_weight_reg(17),
      ADR4 => '1',
      ADR2 => n3_n1_y(18),
      O => Node3_WL_U4_Maccum_weight_reg_lut(17)
    );
  Node3_WL_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node3_WL_U4_weight_reg_16_CLK,
      I => Node3_WL_Result_16_1,
      O => Node3_WL_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node3_WL_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X55Y135",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_WL_U4_weight_reg(16),
      ADR5 => '1',
      ADR4 => n3_n1_y(17),
      O => Node3_WL_U4_Maccum_weight_reg_lut(16)
    );
  Node1_NL_U1_U1_blk00000001_sig00000092_Node1_NL_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000059,
      O => Node1_NL_U1_U1_blk00000001_sig00000059_0
    );
  Node1_NL_U1_U1_blk00000001_sig00000092_Node1_NL_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000058,
      O => Node1_NL_U1_U1_blk00000001_sig00000058_0
    );
  Node1_NL_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node1_NL_mult_w_in(2),
      ADR2 => Node1_NL_mult_in(1),
      ADR4 => Node1_NL_mult_w_in(3),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000007e
    );
  Node1_NL_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_NL_mult_w_in(2),
      ADR2 => Node1_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X77Y108"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_5_O_UNCONNECTED
    );
  Node1_NL_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y108"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_NL_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node1_NL_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node1_NL_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node1_NL_U1_U1_blk00000001_sig000000aa,
      O(3) => Node1_NL_U1_U1_blk00000001_sig00000059,
      O(2) => Node1_NL_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node1_NL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node1_NL_U1_U1_blk00000001_sig0000007e,
      S(2) => Node1_NL_U1_U1_blk00000001_sig0000007f,
      S(1) => Node1_NL_U1_U1_blk00000001_sig00000080,
      S(0) => Node1_NL_U1_U1_blk00000001_sig000000ab
    );
  Node1_NL_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(1),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(2),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000007f
    );
  Node1_NL_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(1),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a8
    );
  Node1_NL_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node1_NL_mult_w_in(0),
      ADR4 => Node1_NL_mult_in(1),
      ADR2 => Node1_NL_mult_w_in(1),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000080
    );
  Node1_NL_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_NL_mult_w_in(0),
      ADR4 => Node1_NL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a9
    );
  Node1_NL_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_NL_mult_w_in(0),
      ADR3 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000ab
    );
  Node1_NL_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y108",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_NL_mult_w_in(0),
      ADR3 => Node1_NL_mult_in(0),
      O => Node1_NL_U1_U1_blk00000001_sig000000aa
    );
  Node1_NL_U1_U1_blk00000001_sig0000008e_Node1_NL_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000005d,
      O => Node1_NL_U1_U1_blk00000001_sig0000005d_0
    );
  Node1_NL_U1_U1_blk00000001_sig0000008e_Node1_NL_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000005c,
      O => Node1_NL_U1_U1_blk00000001_sig0000005c_0
    );
  Node1_NL_U1_U1_blk00000001_sig0000008e_Node1_NL_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000005b,
      O => Node1_NL_U1_U1_blk00000001_sig0000005b_0
    );
  Node1_NL_U1_U1_blk00000001_sig0000008e_Node1_NL_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000005a,
      O => Node1_NL_U1_U1_blk00000001_sig0000005a_0
    );
  Node1_NL_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(6),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(7),
      ADR1 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000007a
    );
  Node1_NL_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(6),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a3
    );
  Node1_NL_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y109"
    )
    port map (
      CI => Node1_NL_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node1_NL_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node1_NL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node1_NL_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node1_NL_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node1_NL_U1_U1_blk00000001_sig000000a6,
      O(3) => Node1_NL_U1_U1_blk00000001_sig0000005d,
      O(2) => Node1_NL_U1_U1_blk00000001_sig0000005c,
      O(1) => Node1_NL_U1_U1_blk00000001_sig0000005b,
      O(0) => Node1_NL_U1_U1_blk00000001_sig0000005a,
      S(3) => Node1_NL_U1_U1_blk00000001_sig0000007a,
      S(2) => Node1_NL_U1_U1_blk00000001_sig0000007b,
      S(1) => Node1_NL_U1_U1_blk00000001_sig0000007c,
      S(0) => Node1_NL_U1_U1_blk00000001_sig0000007d
    );
  Node1_NL_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(5),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(6),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000007b
    );
  Node1_NL_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(5),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a4
    );
  Node1_NL_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_NL_mult_w_in(4),
      ADR2 => Node1_NL_mult_in(1),
      ADR4 => Node1_NL_mult_w_in(5),
      ADR1 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000007c
    );
  Node1_NL_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_NL_mult_w_in(4),
      ADR2 => Node1_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a5
    );
  Node1_NL_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(3),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(4),
      ADR1 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000007d
    );
  Node1_NL_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X77Y109",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(3),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a6
    );
  Node1_NL_U1_U1_blk00000001_sig0000008a_Node1_NL_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000061,
      O => Node1_NL_U1_U1_blk00000001_sig00000061_0
    );
  Node1_NL_U1_U1_blk00000001_sig0000008a_Node1_NL_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000060,
      O => Node1_NL_U1_U1_blk00000001_sig00000060_0
    );
  Node1_NL_U1_U1_blk00000001_sig0000008a_Node1_NL_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000005f,
      O => Node1_NL_U1_U1_blk00000001_sig0000005f_0
    );
  Node1_NL_U1_U1_blk00000001_sig0000008a_Node1_NL_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000005e,
      O => Node1_NL_U1_U1_blk00000001_sig0000005e_0
    );
  Node1_NL_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(10),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(11),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000076
    );
  Node1_NL_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(10),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000009f
    );
  Node1_NL_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y110"
    )
    port map (
      CI => Node1_NL_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node1_NL_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node1_NL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node1_NL_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node1_NL_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node1_NL_U1_U1_blk00000001_sig000000a2,
      O(3) => Node1_NL_U1_U1_blk00000001_sig00000061,
      O(2) => Node1_NL_U1_U1_blk00000001_sig00000060,
      O(1) => Node1_NL_U1_U1_blk00000001_sig0000005f,
      O(0) => Node1_NL_U1_U1_blk00000001_sig0000005e,
      S(3) => Node1_NL_U1_U1_blk00000001_sig00000076,
      S(2) => Node1_NL_U1_U1_blk00000001_sig00000077,
      S(1) => Node1_NL_U1_U1_blk00000001_sig00000078,
      S(0) => Node1_NL_U1_U1_blk00000001_sig00000079
    );
  Node1_NL_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(10),
      ADR0 => Node1_NL_mult_in(0),
      ADR3 => Node1_NL_mult_w_in(9),
      ADR2 => Node1_NL_mult_in(1),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000077
    );
  Node1_NL_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => Node1_NL_mult_w_in(9),
      ADR2 => Node1_NL_mult_in(1),
      O => Node1_NL_U1_U1_blk00000001_sig000000a0
    );
  Node1_NL_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(8),
      ADR3 => Node1_NL_mult_in(1),
      ADR2 => Node1_NL_mult_w_in(9),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000078
    );
  Node1_NL_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(8),
      ADR3 => Node1_NL_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a1
    );
  Node1_NL_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_NL_mult_w_in(7),
      ADR4 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(8),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000079
    );
  Node1_NL_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X77Y110",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_NL_mult_w_in(7),
      ADR4 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig000000a2
    );
  Node1_NL_U1_U1_blk00000001_sig00000086_Node1_NL_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000065,
      O => Node1_NL_U1_U1_blk00000001_sig00000065_0
    );
  Node1_NL_U1_U1_blk00000001_sig00000086_Node1_NL_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000064,
      O => Node1_NL_U1_U1_blk00000001_sig00000064_0
    );
  Node1_NL_U1_U1_blk00000001_sig00000086_Node1_NL_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000063,
      O => Node1_NL_U1_U1_blk00000001_sig00000063_0
    );
  Node1_NL_U1_U1_blk00000001_sig00000086_Node1_NL_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000062,
      O => Node1_NL_U1_U1_blk00000001_sig00000062_0
    );
  Node1_NL_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node1_NL_mult_w_in(14),
      ADR2 => Node1_NL_mult_in(1),
      ADR4 => Node1_NL_mult_w_in(15),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000072
    );
  Node1_NL_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_NL_mult_w_in(14),
      ADR2 => Node1_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000009b
    );
  Node1_NL_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y111"
    )
    port map (
      CI => Node1_NL_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node1_NL_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node1_NL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node1_NL_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node1_NL_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node1_NL_U1_U1_blk00000001_sig0000009e,
      O(3) => Node1_NL_U1_U1_blk00000001_sig00000065,
      O(2) => Node1_NL_U1_U1_blk00000001_sig00000064,
      O(1) => Node1_NL_U1_U1_blk00000001_sig00000063,
      O(0) => Node1_NL_U1_U1_blk00000001_sig00000062,
      S(3) => Node1_NL_U1_U1_blk00000001_sig00000072,
      S(2) => Node1_NL_U1_U1_blk00000001_sig00000073,
      S(1) => Node1_NL_U1_U1_blk00000001_sig00000074,
      S(0) => Node1_NL_U1_U1_blk00000001_sig00000075
    );
  Node1_NL_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(13),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(14),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000073
    );
  Node1_NL_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(13),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000009c
    );
  Node1_NL_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_mult_w_in(12),
      ADR4 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(13),
      ADR2 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000074
    );
  Node1_NL_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_mult_w_in(12),
      ADR4 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000009d
    );
  Node1_NL_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_NL_mult_w_in(11),
      ADR4 => Node1_NL_mult_in(1),
      ADR2 => Node1_NL_mult_w_in(12),
      ADR1 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000075
    );
  Node1_NL_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y111",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_NL_mult_w_in(11),
      ADR4 => Node1_NL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000009e
    );
  Node1_NL_U1_U1_blk00000001_sig00000082_Node1_NL_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000069,
      O => Node1_NL_U1_U1_blk00000001_sig00000069_0
    );
  Node1_NL_U1_U1_blk00000001_sig00000082_Node1_NL_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000068,
      O => Node1_NL_U1_U1_blk00000001_sig00000068_0
    );
  Node1_NL_U1_U1_blk00000001_sig00000082_Node1_NL_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000067,
      O => Node1_NL_U1_U1_blk00000001_sig00000067_0
    );
  Node1_NL_U1_U1_blk00000001_sig00000082_Node1_NL_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig00000066,
      O => Node1_NL_U1_U1_blk00000001_sig00000066_0
    );
  Node1_NL_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_NL_mult_w_in(18),
      ADR3 => Node1_NL_mult_in(1),
      ADR4 => Node1_NL_mult_w_in(19),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000006e
    );
  Node1_NL_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_NL_mult_w_in(18),
      ADR3 => Node1_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000097
    );
  Node1_NL_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y112"
    )
    port map (
      CI => Node1_NL_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node1_NL_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node1_NL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node1_NL_U1_U1_blk00000001_sig00000097,
      DI(2) => Node1_NL_U1_U1_blk00000001_sig00000098,
      DI(1) => Node1_NL_U1_U1_blk00000001_sig00000099,
      DI(0) => Node1_NL_U1_U1_blk00000001_sig0000009a,
      O(3) => Node1_NL_U1_U1_blk00000001_sig00000069,
      O(2) => Node1_NL_U1_U1_blk00000001_sig00000068,
      O(1) => Node1_NL_U1_U1_blk00000001_sig00000067,
      O(0) => Node1_NL_U1_U1_blk00000001_sig00000066,
      S(3) => Node1_NL_U1_U1_blk00000001_sig0000006e,
      S(2) => Node1_NL_U1_U1_blk00000001_sig0000006f,
      S(1) => Node1_NL_U1_U1_blk00000001_sig00000070,
      S(0) => Node1_NL_U1_U1_blk00000001_sig00000071
    );
  Node1_NL_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(17),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(18),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000006f
    );
  Node1_NL_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(17),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000098
    );
  Node1_NL_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_mult_w_in(16),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => Node1_NL_mult_w_in(17),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000070
    );
  Node1_NL_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_mult_w_in(16),
      ADR2 => Node1_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000099
    );
  Node1_NL_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_NL_mult_w_in(15),
      ADR3 => Node1_NL_mult_in(1),
      ADR4 => Node1_NL_mult_w_in(16),
      ADR0 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000071
    );
  Node1_NL_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y112",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_NL_mult_w_in(15),
      ADR3 => Node1_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000009a
    );
  Node1_NL_U1_U1_blk00000001_sig0000006b_Node1_NL_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000006b,
      O => Node1_NL_U1_U1_blk00000001_sig0000006b_0
    );
  Node1_NL_U1_U1_blk00000001_sig0000006b_Node1_NL_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U1_U1_blk00000001_sig0000006a,
      O => Node1_NL_U1_U1_blk00000001_sig0000006a_0
    );
  Node1_NL_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y113"
    )
    port map (
      CI => Node1_NL_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node1_NL_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node1_NL_U1_U1_blk00000001_sig0000006b,
      O(0) => Node1_NL_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node1_NL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node1_NL_U1_U1_blk00000001_sig0000006c,
      S(0) => Node1_NL_U1_U1_blk00000001_sig0000006d
    );
  Node1_NL_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X77Y113",
      INIT => X"5500AA005500AA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_mult_w_in(19),
      ADR0 => Node1_NL_mult_in(1),
      ADR4 => Node1_NL_mult_in(0),
      O => Node1_NL_U1_U1_blk00000001_sig0000006c
    );
  Node1_NL_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y113",
      INIT => X"0F00F0000F00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_mult_w_in(19),
      ADR4 => Node1_NL_mult_in(1),
      ADR2 => Node1_NL_mult_in(0),
      ADR5 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig0000006d
    );
  Node1_NL_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X77Y113",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_mult_w_in(19),
      ADR4 => Node1_NL_mult_in(1),
      ADR2 => '1',
      O => Node1_NL_U1_U1_blk00000001_sig00000096
    );
  Node1_WL_U1_U1_blk00000001_sig00000092_Node1_WL_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000059,
      O => Node1_WL_U1_U1_blk00000001_sig00000059_0
    );
  Node1_WL_U1_U1_blk00000001_sig00000092_Node1_WL_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000058,
      O => Node1_WL_U1_U1_blk00000001_sig00000058_0
    );
  Node1_WL_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(2),
      ADR2 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(3),
      ADR1 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000007e
    );
  Node1_WL_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(2),
      ADR2 => Node1_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X77Y128"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_6_O_UNCONNECTED
    );
  Node1_WL_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y128"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_WL_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node1_WL_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node1_WL_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node1_WL_U1_U1_blk00000001_sig000000aa,
      O(3) => Node1_WL_U1_U1_blk00000001_sig00000059,
      O(2) => Node1_WL_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node1_WL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node1_WL_U1_U1_blk00000001_sig0000007e,
      S(2) => Node1_WL_U1_U1_blk00000001_sig0000007f,
      S(1) => Node1_WL_U1_U1_blk00000001_sig00000080,
      S(0) => Node1_WL_U1_U1_blk00000001_sig000000ab
    );
  Node1_WL_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_WL_mult_w_in(1),
      ADR3 => Node1_WL_mult_in(1),
      ADR2 => Node1_WL_mult_w_in(2),
      ADR1 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000007f
    );
  Node1_WL_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_WL_mult_w_in(1),
      ADR3 => Node1_WL_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a8
    );
  Node1_WL_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(0),
      ADR1 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(1),
      ADR2 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000080
    );
  Node1_WL_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(0),
      ADR1 => Node1_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a9
    );
  Node1_WL_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_mult_w_in(0),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000ab
    );
  Node1_WL_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y128",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_mult_w_in(0),
      ADR4 => Node1_WL_mult_in(0),
      O => Node1_WL_U1_U1_blk00000001_sig000000aa
    );
  Node1_WL_U1_U1_blk00000001_sig0000008e_Node1_WL_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000005d,
      O => Node1_WL_U1_U1_blk00000001_sig0000005d_0
    );
  Node1_WL_U1_U1_blk00000001_sig0000008e_Node1_WL_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000005c,
      O => Node1_WL_U1_U1_blk00000001_sig0000005c_0
    );
  Node1_WL_U1_U1_blk00000001_sig0000008e_Node1_WL_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000005b,
      O => Node1_WL_U1_U1_blk00000001_sig0000005b_0
    );
  Node1_WL_U1_U1_blk00000001_sig0000008e_Node1_WL_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000005a,
      O => Node1_WL_U1_U1_blk00000001_sig0000005a_0
    );
  Node1_WL_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(6),
      ADR1 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(7),
      ADR3 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000007a
    );
  Node1_WL_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(6),
      ADR1 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a3
    );
  Node1_WL_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y129"
    )
    port map (
      CI => Node1_WL_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node1_WL_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node1_WL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node1_WL_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node1_WL_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node1_WL_U1_U1_blk00000001_sig000000a6,
      O(3) => Node1_WL_U1_U1_blk00000001_sig0000005d,
      O(2) => Node1_WL_U1_U1_blk00000001_sig0000005c,
      O(1) => Node1_WL_U1_U1_blk00000001_sig0000005b,
      O(0) => Node1_WL_U1_U1_blk00000001_sig0000005a,
      S(3) => Node1_WL_U1_U1_blk00000001_sig0000007a,
      S(2) => Node1_WL_U1_U1_blk00000001_sig0000007b,
      S(1) => Node1_WL_U1_U1_blk00000001_sig0000007c,
      S(0) => Node1_WL_U1_U1_blk00000001_sig0000007d
    );
  Node1_WL_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(5),
      ADR3 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(6),
      ADR1 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000007b
    );
  Node1_WL_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(5),
      ADR3 => Node1_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a4
    );
  Node1_WL_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_WL_mult_w_in(4),
      ADR2 => Node1_WL_mult_in(1),
      ADR3 => Node1_WL_mult_w_in(5),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000007c
    );
  Node1_WL_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_WL_mult_w_in(4),
      ADR2 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a5
    );
  Node1_WL_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(3),
      ADR4 => Node1_WL_mult_in(1),
      ADR1 => Node1_WL_mult_w_in(4),
      ADR3 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000007d
    );
  Node1_WL_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X77Y129",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(3),
      ADR4 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a6
    );
  Node1_WL_U1_U1_blk00000001_sig0000008a_Node1_WL_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000061,
      O => Node1_WL_U1_U1_blk00000001_sig00000061_0
    );
  Node1_WL_U1_U1_blk00000001_sig0000008a_Node1_WL_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000060,
      O => Node1_WL_U1_U1_blk00000001_sig00000060_0
    );
  Node1_WL_U1_U1_blk00000001_sig0000008a_Node1_WL_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000005f,
      O => Node1_WL_U1_U1_blk00000001_sig0000005f_0
    );
  Node1_WL_U1_U1_blk00000001_sig0000008a_Node1_WL_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000005e,
      O => Node1_WL_U1_U1_blk00000001_sig0000005e_0
    );
  Node1_WL_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node1_WL_mult_w_in(10),
      ADR0 => Node1_WL_mult_in(1),
      ADR2 => Node1_WL_mult_w_in(11),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000076
    );
  Node1_WL_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node1_WL_mult_w_in(10),
      ADR0 => Node1_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000009f
    );
  Node1_WL_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y130"
    )
    port map (
      CI => Node1_WL_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node1_WL_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node1_WL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node1_WL_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node1_WL_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node1_WL_U1_U1_blk00000001_sig000000a2,
      O(3) => Node1_WL_U1_U1_blk00000001_sig00000061,
      O(2) => Node1_WL_U1_U1_blk00000001_sig00000060,
      O(1) => Node1_WL_U1_U1_blk00000001_sig0000005f,
      O(0) => Node1_WL_U1_U1_blk00000001_sig0000005e,
      S(3) => Node1_WL_U1_U1_blk00000001_sig00000076,
      S(2) => Node1_WL_U1_U1_blk00000001_sig00000077,
      S(1) => Node1_WL_U1_U1_blk00000001_sig00000078,
      S(0) => Node1_WL_U1_U1_blk00000001_sig00000079
    );
  Node1_WL_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node1_WL_mult_w_in(10),
      ADR4 => Node1_WL_mult_in(0),
      ADR2 => Node1_WL_mult_w_in(9),
      ADR0 => Node1_WL_mult_in(1),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000077
    );
  Node1_WL_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_mult_w_in(9),
      ADR0 => Node1_WL_mult_in(1),
      O => Node1_WL_U1_U1_blk00000001_sig000000a0
    );
  Node1_WL_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(8),
      ADR1 => Node1_WL_mult_in(1),
      ADR2 => Node1_WL_mult_w_in(9),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000078
    );
  Node1_WL_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(8),
      ADR1 => Node1_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a1
    );
  Node1_WL_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(7),
      ADR1 => Node1_WL_mult_in(1),
      ADR3 => Node1_WL_mult_w_in(8),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000079
    );
  Node1_WL_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X77Y130",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(7),
      ADR1 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig000000a2
    );
  Node1_WL_U1_U1_blk00000001_sig00000086_Node1_WL_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000065,
      O => Node1_WL_U1_U1_blk00000001_sig00000065_0
    );
  Node1_WL_U1_U1_blk00000001_sig00000086_Node1_WL_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000064,
      O => Node1_WL_U1_U1_blk00000001_sig00000064_0
    );
  Node1_WL_U1_U1_blk00000001_sig00000086_Node1_WL_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000063,
      O => Node1_WL_U1_U1_blk00000001_sig00000063_0
    );
  Node1_WL_U1_U1_blk00000001_sig00000086_Node1_WL_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000062,
      O => Node1_WL_U1_U1_blk00000001_sig00000062_0
    );
  Node1_WL_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_WL_mult_w_in(14),
      ADR2 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(15),
      ADR3 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000072
    );
  Node1_WL_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_WL_mult_w_in(14),
      ADR2 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000009b
    );
  Node1_WL_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y131"
    )
    port map (
      CI => Node1_WL_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node1_WL_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node1_WL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node1_WL_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node1_WL_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node1_WL_U1_U1_blk00000001_sig0000009e,
      O(3) => Node1_WL_U1_U1_blk00000001_sig00000065,
      O(2) => Node1_WL_U1_U1_blk00000001_sig00000064,
      O(1) => Node1_WL_U1_U1_blk00000001_sig00000063,
      O(0) => Node1_WL_U1_U1_blk00000001_sig00000062,
      S(3) => Node1_WL_U1_U1_blk00000001_sig00000072,
      S(2) => Node1_WL_U1_U1_blk00000001_sig00000073,
      S(1) => Node1_WL_U1_U1_blk00000001_sig00000074,
      S(0) => Node1_WL_U1_U1_blk00000001_sig00000075
    );
  Node1_WL_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(13),
      ADR3 => Node1_WL_mult_in(1),
      ADR1 => Node1_WL_mult_w_in(14),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000073
    );
  Node1_WL_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(13),
      ADR3 => Node1_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000009c
    );
  Node1_WL_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(12),
      ADR1 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(13),
      ADR2 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000074
    );
  Node1_WL_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(12),
      ADR1 => Node1_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000009d
    );
  Node1_WL_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(11),
      ADR1 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(12),
      ADR3 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000075
    );
  Node1_WL_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y131",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_WL_mult_w_in(11),
      ADR1 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000009e
    );
  Node1_WL_U1_U1_blk00000001_sig00000082_Node1_WL_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000069,
      O => Node1_WL_U1_U1_blk00000001_sig00000069_0
    );
  Node1_WL_U1_U1_blk00000001_sig00000082_Node1_WL_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000068,
      O => Node1_WL_U1_U1_blk00000001_sig00000068_0
    );
  Node1_WL_U1_U1_blk00000001_sig00000082_Node1_WL_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000067,
      O => Node1_WL_U1_U1_blk00000001_sig00000067_0
    );
  Node1_WL_U1_U1_blk00000001_sig00000082_Node1_WL_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig00000066,
      O => Node1_WL_U1_U1_blk00000001_sig00000066_0
    );
  Node1_WL_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_WL_mult_w_in(18),
      ADR0 => Node1_WL_mult_in(1),
      ADR3 => Node1_WL_mult_w_in(19),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000006e
    );
  Node1_WL_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_WL_mult_w_in(18),
      ADR0 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000097
    );
  Node1_WL_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y132"
    )
    port map (
      CI => Node1_WL_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node1_WL_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node1_WL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node1_WL_U1_U1_blk00000001_sig00000097,
      DI(2) => Node1_WL_U1_U1_blk00000001_sig00000098,
      DI(1) => Node1_WL_U1_U1_blk00000001_sig00000099,
      DI(0) => Node1_WL_U1_U1_blk00000001_sig0000009a,
      O(3) => Node1_WL_U1_U1_blk00000001_sig00000069,
      O(2) => Node1_WL_U1_U1_blk00000001_sig00000068,
      O(1) => Node1_WL_U1_U1_blk00000001_sig00000067,
      O(0) => Node1_WL_U1_U1_blk00000001_sig00000066,
      S(3) => Node1_WL_U1_U1_blk00000001_sig0000006e,
      S(2) => Node1_WL_U1_U1_blk00000001_sig0000006f,
      S(1) => Node1_WL_U1_U1_blk00000001_sig00000070,
      S(0) => Node1_WL_U1_U1_blk00000001_sig00000071
    );
  Node1_WL_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_WL_mult_w_in(17),
      ADR0 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_w_in(18),
      ADR3 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000006f
    );
  Node1_WL_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_WL_mult_w_in(17),
      ADR0 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000098
    );
  Node1_WL_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(16),
      ADR1 => Node1_WL_mult_in(1),
      ADR2 => Node1_WL_mult_w_in(17),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000070
    );
  Node1_WL_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node1_WL_mult_w_in(16),
      ADR1 => Node1_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000099
    );
  Node1_WL_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_WL_mult_w_in(15),
      ADR2 => Node1_WL_mult_in(1),
      ADR3 => Node1_WL_mult_w_in(16),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000071
    );
  Node1_WL_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X77Y132",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_WL_mult_w_in(15),
      ADR2 => Node1_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000009a
    );
  Node2_WL_U4_weight_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_3_CLK,
      I => Node2_WL_Result_3_1,
      O => Node2_WL_U4_weight_reg(3),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(3),
      ADR4 => '1',
      ADR1 => Node3_WL_acc_f_in(4),
      O => Node2_WL_U4_Maccum_weight_reg_lut(3)
    );
  ProtoComp82_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X54Y137"
    )
    port map (
      O => NLW_ProtoComp82_CYINITGND_3_O_UNCONNECTED
    );
  Node2_WL_U4_weight_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_2_CLK,
      I => Node2_WL_Result_2_1,
      O => Node2_WL_U4_weight_reg(2),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y137"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_WL_U4_Maccum_weight_reg_cy_3_Q_21689,
      CO(2) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q,
      O(3) => Node2_WL_Result_3_1,
      O(2) => Node2_WL_Result_2_1,
      O(1) => Node2_WL_Result_1_1,
      O(0) => Node2_WL_Result_0_1,
      S(3) => Node2_WL_U4_Maccum_weight_reg_lut(3),
      S(2) => Node2_WL_U4_Maccum_weight_reg_lut(2),
      S(1) => Node2_WL_U4_Maccum_weight_reg_lut(1),
      S(0) => Node2_WL_U4_Maccum_weight_reg_lut(0)
    );
  Node2_WL_U4_Maccum_weight_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(2),
      ADR4 => '1',
      ADR5 => Node3_WL_acc_f_in(3),
      O => Node2_WL_U4_Maccum_weight_reg_lut(2)
    );
  Node2_WL_U4_weight_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_1_CLK,
      I => Node2_WL_Result_1_1,
      O => Node2_WL_U4_weight_reg(1),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(1),
      ADR4 => '1',
      ADR0 => Node3_WL_acc_f_in(2),
      O => Node2_WL_U4_Maccum_weight_reg_lut(1)
    );
  Node2_WL_U4_weight_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_0_CLK,
      I => Node2_WL_Result_0_1,
      O => Node2_WL_U4_weight_reg(0),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y137",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(0),
      ADR5 => '1',
      ADR4 => Node3_WL_acc_f_in(1),
      O => Node2_WL_U4_Maccum_weight_reg_lut(0)
    );
  Node2_WL_U4_weight_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_7_CLK,
      I => Node2_WL_Result_7_1,
      O => Node2_WL_U4_weight_reg(7),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(7),
      ADR4 => '1',
      ADR1 => Node3_WL_acc_f_in(8),
      O => Node2_WL_U4_Maccum_weight_reg_lut(7)
    );
  Node2_WL_U4_weight_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_6_CLK,
      I => Node2_WL_Result_6_1,
      O => Node2_WL_U4_weight_reg(6),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y138"
    )
    port map (
      CI => Node2_WL_U4_Maccum_weight_reg_cy_3_Q_21689,
      CYINIT => '0',
      CO(3) => Node2_WL_U4_Maccum_weight_reg_cy_7_Q_21694,
      CO(2) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q,
      O(3) => Node2_WL_Result_7_1,
      O(2) => Node2_WL_Result_6_1,
      O(1) => Node2_WL_Result_5_1,
      O(0) => Node2_WL_Result_4_1,
      S(3) => Node2_WL_U4_Maccum_weight_reg_lut(7),
      S(2) => Node2_WL_U4_Maccum_weight_reg_lut(6),
      S(1) => Node2_WL_U4_Maccum_weight_reg_lut(5),
      S(0) => Node2_WL_U4_Maccum_weight_reg_lut(4)
    );
  Node2_WL_U4_Maccum_weight_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(6),
      ADR4 => '1',
      ADR5 => Node3_WL_acc_f_in(7),
      O => Node2_WL_U4_Maccum_weight_reg_lut(6)
    );
  Node2_WL_U4_weight_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_5_CLK,
      I => Node2_WL_Result_5_1,
      O => Node2_WL_U4_weight_reg(5),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(5),
      ADR4 => '1',
      ADR0 => Node3_WL_acc_f_in(6),
      O => Node2_WL_U4_Maccum_weight_reg_lut(5)
    );
  Node2_WL_U4_weight_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_4_CLK,
      I => Node2_WL_Result_4_1,
      O => Node2_WL_U4_weight_reg(4),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y138",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(4),
      ADR5 => '1',
      ADR4 => Node3_WL_acc_f_in(5),
      O => Node2_WL_U4_Maccum_weight_reg_lut(4)
    );
  Node2_WL_U4_weight_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_11_CLK,
      I => Node2_WL_Result_11_1,
      O => Node2_WL_U4_weight_reg(11),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(11),
      ADR4 => '1',
      ADR1 => Node3_WL_acc_f_in(12),
      O => Node2_WL_U4_Maccum_weight_reg_lut(11)
    );
  Node2_WL_U4_weight_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_10_CLK,
      I => Node2_WL_Result_10_1,
      O => Node2_WL_U4_weight_reg(10),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y139"
    )
    port map (
      CI => Node2_WL_U4_Maccum_weight_reg_cy_7_Q_21694,
      CYINIT => '0',
      CO(3) => Node2_WL_U4_Maccum_weight_reg_cy_11_Q_21699,
      CO(2) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q,
      O(3) => Node2_WL_Result_11_1,
      O(2) => Node2_WL_Result_10_1,
      O(1) => Node2_WL_Result_9_1,
      O(0) => Node2_WL_Result_8_1,
      S(3) => Node2_WL_U4_Maccum_weight_reg_lut(11),
      S(2) => Node2_WL_U4_Maccum_weight_reg_lut(10),
      S(1) => Node2_WL_U4_Maccum_weight_reg_lut(9),
      S(0) => Node2_WL_U4_Maccum_weight_reg_lut(8)
    );
  Node2_WL_U4_Maccum_weight_reg_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(10),
      ADR4 => '1',
      ADR5 => Node3_WL_acc_f_in(11),
      O => Node2_WL_U4_Maccum_weight_reg_lut(10)
    );
  Node2_WL_U4_weight_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_9_CLK,
      I => Node2_WL_Result_9_1,
      O => Node2_WL_U4_weight_reg(9),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(9),
      ADR4 => '1',
      ADR0 => Node3_WL_acc_f_in(10),
      O => Node2_WL_U4_Maccum_weight_reg_lut(9)
    );
  Node2_WL_U4_weight_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => '0'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_8_CLK,
      I => Node2_WL_Result_8_1,
      O => Node2_WL_U4_weight_reg(8),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y139",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(8),
      ADR4 => '1',
      ADR0 => Node3_WL_acc_f_in(9),
      O => Node2_WL_U4_Maccum_weight_reg_lut(8)
    );
  Node2_WL_U4_weight_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_15_CLK,
      I => Node2_WL_Result_15_1,
      O => Node2_WL_U4_weight_reg(15),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(15),
      ADR4 => '1',
      ADR1 => Node3_WL_acc_f_in(16),
      O => Node2_WL_U4_Maccum_weight_reg_lut(15)
    );
  Node2_WL_U4_weight_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_14_CLK,
      I => Node2_WL_Result_14_1,
      O => Node2_WL_U4_weight_reg(14),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y140"
    )
    port map (
      CI => Node2_WL_U4_Maccum_weight_reg_cy_11_Q_21699,
      CYINIT => '0',
      CO(3) => Node2_WL_U4_Maccum_weight_reg_cy_15_Q_21704,
      CO(2) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U4_Maccum_weight_reg_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q,
      O(3) => Node2_WL_Result_15_1,
      O(2) => Node2_WL_Result_14_1,
      O(1) => Node2_WL_Result_13_1,
      O(0) => Node2_WL_Result_12_1,
      S(3) => Node2_WL_U4_Maccum_weight_reg_lut(15),
      S(2) => Node2_WL_U4_Maccum_weight_reg_lut(14),
      S(1) => Node2_WL_U4_Maccum_weight_reg_lut(13),
      S(0) => Node2_WL_U4_Maccum_weight_reg_lut(12)
    );
  Node2_WL_U4_Maccum_weight_reg_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(14),
      ADR4 => '1',
      ADR5 => Node3_WL_acc_f_in(15),
      O => Node2_WL_U4_Maccum_weight_reg_lut(14)
    );
  Node2_WL_U4_weight_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_13_CLK,
      I => Node2_WL_Result_13_1,
      O => Node2_WL_U4_weight_reg(13),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(13),
      ADR5 => '1',
      ADR4 => Node3_WL_acc_f_in(14),
      O => Node2_WL_U4_Maccum_weight_reg_lut(13)
    );
  Node2_WL_U4_weight_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_12_CLK,
      I => Node2_WL_Result_12_1,
      O => Node2_WL_U4_weight_reg(12),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y140",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(12),
      ADR4 => '1',
      ADR0 => Node3_WL_acc_f_in(13),
      O => Node2_WL_U4_Maccum_weight_reg_lut(12)
    );
  Node2_WL_U4_weight_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_19_CLK,
      I => Node2_WL_Result_19_1,
      O => Node2_WL_U4_weight_reg(19),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(19),
      ADR4 => '1',
      ADR0 => Node3_WL_acc_f_in(19),
      O => Node2_WL_U4_Maccum_weight_reg_lut(19)
    );
  Node2_WL_U4_weight_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_18_CLK,
      I => Node2_WL_Result_18_1,
      O => Node2_WL_U4_weight_reg(18),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X54Y141"
    )
    port map (
      CI => Node2_WL_U4_Maccum_weight_reg_cy_15_Q_21704,
      CYINIT => '0',
      CO(3) => NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q,
      O(3) => Node2_WL_Result_19_1,
      O(2) => Node2_WL_Result_18_1,
      O(1) => Node2_WL_Result_17_1,
      O(0) => Node2_WL_Result_16_1,
      S(3) => Node2_WL_U4_Maccum_weight_reg_lut(19),
      S(2) => Node2_WL_U4_Maccum_weight_reg_lut(18),
      S(1) => Node2_WL_U4_Maccum_weight_reg_lut(17),
      S(0) => Node2_WL_U4_Maccum_weight_reg_lut(16)
    );
  Node2_WL_U4_Maccum_weight_reg_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(18),
      ADR4 => '1',
      ADR0 => Node3_WL_acc_f_in(19),
      O => Node2_WL_U4_Maccum_weight_reg_lut(18)
    );
  Node2_WL_U4_weight_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_17_CLK,
      I => Node2_WL_Result_17_1,
      O => Node2_WL_U4_weight_reg(17),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U4_weight_reg(17),
      ADR5 => '1',
      ADR4 => Node3_WL_acc_f_in(18),
      O => Node2_WL_U4_Maccum_weight_reg_lut(17)
    );
  Node2_WL_U4_weight_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => '1'
    )
    port map (
      CE => IL1_mult_reset_0,
      CLK => NlwBufferSignal_Node2_WL_U4_weight_reg_16_CLK,
      I => Node2_WL_Result_16_1,
      O => Node2_WL_U4_weight_reg(16),
      RST => GND,
      SET => GND
    );
  Node2_WL_U4_Maccum_weight_reg_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X54Y141",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_WL_U4_weight_reg(16),
      ADR4 => '1',
      ADR5 => Node3_WL_acc_f_in(17),
      O => Node2_WL_U4_Maccum_weight_reg_lut(16)
    );
  IL1_U1_U1_blk00000001_sig00000092_IL1_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000059,
      O => IL1_U1_U1_blk00000001_sig00000059_0
    );
  IL1_U1_U1_blk00000001_sig00000092_IL1_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000058,
      O => IL1_U1_U1_blk00000001_sig00000058_0
    );
  IL1_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(2),
      ADR1 => IL1_mult_in(1),
      ADR2 => IL1_mult_w_in(3),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000007e
    );
  IL1_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(2),
      ADR1 => IL1_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_7 : X_ZERO
    generic map(
      LOC => "SLICE_X75Y129"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_7_O_UNCONNECTED
    );
  IL1_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y129"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => IL1_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_IL1_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => IL1_U1_U1_blk00000001_sig000000a7,
      DI(2) => IL1_U1_U1_blk00000001_sig000000a8,
      DI(1) => IL1_U1_U1_blk00000001_sig000000a9,
      DI(0) => IL1_U1_U1_blk00000001_sig000000aa,
      O(3) => IL1_U1_U1_blk00000001_sig00000059,
      O(2) => IL1_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_IL1_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_IL1_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => IL1_U1_U1_blk00000001_sig0000007e,
      S(2) => IL1_U1_U1_blk00000001_sig0000007f,
      S(1) => IL1_U1_U1_blk00000001_sig00000080,
      S(0) => IL1_U1_U1_blk00000001_sig000000ab
    );
  IL1_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(1),
      ADR1 => IL1_mult_in(1),
      ADR4 => IL1_mult_w_in(2),
      ADR2 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000007f
    );
  IL1_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(1),
      ADR1 => IL1_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a8
    );
  IL1_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(0),
      ADR2 => IL1_mult_in(1),
      ADR4 => IL1_mult_w_in(1),
      ADR3 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000080
    );
  IL1_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(0),
      ADR2 => IL1_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a9
    );
  IL1_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL1_mult_w_in(0),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig000000ab
    );
  IL1_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y129",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL1_mult_w_in(0),
      ADR4 => IL1_mult_in(0),
      O => IL1_U1_U1_blk00000001_sig000000aa
    );
  IL1_U1_U1_blk00000001_sig0000008e_IL1_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000005d,
      O => IL1_U1_U1_blk00000001_sig0000005d_0
    );
  IL1_U1_U1_blk00000001_sig0000008e_IL1_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000005c,
      O => IL1_U1_U1_blk00000001_sig0000005c_0
    );
  IL1_U1_U1_blk00000001_sig0000008e_IL1_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000005b,
      O => IL1_U1_U1_blk00000001_sig0000005b_0
    );
  IL1_U1_U1_blk00000001_sig0000008e_IL1_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000005a,
      O => IL1_U1_U1_blk00000001_sig0000005a_0
    );
  IL1_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(6),
      ADR4 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(7),
      ADR3 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000007a
    );
  IL1_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(6),
      ADR4 => IL1_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a3
    );
  IL1_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y130"
    )
    port map (
      CI => IL1_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => IL1_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_IL1_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => IL1_U1_U1_blk00000001_sig000000a3,
      DI(2) => IL1_U1_U1_blk00000001_sig000000a4,
      DI(1) => IL1_U1_U1_blk00000001_sig000000a5,
      DI(0) => IL1_U1_U1_blk00000001_sig000000a6,
      O(3) => IL1_U1_U1_blk00000001_sig0000005d,
      O(2) => IL1_U1_U1_blk00000001_sig0000005c,
      O(1) => IL1_U1_U1_blk00000001_sig0000005b,
      O(0) => IL1_U1_U1_blk00000001_sig0000005a,
      S(3) => IL1_U1_U1_blk00000001_sig0000007a,
      S(2) => IL1_U1_U1_blk00000001_sig0000007b,
      S(1) => IL1_U1_U1_blk00000001_sig0000007c,
      S(0) => IL1_U1_U1_blk00000001_sig0000007d
    );
  IL1_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(5),
      ADR2 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(6),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000007b
    );
  IL1_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(5),
      ADR2 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a4
    );
  IL1_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => IL1_mult_w_in(4),
      ADR0 => IL1_mult_in(1),
      ADR2 => IL1_mult_w_in(5),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000007c
    );
  IL1_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => IL1_mult_w_in(4),
      ADR0 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a5
    );
  IL1_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => IL1_mult_w_in(3),
      ADR0 => IL1_mult_in(1),
      ADR3 => IL1_mult_w_in(4),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000007d
    );
  IL1_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X75Y130",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => IL1_mult_w_in(3),
      ADR0 => IL1_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a6
    );
  IL1_U1_U1_blk00000001_sig0000008a_IL1_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000061,
      O => IL1_U1_U1_blk00000001_sig00000061_0
    );
  IL1_U1_U1_blk00000001_sig0000008a_IL1_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000060,
      O => IL1_U1_U1_blk00000001_sig00000060_0
    );
  IL1_U1_U1_blk00000001_sig0000008a_IL1_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000005f,
      O => IL1_U1_U1_blk00000001_sig0000005f_0
    );
  IL1_U1_U1_blk00000001_sig0000008a_IL1_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000005e,
      O => IL1_U1_U1_blk00000001_sig0000005e_0
    );
  IL1_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(10),
      ADR2 => IL1_mult_in(1),
      ADR3 => IL1_mult_w_in(11),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000076
    );
  IL1_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(10),
      ADR2 => IL1_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig0000009f
    );
  IL1_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y131"
    )
    port map (
      CI => IL1_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => IL1_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_IL1_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => IL1_U1_U1_blk00000001_sig0000009f,
      DI(2) => IL1_U1_U1_blk00000001_sig000000a0,
      DI(1) => IL1_U1_U1_blk00000001_sig000000a1,
      DI(0) => IL1_U1_U1_blk00000001_sig000000a2,
      O(3) => IL1_U1_U1_blk00000001_sig00000061,
      O(2) => IL1_U1_U1_blk00000001_sig00000060,
      O(1) => IL1_U1_U1_blk00000001_sig0000005f,
      O(0) => IL1_U1_U1_blk00000001_sig0000005e,
      S(3) => IL1_U1_U1_blk00000001_sig00000076,
      S(2) => IL1_U1_U1_blk00000001_sig00000077,
      S(1) => IL1_U1_U1_blk00000001_sig00000078,
      S(0) => IL1_U1_U1_blk00000001_sig00000079
    );
  IL1_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(10),
      ADR4 => IL1_mult_in(0),
      ADR3 => IL1_mult_w_in(9),
      ADR2 => IL1_mult_in(1),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000077
    );
  IL1_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => IL1_mult_w_in(9),
      ADR2 => IL1_mult_in(1),
      O => IL1_U1_U1_blk00000001_sig000000a0
    );
  IL1_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => IL1_mult_w_in(8),
      ADR2 => IL1_mult_in(1),
      ADR0 => IL1_mult_w_in(9),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000078
    );
  IL1_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(8),
      ADR2 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a1
    );
  IL1_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(7),
      ADR2 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(8),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000079
    );
  IL1_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X75Y131",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(7),
      ADR2 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig000000a2
    );
  IL1_U1_U1_blk00000001_sig00000086_IL1_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000065,
      O => IL1_U1_U1_blk00000001_sig00000065_0
    );
  IL1_U1_U1_blk00000001_sig00000086_IL1_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000064,
      O => IL1_U1_U1_blk00000001_sig00000064_0
    );
  IL1_U1_U1_blk00000001_sig00000086_IL1_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000063,
      O => IL1_U1_U1_blk00000001_sig00000063_0
    );
  IL1_U1_U1_blk00000001_sig00000086_IL1_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000062,
      O => IL1_U1_U1_blk00000001_sig00000062_0
    );
  IL1_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(14),
      ADR3 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(15),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000072
    );
  IL1_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(14),
      ADR3 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig0000009b
    );
  IL1_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y132"
    )
    port map (
      CI => IL1_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => IL1_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_IL1_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => IL1_U1_U1_blk00000001_sig0000009b,
      DI(2) => IL1_U1_U1_blk00000001_sig0000009c,
      DI(1) => IL1_U1_U1_blk00000001_sig0000009d,
      DI(0) => IL1_U1_U1_blk00000001_sig0000009e,
      O(3) => IL1_U1_U1_blk00000001_sig00000065,
      O(2) => IL1_U1_U1_blk00000001_sig00000064,
      O(1) => IL1_U1_U1_blk00000001_sig00000063,
      O(0) => IL1_U1_U1_blk00000001_sig00000062,
      S(3) => IL1_U1_U1_blk00000001_sig00000072,
      S(2) => IL1_U1_U1_blk00000001_sig00000073,
      S(1) => IL1_U1_U1_blk00000001_sig00000074,
      S(0) => IL1_U1_U1_blk00000001_sig00000075
    );
  IL1_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(13),
      ADR4 => IL1_mult_in(1),
      ADR2 => IL1_mult_w_in(14),
      ADR3 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000073
    );
  IL1_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(13),
      ADR4 => IL1_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => IL1_U1_U1_blk00000001_sig0000009c
    );
  IL1_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(12),
      ADR3 => IL1_mult_in(1),
      ADR2 => IL1_mult_w_in(13),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000074
    );
  IL1_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(12),
      ADR3 => IL1_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig0000009d
    );
  IL1_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(11),
      ADR3 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(12),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000075
    );
  IL1_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y132",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(11),
      ADR3 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig0000009e
    );
  IL1_U1_U1_blk00000001_sig00000082_IL1_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000069,
      O => IL1_U1_U1_blk00000001_sig00000069_0
    );
  IL1_U1_U1_blk00000001_sig00000082_IL1_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000068,
      O => IL1_U1_U1_blk00000001_sig00000068_0
    );
  IL1_U1_U1_blk00000001_sig00000082_IL1_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000067,
      O => IL1_U1_U1_blk00000001_sig00000067_0
    );
  IL1_U1_U1_blk00000001_sig00000082_IL1_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig00000066,
      O => IL1_U1_U1_blk00000001_sig00000066_0
    );
  IL1_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(18),
      ADR2 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(19),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000006e
    );
  IL1_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_mult_w_in(18),
      ADR2 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig00000097
    );
  IL1_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y133"
    )
    port map (
      CI => IL1_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => IL1_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_IL1_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => IL1_U1_U1_blk00000001_sig00000097,
      DI(2) => IL1_U1_U1_blk00000001_sig00000098,
      DI(1) => IL1_U1_U1_blk00000001_sig00000099,
      DI(0) => IL1_U1_U1_blk00000001_sig0000009a,
      O(3) => IL1_U1_U1_blk00000001_sig00000069,
      O(2) => IL1_U1_U1_blk00000001_sig00000068,
      O(1) => IL1_U1_U1_blk00000001_sig00000067,
      O(0) => IL1_U1_U1_blk00000001_sig00000066,
      S(3) => IL1_U1_U1_blk00000001_sig0000006e,
      S(2) => IL1_U1_U1_blk00000001_sig0000006f,
      S(1) => IL1_U1_U1_blk00000001_sig00000070,
      S(0) => IL1_U1_U1_blk00000001_sig00000071
    );
  IL1_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(17),
      ADR2 => IL1_mult_in(1),
      ADR3 => IL1_mult_w_in(18),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000006f
    );
  IL1_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => IL1_mult_w_in(17),
      ADR2 => IL1_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig00000098
    );
  IL1_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(16),
      ADR3 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(17),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000070
    );
  IL1_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(16),
      ADR3 => IL1_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig00000099
    );
  IL1_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(15),
      ADR4 => IL1_mult_in(1),
      ADR1 => IL1_mult_w_in(16),
      ADR3 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig00000071
    );
  IL1_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y133",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => IL1_mult_w_in(15),
      ADR4 => IL1_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => IL1_U1_U1_blk00000001_sig0000009a
    );
  IL1_U1_U1_blk00000001_sig0000006b_IL1_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000006b,
      O => IL1_U1_U1_blk00000001_sig0000006b_0
    );
  IL1_U1_U1_blk00000001_sig0000006b_IL1_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U1_U1_blk00000001_sig0000006a,
      O => IL1_U1_U1_blk00000001_sig0000006a_0
    );
  IL1_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y134"
    )
    port map (
      CI => IL1_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_IL1_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_IL1_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_IL1_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_IL1_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_IL1_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_IL1_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_IL1_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => IL1_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_IL1_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_IL1_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => IL1_U1_U1_blk00000001_sig0000006b,
      O(0) => IL1_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_IL1_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_IL1_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => IL1_U1_U1_blk00000001_sig0000006c,
      S(0) => IL1_U1_U1_blk00000001_sig0000006d
    );
  IL1_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X75Y134",
      INIT => X"50A050A050A050A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => IL1_mult_w_in(19),
      ADR0 => IL1_mult_in(1),
      ADR3 => IL1_mult_in(0),
      O => IL1_U1_U1_blk00000001_sig0000006c
    );
  IL1_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y134",
      INIT => X"0F00F0000F00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL1_mult_w_in(19),
      ADR2 => IL1_mult_in(1),
      ADR4 => IL1_mult_in(0),
      ADR5 => '1',
      O => IL1_U1_U1_blk00000001_sig0000006d
    );
  IL1_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X75Y134",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL1_mult_w_in(19),
      ADR2 => IL1_mult_in(1),
      ADR4 => '1',
      O => IL1_U1_U1_blk00000001_sig00000096
    );
  Node3_EL_U1_U1_blk00000001_sig00000092_Node3_EL_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000059,
      O => Node3_EL_U1_U1_blk00000001_sig00000059_0
    );
  Node3_EL_U1_U1_blk00000001_sig00000092_Node3_EL_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000058,
      O => Node3_EL_U1_U1_blk00000001_sig00000058_0
    );
  Node3_EL_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_EL_mult_w_in(2),
      ADR0 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(3),
      ADR3 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000007e
    );
  Node3_EL_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_EL_mult_w_in(2),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X59Y139"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_8_O_UNCONNECTED
    );
  Node3_EL_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y139"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_EL_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node3_EL_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node3_EL_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node3_EL_U1_U1_blk00000001_sig000000aa,
      O(3) => Node3_EL_U1_U1_blk00000001_sig00000059,
      O(2) => Node3_EL_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node3_EL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node3_EL_U1_U1_blk00000001_sig0000007e,
      S(2) => Node3_EL_U1_U1_blk00000001_sig0000007f,
      S(1) => Node3_EL_U1_U1_blk00000001_sig00000080,
      S(0) => Node3_EL_U1_U1_blk00000001_sig000000ab
    );
  Node3_EL_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_EL_mult_w_in(1),
      ADR0 => Node3_EL_mult_in(1),
      ADR2 => Node3_EL_mult_w_in(2),
      ADR3 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000007f
    );
  Node3_EL_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node3_EL_mult_w_in(1),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a8
    );
  Node3_EL_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(0),
      ADR1 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(1),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000080
    );
  Node3_EL_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(0),
      ADR1 => Node3_EL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a9
    );
  Node3_EL_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_EL_mult_w_in(0),
      ADR3 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000ab
    );
  Node3_EL_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y139",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_EL_mult_w_in(0),
      ADR3 => Node3_EL_mult_in(0),
      O => Node3_EL_U1_U1_blk00000001_sig000000aa
    );
  Node3_EL_U1_U1_blk00000001_sig0000008e_Node3_EL_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000005d,
      O => Node3_EL_U1_U1_blk00000001_sig0000005d_0
    );
  Node3_EL_U1_U1_blk00000001_sig0000008e_Node3_EL_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000005c,
      O => Node3_EL_U1_U1_blk00000001_sig0000005c_0
    );
  Node3_EL_U1_U1_blk00000001_sig0000008e_Node3_EL_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000005b,
      O => Node3_EL_U1_U1_blk00000001_sig0000005b_0
    );
  Node3_EL_U1_U1_blk00000001_sig0000008e_Node3_EL_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000005a,
      O => Node3_EL_U1_U1_blk00000001_sig0000005a_0
    );
  Node3_EL_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(6),
      ADR2 => Node3_EL_mult_in(1),
      ADR3 => Node3_EL_mult_w_in(7),
      ADR1 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000007a
    );
  Node3_EL_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(6),
      ADR2 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a3
    );
  Node3_EL_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y140"
    )
    port map (
      CI => Node3_EL_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node3_EL_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node3_EL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node3_EL_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node3_EL_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node3_EL_U1_U1_blk00000001_sig000000a6,
      O(3) => Node3_EL_U1_U1_blk00000001_sig0000005d,
      O(2) => Node3_EL_U1_U1_blk00000001_sig0000005c,
      O(1) => Node3_EL_U1_U1_blk00000001_sig0000005b,
      O(0) => Node3_EL_U1_U1_blk00000001_sig0000005a,
      S(3) => Node3_EL_U1_U1_blk00000001_sig0000007a,
      S(2) => Node3_EL_U1_U1_blk00000001_sig0000007b,
      S(1) => Node3_EL_U1_U1_blk00000001_sig0000007c,
      S(0) => Node3_EL_U1_U1_blk00000001_sig0000007d
    );
  Node3_EL_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(5),
      ADR2 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(6),
      ADR1 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000007b
    );
  Node3_EL_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(5),
      ADR2 => Node3_EL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a4
    );
  Node3_EL_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(4),
      ADR2 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(5),
      ADR1 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000007c
    );
  Node3_EL_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(4),
      ADR2 => Node3_EL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a5
    );
  Node3_EL_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(3),
      ADR2 => Node3_EL_mult_in(1),
      ADR3 => Node3_EL_mult_w_in(4),
      ADR1 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000007d
    );
  Node3_EL_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X59Y140",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(3),
      ADR2 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a6
    );
  Node3_EL_U1_U1_blk00000001_sig0000008a_Node3_EL_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000061,
      O => Node3_EL_U1_U1_blk00000001_sig00000061_0
    );
  Node3_EL_U1_U1_blk00000001_sig0000008a_Node3_EL_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000060,
      O => Node3_EL_U1_U1_blk00000001_sig00000060_0
    );
  Node3_EL_U1_U1_blk00000001_sig0000008a_Node3_EL_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000005f,
      O => Node3_EL_U1_U1_blk00000001_sig0000005f_0
    );
  Node3_EL_U1_U1_blk00000001_sig0000008a_Node3_EL_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000005e,
      O => Node3_EL_U1_U1_blk00000001_sig0000005e_0
    );
  Node3_EL_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_EL_mult_w_in(10),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => Node3_EL_mult_w_in(11),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000076
    );
  Node3_EL_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node3_EL_mult_w_in(10),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000009f
    );
  Node3_EL_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y141"
    )
    port map (
      CI => Node3_EL_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node3_EL_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node3_EL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node3_EL_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node3_EL_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node3_EL_U1_U1_blk00000001_sig000000a2,
      O(3) => Node3_EL_U1_U1_blk00000001_sig00000061,
      O(2) => Node3_EL_U1_U1_blk00000001_sig00000060,
      O(1) => Node3_EL_U1_U1_blk00000001_sig0000005f,
      O(0) => Node3_EL_U1_U1_blk00000001_sig0000005e,
      S(3) => Node3_EL_U1_U1_blk00000001_sig00000076,
      S(2) => Node3_EL_U1_U1_blk00000001_sig00000077,
      S(1) => Node3_EL_U1_U1_blk00000001_sig00000078,
      S(0) => Node3_EL_U1_U1_blk00000001_sig00000079
    );
  Node3_EL_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_EL_mult_w_in(10),
      ADR4 => Node3_EL_mult_in(0),
      ADR2 => Node3_EL_mult_w_in(9),
      ADR0 => Node3_EL_mult_in(1),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000077
    );
  Node3_EL_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_mult_w_in(9),
      ADR0 => Node3_EL_mult_in(1),
      O => Node3_EL_U1_U1_blk00000001_sig000000a0
    );
  Node3_EL_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(8),
      ADR1 => Node3_EL_mult_in(1),
      ADR3 => Node3_EL_mult_w_in(9),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000078
    );
  Node3_EL_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(8),
      ADR1 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a1
    );
  Node3_EL_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(7),
      ADR1 => Node3_EL_mult_in(1),
      ADR3 => Node3_EL_mult_w_in(8),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000079
    );
  Node3_EL_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X59Y141",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(7),
      ADR1 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig000000a2
    );
  Node3_EL_U1_U1_blk00000001_sig00000086_Node3_EL_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000065,
      O => Node3_EL_U1_U1_blk00000001_sig00000065_0
    );
  Node3_EL_U1_U1_blk00000001_sig00000086_Node3_EL_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000064,
      O => Node3_EL_U1_U1_blk00000001_sig00000064_0
    );
  Node3_EL_U1_U1_blk00000001_sig00000086_Node3_EL_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000063,
      O => Node3_EL_U1_U1_blk00000001_sig00000063_0
    );
  Node3_EL_U1_U1_blk00000001_sig00000086_Node3_EL_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000062,
      O => Node3_EL_U1_U1_blk00000001_sig00000062_0
    );
  Node3_EL_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_EL_mult_w_in(14),
      ADR3 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(15),
      ADR0 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000072
    );
  Node3_EL_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_EL_mult_w_in(14),
      ADR3 => Node3_EL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000009b
    );
  Node3_EL_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y142"
    )
    port map (
      CI => Node3_EL_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node3_EL_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node3_EL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node3_EL_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node3_EL_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node3_EL_U1_U1_blk00000001_sig0000009e,
      O(3) => Node3_EL_U1_U1_blk00000001_sig00000065,
      O(2) => Node3_EL_U1_U1_blk00000001_sig00000064,
      O(1) => Node3_EL_U1_U1_blk00000001_sig00000063,
      O(0) => Node3_EL_U1_U1_blk00000001_sig00000062,
      S(3) => Node3_EL_U1_U1_blk00000001_sig00000072,
      S(2) => Node3_EL_U1_U1_blk00000001_sig00000073,
      S(1) => Node3_EL_U1_U1_blk00000001_sig00000074,
      S(0) => Node3_EL_U1_U1_blk00000001_sig00000075
    );
  Node3_EL_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_EL_mult_w_in(13),
      ADR3 => Node3_EL_mult_in(1),
      ADR2 => Node3_EL_mult_w_in(14),
      ADR0 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000073
    );
  Node3_EL_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_EL_mult_w_in(13),
      ADR3 => Node3_EL_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000009c
    );
  Node3_EL_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_EL_mult_w_in(12),
      ADR0 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(13),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000074
    );
  Node3_EL_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_EL_mult_w_in(12),
      ADR0 => Node3_EL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000009d
    );
  Node3_EL_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_EL_mult_w_in(11),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => Node3_EL_mult_w_in(12),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000075
    );
  Node3_EL_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y142",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node3_EL_mult_w_in(11),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000009e
    );
  Node3_EL_U1_U1_blk00000001_sig00000082_Node3_EL_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000069,
      O => Node3_EL_U1_U1_blk00000001_sig00000069_0
    );
  Node3_EL_U1_U1_blk00000001_sig00000082_Node3_EL_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000068,
      O => Node3_EL_U1_U1_blk00000001_sig00000068_0
    );
  Node3_EL_U1_U1_blk00000001_sig00000082_Node3_EL_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000067,
      O => Node3_EL_U1_U1_blk00000001_sig00000067_0
    );
  Node3_EL_U1_U1_blk00000001_sig00000082_Node3_EL_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig00000066,
      O => Node3_EL_U1_U1_blk00000001_sig00000066_0
    );
  Node3_EL_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_EL_mult_w_in(18),
      ADR0 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(19),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000006e
    );
  Node3_EL_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_EL_mult_w_in(18),
      ADR0 => Node3_EL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000097
    );
  Node3_EL_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y143"
    )
    port map (
      CI => Node3_EL_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node3_EL_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node3_EL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node3_EL_U1_U1_blk00000001_sig00000097,
      DI(2) => Node3_EL_U1_U1_blk00000001_sig00000098,
      DI(1) => Node3_EL_U1_U1_blk00000001_sig00000099,
      DI(0) => Node3_EL_U1_U1_blk00000001_sig0000009a,
      O(3) => Node3_EL_U1_U1_blk00000001_sig00000069,
      O(2) => Node3_EL_U1_U1_blk00000001_sig00000068,
      O(1) => Node3_EL_U1_U1_blk00000001_sig00000067,
      O(0) => Node3_EL_U1_U1_blk00000001_sig00000066,
      S(3) => Node3_EL_U1_U1_blk00000001_sig0000006e,
      S(2) => Node3_EL_U1_U1_blk00000001_sig0000006f,
      S(1) => Node3_EL_U1_U1_blk00000001_sig00000070,
      S(0) => Node3_EL_U1_U1_blk00000001_sig00000071
    );
  Node3_EL_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_EL_mult_w_in(17),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => Node3_EL_mult_w_in(18),
      ADR4 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000006f
    );
  Node3_EL_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_EL_mult_w_in(17),
      ADR0 => Node3_EL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000098
    );
  Node3_EL_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_EL_mult_w_in(16),
      ADR3 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_w_in(17),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000070
    );
  Node3_EL_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_EL_mult_w_in(16),
      ADR3 => Node3_EL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000099
    );
  Node3_EL_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(15),
      ADR2 => Node3_EL_mult_in(1),
      ADR1 => Node3_EL_mult_w_in(16),
      ADR4 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000071
    );
  Node3_EL_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y143",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_EL_mult_w_in(15),
      ADR2 => Node3_EL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000009a
    );
  Node3_EL_U1_U1_blk00000001_sig0000006b_Node3_EL_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000006b,
      O => Node3_EL_U1_U1_blk00000001_sig0000006b_0
    );
  Node3_EL_U1_U1_blk00000001_sig0000006b_Node3_EL_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U1_U1_blk00000001_sig0000006a,
      O => Node3_EL_U1_U1_blk00000001_sig0000006a_0
    );
  Node3_EL_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X59Y144"
    )
    port map (
      CI => Node3_EL_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node3_EL_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node3_EL_U1_U1_blk00000001_sig0000006b,
      O(0) => Node3_EL_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node3_EL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node3_EL_U1_U1_blk00000001_sig0000006c,
      S(0) => Node3_EL_U1_U1_blk00000001_sig0000006d
    );
  Node3_EL_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X59Y144",
      INIT => X"0F0FF0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node3_EL_mult_w_in(19),
      ADR2 => Node3_EL_mult_in(1),
      ADR4 => Node3_EL_mult_in(0),
      O => Node3_EL_U1_U1_blk00000001_sig0000006c
    );
  Node3_EL_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y144",
      INIT => X"0FF000000FF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node3_EL_mult_w_in(19),
      ADR3 => Node3_EL_mult_in(1),
      ADR2 => Node3_EL_mult_in(0),
      ADR5 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig0000006d
    );
  Node3_EL_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X59Y144",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node3_EL_mult_w_in(19),
      ADR3 => Node3_EL_mult_in(1),
      ADR2 => '1',
      O => Node3_EL_U1_U1_blk00000001_sig00000096
    );
  Node1_ACT_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_3_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node1_ACT_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => X"6633663C66CC663C"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_omx_out_3_0,
      ADR2 => Node1_ACT_U2_cnt(3),
      ADR0 => Node1_ACT_U4_weight_reg(3),
      ADR1 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_8669
    );
  ProtoComp72_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X83Y100"
    )
    port map (
      O => NLW_ProtoComp72_CYINITGND_2_O_UNCONNECTED
    );
  Node1_ACT_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_2_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node1_ACT_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X83Y100"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21813,
      CO(2) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q,
      O(3) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_8669,
      S(2) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_8686,
      S(1) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_8695,
      S(0) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_8704
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => X"05FA03FCF50AF30C"
    )
    port map (
      ADR2 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR0 => Node1_ACT_omx_out_2_0,
      ADR1 => Node1_ACT_U2_cnt(2),
      ADR5 => Node1_ACT_U4_weight_reg(2),
      ADR3 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_8686
    );
  Node1_ACT_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_1_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node1_ACT_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => X"0FF00FF011EEBB44"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_1_0,
      ADR1 => Node1_ACT_U2_cnt(1),
      ADR2 => Node1_ACT_U4_weight_reg(1),
      ADR3 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_8695
    );
  Node1_ACT_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_0_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node1_ACT_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y100",
      INIT => X"3336CC36339CCC9C"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_omx_out_0_0,
      ADR2 => Node1_ACT_U2_cnt(0),
      ADR4 => Node1_ACT_U4_weight_reg(0),
      ADR1 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_8704
    );
  Node1_ACT_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_7_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node1_ACT_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => X"6655665A66AA665A"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_omx_out_7_0,
      ADR2 => Node1_ACT_U2_cnt(7),
      ADR1 => Node1_ACT_U4_weight_reg(7),
      ADR0 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_8713
    );
  Node1_ACT_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_6_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node1_ACT_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X83Y101"
    )
    port map (
      CI => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21813,
      CYINIT => '0',
      CO(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21826,
      CO(2) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q,
      O(3) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_8713,
      S(2) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_8730,
      S(1) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_8739,
      S(0) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_8748
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => X"05AF11BBFA50EE44"
    )
    port map (
      ADR0 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR2 => Node1_ACT_omx_out_6_0,
      ADR1 => Node1_ACT_U2_cnt(6),
      ADR3 => Node1_ACT_U4_weight_reg(6),
      ADR5 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_8730
    );
  Node1_ACT_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_5_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node1_ACT_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => X"0FF00FF011EEBB44"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_5_0,
      ADR1 => Node1_ACT_U2_cnt(5),
      ADR2 => Node1_ACT_U4_weight_reg(5),
      ADR3 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_8739
    );
  Node1_ACT_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_4_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node1_ACT_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y101",
      INIT => X"11DD03CFEE22FC30"
    )
    port map (
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR0 => Node1_ACT_omx_out_4_0,
      ADR2 => Node1_ACT_U2_cnt(4),
      ADR3 => Node1_ACT_U4_weight_reg(4),
      ADR5 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_8748
    );
  Node1_ACT_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_11_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node1_ACT_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => X"0F330F55F0CCF0AA"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_omx_out_11_0,
      ADR0 => Node1_ACT_U2_cnt(11),
      ADR2 => Node1_ACT_U4_weight_reg(11),
      ADR5 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_8757
    );
  Node1_ACT_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_10_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node1_ACT_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X83Y102"
    )
    port map (
      CI => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21826,
      CYINIT => '0',
      CO(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21837,
      CO(2) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q,
      O(3) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_8757,
      S(2) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_8774,
      S(1) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_8783,
      S(0) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_8792
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => X"05FA11EEAF50BB44"
    )
    port map (
      ADR0 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR2 => Node1_ACT_omx_out_10_0,
      ADR1 => Node1_ACT_U2_cnt(10),
      ADR5 => Node1_ACT_U4_weight_reg(10),
      ADR3 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_8774
    );
  Node1_ACT_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_9_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node1_ACT_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => X"0FF00FF01E1EB4B4"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_9_0,
      ADR1 => Node1_ACT_U2_cnt(9),
      ADR3 => Node1_ACT_U4_weight_reg(9),
      ADR2 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_8783
    );
  Node1_ACT_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_8_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node1_ACT_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y102",
      INIT => X"00FFFF002727D8D8"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_omx_out_8_0,
      ADR2 => Node1_ACT_U2_cnt(8),
      ADR3 => Node1_ACT_U4_weight_reg(8),
      ADR4 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_8792
    );
  Node1_ACT_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_15_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node1_ACT_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => X"66AACCF066AACC0F"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR5 => N134,
      ADR2 => Node1_ACT_U2_cnt(15),
      ADR0 => Node1_ACT_omx_out_15_0,
      ADR1 => Node1_ACT_U4_weight_reg(15),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_8801
    );
  Node1_ACT_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_14_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node1_ACT_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X83Y103"
    )
    port map (
      CI => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21837,
      CYINIT => '0',
      CO(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21850,
      CO(2) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q,
      O(3) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_8801,
      S(2) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_8818,
      S(1) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_8827,
      S(0) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_8836
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => X"0053FF53FFAC00AC"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR2 => Node1_ACT_acc_f_reset1,
      ADR0 => Node1_ACT_omx_out_14_0,
      ADR1 => Node1_ACT_U2_cnt(14),
      ADR4 => Node1_ACT_U4_weight_reg(14),
      ADR5 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_8818
    );
  Node1_ACT_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_13_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node1_ACT_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => X"00FFFF001B1BE4E4"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR2 => Node1_ACT_omx_out_13_0,
      ADR1 => Node1_ACT_U2_cnt(13),
      ADR3 => Node1_ACT_U4_weight_reg(13),
      ADR4 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_8827
    );
  Node1_ACT_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_12_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node1_ACT_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y103",
      INIT => X"00FFFF002727D8D8"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_omx_out_12_0,
      ADR2 => Node1_ACT_U2_cnt(12),
      ADR3 => Node1_ACT_U4_weight_reg(12),
      ADR4 => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_8836
    );
  Node1_ACT_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_19_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node1_ACT_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => X"55FFAAC3AA00AAC3"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR1 => N142_0,
      ADR2 => Node1_ACT_U2_cnt(19),
      ADR5 => Node1_ACT_omx_out_19_0,
      ADR0 => Node1_ACT_U4_weight_reg(19),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_8844
    );
  Node1_ACT_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_18_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node1_ACT_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X83Y104"
    )
    port map (
      CI => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21850,
      CYINIT => '0',
      CO(3) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q,
      O(3) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_8844,
      S(2) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_8860,
      S(1) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_8869,
      S(0) => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_8878
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => X"5FACA0AC5FA3A0A3"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR2 => Node1_ACT_acc_f_reset1,
      ADR5 => N116_0,
      ADR1 => Node1_ACT_U2_cnt(18),
      ADR0 => Node1_ACT_omx_out_18_0,
      ADR4 => Node1_ACT_U4_weight_reg(18),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_8860
    );
  Node1_ACT_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_17_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node1_ACT_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => X"55AAFF00EBEB4141"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR2 => N122,
      ADR1 => Node1_ACT_U2_cnt(17),
      ADR4 => Node1_ACT_omx_out_17_0,
      ADR3 => Node1_ACT_U4_weight_reg(17),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_8869
    );
  Node1_ACT_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U2_n0042_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U2_cnt_16_CLK,
      I => Node1_ACT_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node1_ACT_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X83Y104",
      INIT => X"55AAFF00EBEB4141"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR1 => N128_0,
      ADR2 => Node1_ACT_U2_cnt(16),
      ADR4 => Node1_ACT_omx_out_16_0,
      ADR3 => Node1_ACT_U4_weight_reg(16),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_8878
    );
  Node3_NL_U1_U1_blk00000001_sig00000092_Node3_NL_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000059,
      O => Node3_NL_U1_U1_blk00000001_sig00000059_0
    );
  Node3_NL_U1_U1_blk00000001_sig00000092_Node3_NL_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000058,
      O => Node3_NL_U1_U1_blk00000001_sig00000058_0
    );
  Node3_NL_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_NL_mult_w_in(2),
      ADR2 => Node3_NL_mult_in(1),
      ADR3 => Node3_NL_mult_w_in(3),
      ADR0 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000007e
    );
  Node3_NL_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(2),
      ADR2 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_9 : X_ZERO
    generic map(
      LOC => "SLICE_X75Y122"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_9_O_UNCONNECTED
    );
  Node3_NL_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y122"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_NL_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node3_NL_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node3_NL_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node3_NL_U1_U1_blk00000001_sig000000aa,
      O(3) => Node3_NL_U1_U1_blk00000001_sig00000059,
      O(2) => Node3_NL_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node3_NL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node3_NL_U1_U1_blk00000001_sig0000007e,
      S(2) => Node3_NL_U1_U1_blk00000001_sig0000007f,
      S(1) => Node3_NL_U1_U1_blk00000001_sig00000080,
      S(0) => Node3_NL_U1_U1_blk00000001_sig000000ab
    );
  Node3_NL_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_NL_mult_w_in(1),
      ADR2 => Node3_NL_mult_in(1),
      ADR3 => Node3_NL_mult_w_in(2),
      ADR0 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000007f
    );
  Node3_NL_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(1),
      ADR2 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a8
    );
  Node3_NL_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_NL_mult_w_in(0),
      ADR3 => Node3_NL_mult_in(1),
      ADR4 => Node3_NL_mult_w_in(1),
      ADR0 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000080
    );
  Node3_NL_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_NL_mult_w_in(0),
      ADR3 => Node3_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a9
    );
  Node3_NL_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_mult_w_in(0),
      ADR2 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000ab
    );
  Node3_NL_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y122",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_mult_w_in(0),
      ADR2 => Node3_NL_mult_in(0),
      O => Node3_NL_U1_U1_blk00000001_sig000000aa
    );
  Node3_NL_U1_U1_blk00000001_sig0000008e_Node3_NL_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000005d,
      O => Node3_NL_U1_U1_blk00000001_sig0000005d_0
    );
  Node3_NL_U1_U1_blk00000001_sig0000008e_Node3_NL_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000005c,
      O => Node3_NL_U1_U1_blk00000001_sig0000005c_0
    );
  Node3_NL_U1_U1_blk00000001_sig0000008e_Node3_NL_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000005b,
      O => Node3_NL_U1_U1_blk00000001_sig0000005b_0
    );
  Node3_NL_U1_U1_blk00000001_sig0000008e_Node3_NL_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000005a,
      O => Node3_NL_U1_U1_blk00000001_sig0000005a_0
    );
  Node3_NL_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(6),
      ADR1 => Node3_NL_mult_in(1),
      ADR2 => Node3_NL_mult_w_in(7),
      ADR3 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000007a
    );
  Node3_NL_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(6),
      ADR1 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a3
    );
  Node3_NL_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y123"
    )
    port map (
      CI => Node3_NL_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node3_NL_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node3_NL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node3_NL_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node3_NL_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node3_NL_U1_U1_blk00000001_sig000000a6,
      O(3) => Node3_NL_U1_U1_blk00000001_sig0000005d,
      O(2) => Node3_NL_U1_U1_blk00000001_sig0000005c,
      O(1) => Node3_NL_U1_U1_blk00000001_sig0000005b,
      O(0) => Node3_NL_U1_U1_blk00000001_sig0000005a,
      S(3) => Node3_NL_U1_U1_blk00000001_sig0000007a,
      S(2) => Node3_NL_U1_U1_blk00000001_sig0000007b,
      S(1) => Node3_NL_U1_U1_blk00000001_sig0000007c,
      S(0) => Node3_NL_U1_U1_blk00000001_sig0000007d
    );
  Node3_NL_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_NL_mult_w_in(5),
      ADR2 => Node3_NL_mult_in(1),
      ADR4 => Node3_NL_mult_w_in(6),
      ADR1 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000007b
    );
  Node3_NL_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_NL_mult_w_in(5),
      ADR2 => Node3_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a4
    );
  Node3_NL_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_NL_mult_w_in(4),
      ADR2 => Node3_NL_mult_in(1),
      ADR4 => Node3_NL_mult_w_in(5),
      ADR1 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000007c
    );
  Node3_NL_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_NL_mult_w_in(4),
      ADR2 => Node3_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a5
    );
  Node3_NL_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(3),
      ADR2 => Node3_NL_mult_in(1),
      ADR3 => Node3_NL_mult_w_in(4),
      ADR1 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000007d
    );
  Node3_NL_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X75Y123",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(3),
      ADR2 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a6
    );
  Node3_NL_U1_U1_blk00000001_sig0000008a_Node3_NL_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000061,
      O => Node3_NL_U1_U1_blk00000001_sig00000061_0
    );
  Node3_NL_U1_U1_blk00000001_sig0000008a_Node3_NL_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000060,
      O => Node3_NL_U1_U1_blk00000001_sig00000060_0
    );
  Node3_NL_U1_U1_blk00000001_sig0000008a_Node3_NL_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000005f,
      O => Node3_NL_U1_U1_blk00000001_sig0000005f_0
    );
  Node3_NL_U1_U1_blk00000001_sig0000008a_Node3_NL_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000005e,
      O => Node3_NL_U1_U1_blk00000001_sig0000005e_0
    );
  Node3_NL_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(10),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => Node3_NL_mult_w_in(11),
      ADR4 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000076
    );
  Node3_NL_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(10),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000009f
    );
  Node3_NL_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y124"
    )
    port map (
      CI => Node3_NL_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node3_NL_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node3_NL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node3_NL_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node3_NL_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node3_NL_U1_U1_blk00000001_sig000000a2,
      O(3) => Node3_NL_U1_U1_blk00000001_sig00000061,
      O(2) => Node3_NL_U1_U1_blk00000001_sig00000060,
      O(1) => Node3_NL_U1_U1_blk00000001_sig0000005f,
      O(0) => Node3_NL_U1_U1_blk00000001_sig0000005e,
      S(3) => Node3_NL_U1_U1_blk00000001_sig00000076,
      S(2) => Node3_NL_U1_U1_blk00000001_sig00000077,
      S(1) => Node3_NL_U1_U1_blk00000001_sig00000078,
      S(0) => Node3_NL_U1_U1_blk00000001_sig00000079
    );
  Node3_NL_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_NL_mult_w_in(10),
      ADR3 => Node3_NL_mult_in(0),
      ADR0 => Node3_NL_mult_w_in(9),
      ADR4 => Node3_NL_mult_in(1),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000077
    );
  Node3_NL_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Node3_NL_mult_w_in(9),
      ADR4 => Node3_NL_mult_in(1),
      O => Node3_NL_U1_U1_blk00000001_sig000000a0
    );
  Node3_NL_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_NL_mult_w_in(8),
      ADR3 => Node3_NL_mult_in(1),
      ADR4 => Node3_NL_mult_w_in(9),
      ADR1 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000078
    );
  Node3_NL_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_NL_mult_w_in(8),
      ADR3 => Node3_NL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a1
    );
  Node3_NL_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(7),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => Node3_NL_mult_w_in(8),
      ADR1 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000079
    );
  Node3_NL_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X75Y124",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(7),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig000000a2
    );
  Node3_NL_U1_U1_blk00000001_sig00000086_Node3_NL_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000065,
      O => Node3_NL_U1_U1_blk00000001_sig00000065_0
    );
  Node3_NL_U1_U1_blk00000001_sig00000086_Node3_NL_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000064,
      O => Node3_NL_U1_U1_blk00000001_sig00000064_0
    );
  Node3_NL_U1_U1_blk00000001_sig00000086_Node3_NL_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000063,
      O => Node3_NL_U1_U1_blk00000001_sig00000063_0
    );
  Node3_NL_U1_U1_blk00000001_sig00000086_Node3_NL_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000062,
      O => Node3_NL_U1_U1_blk00000001_sig00000062_0
    );
  Node3_NL_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(14),
      ADR4 => Node3_NL_mult_in(1),
      ADR3 => Node3_NL_mult_w_in(15),
      ADR2 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000072
    );
  Node3_NL_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(14),
      ADR4 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000009b
    );
  Node3_NL_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y125"
    )
    port map (
      CI => Node3_NL_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node3_NL_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node3_NL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node3_NL_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node3_NL_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node3_NL_U1_U1_blk00000001_sig0000009e,
      O(3) => Node3_NL_U1_U1_blk00000001_sig00000065,
      O(2) => Node3_NL_U1_U1_blk00000001_sig00000064,
      O(1) => Node3_NL_U1_U1_blk00000001_sig00000063,
      O(0) => Node3_NL_U1_U1_blk00000001_sig00000062,
      S(3) => Node3_NL_U1_U1_blk00000001_sig00000072,
      S(2) => Node3_NL_U1_U1_blk00000001_sig00000073,
      S(1) => Node3_NL_U1_U1_blk00000001_sig00000074,
      S(0) => Node3_NL_U1_U1_blk00000001_sig00000075
    );
  Node3_NL_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(13),
      ADR3 => Node3_NL_mult_in(1),
      ADR1 => Node3_NL_mult_w_in(14),
      ADR2 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000073
    );
  Node3_NL_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_mult_w_in(13),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => '1',
      ADR1 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000009c
    );
  Node3_NL_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(12),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => Node3_NL_mult_w_in(13),
      ADR4 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000074
    );
  Node3_NL_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(12),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000009d
    );
  Node3_NL_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_NL_mult_w_in(11),
      ADR4 => Node3_NL_mult_in(1),
      ADR3 => Node3_NL_mult_w_in(12),
      ADR2 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000075
    );
  Node3_NL_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y125",
      INIT => X"AAAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_NL_mult_w_in(11),
      ADR4 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000009e
    );
  Node3_NL_U1_U1_blk00000001_sig00000082_Node3_NL_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000069,
      O => Node3_NL_U1_U1_blk00000001_sig00000069_0
    );
  Node3_NL_U1_U1_blk00000001_sig00000082_Node3_NL_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000068,
      O => Node3_NL_U1_U1_blk00000001_sig00000068_0
    );
  Node3_NL_U1_U1_blk00000001_sig00000082_Node3_NL_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000067,
      O => Node3_NL_U1_U1_blk00000001_sig00000067_0
    );
  Node3_NL_U1_U1_blk00000001_sig00000082_Node3_NL_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig00000066,
      O => Node3_NL_U1_U1_blk00000001_sig00000066_0
    );
  Node3_NL_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_NL_mult_w_in(18),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => Node3_NL_mult_w_in(19),
      ADR4 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000006e
    );
  Node3_NL_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"AA00AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_NL_mult_w_in(18),
      ADR3 => Node3_NL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000097
    );
  Node3_NL_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y126"
    )
    port map (
      CI => Node3_NL_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node3_NL_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node3_NL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node3_NL_U1_U1_blk00000001_sig00000097,
      DI(2) => Node3_NL_U1_U1_blk00000001_sig00000098,
      DI(1) => Node3_NL_U1_U1_blk00000001_sig00000099,
      DI(0) => Node3_NL_U1_U1_blk00000001_sig0000009a,
      O(3) => Node3_NL_U1_U1_blk00000001_sig00000069,
      O(2) => Node3_NL_U1_U1_blk00000001_sig00000068,
      O(1) => Node3_NL_U1_U1_blk00000001_sig00000067,
      O(0) => Node3_NL_U1_U1_blk00000001_sig00000066,
      S(3) => Node3_NL_U1_U1_blk00000001_sig0000006e,
      S(2) => Node3_NL_U1_U1_blk00000001_sig0000006f,
      S(1) => Node3_NL_U1_U1_blk00000001_sig00000070,
      S(0) => Node3_NL_U1_U1_blk00000001_sig00000071
    );
  Node3_NL_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(17),
      ADR2 => Node3_NL_mult_in(1),
      ADR4 => Node3_NL_mult_w_in(18),
      ADR3 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000006f
    );
  Node3_NL_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(17),
      ADR2 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000098
    );
  Node3_NL_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(16),
      ADR4 => Node3_NL_mult_in(1),
      ADR3 => Node3_NL_mult_w_in(17),
      ADR2 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000070
    );
  Node3_NL_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_mult_w_in(16),
      ADR4 => Node3_NL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000099
    );
  Node3_NL_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_NL_mult_w_in(15),
      ADR4 => Node3_NL_mult_in(1),
      ADR1 => Node3_NL_mult_w_in(16),
      ADR2 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000071
    );
  Node3_NL_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y126",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_NL_mult_w_in(15),
      ADR4 => Node3_NL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000009a
    );
  Node3_WL_U1_U1_blk00000001_sig00000092_Node3_WL_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000059,
      O => Node3_WL_U1_U1_blk00000001_sig00000059_0
    );
  Node3_WL_U1_U1_blk00000001_sig00000092_Node3_WL_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000058,
      O => Node3_WL_U1_U1_blk00000001_sig00000058_0
    );
  Node3_WL_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_WL_mult_w_in(2),
      ADR3 => Node3_WL_mult_in(1),
      ADR0 => Node3_WL_mult_w_in(3),
      ADR4 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000007e
    );
  Node3_WL_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_WL_mult_w_in(2),
      ADR3 => Node3_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_10 : X_ZERO
    generic map(
      LOC => "SLICE_X57Y128"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_10_O_UNCONNECTED
    );
  Node3_WL_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y128"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_WL_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node3_WL_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node3_WL_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node3_WL_U1_U1_blk00000001_sig000000aa,
      O(3) => Node3_WL_U1_U1_blk00000001_sig00000059,
      O(2) => Node3_WL_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node3_WL_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node3_WL_U1_U1_blk00000001_sig0000007e,
      S(2) => Node3_WL_U1_U1_blk00000001_sig0000007f,
      S(1) => Node3_WL_U1_U1_blk00000001_sig00000080,
      S(0) => Node3_WL_U1_U1_blk00000001_sig000000ab
    );
  Node3_WL_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_WL_mult_w_in(1),
      ADR3 => Node3_WL_mult_in(1),
      ADR0 => Node3_WL_mult_w_in(2),
      ADR4 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000007f
    );
  Node3_WL_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_WL_mult_w_in(1),
      ADR3 => Node3_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a8
    );
  Node3_WL_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(0),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => Node3_WL_mult_w_in(1),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000080
    );
  Node3_WL_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(0),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a9
    );
  Node3_WL_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_WL_mult_w_in(0),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000ab
    );
  Node3_WL_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y128",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_WL_mult_w_in(0),
      ADR2 => Node3_WL_mult_in(0),
      O => Node3_WL_U1_U1_blk00000001_sig000000aa
    );
  Node3_WL_U1_U1_blk00000001_sig0000008e_Node3_WL_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000005d,
      O => Node3_WL_U1_U1_blk00000001_sig0000005d_0
    );
  Node3_WL_U1_U1_blk00000001_sig0000008e_Node3_WL_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000005c,
      O => Node3_WL_U1_U1_blk00000001_sig0000005c_0
    );
  Node3_WL_U1_U1_blk00000001_sig0000008e_Node3_WL_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000005b,
      O => Node3_WL_U1_U1_blk00000001_sig0000005b_0
    );
  Node3_WL_U1_U1_blk00000001_sig0000008e_Node3_WL_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000005a,
      O => Node3_WL_U1_U1_blk00000001_sig0000005a_0
    );
  Node3_WL_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_WL_mult_w_in(6),
      ADR3 => Node3_WL_mult_in(1),
      ADR4 => Node3_WL_mult_w_in(7),
      ADR1 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000007a
    );
  Node3_WL_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_WL_mult_w_in(6),
      ADR3 => Node3_WL_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a3
    );
  Node3_WL_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y129"
    )
    port map (
      CI => Node3_WL_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node3_WL_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node3_WL_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node3_WL_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node3_WL_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node3_WL_U1_U1_blk00000001_sig000000a6,
      O(3) => Node3_WL_U1_U1_blk00000001_sig0000005d,
      O(2) => Node3_WL_U1_U1_blk00000001_sig0000005c,
      O(1) => Node3_WL_U1_U1_blk00000001_sig0000005b,
      O(0) => Node3_WL_U1_U1_blk00000001_sig0000005a,
      S(3) => Node3_WL_U1_U1_blk00000001_sig0000007a,
      S(2) => Node3_WL_U1_U1_blk00000001_sig0000007b,
      S(1) => Node3_WL_U1_U1_blk00000001_sig0000007c,
      S(0) => Node3_WL_U1_U1_blk00000001_sig0000007d
    );
  Node3_WL_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_WL_mult_w_in(5),
      ADR2 => Node3_WL_mult_in(1),
      ADR3 => Node3_WL_mult_w_in(6),
      ADR4 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000007b
    );
  Node3_WL_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_WL_mult_w_in(5),
      ADR2 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a4
    );
  Node3_WL_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(4),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => Node3_WL_mult_w_in(5),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000007c
    );
  Node3_WL_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(4),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a5
    );
  Node3_WL_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(3),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => Node3_WL_mult_w_in(4),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000007d
    );
  Node3_WL_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X57Y129",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(3),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a6
    );
  Node3_WL_U1_U1_blk00000001_sig0000008a_Node3_WL_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000061,
      O => Node3_WL_U1_U1_blk00000001_sig00000061_0
    );
  Node3_WL_U1_U1_blk00000001_sig0000008a_Node3_WL_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000060,
      O => Node3_WL_U1_U1_blk00000001_sig00000060_0
    );
  Node3_WL_U1_U1_blk00000001_sig0000008a_Node3_WL_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000005f,
      O => Node3_WL_U1_U1_blk00000001_sig0000005f_0
    );
  Node3_WL_U1_U1_blk00000001_sig0000008a_Node3_WL_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000005e,
      O => Node3_WL_U1_U1_blk00000001_sig0000005e_0
    );
  Node3_WL_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(10),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => Node3_WL_mult_w_in(11),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000076
    );
  Node3_WL_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(10),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000009f
    );
  Node3_WL_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y130"
    )
    port map (
      CI => Node3_WL_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node3_WL_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node3_WL_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node3_WL_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node3_WL_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node3_WL_U1_U1_blk00000001_sig000000a2,
      O(3) => Node3_WL_U1_U1_blk00000001_sig00000061,
      O(2) => Node3_WL_U1_U1_blk00000001_sig00000060,
      O(1) => Node3_WL_U1_U1_blk00000001_sig0000005f,
      O(0) => Node3_WL_U1_U1_blk00000001_sig0000005e,
      S(3) => Node3_WL_U1_U1_blk00000001_sig00000076,
      S(2) => Node3_WL_U1_U1_blk00000001_sig00000077,
      S(1) => Node3_WL_U1_U1_blk00000001_sig00000078,
      S(0) => Node3_WL_U1_U1_blk00000001_sig00000079
    );
  Node3_WL_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_WL_mult_w_in(10),
      ADR3 => Node3_WL_mult_in(0),
      ADR0 => Node3_WL_mult_w_in(9),
      ADR4 => Node3_WL_mult_in(1),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000077
    );
  Node3_WL_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Node3_WL_mult_w_in(9),
      ADR4 => Node3_WL_mult_in(1),
      O => Node3_WL_U1_U1_blk00000001_sig000000a0
    );
  Node3_WL_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(8),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => Node3_WL_mult_w_in(9),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000078
    );
  Node3_WL_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(8),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a1
    );
  Node3_WL_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(7),
      ADR3 => Node3_WL_mult_in(1),
      ADR4 => Node3_WL_mult_w_in(8),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000079
    );
  Node3_WL_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X57Y130",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(7),
      ADR3 => Node3_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig000000a2
    );
  Node3_WL_U1_U1_blk00000001_sig00000086_Node3_WL_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000065,
      O => Node3_WL_U1_U1_blk00000001_sig00000065_0
    );
  Node3_WL_U1_U1_blk00000001_sig00000086_Node3_WL_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000064,
      O => Node3_WL_U1_U1_blk00000001_sig00000064_0
    );
  Node3_WL_U1_U1_blk00000001_sig00000086_Node3_WL_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000063,
      O => Node3_WL_U1_U1_blk00000001_sig00000063_0
    );
  Node3_WL_U1_U1_blk00000001_sig00000086_Node3_WL_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000062,
      O => Node3_WL_U1_U1_blk00000001_sig00000062_0
    );
  Node3_WL_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_WL_mult_w_in(14),
      ADR4 => Node3_WL_mult_in(1),
      ADR0 => Node3_WL_mult_w_in(15),
      ADR3 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000072
    );
  Node3_WL_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_WL_mult_w_in(14),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000009b
    );
  Node3_WL_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y131"
    )
    port map (
      CI => Node3_WL_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node3_WL_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node3_WL_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node3_WL_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node3_WL_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node3_WL_U1_U1_blk00000001_sig0000009e,
      O(3) => Node3_WL_U1_U1_blk00000001_sig00000065,
      O(2) => Node3_WL_U1_U1_blk00000001_sig00000064,
      O(1) => Node3_WL_U1_U1_blk00000001_sig00000063,
      O(0) => Node3_WL_U1_U1_blk00000001_sig00000062,
      S(3) => Node3_WL_U1_U1_blk00000001_sig00000072,
      S(2) => Node3_WL_U1_U1_blk00000001_sig00000073,
      S(1) => Node3_WL_U1_U1_blk00000001_sig00000074,
      S(0) => Node3_WL_U1_U1_blk00000001_sig00000075
    );
  Node3_WL_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_WL_mult_w_in(13),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => Node3_WL_mult_w_in(14),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000073
    );
  Node3_WL_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"AAAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_WL_mult_w_in(13),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000009c
    );
  Node3_WL_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(12),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => Node3_WL_mult_w_in(13),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000074
    );
  Node3_WL_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(12),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000009d
    );
  Node3_WL_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(11),
      ADR2 => Node3_WL_mult_in(1),
      ADR3 => Node3_WL_mult_w_in(12),
      ADR4 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000075
    );
  Node3_WL_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y131",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(11),
      ADR2 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000009e
    );
  Node3_WL_U1_U1_blk00000001_sig00000082_Node3_WL_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000069,
      O => Node3_WL_U1_U1_blk00000001_sig00000069_0
    );
  Node3_WL_U1_U1_blk00000001_sig00000082_Node3_WL_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000068,
      O => Node3_WL_U1_U1_blk00000001_sig00000068_0
    );
  Node3_WL_U1_U1_blk00000001_sig00000082_Node3_WL_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000067,
      O => Node3_WL_U1_U1_blk00000001_sig00000067_0
    );
  Node3_WL_U1_U1_blk00000001_sig00000082_Node3_WL_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig00000066,
      O => Node3_WL_U1_U1_blk00000001_sig00000066_0
    );
  Node3_WL_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(18),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => Node3_WL_mult_w_in(19),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000006e
    );
  Node3_WL_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(18),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000097
    );
  Node3_WL_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y132"
    )
    port map (
      CI => Node3_WL_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node3_WL_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node3_WL_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node3_WL_U1_U1_blk00000001_sig00000097,
      DI(2) => Node3_WL_U1_U1_blk00000001_sig00000098,
      DI(1) => Node3_WL_U1_U1_blk00000001_sig00000099,
      DI(0) => Node3_WL_U1_U1_blk00000001_sig0000009a,
      O(3) => Node3_WL_U1_U1_blk00000001_sig00000069,
      O(2) => Node3_WL_U1_U1_blk00000001_sig00000068,
      O(1) => Node3_WL_U1_U1_blk00000001_sig00000067,
      O(0) => Node3_WL_U1_U1_blk00000001_sig00000066,
      S(3) => Node3_WL_U1_U1_blk00000001_sig0000006e,
      S(2) => Node3_WL_U1_U1_blk00000001_sig0000006f,
      S(1) => Node3_WL_U1_U1_blk00000001_sig00000070,
      S(0) => Node3_WL_U1_U1_blk00000001_sig00000071
    );
  Node3_WL_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"66AACC0066AACC00"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node3_WL_mult_w_in(17),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => Node3_WL_mult_w_in(18),
      ADR3 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000006f
    );
  Node3_WL_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"AAAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_WL_mult_w_in(17),
      ADR4 => Node3_WL_mult_in(1),
      ADR3 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000098
    );
  Node3_WL_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(16),
      ADR3 => Node3_WL_mult_in(1),
      ADR4 => Node3_WL_mult_w_in(17),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000070
    );
  Node3_WL_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_WL_mult_w_in(16),
      ADR3 => Node3_WL_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000099
    );
  Node3_WL_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(15),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => Node3_WL_mult_w_in(16),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000071
    );
  Node3_WL_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X57Y132",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_WL_mult_w_in(15),
      ADR4 => Node3_WL_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000009a
    );
  Node2_NL_U2_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_3_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O => Node2_NL_U2_cnt(3),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(3),
      ADR1 => Node2_NL_acc_f_in(3),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_9218
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(3),
      ADR1 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  ProtoComp40_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X56Y122"
    )
    port map (
      O => NLW_ProtoComp40_CYINITGND_6_O_UNCONNECTED
    );
  Node2_NL_U2_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_2_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O => Node2_NL_U2_cnt(2),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y122"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21960,
      CO(2) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      DI(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      DI(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      DI(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O(3) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_3_Q,
      O(2) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_2_Q,
      O(1) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O(0) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      S(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_3_Q_9218,
      S(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_9233,
      S(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_9240,
      S(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_9247
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"0003000C0003000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(2),
      ADR4 => Node2_NL_acc_f_in(2),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_2_Q_9233
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(2),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node2_NL_U2_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_1_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_1_Q,
      O => Node2_NL_U2_cnt(1),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"0101040401010404"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(1),
      ADR4 => Node2_NL_acc_f_in(1),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_1_Q_9240
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"04040404"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(1),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node2_NL_U2_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_0_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_0_Q,
      O => Node2_NL_U2_cnt(0),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"0110011001100110"
    )
    port map (
      ADR4 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(0),
      ADR3 => Node2_NL_acc_f_in(0),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_0_Q_9247
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y122",
      INIT => X"10101010"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(0),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node2_NL_U2_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_7_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O => Node2_NL_U2_cnt(7),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"0000005A0000005A"
    )
    port map (
      ADR1 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(7),
      ADR0 => Node2_NL_acc_f_in(7),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_9258
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(7),
      ADR1 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node2_NL_U2_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_6_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O => Node2_NL_U2_cnt(6),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y123"
    )
    port map (
      CI => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_Q_21960,
      CYINIT => '0',
      CO(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21965,
      CO(2) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      DI(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      DI(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      DI(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O(3) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_7_Q,
      O(2) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_6_Q,
      O(1) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O(0) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      S(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_7_Q_9258,
      S(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_9273,
      S(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_9280,
      S(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_9287
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(6),
      ADR2 => Node2_NL_acc_f_in(6),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_6_Q_9273
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(6),
      ADR2 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node2_NL_U2_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_5_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_5_Q,
      O => Node2_NL_U2_cnt(5),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(5),
      ADR4 => Node2_NL_acc_f_in(5),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_5_Q_9280
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(5),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node2_NL_U2_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_4_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_4_Q,
      O => Node2_NL_U2_cnt(4),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"0000005A0000005A"
    )
    port map (
      ADR1 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(4),
      ADR0 => Node2_NL_acc_f_in(4),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_4_Q_9287
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y123",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(4),
      ADR1 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node2_NL_U2_cnt_11 : X_FF
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_11_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O => Node2_NL_U2_cnt(11),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"0012001200120012"
    )
    port map (
      ADR4 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(11),
      ADR0 => Node2_NL_acc_f_in(11),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_9298
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"00300030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(11),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node2_NL_U2_cnt_10 : X_FF
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_10_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O => Node2_NL_U2_cnt(10),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y124"
    )
    port map (
      CI => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_Q_21965,
      CYINIT => '0',
      CO(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21970,
      CO(2) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      DI(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      DI(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      DI(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O(3) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_11_Q,
      O(2) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_10_Q,
      O(1) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O(0) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      S(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_11_Q_9298,
      S(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_9313,
      S(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_9320,
      S(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_9327
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"0101040401010404"
    )
    port map (
      ADR3 => '1',
      ADR2 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(10),
      ADR4 => Node2_NL_acc_f_in(10),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_10_Q_9313
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"04040404"
    )
    port map (
      ADR3 => '1',
      ADR2 => CU_u_0,
      ADR0 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(10),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node2_NL_U2_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_9_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_9_Q,
      O => Node2_NL_U2_cnt(9),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"0000006600000066"
    )
    port map (
      ADR2 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(9),
      ADR0 => Node2_NL_acc_f_in(9),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_9_Q_9320
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"000000CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(9),
      ADR2 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node2_NL_U2_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_8_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_8_Q,
      O => Node2_NL_U2_cnt(8),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(8),
      ADR0 => Node2_NL_acc_f_in(8),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_8_Q_9327
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y124",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(8),
      ADR3 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node2_NL_U2_cnt_15 : X_FF
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_15_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O => Node2_NL_U2_cnt(15),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"0000005A0000005A"
    )
    port map (
      ADR1 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(15),
      ADR0 => Node2_NL_acc_f_in(15),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_9338
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(15),
      ADR1 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node2_NL_U2_cnt_14 : X_FF
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_14_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O => Node2_NL_U2_cnt(14),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y125"
    )
    port map (
      CI => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_Q_21970,
      CYINIT => '0',
      CO(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21975,
      CO(2) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_CO_0_UNCONNECTED,
      DI(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      DI(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      DI(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      DI(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O(3) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_15_Q,
      O(2) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_14_Q,
      O(1) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O(0) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      S(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_Q_9338,
      S(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_9353,
      S(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_9360,
      S(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_9367
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"0000030C0000030C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(14),
      ADR3 => Node2_NL_acc_f_in(14),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_14_Q_9353
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"00000C0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(14),
      ADR3 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node2_NL_U2_cnt_13 : X_FF
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_13_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_13_Q,
      O => Node2_NL_U2_cnt(13),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"0011004400110044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(13),
      ADR4 => Node2_NL_acc_f_in(13),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_13_Q_9360
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"00440044"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(13),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node2_NL_U2_cnt_12 : X_FF
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_12_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_12_Q,
      O => Node2_NL_U2_cnt(12),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"0005005000050050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(12),
      ADR4 => Node2_NL_acc_f_in(12),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_12_Q_9367
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y125",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(12),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node2_NL_U2_cnt_19 : X_FF
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_19_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O => Node2_NL_U2_cnt(19),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => X"0000005A0000005A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => CU_u_0,
      ADR2 => Node2_NL_U2_cnt(19),
      ADR4 => reset_IBUF_19597,
      ADR0 => Node2_NL_acc_f_in(19),
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_9378
    );
  Node2_NL_U2_cnt_18 : X_FF
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_18_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O => Node2_NL_U2_cnt(18),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X56Y126"
    )
    port map (
      CI => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_Q_21975,
      CYINIT => '0',
      CO(3) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_3_UNCONNECTED,
      DI(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      DI(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      DI(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O(3) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_19_Q,
      O(2) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_18_Q,
      O(1) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O(0) => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      S(3) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_Q_9378,
      S(2) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_9391,
      S(1) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_9398,
      S(0) => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_9405
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => X"0003000C0003000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(18),
      ADR4 => Node2_NL_acc_f_in(18),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_Q_9391
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(18),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node2_NL_U2_cnt_17 : X_FF
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_17_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_17_Q,
      O => Node2_NL_U2_cnt(17),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => X"0006000600060006"
    )
    port map (
      ADR4 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(17),
      ADR0 => Node2_NL_acc_f_in(17),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_Q_9398
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => CU_u_0,
      ADR2 => reset_IBUF_19597,
      ADR1 => Node2_NL_U2_cnt(17),
      ADR4 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node2_NL_U2_cnt_16 : X_FF
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U2_n0042_inv,
      CLK => NlwBufferSignal_Node2_NL_U2_cnt_16_CLK,
      I => Node2_NL_U2_cnt_19_init0_19_mux_6_OUT_16_Q,
      O => Node2_NL_U2_cnt(16),
      RST => GND,
      SET => GND
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => X"0000121200001212"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(16),
      ADR0 => Node2_NL_acc_f_in(16),
      ADR5 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_Q_9405
    );
  Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y126",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_u_0,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node2_NL_U2_cnt(16),
      ADR3 => '1',
      O => Node2_NL_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node3_ACT_U5_cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_3_CLK,
      I => Node3_ACT_Result(3),
      O => Node3_ACT_U5_cnt(3),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(3),
      ADR4 => '1',
      ADR1 => Node3_ACT_acc_b_in(3),
      O => Node3_ACT_U5_Maccum_cnt_lut(3)
    );
  ProtoComp43_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X84Y123"
    )
    port map (
      O => NLW_ProtoComp43_CYINITGND_8_O_UNCONNECTED
    );
  Node3_ACT_U5_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_2_CLK,
      I => Node3_ACT_Result(2),
      O => Node3_ACT_U5_cnt(2),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X84Y123"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node3_ACT_U5_Maccum_cnt_cy_3_Q_21986,
      CO(2) => NLW_Node3_ACT_U5_Maccum_cnt_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U5_Maccum_cnt_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U5_Maccum_cnt_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_0_Q,
      O(3) => Node3_ACT_Result(3),
      O(2) => Node3_ACT_Result(2),
      O(1) => Node3_ACT_Result(1),
      O(0) => Node3_ACT_Result(0),
      S(3) => Node3_ACT_U5_Maccum_cnt_lut(3),
      S(2) => Node3_ACT_U5_Maccum_cnt_lut(2),
      S(1) => Node3_ACT_U5_Maccum_cnt_lut(1),
      S(0) => Node3_ACT_U5_Maccum_cnt_lut(0)
    );
  Node3_ACT_U5_Maccum_cnt_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(2),
      ADR4 => '1',
      ADR5 => Node3_ACT_acc_b_in(2),
      O => Node3_ACT_U5_Maccum_cnt_lut(2)
    );
  Node3_ACT_U5_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_1_CLK,
      I => Node3_ACT_Result(1),
      O => Node3_ACT_U5_cnt(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(1),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(1),
      O => Node3_ACT_U5_Maccum_cnt_lut(1)
    );
  Node3_ACT_U5_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_0_CLK,
      I => Node3_ACT_Result(0),
      O => Node3_ACT_U5_cnt(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y123",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(0),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(0),
      O => Node3_ACT_U5_Maccum_cnt_lut(0)
    );
  Node3_ACT_U5_cnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_7_CLK,
      I => Node3_ACT_Result(7),
      O => Node3_ACT_U5_cnt(7),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(7),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(7),
      O => Node3_ACT_U5_Maccum_cnt_lut(7)
    );
  Node3_ACT_U5_cnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_6_CLK,
      I => Node3_ACT_Result(6),
      O => Node3_ACT_U5_cnt(6),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X84Y124"
    )
    port map (
      CI => Node3_ACT_U5_Maccum_cnt_cy_3_Q_21986,
      CYINIT => '0',
      CO(3) => Node3_ACT_U5_Maccum_cnt_cy_7_Q_21991,
      CO(2) => NLW_Node3_ACT_U5_Maccum_cnt_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U5_Maccum_cnt_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U5_Maccum_cnt_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_0_Q,
      O(3) => Node3_ACT_Result(7),
      O(2) => Node3_ACT_Result(6),
      O(1) => Node3_ACT_Result(5),
      O(0) => Node3_ACT_Result(4),
      S(3) => Node3_ACT_U5_Maccum_cnt_lut(7),
      S(2) => Node3_ACT_U5_Maccum_cnt_lut(6),
      S(1) => Node3_ACT_U5_Maccum_cnt_lut(5),
      S(0) => Node3_ACT_U5_Maccum_cnt_lut(4)
    );
  Node3_ACT_U5_Maccum_cnt_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(6),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(6),
      O => Node3_ACT_U5_Maccum_cnt_lut(6)
    );
  Node3_ACT_U5_cnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_5_CLK,
      I => Node3_ACT_Result(5),
      O => Node3_ACT_U5_cnt(5),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(5),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(5),
      O => Node3_ACT_U5_Maccum_cnt_lut(5)
    );
  Node3_ACT_U5_cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_4_CLK,
      I => Node3_ACT_Result(4),
      O => Node3_ACT_U5_cnt(4),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y124",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(4),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(4),
      O => Node3_ACT_U5_Maccum_cnt_lut(4)
    );
  Node3_ACT_U5_cnt_11 : X_SFF
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_11_CLK,
      I => Node3_ACT_Result(11),
      O => Node3_ACT_U5_cnt(11),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(11),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(11),
      O => Node3_ACT_U5_Maccum_cnt_lut(11)
    );
  Node3_ACT_U5_cnt_10 : X_SFF
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_10_CLK,
      I => Node3_ACT_Result(10),
      O => Node3_ACT_U5_cnt(10),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X84Y125"
    )
    port map (
      CI => Node3_ACT_U5_Maccum_cnt_cy_7_Q_21991,
      CYINIT => '0',
      CO(3) => Node3_ACT_U5_Maccum_cnt_cy_11_Q_21996,
      CO(2) => NLW_Node3_ACT_U5_Maccum_cnt_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U5_Maccum_cnt_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U5_Maccum_cnt_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_0_Q,
      O(3) => Node3_ACT_Result(11),
      O(2) => Node3_ACT_Result(10),
      O(1) => Node3_ACT_Result(9),
      O(0) => Node3_ACT_Result(8),
      S(3) => Node3_ACT_U5_Maccum_cnt_lut(11),
      S(2) => Node3_ACT_U5_Maccum_cnt_lut(10),
      S(1) => Node3_ACT_U5_Maccum_cnt_lut(9),
      S(0) => Node3_ACT_U5_Maccum_cnt_lut(8)
    );
  Node3_ACT_U5_Maccum_cnt_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(10),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(10),
      O => Node3_ACT_U5_Maccum_cnt_lut(10)
    );
  Node3_ACT_U5_cnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_9_CLK,
      I => Node3_ACT_Result(9),
      O => Node3_ACT_U5_cnt(9),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(9),
      ADR4 => '1',
      ADR3 => Node3_ACT_acc_b_in(9),
      O => Node3_ACT_U5_Maccum_cnt_lut(9)
    );
  Node3_ACT_U5_cnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_8_CLK,
      I => Node3_ACT_Result(8),
      O => Node3_ACT_U5_cnt(8),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y125",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(8),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(8),
      O => Node3_ACT_U5_Maccum_cnt_lut(8)
    );
  Node3_ACT_U5_cnt_15 : X_SFF
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_15_CLK,
      I => Node3_ACT_Result(15),
      O => Node3_ACT_U5_cnt(15),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(15),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(15),
      O => Node3_ACT_U5_Maccum_cnt_lut(15)
    );
  Node3_ACT_U5_cnt_14 : X_SFF
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_14_CLK,
      I => Node3_ACT_Result(14),
      O => Node3_ACT_U5_cnt(14),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X84Y126"
    )
    port map (
      CI => Node3_ACT_U5_Maccum_cnt_cy_11_Q_21996,
      CYINIT => '0',
      CO(3) => Node3_ACT_U5_Maccum_cnt_cy_15_Q_22001,
      CO(2) => NLW_Node3_ACT_U5_Maccum_cnt_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U5_Maccum_cnt_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U5_Maccum_cnt_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_0_Q,
      O(3) => Node3_ACT_Result(15),
      O(2) => Node3_ACT_Result(14),
      O(1) => Node3_ACT_Result(13),
      O(0) => Node3_ACT_Result(12),
      S(3) => Node3_ACT_U5_Maccum_cnt_lut(15),
      S(2) => Node3_ACT_U5_Maccum_cnt_lut(14),
      S(1) => Node3_ACT_U5_Maccum_cnt_lut(13),
      S(0) => Node3_ACT_U5_Maccum_cnt_lut(12)
    );
  Node3_ACT_U5_Maccum_cnt_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(14),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(14),
      O => Node3_ACT_U5_Maccum_cnt_lut(14)
    );
  Node3_ACT_U5_cnt_13 : X_SFF
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_13_CLK,
      I => Node3_ACT_Result(13),
      O => Node3_ACT_U5_cnt(13),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(13),
      ADR4 => '1',
      ADR3 => Node3_ACT_acc_b_in(13),
      O => Node3_ACT_U5_Maccum_cnt_lut(13)
    );
  Node3_ACT_U5_cnt_12 : X_SFF
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_12_CLK,
      I => Node3_ACT_Result(12),
      O => Node3_ACT_U5_cnt(12),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y126",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(12),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(12),
      O => Node3_ACT_U5_Maccum_cnt_lut(12)
    );
  Node3_ACT_U5_cnt_19 : X_SFF
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_19_CLK,
      I => Node3_ACT_Result(19),
      O => Node3_ACT_U5_cnt(19),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(19),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(19),
      O => Node3_ACT_U5_Maccum_cnt_lut(19)
    );
  Node3_ACT_U5_cnt_18 : X_SFF
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_18_CLK,
      I => Node3_ACT_Result(18),
      O => Node3_ACT_U5_cnt(18),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_xor_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X84Y127"
    )
    port map (
      CI => Node3_ACT_U5_Maccum_cnt_cy_15_Q_22001,
      CYINIT => '0',
      CO(3) => NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_ACT_U5_Maccum_cnt_xor_19_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_ACT_U5_Maccum_cnt_xor_19_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_2_Q,
      DI(1) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_1_Q,
      DI(0) => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_0_Q,
      O(3) => Node3_ACT_Result(19),
      O(2) => Node3_ACT_Result(18),
      O(1) => Node3_ACT_Result(17),
      O(0) => Node3_ACT_Result(16),
      S(3) => Node3_ACT_U5_Maccum_cnt_lut(19),
      S(2) => Node3_ACT_U5_Maccum_cnt_lut(18),
      S(1) => Node3_ACT_U5_Maccum_cnt_lut(17),
      S(0) => Node3_ACT_U5_Maccum_cnt_lut(16)
    );
  Node3_ACT_U5_Maccum_cnt_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(18),
      ADR5 => '1',
      ADR4 => Node3_ACT_acc_b_in(18),
      O => Node3_ACT_U5_Maccum_cnt_lut(18)
    );
  Node3_ACT_U5_cnt_17 : X_SFF
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_17_CLK,
      I => Node3_ACT_Result(17),
      O => Node3_ACT_U5_cnt(17),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U5_cnt(17),
      ADR4 => '1',
      ADR5 => Node3_ACT_acc_b_in(17),
      O => Node3_ACT_U5_Maccum_cnt_lut(17)
    );
  Node3_ACT_U5_cnt_16 : X_SFF
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_acc_b_en,
      CLK => NlwBufferSignal_Node3_ACT_U5_cnt_16_CLK,
      I => Node3_ACT_Result(16),
      O => Node3_ACT_U5_cnt(16),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U5_Maccum_cnt_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X84Y127",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U5_cnt(16),
      ADR4 => '1',
      ADR0 => Node3_ACT_acc_b_in(16),
      O => Node3_ACT_U5_Maccum_cnt_lut(16)
    );
  Node2_ACT_U1_U1_blk00000001_sig00000092_Node2_ACT_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000059,
      O => Node2_ACT_U1_U1_blk00000001_sig00000059_0
    );
  Node2_ACT_U1_U1_blk00000001_sig00000092_Node2_ACT_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000058,
      O => Node2_ACT_U1_U1_blk00000001_sig00000058_0
    );
  Node2_ACT_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_mult_w_in(2),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => Node2_ACT_mult_w_in(3),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000007e
    );
  Node2_ACT_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_mult_w_in(2),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_11 : X_ZERO
    generic map(
      LOC => "SLICE_X52Y123"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_11_O_UNCONNECTED
    );
  Node2_ACT_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X52Y123"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node2_ACT_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node2_ACT_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node2_ACT_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node2_ACT_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node2_ACT_U1_U1_blk00000001_sig000000aa,
      O(3) => Node2_ACT_U1_U1_blk00000001_sig00000059,
      O(2) => Node2_ACT_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node2_ACT_U1_U1_blk00000001_sig0000007e,
      S(2) => Node2_ACT_U1_U1_blk00000001_sig0000007f,
      S(1) => Node2_ACT_U1_U1_blk00000001_sig00000080,
      S(0) => Node2_ACT_U1_U1_blk00000001_sig000000ab
    );
  Node2_ACT_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_ACT_mult_w_in(1),
      ADR2 => Node2_ACT_mult_in(1),
      ADR0 => Node2_ACT_mult_w_in(2),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000007f
    );
  Node2_ACT_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(1),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a8
    );
  Node2_ACT_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_ACT_mult_w_in(0),
      ADR4 => Node2_ACT_mult_in(1),
      ADR1 => Node2_ACT_mult_w_in(1),
      ADR3 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000080
    );
  Node2_ACT_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_ACT_mult_w_in(0),
      ADR4 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a9
    );
  Node2_ACT_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_ACT_mult_w_in(0),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000ab
    );
  Node2_ACT_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y123",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_ACT_mult_w_in(0),
      ADR4 => Node2_ACT_mult_in(0),
      O => Node2_ACT_U1_U1_blk00000001_sig000000aa
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008e_Node2_ACT_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000005d,
      O => Node2_ACT_U1_U1_blk00000001_sig0000005d_0
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008e_Node2_ACT_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000005c,
      O => Node2_ACT_U1_U1_blk00000001_sig0000005c_0
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008e_Node2_ACT_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000005b,
      O => Node2_ACT_U1_U1_blk00000001_sig0000005b_0
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008e_Node2_ACT_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000005a,
      O => Node2_ACT_U1_U1_blk00000001_sig0000005a_0
    );
  Node2_ACT_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_mult_w_in(6),
      ADR2 => Node2_ACT_mult_in(1),
      ADR4 => Node2_ACT_mult_w_in(7),
      ADR3 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000007a
    );
  Node2_ACT_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_mult_w_in(6),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a3
    );
  Node2_ACT_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X52Y124"
    )
    port map (
      CI => Node2_ACT_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node2_ACT_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node2_ACT_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node2_ACT_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node2_ACT_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node2_ACT_U1_U1_blk00000001_sig000000a6,
      O(3) => Node2_ACT_U1_U1_blk00000001_sig0000005d,
      O(2) => Node2_ACT_U1_U1_blk00000001_sig0000005c,
      O(1) => Node2_ACT_U1_U1_blk00000001_sig0000005b,
      O(0) => Node2_ACT_U1_U1_blk00000001_sig0000005a,
      S(3) => Node2_ACT_U1_U1_blk00000001_sig0000007a,
      S(2) => Node2_ACT_U1_U1_blk00000001_sig0000007b,
      S(1) => Node2_ACT_U1_U1_blk00000001_sig0000007c,
      S(0) => Node2_ACT_U1_U1_blk00000001_sig0000007d
    );
  Node2_ACT_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_ACT_mult_w_in(5),
      ADR2 => Node2_ACT_mult_in(1),
      ADR0 => Node2_ACT_mult_w_in(6),
      ADR3 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000007b
    );
  Node2_ACT_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_ACT_mult_w_in(5),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a4
    );
  Node2_ACT_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(4),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => Node2_ACT_mult_w_in(5),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000007c
    );
  Node2_ACT_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(4),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a5
    );
  Node2_ACT_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(3),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => Node2_ACT_mult_w_in(4),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000007d
    );
  Node2_ACT_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X52Y124",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(3),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a6
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008a_Node2_ACT_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000061,
      O => Node2_ACT_U1_U1_blk00000001_sig00000061_0
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008a_Node2_ACT_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000060,
      O => Node2_ACT_U1_U1_blk00000001_sig00000060_0
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008a_Node2_ACT_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000005f,
      O => Node2_ACT_U1_U1_blk00000001_sig0000005f_0
    );
  Node2_ACT_U1_U1_blk00000001_sig0000008a_Node2_ACT_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000005e,
      O => Node2_ACT_U1_U1_blk00000001_sig0000005e_0
    );
  Node2_ACT_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"5FA0A0A05FA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node2_ACT_mult_w_in(10),
      ADR4 => Node2_ACT_mult_in(1),
      ADR0 => Node2_ACT_mult_w_in(11),
      ADR2 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000076
    );
  Node2_ACT_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(10),
      ADR4 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000009f
    );
  Node2_ACT_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X52Y125"
    )
    port map (
      CI => Node2_ACT_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node2_ACT_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node2_ACT_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node2_ACT_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node2_ACT_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node2_ACT_U1_U1_blk00000001_sig000000a2,
      O(3) => Node2_ACT_U1_U1_blk00000001_sig00000061,
      O(2) => Node2_ACT_U1_U1_blk00000001_sig00000060,
      O(1) => Node2_ACT_U1_U1_blk00000001_sig0000005f,
      O(0) => Node2_ACT_U1_U1_blk00000001_sig0000005e,
      S(3) => Node2_ACT_U1_U1_blk00000001_sig00000076,
      S(2) => Node2_ACT_U1_U1_blk00000001_sig00000077,
      S(1) => Node2_ACT_U1_U1_blk00000001_sig00000078,
      S(0) => Node2_ACT_U1_U1_blk00000001_sig00000079
    );
  Node2_ACT_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(10),
      ADR4 => Node2_ACT_mult_in(0),
      ADR2 => Node2_ACT_mult_w_in(9),
      ADR3 => Node2_ACT_mult_in(1),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000077
    );
  Node2_ACT_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => Node2_ACT_mult_w_in(9),
      ADR3 => Node2_ACT_mult_in(1),
      O => Node2_ACT_U1_U1_blk00000001_sig000000a0
    );
  Node2_ACT_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(8),
      ADR4 => Node2_ACT_mult_in(1),
      ADR1 => Node2_ACT_mult_w_in(9),
      ADR2 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000078
    );
  Node2_ACT_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(8),
      ADR4 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a1
    );
  Node2_ACT_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_ACT_mult_w_in(7),
      ADR3 => Node2_ACT_mult_in(1),
      ADR1 => Node2_ACT_mult_w_in(8),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000079
    );
  Node2_ACT_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X52Y125",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_ACT_mult_w_in(7),
      ADR3 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig000000a2
    );
  Node2_ACT_U1_U1_blk00000001_sig00000086_Node2_ACT_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000065,
      O => Node2_ACT_U1_U1_blk00000001_sig00000065_0
    );
  Node2_ACT_U1_U1_blk00000001_sig00000086_Node2_ACT_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000064,
      O => Node2_ACT_U1_U1_blk00000001_sig00000064_0
    );
  Node2_ACT_U1_U1_blk00000001_sig00000086_Node2_ACT_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000063,
      O => Node2_ACT_U1_U1_blk00000001_sig00000063_0
    );
  Node2_ACT_U1_U1_blk00000001_sig00000086_Node2_ACT_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000062,
      O => Node2_ACT_U1_U1_blk00000001_sig00000062_0
    );
  Node2_ACT_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(14),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => Node2_ACT_mult_w_in(15),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000072
    );
  Node2_ACT_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(14),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000009b
    );
  Node2_ACT_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X52Y126"
    )
    port map (
      CI => Node2_ACT_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node2_ACT_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node2_ACT_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node2_ACT_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node2_ACT_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node2_ACT_U1_U1_blk00000001_sig0000009e,
      O(3) => Node2_ACT_U1_U1_blk00000001_sig00000065,
      O(2) => Node2_ACT_U1_U1_blk00000001_sig00000064,
      O(1) => Node2_ACT_U1_U1_blk00000001_sig00000063,
      O(0) => Node2_ACT_U1_U1_blk00000001_sig00000062,
      S(3) => Node2_ACT_U1_U1_blk00000001_sig00000072,
      S(2) => Node2_ACT_U1_U1_blk00000001_sig00000073,
      S(1) => Node2_ACT_U1_U1_blk00000001_sig00000074,
      S(0) => Node2_ACT_U1_U1_blk00000001_sig00000075
    );
  Node2_ACT_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(13),
      ADR1 => Node2_ACT_mult_in(1),
      ADR4 => Node2_ACT_mult_w_in(14),
      ADR2 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000073
    );
  Node2_ACT_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(13),
      ADR1 => Node2_ACT_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000009c
    );
  Node2_ACT_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(12),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => Node2_ACT_mult_w_in(13),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000074
    );
  Node2_ACT_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(12),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000009d
    );
  Node2_ACT_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(11),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => Node2_ACT_mult_w_in(12),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000075
    );
  Node2_ACT_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y126",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(11),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000009e
    );
  Node2_ACT_U1_U1_blk00000001_sig00000082_Node2_ACT_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000069,
      O => Node2_ACT_U1_U1_blk00000001_sig00000069_0
    );
  Node2_ACT_U1_U1_blk00000001_sig00000082_Node2_ACT_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000068,
      O => Node2_ACT_U1_U1_blk00000001_sig00000068_0
    );
  Node2_ACT_U1_U1_blk00000001_sig00000082_Node2_ACT_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000067,
      O => Node2_ACT_U1_U1_blk00000001_sig00000067_0
    );
  Node2_ACT_U1_U1_blk00000001_sig00000082_Node2_ACT_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig00000066,
      O => Node2_ACT_U1_U1_blk00000001_sig00000066_0
    );
  Node2_ACT_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(18),
      ADR3 => Node2_ACT_mult_in(1),
      ADR2 => Node2_ACT_mult_w_in(19),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000006e
    );
  Node2_ACT_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(18),
      ADR3 => Node2_ACT_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000097
    );
  Node2_ACT_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X52Y127"
    )
    port map (
      CI => Node2_ACT_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node2_ACT_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node2_ACT_U1_U1_blk00000001_sig00000097,
      DI(2) => Node2_ACT_U1_U1_blk00000001_sig00000098,
      DI(1) => Node2_ACT_U1_U1_blk00000001_sig00000099,
      DI(0) => Node2_ACT_U1_U1_blk00000001_sig0000009a,
      O(3) => Node2_ACT_U1_U1_blk00000001_sig00000069,
      O(2) => Node2_ACT_U1_U1_blk00000001_sig00000068,
      O(1) => Node2_ACT_U1_U1_blk00000001_sig00000067,
      O(0) => Node2_ACT_U1_U1_blk00000001_sig00000066,
      S(3) => Node2_ACT_U1_U1_blk00000001_sig0000006e,
      S(2) => Node2_ACT_U1_U1_blk00000001_sig0000006f,
      S(1) => Node2_ACT_U1_U1_blk00000001_sig00000070,
      S(0) => Node2_ACT_U1_U1_blk00000001_sig00000071
    );
  Node2_ACT_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(17),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => Node2_ACT_mult_w_in(18),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000006f
    );
  Node2_ACT_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_mult_w_in(17),
      ADR2 => Node2_ACT_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000098
    );
  Node2_ACT_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(16),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => Node2_ACT_mult_w_in(17),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000070
    );
  Node2_ACT_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(16),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000099
    );
  Node2_ACT_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(15),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => Node2_ACT_mult_w_in(16),
      ADR4 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000071
    );
  Node2_ACT_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y127",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_mult_w_in(15),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000009a
    );
  Node2_ACT_U1_U1_blk00000001_sig0000006b_Node2_ACT_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000006b,
      O => Node2_ACT_U1_U1_blk00000001_sig0000006b_0
    );
  Node2_ACT_U1_U1_blk00000001_sig0000006b_Node2_ACT_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U1_U1_blk00000001_sig0000006a,
      O => Node2_ACT_U1_U1_blk00000001_sig0000006a_0
    );
  Node2_ACT_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X52Y128"
    )
    port map (
      CI => Node2_ACT_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node2_ACT_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node2_ACT_U1_U1_blk00000001_sig0000006b,
      O(0) => Node2_ACT_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node2_ACT_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node2_ACT_U1_U1_blk00000001_sig0000006c,
      S(0) => Node2_ACT_U1_U1_blk00000001_sig0000006d
    );
  Node2_ACT_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X52Y128",
      INIT => X"33CC000033CC0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => Node2_ACT_mult_w_in(19),
      ADR1 => Node2_ACT_mult_in(1),
      ADR3 => Node2_ACT_mult_in(0),
      O => Node2_ACT_U1_U1_blk00000001_sig0000006c
    );
  Node2_ACT_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y128",
      INIT => X"0FF000000FF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node2_ACT_mult_w_in(19),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => Node2_ACT_mult_in(0),
      ADR5 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig0000006d
    );
  Node2_ACT_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X52Y128",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node2_ACT_mult_w_in(19),
      ADR2 => Node2_ACT_mult_in(1),
      ADR3 => '1',
      O => Node2_ACT_U1_U1_blk00000001_sig00000096
    );
  Node4_U1_U1_blk00000001_sig00000092_Node4_U1_U1_blk00000001_sig00000092_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000059,
      O => Node4_U1_U1_blk00000001_sig00000059_0
    );
  Node4_U1_U1_blk00000001_sig00000092_Node4_U1_U1_blk00000001_sig00000092_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000058,
      O => Node4_U1_U1_blk00000001_sig00000058_0
    );
  Node4_U1_U1_blk00000001_blk0000004d : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(2),
      ADR2 => Node4_mult_in(1),
      ADR3 => Node4_mult_w_in(3),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000007e
    );
  Node4_U1_U1_blk00000001_blk00000040 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(2),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a7
    );
  ProtoComp54_CYINITGND_12 : X_ZERO
    generic map(
      LOC => "SLICE_X11Y100"
    )
    port map (
      O => NLW_ProtoComp54_CYINITGND_12_O_UNCONNECTED
    );
  Node4_U1_U1_blk00000001_blk0000002a : X_CARRY4
    generic map(
      LOC => "SLICE_X11Y100"
    )
    port map (
      CI => '0',
      CYINIT => '0',
      CO(3) => Node4_U1_U1_blk00000001_sig00000092,
      CO(2) => NLW_Node4_U1_U1_blk00000001_blk0000002a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U1_U1_blk00000001_blk0000002a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U1_U1_blk00000001_blk0000002a_CO_0_UNCONNECTED,
      DI(3) => Node4_U1_U1_blk00000001_sig000000a7,
      DI(2) => Node4_U1_U1_blk00000001_sig000000a8,
      DI(1) => Node4_U1_U1_blk00000001_sig000000a9,
      DI(0) => Node4_U1_U1_blk00000001_sig000000aa,
      O(3) => Node4_U1_U1_blk00000001_sig00000059,
      O(2) => Node4_U1_U1_blk00000001_sig00000058,
      O(1) => NLW_Node4_U1_U1_blk00000001_blk0000002a_O_1_UNCONNECTED,
      O(0) => NLW_Node4_U1_U1_blk00000001_blk0000002a_O_0_UNCONNECTED,
      S(3) => Node4_U1_U1_blk00000001_sig0000007e,
      S(2) => Node4_U1_U1_blk00000001_sig0000007f,
      S(1) => Node4_U1_U1_blk00000001_sig00000080,
      S(0) => Node4_U1_U1_blk00000001_sig000000ab
    );
  Node4_U1_U1_blk00000001_blk0000004e : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_mult_w_in(1),
      ADR3 => Node4_mult_in(1),
      ADR1 => Node4_mult_w_in(2),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000007f
    );
  Node4_U1_U1_blk00000001_blk00000041 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_mult_w_in(1),
      ADR3 => Node4_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a8
    );
  Node4_U1_U1_blk00000001_blk00000051 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node4_mult_w_in(0),
      ADR2 => Node4_mult_in(1),
      ADR4 => Node4_mult_w_in(1),
      ADR0 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000080
    );
  Node4_U1_U1_blk00000001_blk00000042 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_mult_w_in(0),
      ADR2 => Node4_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a9
    );
  Node4_U1_U1_blk00000001_blk0000005c : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node4_mult_w_in(0),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig000000ab
    );
  Node4_U1_U1_blk00000001_blk00000043 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node4_mult_w_in(0),
      ADR3 => Node4_mult_in(0),
      O => Node4_U1_U1_blk00000001_sig000000aa
    );
  Node4_U1_U1_blk00000001_sig0000008e_Node4_U1_U1_blk00000001_sig0000008e_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000005d,
      O => Node4_U1_U1_blk00000001_sig0000005d_0
    );
  Node4_U1_U1_blk00000001_sig0000008e_Node4_U1_U1_blk00000001_sig0000008e_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000005c,
      O => Node4_U1_U1_blk00000001_sig0000005c_0
    );
  Node4_U1_U1_blk00000001_sig0000008e_Node4_U1_U1_blk00000001_sig0000008e_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000005b,
      O => Node4_U1_U1_blk00000001_sig0000005b_0
    );
  Node4_U1_U1_blk00000001_sig0000008e_Node4_U1_U1_blk00000001_sig0000008e_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000005a,
      O => Node4_U1_U1_blk00000001_sig0000005a_0
    );
  Node4_U1_U1_blk00000001_blk00000049 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node4_mult_w_in(6),
      ADR2 => Node4_mult_in(1),
      ADR0 => Node4_mult_w_in(7),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000007a
    );
  Node4_U1_U1_blk00000001_blk0000003c : X_LUT5
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_mult_w_in(6),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a3
    );
  Node4_U1_U1_blk00000001_blk00000026 : X_CARRY4
    generic map(
      LOC => "SLICE_X11Y101"
    )
    port map (
      CI => Node4_U1_U1_blk00000001_sig00000092,
      CYINIT => '0',
      CO(3) => Node4_U1_U1_blk00000001_sig0000008e,
      CO(2) => NLW_Node4_U1_U1_blk00000001_blk00000026_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U1_U1_blk00000001_blk00000026_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U1_U1_blk00000001_blk00000026_CO_0_UNCONNECTED,
      DI(3) => Node4_U1_U1_blk00000001_sig000000a3,
      DI(2) => Node4_U1_U1_blk00000001_sig000000a4,
      DI(1) => Node4_U1_U1_blk00000001_sig000000a5,
      DI(0) => Node4_U1_U1_blk00000001_sig000000a6,
      O(3) => Node4_U1_U1_blk00000001_sig0000005d,
      O(2) => Node4_U1_U1_blk00000001_sig0000005c,
      O(1) => Node4_U1_U1_blk00000001_sig0000005b,
      O(0) => Node4_U1_U1_blk00000001_sig0000005a,
      S(3) => Node4_U1_U1_blk00000001_sig0000007a,
      S(2) => Node4_U1_U1_blk00000001_sig0000007b,
      S(1) => Node4_U1_U1_blk00000001_sig0000007c,
      S(0) => Node4_U1_U1_blk00000001_sig0000007d
    );
  Node4_U1_U1_blk00000001_blk0000004a : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_mult_w_in(5),
      ADR4 => Node4_mult_in(1),
      ADR1 => Node4_mult_w_in(6),
      ADR2 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000007b
    );
  Node4_U1_U1_blk00000001_blk0000003d : X_LUT5
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_mult_w_in(5),
      ADR4 => Node4_mult_in(1),
      ADR1 => '1',
      ADR2 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a4
    );
  Node4_U1_U1_blk00000001_blk0000004b : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(4),
      ADR2 => Node4_mult_in(1),
      ADR3 => Node4_mult_w_in(5),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000007c
    );
  Node4_U1_U1_blk00000001_blk0000003e : X_LUT5
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(4),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a5
    );
  Node4_U1_U1_blk00000001_blk0000004c : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_mult_w_in(3),
      ADR2 => Node4_mult_in(1),
      ADR1 => Node4_mult_w_in(4),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000007d
    );
  Node4_U1_U1_blk00000001_blk0000003f : X_LUT5
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_mult_w_in(3),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a6
    );
  Node4_U1_U1_blk00000001_sig0000008a_Node4_U1_U1_blk00000001_sig0000008a_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000061,
      O => Node4_U1_U1_blk00000001_sig00000061_0
    );
  Node4_U1_U1_blk00000001_sig0000008a_Node4_U1_U1_blk00000001_sig0000008a_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000060,
      O => Node4_U1_U1_blk00000001_sig00000060_0
    );
  Node4_U1_U1_blk00000001_sig0000008a_Node4_U1_U1_blk00000001_sig0000008a_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000005f,
      O => Node4_U1_U1_blk00000001_sig0000005f_0
    );
  Node4_U1_U1_blk00000001_sig0000008a_Node4_U1_U1_blk00000001_sig0000008a_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000005e,
      O => Node4_U1_U1_blk00000001_sig0000005e_0
    );
  Node4_U1_U1_blk00000001_blk0000005a : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_mult_w_in(10),
      ADR3 => Node4_mult_in(1),
      ADR2 => Node4_mult_w_in(11),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000076
    );
  Node4_U1_U1_blk00000001_blk00000038 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"AA00AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_mult_w_in(10),
      ADR3 => Node4_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig0000009f
    );
  Node4_U1_U1_blk00000001_blk00000022 : X_CARRY4
    generic map(
      LOC => "SLICE_X11Y102"
    )
    port map (
      CI => Node4_U1_U1_blk00000001_sig0000008e,
      CYINIT => '0',
      CO(3) => Node4_U1_U1_blk00000001_sig0000008a,
      CO(2) => NLW_Node4_U1_U1_blk00000001_blk00000022_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U1_U1_blk00000001_blk00000022_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U1_U1_blk00000001_blk00000022_CO_0_UNCONNECTED,
      DI(3) => Node4_U1_U1_blk00000001_sig0000009f,
      DI(2) => Node4_U1_U1_blk00000001_sig000000a0,
      DI(1) => Node4_U1_U1_blk00000001_sig000000a1,
      DI(0) => Node4_U1_U1_blk00000001_sig000000a2,
      O(3) => Node4_U1_U1_blk00000001_sig00000061,
      O(2) => Node4_U1_U1_blk00000001_sig00000060,
      O(1) => Node4_U1_U1_blk00000001_sig0000005f,
      O(0) => Node4_U1_U1_blk00000001_sig0000005e,
      S(3) => Node4_U1_U1_blk00000001_sig00000076,
      S(2) => Node4_U1_U1_blk00000001_sig00000077,
      S(1) => Node4_U1_U1_blk00000001_sig00000078,
      S(0) => Node4_U1_U1_blk00000001_sig00000079
    );
  Node4_U1_U1_blk00000001_blk0000005b : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_mult_w_in(10),
      ADR4 => Node4_mult_in(0),
      ADR1 => Node4_mult_w_in(9),
      ADR3 => Node4_mult_in(1),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000077
    );
  Node4_U1_U1_blk00000001_blk00000039 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Node4_mult_w_in(9),
      ADR3 => Node4_mult_in(1),
      O => Node4_U1_U1_blk00000001_sig000000a0
    );
  Node4_U1_U1_blk00000001_blk00000047 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_mult_w_in(8),
      ADR2 => Node4_mult_in(1),
      ADR3 => Node4_mult_w_in(9),
      ADR1 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000078
    );
  Node4_U1_U1_blk00000001_blk0000003a : X_LUT5
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_mult_w_in(8),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a1
    );
  Node4_U1_U1_blk00000001_blk00000048 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(7),
      ADR2 => Node4_mult_in(1),
      ADR4 => Node4_mult_w_in(8),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000079
    );
  Node4_U1_U1_blk00000001_blk0000003b : X_LUT5
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(7),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig000000a2
    );
  Node4_U1_U1_blk00000001_sig00000086_Node4_U1_U1_blk00000001_sig00000086_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000065,
      O => Node4_U1_U1_blk00000001_sig00000065_0
    );
  Node4_U1_U1_blk00000001_sig00000086_Node4_U1_U1_blk00000001_sig00000086_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000064,
      O => Node4_U1_U1_blk00000001_sig00000064_0
    );
  Node4_U1_U1_blk00000001_sig00000086_Node4_U1_U1_blk00000001_sig00000086_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000063,
      O => Node4_U1_U1_blk00000001_sig00000063_0
    );
  Node4_U1_U1_blk00000001_sig00000086_Node4_U1_U1_blk00000001_sig00000086_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000062,
      O => Node4_U1_U1_blk00000001_sig00000062_0
    );
  Node4_U1_U1_blk00000001_blk00000056 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(14),
      ADR2 => Node4_mult_in(1),
      ADR3 => Node4_mult_w_in(15),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000072
    );
  Node4_U1_U1_blk00000001_blk00000034 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(14),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig0000009b
    );
  Node4_U1_U1_blk00000001_blk0000001e : X_CARRY4
    generic map(
      LOC => "SLICE_X11Y103"
    )
    port map (
      CI => Node4_U1_U1_blk00000001_sig0000008a,
      CYINIT => '0',
      CO(3) => Node4_U1_U1_blk00000001_sig00000086,
      CO(2) => NLW_Node4_U1_U1_blk00000001_blk0000001e_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U1_U1_blk00000001_blk0000001e_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U1_U1_blk00000001_blk0000001e_CO_0_UNCONNECTED,
      DI(3) => Node4_U1_U1_blk00000001_sig0000009b,
      DI(2) => Node4_U1_U1_blk00000001_sig0000009c,
      DI(1) => Node4_U1_U1_blk00000001_sig0000009d,
      DI(0) => Node4_U1_U1_blk00000001_sig0000009e,
      O(3) => Node4_U1_U1_blk00000001_sig00000065,
      O(2) => Node4_U1_U1_blk00000001_sig00000064,
      O(1) => Node4_U1_U1_blk00000001_sig00000063,
      O(0) => Node4_U1_U1_blk00000001_sig00000062,
      S(3) => Node4_U1_U1_blk00000001_sig00000072,
      S(2) => Node4_U1_U1_blk00000001_sig00000073,
      S(1) => Node4_U1_U1_blk00000001_sig00000074,
      S(0) => Node4_U1_U1_blk00000001_sig00000075
    );
  Node4_U1_U1_blk00000001_blk00000057 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(13),
      ADR2 => Node4_mult_in(1),
      ADR3 => Node4_mult_w_in(14),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000073
    );
  Node4_U1_U1_blk00000001_blk00000035 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(13),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig0000009c
    );
  Node4_U1_U1_blk00000001_blk00000058 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(12),
      ADR2 => Node4_mult_in(1),
      ADR4 => Node4_mult_w_in(13),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000074
    );
  Node4_U1_U1_blk00000001_blk00000036 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(12),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig0000009d
    );
  Node4_U1_U1_blk00000001_blk00000059 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"3CF0CC003CF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_mult_w_in(11),
      ADR2 => Node4_mult_in(1),
      ADR1 => Node4_mult_w_in(12),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000075
    );
  Node4_U1_U1_blk00000001_blk00000037 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_mult_w_in(11),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR1 => '1',
      O => Node4_U1_U1_blk00000001_sig0000009e
    );
  Node4_U1_U1_blk00000001_sig00000082_Node4_U1_U1_blk00000001_sig00000082_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000069,
      O => Node4_U1_U1_blk00000001_sig00000069_0
    );
  Node4_U1_U1_blk00000001_sig00000082_Node4_U1_U1_blk00000001_sig00000082_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000068,
      O => Node4_U1_U1_blk00000001_sig00000068_0
    );
  Node4_U1_U1_blk00000001_sig00000082_Node4_U1_U1_blk00000001_sig00000082_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000067,
      O => Node4_U1_U1_blk00000001_sig00000067_0
    );
  Node4_U1_U1_blk00000001_sig00000082_Node4_U1_U1_blk00000001_sig00000082_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig00000066,
      O => Node4_U1_U1_blk00000001_sig00000066_0
    );
  Node4_U1_U1_blk00000001_blk00000052 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"5AAAF0005AAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node4_mult_w_in(18),
      ADR2 => Node4_mult_in(1),
      ADR0 => Node4_mult_w_in(19),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000006e
    );
  Node4_U1_U1_blk00000001_blk00000030 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_mult_w_in(18),
      ADR2 => Node4_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig00000097
    );
  Node4_U1_U1_blk00000001_blk0000001a : X_CARRY4
    generic map(
      LOC => "SLICE_X11Y104"
    )
    port map (
      CI => Node4_U1_U1_blk00000001_sig00000086,
      CYINIT => '0',
      CO(3) => Node4_U1_U1_blk00000001_sig00000082,
      CO(2) => NLW_Node4_U1_U1_blk00000001_blk0000001a_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U1_U1_blk00000001_blk0000001a_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U1_U1_blk00000001_blk0000001a_CO_0_UNCONNECTED,
      DI(3) => Node4_U1_U1_blk00000001_sig00000097,
      DI(2) => Node4_U1_U1_blk00000001_sig00000098,
      DI(1) => Node4_U1_U1_blk00000001_sig00000099,
      DI(0) => Node4_U1_U1_blk00000001_sig0000009a,
      O(3) => Node4_U1_U1_blk00000001_sig00000069,
      O(2) => Node4_U1_U1_blk00000001_sig00000068,
      O(1) => Node4_U1_U1_blk00000001_sig00000067,
      O(0) => Node4_U1_U1_blk00000001_sig00000066,
      S(3) => Node4_U1_U1_blk00000001_sig0000006e,
      S(2) => Node4_U1_U1_blk00000001_sig0000006f,
      S(1) => Node4_U1_U1_blk00000001_sig00000070,
      S(0) => Node4_U1_U1_blk00000001_sig00000071
    );
  Node4_U1_U1_blk00000001_blk00000053 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"5AF0AA005AF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_mult_w_in(17),
      ADR3 => Node4_mult_in(1),
      ADR4 => Node4_mult_w_in(18),
      ADR2 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000006f
    );
  Node4_U1_U1_blk00000001_blk00000031 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"AA00AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_mult_w_in(17),
      ADR3 => Node4_mult_in(1),
      ADR2 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig00000098
    );
  Node4_U1_U1_blk00000001_blk00000054 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"3FC0C0C03FC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(16),
      ADR2 => Node4_mult_in(1),
      ADR4 => Node4_mult_w_in(17),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000070
    );
  Node4_U1_U1_blk00000001_blk00000032 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_mult_w_in(16),
      ADR2 => Node4_mult_in(1),
      ADR3 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig00000099
    );
  Node4_U1_U1_blk00000001_blk00000055 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"3CCCF0003CCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_mult_w_in(15),
      ADR2 => Node4_mult_in(1),
      ADR1 => Node4_mult_w_in(16),
      ADR4 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig00000071
    );
  Node4_U1_U1_blk00000001_blk00000033 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_mult_w_in(15),
      ADR2 => Node4_mult_in(1),
      ADR1 => '1',
      ADR4 => '1',
      O => Node4_U1_U1_blk00000001_sig0000009a
    );
  Node4_U1_U1_blk00000001_sig0000006b_Node4_U1_U1_blk00000001_sig0000006b_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000006b,
      O => Node4_U1_U1_blk00000001_sig0000006b_0
    );
  Node4_U1_U1_blk00000001_sig0000006b_Node4_U1_U1_blk00000001_sig0000006b_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U1_U1_blk00000001_sig0000006a,
      O => Node4_U1_U1_blk00000001_sig0000006a_0
    );
  Node4_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X11Y105"
    )
    port map (
      CI => Node4_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node4_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node4_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node4_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node4_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node4_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node4_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node4_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node4_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node4_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node4_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node4_U1_U1_blk00000001_sig0000006b,
      O(0) => Node4_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node4_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node4_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node4_U1_U1_blk00000001_sig0000006c,
      S(0) => Node4_U1_U1_blk00000001_sig0000006d
    );
  Node4_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"0AA00AA00AA00AA0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => Node4_mult_w_in(19),
      ADR2 => Node4_mult_in(1),
      ADR3 => Node4_mult_in(0),
      O => Node4_U1_U1_blk00000001_sig0000006c
    );
  Node4_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"00F0F00000F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node4_mult_w_in(19),
      ADR4 => Node4_mult_in(1),
      ADR3 => Node4_mult_in(0),
      ADR5 => '1',
      O => Node4_U1_U1_blk00000001_sig0000006d
    );
  Node4_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node4_mult_w_in(19),
      ADR4 => Node4_mult_in(1),
      ADR3 => '1',
      O => Node4_U1_U1_blk00000001_sig00000096
    );
  ProtoComp92_INTERMDISABLE_GND : X_ZERO
    generic map(
      LOC => "IOB_X1Y126"
    )
    port map (
      O => ProtoComp92_INTERMDISABLE_GND_0
    );
  reset_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y126"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => ProtoComp92_INTERMDISABLE_GND_0,
      O => reset_IBUF_19597,
      I => reset,
      TPWRGT => '1'
    );
  u_art_out_7_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y127"
    )
    port map (
      I => NlwBufferSignal_u_art_out_7_OBUF_I,
      O => u_art_out(7)
    );
  u_art_out_8_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y126"
    )
    port map (
      I => NlwBufferSignal_u_art_out_8_OBUF_I,
      O => u_art_out(8)
    );
  u_art_out_5_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y129"
    )
    port map (
      I => NlwBufferSignal_u_art_out_5_OBUF_I,
      O => u_art_out(5)
    );
  u_art_out_6_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y128"
    )
    port map (
      I => NlwBufferSignal_u_art_out_6_OBUF_I,
      O => u_art_out(6)
    );
  u_art_out_9_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y125"
    )
    port map (
      I => NlwBufferSignal_u_art_out_9_OBUF_I,
      O => u_art_out(9)
    );
  u_art_out_0_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y134"
    )
    port map (
      I => NlwBufferSignal_u_art_out_0_OBUF_I,
      O => u_art_out(0)
    );
  u_art_out_3_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y131"
    )
    port map (
      I => NlwBufferSignal_u_art_out_3_OBUF_I,
      O => u_art_out(3)
    );
  u_art_out_4_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y130"
    )
    port map (
      I => NlwBufferSignal_u_art_out_4_OBUF_I,
      O => u_art_out(4)
    );
  u_art_out_1_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y133"
    )
    port map (
      I => NlwBufferSignal_u_art_out_1_OBUF_I,
      O => u_art_out(1)
    );
  u_art_out_2_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y132"
    )
    port map (
      I => NlwBufferSignal_u_art_out_2_OBUF_I,
      O => u_art_out(2)
    );
  ProtoComp92_INTERMDISABLE_GND_1 : X_ZERO
    generic map(
      LOC => "IOB_X1Y142"
    )
    port map (
      O => uart_in1_12_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_12_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y142"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_12_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(12),
      I => uart_in1(12),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_2 : X_ZERO
    generic map(
      LOC => "IOB_X1Y143"
    )
    port map (
      O => uart_in1_11_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_11_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y143"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_11_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(11),
      I => uart_in1(11),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_3 : X_ZERO
    generic map(
      LOC => "IOB_X1Y129"
    )
    port map (
      O => uart_in1_14_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_14_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y129"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_14_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(14),
      I => uart_in1(14),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_4 : X_ZERO
    generic map(
      LOC => "IOB_X1Y141"
    )
    port map (
      O => uart_in1_13_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_13_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y141"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_13_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(13),
      I => uart_in1(13),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_5 : X_ZERO
    generic map(
      LOC => "IOB_X1Y144"
    )
    port map (
      O => uart_in1_10_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_10_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y144"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_10_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(10),
      I => uart_in1(10),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_6 : X_ZERO
    generic map(
      LOC => "IOB_X1Y134"
    )
    port map (
      O => uart_in1_19_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_19_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y134"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_19_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(19),
      I => uart_in1(19),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_7 : X_ZERO
    generic map(
      LOC => "IOB_X1Y136"
    )
    port map (
      O => uart_in1_16_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_16_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y136"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_16_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(16),
      I => uart_in1(16),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_8 : X_ZERO
    generic map(
      LOC => "IOB_X1Y132"
    )
    port map (
      O => uart_in1_15_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_15_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y132"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_15_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(15),
      I => uart_in1(15),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_9 : X_ZERO
    generic map(
      LOC => "IOB_X1Y133"
    )
    port map (
      O => uart_in1_18_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_18_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y133"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_18_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(18),
      I => uart_in1(18),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_10 : X_ZERO
    generic map(
      LOC => "IOB_X1Y131"
    )
    port map (
      O => uart_in1_17_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_17_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y131"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_17_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(17),
      I => uart_in1(17),
      TPWRGT => '1'
    );
  u_art_out_10_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y121"
    )
    port map (
      I => NlwBufferSignal_u_art_out_10_OBUF_I,
      O => u_art_out(10)
    );
  u_art_out_14_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y120"
    )
    port map (
      I => NlwBufferSignal_u_art_out_14_OBUF_I,
      O => u_art_out(14)
    );
  u_art_out_13_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y124"
    )
    port map (
      I => NlwBufferSignal_u_art_out_13_OBUF_I,
      O => u_art_out(13)
    );
  u_art_out_12_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y123"
    )
    port map (
      I => NlwBufferSignal_u_art_out_12_OBUF_I,
      O => u_art_out(12)
    );
  u_art_out_11_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y122"
    )
    port map (
      I => NlwBufferSignal_u_art_out_11_OBUF_I,
      O => u_art_out(11)
    );
  u_art_out_18_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y116"
    )
    port map (
      I => NlwBufferSignal_u_art_out_18_OBUF_I,
      O => u_art_out(18)
    );
  u_art_out_17_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y117"
    )
    port map (
      I => NlwBufferSignal_u_art_out_17_OBUF_I,
      O => u_art_out(17)
    );
  u_art_out_16_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y118"
    )
    port map (
      I => NlwBufferSignal_u_art_out_16_OBUF_I,
      O => u_art_out(16)
    );
  u_art_out_15_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y119"
    )
    port map (
      I => NlwBufferSignal_u_art_out_15_OBUF_I,
      O => u_art_out(15)
    );
  u_art_out_19_OBUF : X_OBUF
    generic map(
      LOC => "IOB_X0Y115"
    )
    port map (
      I => NlwBufferSignal_u_art_out_19_OBUF_I,
      O => u_art_out(19)
    );
  ProtoComp92_INTERMDISABLE_GND_11 : X_ZERO
    generic map(
      LOC => "IOB_X1Y127"
    )
    port map (
      O => u_fwd_pred1_ProtoComp92_INTERMDISABLE_GND_0
    );
  u_fwd_pred1_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y127"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => u_fwd_pred1_ProtoComp92_INTERMDISABLE_GND_0,
      O => u_fwd_pred1_IBUF_19636,
      I => u_fwd_pred1,
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_12 : X_ZERO
    generic map(
      LOC => "IOB_X0Y149"
    )
    port map (
      O => u_fwd_pred2_ProtoComp92_INTERMDISABLE_GND_0
    );
  u_fwd_pred2_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y149"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => u_fwd_pred2_ProtoComp92_INTERMDISABLE_GND_0,
      O => u_fwd_pred2_IBUF_22101,
      I => u_fwd_pred2,
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_13 : X_ZERO
    generic map(
      LOC => "IOB_X1Y147"
    )
    port map (
      O => uart_in1_7_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_7_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y147"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_7_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(7),
      I => uart_in1(7),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_14 : X_ZERO
    generic map(
      LOC => "IOB_X1Y122"
    )
    port map (
      O => io_val_ProtoComp92_INTERMDISABLE_GND_0
    );
  io_val_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y122"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => io_val_ProtoComp92_INTERMDISABLE_GND_0,
      O => io_val_IBUF_19687,
      I => io_val,
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_15 : X_ZERO
    generic map(
      LOC => "IOB_X1Y146"
    )
    port map (
      O => uart_in1_8_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_8_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y146"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_8_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(8),
      I => uart_in1(8),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_16 : X_ZERO
    generic map(
      LOC => "IOB_X1Y149"
    )
    port map (
      O => uart_in1_5_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_5_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y149"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_5_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(5),
      I => uart_in1(5),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_17 : X_ZERO
    generic map(
      LOC => "IOB_X1Y148"
    )
    port map (
      O => uart_in1_6_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_6_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y148"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_6_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(6),
      I => uart_in1(6),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_18 : X_ZERO
    generic map(
      LOC => "IOB_X1Y145"
    )
    port map (
      O => uart_in1_9_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_9_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y145"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_9_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(9),
      I => uart_in1(9),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_19 : X_ZERO
    generic map(
      LOC => "IOB_X1Y104"
    )
    port map (
      O => uart_in1_0_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_0_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y104"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_0_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(0),
      I => uart_in1(0),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_20 : X_ZERO
    generic map(
      LOC => "IOB_X1Y101"
    )
    port map (
      O => uart_in1_3_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_3_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y101"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_3_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(3),
      I => uart_in1(3),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_21 : X_ZERO
    generic map(
      LOC => "IOB_X1Y100"
    )
    port map (
      O => uart_in1_4_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_4_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y100"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_4_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(4),
      I => uart_in1(4),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_22 : X_ZERO
    generic map(
      LOC => "IOB_X1Y103"
    )
    port map (
      O => uart_in1_1_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_1_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y103"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_1_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(1),
      I => uart_in1(1),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_23 : X_ZERO
    generic map(
      LOC => "IOB_X1Y102"
    )
    port map (
      O => uart_in1_2_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in1_2_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y102"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in1_2_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL1_acc_f_in(2),
      I => uart_in1(2),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_24 : X_ZERO
    generic map(
      LOC => "IOB_X1Y123"
    )
    port map (
      O => uart_cval_2_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_2_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y123"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_2_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_2_IBUF_21496,
      I => uart_cval(2),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_25 : X_ZERO
    generic map(
      LOC => "IOB_X1Y124"
    )
    port map (
      O => uart_cval_1_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_1_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y124"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_1_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_1_IBUF_21495,
      I => uart_cval(1),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_26 : X_ZERO
    generic map(
      LOC => "IOB_X1Y121"
    )
    port map (
      O => uart_cval_4_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_4_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y121"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_4_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_4_IBUF_21500,
      I => uart_cval(4),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_27 : X_ZERO
    generic map(
      LOC => "IOB_X1Y120"
    )
    port map (
      O => uart_cval_3_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_3_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y120"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_3_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_3_IBUF_21499,
      I => uart_cval(3),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_28 : X_ZERO
    generic map(
      LOC => "IOB_X1Y125"
    )
    port map (
      O => uart_cval_0_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_0_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y125"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_0_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_0_IBUF_21494,
      I => uart_cval(0),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_29 : X_ZERO
    generic map(
      LOC => "IOB_X1Y109"
    )
    port map (
      O => uart_cval_9_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_9_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y109"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_9_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_9_IBUF_21506,
      I => uart_cval(9),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_30 : X_ZERO
    generic map(
      LOC => "IOB_X1Y119"
    )
    port map (
      O => uart_cval_6_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_6_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y119"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_6_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_6_IBUF_21502,
      I => uart_cval(6),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_31 : X_ZERO
    generic map(
      LOC => "IOB_X1Y116"
    )
    port map (
      O => uart_cval_5_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_5_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y116"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_5_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_5_IBUF_21501,
      I => uart_cval(5),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_32 : X_ZERO
    generic map(
      LOC => "IOB_X1Y117"
    )
    port map (
      O => uart_cval_8_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_8_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y117"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_8_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_8_IBUF_21505,
      I => uart_cval(8),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_33 : X_ZERO
    generic map(
      LOC => "IOB_X1Y118"
    )
    port map (
      O => uart_cval_7_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_7_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y118"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_7_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_7_IBUF_21504,
      I => uart_cval(7),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_34 : X_ZERO
    generic map(
      LOC => "IOB_X1Y128"
    )
    port map (
      O => clk_ProtoComp92_INTERMDISABLE_GND_0
    );
  clk_BUFGP_IBUFG : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y128"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => clk_ProtoComp92_INTERMDISABLE_GND_0,
      O => clk_BUFGP_IBUFG_22102,
      I => clk,
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_35 : X_ZERO
    generic map(
      LOC => "IOB_X0Y138"
    )
    port map (
      O => uart_in2_12_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_12_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y138"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_12_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(12),
      I => uart_in2(12),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_36 : X_ZERO
    generic map(
      LOC => "IOB_X0Y136"
    )
    port map (
      O => uart_in2_11_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_11_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y136"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_11_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(11),
      I => uart_in2(11),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_37 : X_ZERO
    generic map(
      LOC => "IOB_X1Y137"
    )
    port map (
      O => uart_in2_14_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_14_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y137"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_14_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(14),
      I => uart_in2(14),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_38 : X_ZERO
    generic map(
      LOC => "IOB_X0Y137"
    )
    port map (
      O => uart_in2_13_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_13_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y137"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_13_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(13),
      I => uart_in2(13),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_39 : X_ZERO
    generic map(
      LOC => "IOB_X1Y135"
    )
    port map (
      O => uart_in2_10_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_10_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y135"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_10_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(10),
      I => uart_in2(10),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_40 : X_ZERO
    generic map(
      LOC => "IOB_X1Y139"
    )
    port map (
      O => uart_in2_19_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_19_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y139"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_19_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(19),
      I => uart_in2(19),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_41 : X_ZERO
    generic map(
      LOC => "IOB_X0Y140"
    )
    port map (
      O => uart_in2_16_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_16_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y140"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_16_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(16),
      I => uart_in2(16),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_42 : X_ZERO
    generic map(
      LOC => "IOB_X1Y138"
    )
    port map (
      O => uart_in2_15_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_15_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y138"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_15_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(15),
      I => uart_in2(15),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_43 : X_ZERO
    generic map(
      LOC => "IOB_X1Y130"
    )
    port map (
      O => uart_in2_18_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_18_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y130"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_18_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(18),
      I => uart_in2(18),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_44 : X_ZERO
    generic map(
      LOC => "IOB_X1Y140"
    )
    port map (
      O => uart_in2_17_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_17_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y140"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_17_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(17),
      I => uart_in2(17),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_45 : X_ZERO
    generic map(
      LOC => "IOB_X0Y141"
    )
    port map (
      O => uart_in2_7_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_7_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y141"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_7_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(7),
      I => uart_in2(7),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_46 : X_ZERO
    generic map(
      LOC => "IOB_X0Y135"
    )
    port map (
      O => uart_in2_8_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_8_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y135"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_8_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(8),
      I => uart_in2(8),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_47 : X_ZERO
    generic map(
      LOC => "IOB_X0Y143"
    )
    port map (
      O => uart_in2_5_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_5_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y143"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_5_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(5),
      I => uart_in2(5),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_48 : X_ZERO
    generic map(
      LOC => "IOB_X0Y142"
    )
    port map (
      O => uart_in2_6_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_6_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y142"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_6_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(6),
      I => uart_in2(6),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_49 : X_ZERO
    generic map(
      LOC => "IOB_X0Y139"
    )
    port map (
      O => uart_in2_9_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_9_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y139"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_9_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(9),
      I => uart_in2(9),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_50 : X_ZERO
    generic map(
      LOC => "IOB_X0Y148"
    )
    port map (
      O => uart_in2_0_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_0_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y148"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_0_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(0),
      I => uart_in2(0),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_51 : X_ZERO
    generic map(
      LOC => "IOB_X0Y145"
    )
    port map (
      O => uart_in2_3_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_3_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y145"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_3_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(3),
      I => uart_in2(3),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_52 : X_ZERO
    generic map(
      LOC => "IOB_X0Y144"
    )
    port map (
      O => uart_in2_4_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_4_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y144"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_4_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(4),
      I => uart_in2(4),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_53 : X_ZERO
    generic map(
      LOC => "IOB_X0Y147"
    )
    port map (
      O => uart_in2_1_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_1_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y147"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_1_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(1),
      I => uart_in2(1),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_54 : X_ZERO
    generic map(
      LOC => "IOB_X0Y146"
    )
    port map (
      O => uart_in2_2_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_in2_2_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X0Y146"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_in2_2_ProtoComp92_INTERMDISABLE_GND_0,
      O => IL2_acc_f_in(2),
      I => uart_in2(2),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_55 : X_ZERO
    generic map(
      LOC => "IOB_X1Y106"
    )
    port map (
      O => uart_cval_19_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_19_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y106"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_19_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_19_IBUF_21518,
      I => uart_cval(19),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_56 : X_ZERO
    generic map(
      LOC => "IOB_X1Y112"
    )
    port map (
      O => uart_cval_16_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_16_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y112"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_16_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_16_IBUF_21515,
      I => uart_cval(16),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_57 : X_ZERO
    generic map(
      LOC => "IOB_X1Y110"
    )
    port map (
      O => uart_cval_15_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_15_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y110"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_15_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_15_IBUF_21514,
      I => uart_cval(15),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_58 : X_ZERO
    generic map(
      LOC => "IOB_X1Y114"
    )
    port map (
      O => uart_cval_18_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_18_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y114"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_18_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_18_IBUF_21517,
      I => uart_cval(18),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_59 : X_ZERO
    generic map(
      LOC => "IOB_X1Y111"
    )
    port map (
      O => uart_cval_17_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_17_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y111"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_17_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_17_IBUF_21516,
      I => uart_cval(17),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_60 : X_ZERO
    generic map(
      LOC => "IOB_X1Y113"
    )
    port map (
      O => uart_cval_12_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_12_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y113"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_12_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_12_IBUF_21510,
      I => uart_cval(12),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_61 : X_ZERO
    generic map(
      LOC => "IOB_X1Y107"
    )
    port map (
      O => uart_cval_11_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_11_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y107"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_11_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_11_IBUF_21509,
      I => uart_cval(11),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_62 : X_ZERO
    generic map(
      LOC => "IOB_X1Y108"
    )
    port map (
      O => uart_cval_14_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_14_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y108"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_14_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_14_IBUF_21512,
      I => uart_cval(14),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_63 : X_ZERO
    generic map(
      LOC => "IOB_X1Y105"
    )
    port map (
      O => uart_cval_13_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_13_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y105"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_13_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_13_IBUF_21511,
      I => uart_cval(13),
      TPWRGT => '1'
    );
  ProtoComp92_INTERMDISABLE_GND_64 : X_ZERO
    generic map(
      LOC => "IOB_X1Y115"
    )
    port map (
      O => uart_cval_10_ProtoComp92_INTERMDISABLE_GND_0
    );
  uart_cval_10_IBUF : X_IBUF_INTERMDISABLE_TPWRGT
    generic map(
      LOC => "IOB_X1Y115"
    )
    port map (
      IBUFDISABLE => '0',
      INTERMDISABLE => uart_cval_10_ProtoComp92_INTERMDISABLE_GND_0,
      O => uart_cval_10_IBUF_21507,
      I => uart_cval(10),
      TPWRGT => '1'
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y49",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node2_NL_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node2_NL_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X1Y49"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node2_NL_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node2_NL_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node2_NL_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => Node2_NL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node2_NL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node2_NL_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node2_NL_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node2_NL_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node2_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node2_NL_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node2_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node2_NL_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node2_NL_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node2_NL_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node2_NL_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node2_NL_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node2_NL_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node2_NL_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node2_NL_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node2_NL_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node2_NL_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node2_NL_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node2_NL_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node2_NL_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node2_NL_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node2_NL_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node2_NL_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node2_NL_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node2_NL_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node2_NL_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node2_NL_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node2_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node2_NL_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node2_NL_mult_in(19),
      B(16) => Node2_NL_mult_in(18),
      B(15) => Node2_NL_mult_in(17),
      B(14) => Node2_NL_mult_in(16),
      B(13) => Node2_NL_mult_in(15),
      B(12) => Node2_NL_mult_in(14),
      B(11) => Node2_NL_mult_in(13),
      B(10) => Node2_NL_mult_in(12),
      B(9) => Node2_NL_mult_in(11),
      B(8) => Node2_NL_mult_in(10),
      B(7) => Node2_NL_mult_in(9),
      B(6) => Node2_NL_mult_in(8),
      B(5) => Node2_NL_mult_in(7),
      B(4) => Node2_NL_mult_in(6),
      B(3) => Node2_NL_mult_in(5),
      B(2) => Node2_NL_mult_in(4),
      B(1) => Node2_NL_mult_in(3),
      B(0) => Node2_NL_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node2_NL_mult_w_in(19),
      A(23) => Node2_NL_mult_w_in(19),
      A(22) => Node2_NL_mult_w_in(19),
      A(21) => Node2_NL_mult_w_in(19),
      A(20) => Node2_NL_mult_w_in(19),
      A(19) => Node2_NL_mult_w_in(19),
      A(18) => Node2_NL_mult_w_in(18),
      A(17) => Node2_NL_mult_w_in(17),
      A(16) => Node2_NL_mult_w_in(16),
      A(15) => Node2_NL_mult_w_in(15),
      A(14) => Node2_NL_mult_w_in(14),
      A(13) => Node2_NL_mult_w_in(13),
      A(12) => Node2_NL_mult_w_in(12),
      A(11) => Node2_NL_mult_w_in(11),
      A(10) => Node2_NL_mult_w_in(10),
      A(9) => Node2_NL_mult_w_in(9),
      A(8) => Node2_NL_mult_w_in(8),
      A(7) => Node2_NL_mult_w_in(7),
      A(6) => Node2_NL_mult_w_in(6),
      A(5) => Node2_NL_mult_w_in(5),
      A(4) => Node2_NL_mult_w_in(4),
      A(3) => Node2_NL_mult_w_in(3),
      A(2) => Node2_NL_mult_w_in(2),
      A(1) => Node2_NL_mult_w_in(1),
      A(0) => Node2_NL_mult_w_in(0),
      ACIN(29) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node2_NL_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node2_NL_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node2_NL_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node2_NL_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node2_NL_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node2_NL_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node2_NL_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node2_NL_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node2_NL_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node2_NL_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node2_NL_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node2_NL_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node2_NL_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node2_NL_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node2_ACT_acc_b_in(19),
      P(36) => Node2_NL_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node2_NL_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node2_NL_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node2_NL_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node2_ACT_acc_b_in(18),
      P(31) => Node2_ACT_acc_b_in(17),
      P(30) => Node2_ACT_acc_b_in(16),
      P(29) => Node2_ACT_acc_b_in(15),
      P(28) => Node2_ACT_acc_b_in(14),
      P(27) => Node2_ACT_acc_b_in(13),
      P(26) => Node2_ACT_acc_b_in(12),
      P(25) => Node2_ACT_acc_b_in(11),
      P(24) => Node2_ACT_acc_b_in(10),
      P(23) => Node2_ACT_acc_b_in(9),
      P(22) => Node2_ACT_acc_b_in(8),
      P(21) => Node2_ACT_acc_b_in(7),
      P(20) => Node2_ACT_acc_b_in(6),
      P(19) => Node2_ACT_acc_b_in(5),
      P(18) => Node2_ACT_acc_b_in(4),
      P(17) => Node2_ACT_acc_b_in(3),
      P(16) => Node2_ACT_acc_b_in(2),
      P(15) => Node2_ACT_acc_b_in(1),
      P(14) => Node2_ACT_acc_b_in(0),
      P(13) => Node2_NL_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node2_NL_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node2_NL_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node2_NL_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node2_NL_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node2_NL_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node2_NL_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node2_NL_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node2_NL_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node2_NL_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node2_NL_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node2_NL_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node2_NL_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node2_NL_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node2_NL_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  IL2_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL2_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL2_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL2_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL2_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL2_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  IL2_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y55",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => IL2_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  IL2_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X1Y55"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => IL2_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => IL2_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => IL2_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => IL2_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => IL2_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => IL2_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => IL2_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => IL2_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => IL2_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => IL2_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => IL2_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => IL2_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => IL2_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => IL2_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => IL2_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => IL2_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => IL2_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => IL2_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => IL2_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => IL2_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => IL2_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => IL2_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => IL2_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => IL2_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => IL2_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => IL2_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => IL2_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => IL2_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => IL2_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => IL2_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => IL2_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => IL2_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => IL2_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => IL2_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => IL2_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => IL2_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => IL2_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => IL2_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => IL2_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => IL2_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => IL2_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => IL2_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => IL2_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => IL2_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => IL2_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => IL2_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => IL2_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => IL2_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => IL2_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => IL2_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => IL2_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => IL2_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => IL2_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => IL2_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => IL2_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => IL2_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => IL2_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => IL2_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => IL2_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => IL2_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => IL2_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => IL2_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => IL2_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => IL2_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => IL2_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => IL2_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => IL2_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => IL2_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => IL2_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => IL2_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(46) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(45) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(44) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(43) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(42) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(41) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(40) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(39) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(38) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(37) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(36) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(35) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(34) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(33) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(32) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(31) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(30) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(29) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(28) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(27) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(26) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(25) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(24) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(23) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(22) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(21) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(20) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(19) => IL2_U1_U1_blk00000001_sig0000006b_0,
      C(18) => IL2_U1_U1_blk00000001_sig0000006a_0,
      C(17) => IL2_U1_U1_blk00000001_sig00000069_0,
      C(16) => IL2_U1_U1_blk00000001_sig00000068_0,
      C(15) => IL2_U1_U1_blk00000001_sig00000067_0,
      C(14) => IL2_U1_U1_blk00000001_sig00000066_0,
      C(13) => IL2_U1_U1_blk00000001_sig00000065_0,
      C(12) => IL2_U1_U1_blk00000001_sig00000064_0,
      C(11) => IL2_U1_U1_blk00000001_sig00000063_0,
      C(10) => IL2_U1_U1_blk00000001_sig00000062_0,
      C(9) => IL2_U1_U1_blk00000001_sig00000061_0,
      C(8) => IL2_U1_U1_blk00000001_sig00000060_0,
      C(7) => IL2_U1_U1_blk00000001_sig0000005f_0,
      C(6) => IL2_U1_U1_blk00000001_sig0000005e_0,
      C(5) => IL2_U1_U1_blk00000001_sig0000005d_0,
      C(4) => IL2_U1_U1_blk00000001_sig0000005c_0,
      C(3) => IL2_U1_U1_blk00000001_sig0000005b_0,
      C(2) => IL2_U1_U1_blk00000001_sig0000005a_0,
      C(1) => IL2_U1_U1_blk00000001_sig00000059_0,
      C(0) => IL2_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => IL2_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => IL2_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => IL2_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => IL2_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => IL2_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => IL2_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => IL2_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => IL2_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => IL2_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => IL2_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => IL2_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => IL2_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => IL2_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => IL2_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => IL2_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => IL2_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => IL2_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => IL2_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => IL2_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => IL2_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => IL2_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => IL2_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => IL2_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => IL2_mult_in(19),
      B(16) => IL2_mult_in(18),
      B(15) => IL2_mult_in(17),
      B(14) => IL2_mult_in(16),
      B(13) => IL2_mult_in(15),
      B(12) => IL2_mult_in(14),
      B(11) => IL2_mult_in(13),
      B(10) => IL2_mult_in(12),
      B(9) => IL2_mult_in(11),
      B(8) => IL2_mult_in(10),
      B(7) => IL2_mult_in(9),
      B(6) => IL2_mult_in(8),
      B(5) => IL2_mult_in(7),
      B(4) => IL2_mult_in(6),
      B(3) => IL2_mult_in(5),
      B(2) => IL2_mult_in(4),
      B(1) => IL2_mult_in(3),
      B(0) => IL2_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => IL2_mult_w_in(19),
      A(23) => IL2_mult_w_in(19),
      A(22) => IL2_mult_w_in(19),
      A(21) => IL2_mult_w_in(19),
      A(20) => IL2_mult_w_in(19),
      A(19) => IL2_mult_w_in(19),
      A(18) => IL2_mult_w_in(18),
      A(17) => IL2_mult_w_in(17),
      A(16) => IL2_mult_w_in(16),
      A(15) => IL2_mult_w_in(15),
      A(14) => IL2_mult_w_in(14),
      A(13) => IL2_mult_w_in(13),
      A(12) => IL2_mult_w_in(12),
      A(11) => IL2_mult_w_in(11),
      A(10) => IL2_mult_w_in(10),
      A(9) => IL2_mult_w_in(9),
      A(8) => IL2_mult_w_in(8),
      A(7) => IL2_mult_w_in(7),
      A(6) => IL2_mult_w_in(6),
      A(5) => IL2_mult_w_in(5),
      A(4) => IL2_mult_w_in(4),
      A(3) => IL2_mult_w_in(3),
      A(2) => IL2_mult_w_in(2),
      A(1) => IL2_mult_w_in(1),
      A(0) => IL2_mult_w_in(0),
      ACIN(29) => IL2_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => IL2_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => IL2_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => IL2_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => IL2_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => IL2_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => IL2_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => IL2_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => IL2_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => IL2_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => IL2_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => IL2_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => IL2_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => IL2_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => IL2_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => IL2_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => IL2_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => IL2_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => IL2_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => IL2_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => IL2_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => IL2_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => IL2_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => IL2_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => IL2_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => IL2_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => IL2_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => IL2_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => IL2_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => IL2_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => IL2_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => IL2_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => IL2_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => IL2_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => IL2_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => IL2_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => IL2_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => IL2_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => IL2_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => IL2_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => IL2_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => IL2_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => IL2_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => IL2_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => IL2_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => IL2_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => IL2_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => IL2_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => IL2_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => IL2_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => IL2_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => IL2_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => IL2_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => IL2_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => IL2_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => IL2_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => IL2_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => IL2_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => IL2_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => IL2_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => IL2_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => IL2_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => IL2_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => IL2_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => IL2_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => IL2_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => IL2_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => IL2_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => IL2_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => IL2_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => IL2_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => IL2_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => IL2_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => IL2_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => IL2_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => IL2_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => IL2_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => IL2_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => IL2_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => IL2_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => IL2_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => IL2_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => IL2_U1_U1_blk00000001_blk00000046_P47,
      P(46) => IL2_U1_U1_blk00000001_blk00000046_P46,
      P(45) => IL2_U1_U1_blk00000001_blk00000046_P45,
      P(44) => IL2_U1_U1_blk00000001_blk00000046_P44,
      P(43) => IL2_U1_U1_blk00000001_blk00000046_P43,
      P(42) => IL2_U1_U1_blk00000001_blk00000046_P42,
      P(41) => IL2_U1_U1_blk00000001_blk00000046_P41,
      P(40) => IL2_U1_U1_blk00000001_blk00000046_P40,
      P(39) => IL2_U1_U1_blk00000001_blk00000046_P39,
      P(38) => IL2_U1_U1_blk00000001_blk00000046_P38,
      P(37) => input2Node2(19),
      P(36) => IL2_U1_U1_blk00000001_blk00000046_P36,
      P(35) => IL2_U1_U1_blk00000001_blk00000046_P35,
      P(34) => IL2_U1_U1_blk00000001_blk00000046_P34,
      P(33) => IL2_U1_U1_blk00000001_blk00000046_P33,
      P(32) => input2Node2(18),
      P(31) => input2Node2(17),
      P(30) => input2Node2(16),
      P(29) => input2Node2(15),
      P(28) => input2Node2(14),
      P(27) => input2Node2(13),
      P(26) => input2Node2(12),
      P(25) => input2Node2(11),
      P(24) => input2Node2(10),
      P(23) => input2Node2(9),
      P(22) => input2Node2(8),
      P(21) => input2Node2(7),
      P(20) => input2Node2(6),
      P(19) => input2Node2(5),
      P(18) => input2Node2(4),
      P(17) => input2Node2(3),
      P(16) => input2Node2(2),
      P(15) => input2Node2(1),
      P(14) => input2Node2(0),
      P(13) => IL2_U1_U1_blk00000001_blk00000046_P13,
      P(12) => IL2_U1_U1_blk00000001_blk00000046_P12,
      P(11) => IL2_U1_U1_blk00000001_blk00000046_P11,
      P(10) => IL2_U1_U1_blk00000001_blk00000046_P10,
      P(9) => IL2_U1_U1_blk00000001_blk00000046_P9,
      P(8) => IL2_U1_U1_blk00000001_blk00000046_P8,
      P(7) => IL2_U1_U1_blk00000001_blk00000046_P7,
      P(6) => IL2_U1_U1_blk00000001_blk00000046_P6,
      P(5) => IL2_U1_U1_blk00000001_blk00000046_P5,
      P(4) => IL2_U1_U1_blk00000001_blk00000046_P4,
      P(3) => IL2_U1_U1_blk00000001_blk00000046_P3,
      P(2) => IL2_U1_U1_blk00000001_blk00000046_P2,
      P(1) => IL2_U1_U1_blk00000001_blk00000046_P1,
      P(0) => IL2_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => IL2_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => IL2_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => IL2_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => IL2_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => IL2_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => IL2_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => IL2_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => IL2_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => IL2_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => IL2_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => IL2_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => IL2_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => IL2_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => IL2_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => IL2_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => IL2_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => IL2_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => IL2_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => IL2_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => IL2_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => IL2_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => IL2_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => IL2_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => IL2_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => IL2_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => IL2_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => IL2_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => IL2_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => IL2_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => IL2_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => IL2_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => IL2_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => IL2_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => IL2_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => IL2_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => IL2_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => IL2_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => IL2_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => IL2_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => IL2_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => IL2_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => IL2_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => IL2_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => IL2_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => IL2_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => IL2_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => IL2_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => IL2_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y54",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node2_WL_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node2_WL_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X1Y54"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node2_WL_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node2_WL_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node2_WL_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => Node2_WL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node2_WL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node2_WL_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node2_WL_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node2_WL_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node2_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node2_WL_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node2_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node2_WL_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node2_WL_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node2_WL_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node2_WL_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node2_WL_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node2_WL_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node2_WL_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node2_WL_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node2_WL_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node2_WL_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node2_WL_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node2_WL_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node2_WL_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node2_WL_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node2_WL_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node2_WL_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node2_WL_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node2_WL_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node2_WL_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node2_WL_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node2_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node2_WL_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node2_WL_mult_in(19),
      B(16) => Node2_WL_mult_in(18),
      B(15) => Node2_WL_mult_in(17),
      B(14) => Node2_WL_mult_in(16),
      B(13) => Node2_WL_mult_in(15),
      B(12) => Node2_WL_mult_in(14),
      B(11) => Node2_WL_mult_in(13),
      B(10) => Node2_WL_mult_in(12),
      B(9) => Node2_WL_mult_in(11),
      B(8) => Node2_WL_mult_in(10),
      B(7) => Node2_WL_mult_in(9),
      B(6) => Node2_WL_mult_in(8),
      B(5) => Node2_WL_mult_in(7),
      B(4) => Node2_WL_mult_in(6),
      B(3) => Node2_WL_mult_in(5),
      B(2) => Node2_WL_mult_in(4),
      B(1) => Node2_WL_mult_in(3),
      B(0) => Node2_WL_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node2_WL_mult_w_in(19),
      A(23) => Node2_WL_mult_w_in(19),
      A(22) => Node2_WL_mult_w_in(19),
      A(21) => Node2_WL_mult_w_in(19),
      A(20) => Node2_WL_mult_w_in(19),
      A(19) => Node2_WL_mult_w_in(19),
      A(18) => Node2_WL_mult_w_in(18),
      A(17) => Node2_WL_mult_w_in(17),
      A(16) => Node2_WL_mult_w_in(16),
      A(15) => Node2_WL_mult_w_in(15),
      A(14) => Node2_WL_mult_w_in(14),
      A(13) => Node2_WL_mult_w_in(13),
      A(12) => Node2_WL_mult_w_in(12),
      A(11) => Node2_WL_mult_w_in(11),
      A(10) => Node2_WL_mult_w_in(10),
      A(9) => Node2_WL_mult_w_in(9),
      A(8) => Node2_WL_mult_w_in(8),
      A(7) => Node2_WL_mult_w_in(7),
      A(6) => Node2_WL_mult_w_in(6),
      A(5) => Node2_WL_mult_w_in(5),
      A(4) => Node2_WL_mult_w_in(4),
      A(3) => Node2_WL_mult_w_in(3),
      A(2) => Node2_WL_mult_w_in(2),
      A(1) => Node2_WL_mult_w_in(1),
      A(0) => Node2_WL_mult_w_in(0),
      ACIN(29) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node2_WL_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node2_WL_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node2_WL_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node2_WL_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node2_WL_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node2_WL_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node2_WL_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node2_WL_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node2_WL_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node2_WL_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node2_WL_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node2_WL_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node2_WL_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node2_WL_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node3_WL_acc_f_in(19),
      P(36) => Node2_WL_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node2_WL_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node2_WL_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node2_WL_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node3_WL_acc_f_in(18),
      P(31) => Node3_WL_acc_f_in(17),
      P(30) => Node3_WL_acc_f_in(16),
      P(29) => Node3_WL_acc_f_in(15),
      P(28) => Node3_WL_acc_f_in(14),
      P(27) => Node3_WL_acc_f_in(13),
      P(26) => Node3_WL_acc_f_in(12),
      P(25) => Node3_WL_acc_f_in(11),
      P(24) => Node3_WL_acc_f_in(10),
      P(23) => Node3_WL_acc_f_in(9),
      P(22) => Node3_WL_acc_f_in(8),
      P(21) => Node3_WL_acc_f_in(7),
      P(20) => Node3_WL_acc_f_in(6),
      P(19) => Node3_WL_acc_f_in(5),
      P(18) => Node3_WL_acc_f_in(4),
      P(17) => Node3_WL_acc_f_in(3),
      P(16) => Node3_WL_acc_f_in(2),
      P(15) => Node3_WL_acc_f_in(1),
      P(14) => Node3_WL_acc_f_in(0),
      P(13) => Node2_WL_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node2_WL_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node2_WL_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node2_WL_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node2_WL_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node2_WL_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node2_WL_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node2_WL_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node2_WL_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node2_WL_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node2_WL_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node2_WL_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node2_WL_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node2_WL_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node2_WL_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X2Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node1_ACT_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node1_ACT_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X2Y41"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node1_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node1_ACT_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node1_ACT_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => Node1_ACT_mult_reset,
      PATTERNBDETECT => Node1_ACT_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node1_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node1_ACT_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node1_ACT_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node1_ACT_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node1_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node1_ACT_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node1_ACT_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node1_ACT_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node1_ACT_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node1_ACT_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node1_ACT_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node1_ACT_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node1_ACT_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node1_ACT_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node1_ACT_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node1_ACT_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node1_ACT_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node1_ACT_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node1_ACT_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node1_ACT_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node1_ACT_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node1_ACT_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node1_ACT_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node1_ACT_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node1_ACT_mult_in(19),
      B(16) => Node1_ACT_mult_in(18),
      B(15) => Node1_ACT_mult_in(17),
      B(14) => Node1_ACT_mult_in(16),
      B(13) => Node1_ACT_mult_in(15),
      B(12) => Node1_ACT_mult_in(14),
      B(11) => Node1_ACT_mult_in(13),
      B(10) => Node1_ACT_mult_in(12),
      B(9) => Node1_ACT_mult_in(11),
      B(8) => Node1_ACT_mult_in(10),
      B(7) => Node1_ACT_mult_in(9),
      B(6) => Node1_ACT_mult_in(8),
      B(5) => Node1_ACT_mult_in(7),
      B(4) => Node1_ACT_mult_in(6),
      B(3) => Node1_ACT_mult_in(5),
      B(2) => Node1_ACT_mult_in(4),
      B(1) => Node1_ACT_mult_in(3),
      B(0) => Node1_ACT_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node1_ACT_mult_w_in(19),
      A(23) => Node1_ACT_mult_w_in(19),
      A(22) => Node1_ACT_mult_w_in(19),
      A(21) => Node1_ACT_mult_w_in(19),
      A(20) => Node1_ACT_mult_w_in(19),
      A(19) => Node1_ACT_mult_w_in(19),
      A(18) => Node1_ACT_mult_w_in(18),
      A(17) => Node1_ACT_mult_w_in(17),
      A(16) => Node1_ACT_mult_w_in(16),
      A(15) => Node1_ACT_mult_w_in(15),
      A(14) => Node1_ACT_mult_w_in(14),
      A(13) => Node1_ACT_mult_w_in(13),
      A(12) => Node1_ACT_mult_w_in(12),
      A(11) => Node1_ACT_mult_w_in(11),
      A(10) => Node1_ACT_mult_w_in(10),
      A(9) => Node1_ACT_mult_w_in(9),
      A(8) => Node1_ACT_mult_w_in(8),
      A(7) => Node1_ACT_mult_w_in(7),
      A(6) => Node1_ACT_mult_w_in(6),
      A(5) => Node1_ACT_mult_w_in(5),
      A(4) => Node1_ACT_mult_w_in(4),
      A(3) => Node1_ACT_mult_w_in(3),
      A(2) => Node1_ACT_mult_w_in(2),
      A(1) => Node1_ACT_mult_w_in(1),
      A(0) => Node1_ACT_mult_w_in(0),
      ACIN(29) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node1_ACT_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node1_ACT_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node1_ACT_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node1_ACT_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node1_ACT_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node1_ACT_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node1_ACT_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node1_ACT_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node1_ACT_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node1_ACT_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node1_NL_acc_f_in(19),
      P(36) => Node1_ACT_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node1_ACT_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node1_ACT_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node1_ACT_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node1_NL_acc_f_in(18),
      P(31) => Node1_NL_acc_f_in(17),
      P(30) => Node1_NL_acc_f_in(16),
      P(29) => Node1_NL_acc_f_in(15),
      P(28) => Node1_NL_acc_f_in(14),
      P(27) => Node1_NL_acc_f_in(13),
      P(26) => Node1_NL_acc_f_in(12),
      P(25) => Node1_NL_acc_f_in(11),
      P(24) => Node1_NL_acc_f_in(10),
      P(23) => Node1_NL_acc_f_in(9),
      P(22) => Node1_NL_acc_f_in(8),
      P(21) => Node1_NL_acc_f_in(7),
      P(20) => Node1_NL_acc_f_in(6),
      P(19) => Node1_NL_acc_f_in(5),
      P(18) => Node1_NL_acc_f_in(4),
      P(17) => Node1_NL_acc_f_in(3),
      P(16) => Node1_NL_acc_f_in(2),
      P(15) => Node1_NL_acc_f_in(1),
      P(14) => Node1_NL_acc_f_in(0),
      P(13) => Node1_ACT_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node1_ACT_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node1_ACT_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node1_ACT_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node1_ACT_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node1_ACT_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node1_ACT_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node1_ACT_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X2Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node3_ACT_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node3_ACT_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X2Y50"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node3_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node3_ACT_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node3_ACT_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => Node3_ACT_mult_reset,
      PATTERNBDETECT => Node3_ACT_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node3_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node3_ACT_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node3_ACT_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node3_ACT_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node3_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node3_ACT_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node3_ACT_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node3_ACT_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node3_ACT_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node3_ACT_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node3_ACT_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node3_ACT_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node3_ACT_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node3_ACT_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node3_ACT_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node3_ACT_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node3_ACT_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node3_ACT_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node3_ACT_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node3_ACT_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node3_ACT_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node3_ACT_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node3_ACT_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node3_ACT_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node3_ACT_mult_in(19),
      B(16) => Node3_ACT_mult_in(18),
      B(15) => Node3_ACT_mult_in(17),
      B(14) => Node3_ACT_mult_in(16),
      B(13) => Node3_ACT_mult_in(15),
      B(12) => Node3_ACT_mult_in(14),
      B(11) => Node3_ACT_mult_in(13),
      B(10) => Node3_ACT_mult_in(12),
      B(9) => Node3_ACT_mult_in(11),
      B(8) => Node3_ACT_mult_in(10),
      B(7) => Node3_ACT_mult_in(9),
      B(6) => Node3_ACT_mult_in(8),
      B(5) => Node3_ACT_mult_in(7),
      B(4) => Node3_ACT_mult_in(6),
      B(3) => Node3_ACT_mult_in(5),
      B(2) => Node3_ACT_mult_in(4),
      B(1) => Node3_ACT_mult_in(3),
      B(0) => Node3_ACT_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node3_ACT_mult_w_in(19),
      A(23) => Node3_ACT_mult_w_in(19),
      A(22) => Node3_ACT_mult_w_in(19),
      A(21) => Node3_ACT_mult_w_in(19),
      A(20) => Node3_ACT_mult_w_in(19),
      A(19) => Node3_ACT_mult_w_in(19),
      A(18) => Node3_ACT_mult_w_in(18),
      A(17) => Node3_ACT_mult_w_in(17),
      A(16) => Node3_ACT_mult_w_in(16),
      A(15) => Node3_ACT_mult_w_in(15),
      A(14) => Node3_ACT_mult_w_in(14),
      A(13) => Node3_ACT_mult_w_in(13),
      A(12) => Node3_ACT_mult_w_in(12),
      A(11) => Node3_ACT_mult_w_in(11),
      A(10) => Node3_ACT_mult_w_in(10),
      A(9) => Node3_ACT_mult_w_in(9),
      A(8) => Node3_ACT_mult_w_in(8),
      A(7) => Node3_ACT_mult_w_in(7),
      A(6) => Node3_ACT_mult_w_in(6),
      A(5) => Node3_ACT_mult_w_in(5),
      A(4) => Node3_ACT_mult_w_in(4),
      A(3) => Node3_ACT_mult_w_in(3),
      A(2) => Node3_ACT_mult_w_in(2),
      A(1) => Node3_ACT_mult_w_in(1),
      A(0) => Node3_ACT_mult_w_in(0),
      ACIN(29) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node3_ACT_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node3_ACT_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node3_ACT_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node3_ACT_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node3_ACT_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node3_ACT_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node3_ACT_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node3_ACT_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node3_ACT_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node3_ACT_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node3_NL_acc_f_in(19),
      P(36) => Node3_ACT_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node3_ACT_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node3_ACT_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node3_ACT_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node3_NL_acc_f_in(18),
      P(31) => Node3_NL_acc_f_in(17),
      P(30) => Node3_NL_acc_f_in(16),
      P(29) => Node3_NL_acc_f_in(15),
      P(28) => Node3_NL_acc_f_in(14),
      P(27) => Node3_NL_acc_f_in(13),
      P(26) => Node3_NL_acc_f_in(12),
      P(25) => Node3_NL_acc_f_in(11),
      P(24) => Node3_NL_acc_f_in(10),
      P(23) => Node3_NL_acc_f_in(9),
      P(22) => Node3_NL_acc_f_in(8),
      P(21) => Node3_NL_acc_f_in(7),
      P(20) => Node3_NL_acc_f_in(6),
      P(19) => Node3_NL_acc_f_in(5),
      P(18) => Node3_NL_acc_f_in(4),
      P(17) => Node3_NL_acc_f_in(3),
      P(16) => Node3_NL_acc_f_in(2),
      P(15) => Node3_NL_acc_f_in(1),
      P(14) => Node3_NL_acc_f_in(0),
      P(13) => Node3_ACT_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node3_ACT_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node3_ACT_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node3_ACT_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node3_ACT_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node3_ACT_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node3_ACT_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node3_ACT_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X2Y44",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node1_NL_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node1_NL_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X2Y44"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node1_NL_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node1_NL_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node1_NL_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => Node1_NL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node1_NL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node1_NL_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node1_NL_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node1_NL_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node1_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node1_NL_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node1_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node1_NL_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node1_NL_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node1_NL_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node1_NL_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node1_NL_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node1_NL_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node1_NL_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node1_NL_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node1_NL_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node1_NL_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node1_NL_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node1_NL_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node1_NL_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node1_NL_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node1_NL_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node1_NL_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node1_NL_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node1_NL_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node1_NL_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node1_NL_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node1_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node1_NL_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node1_NL_mult_in(19),
      B(16) => Node1_NL_mult_in(18),
      B(15) => Node1_NL_mult_in(17),
      B(14) => Node1_NL_mult_in(16),
      B(13) => Node1_NL_mult_in(15),
      B(12) => Node1_NL_mult_in(14),
      B(11) => Node1_NL_mult_in(13),
      B(10) => Node1_NL_mult_in(12),
      B(9) => Node1_NL_mult_in(11),
      B(8) => Node1_NL_mult_in(10),
      B(7) => Node1_NL_mult_in(9),
      B(6) => Node1_NL_mult_in(8),
      B(5) => Node1_NL_mult_in(7),
      B(4) => Node1_NL_mult_in(6),
      B(3) => Node1_NL_mult_in(5),
      B(2) => Node1_NL_mult_in(4),
      B(1) => Node1_NL_mult_in(3),
      B(0) => Node1_NL_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node1_NL_mult_w_in(19),
      A(23) => Node1_NL_mult_w_in(19),
      A(22) => Node1_NL_mult_w_in(19),
      A(21) => Node1_NL_mult_w_in(19),
      A(20) => Node1_NL_mult_w_in(19),
      A(19) => Node1_NL_mult_w_in(19),
      A(18) => Node1_NL_mult_w_in(18),
      A(17) => Node1_NL_mult_w_in(17),
      A(16) => Node1_NL_mult_w_in(16),
      A(15) => Node1_NL_mult_w_in(15),
      A(14) => Node1_NL_mult_w_in(14),
      A(13) => Node1_NL_mult_w_in(13),
      A(12) => Node1_NL_mult_w_in(12),
      A(11) => Node1_NL_mult_w_in(11),
      A(10) => Node1_NL_mult_w_in(10),
      A(9) => Node1_NL_mult_w_in(9),
      A(8) => Node1_NL_mult_w_in(8),
      A(7) => Node1_NL_mult_w_in(7),
      A(6) => Node1_NL_mult_w_in(6),
      A(5) => Node1_NL_mult_w_in(5),
      A(4) => Node1_NL_mult_w_in(4),
      A(3) => Node1_NL_mult_w_in(3),
      A(2) => Node1_NL_mult_w_in(2),
      A(1) => Node1_NL_mult_w_in(1),
      A(0) => Node1_NL_mult_w_in(0),
      ACIN(29) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node1_NL_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node1_NL_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node1_NL_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node1_NL_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node1_NL_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node1_NL_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node1_NL_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node1_NL_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node1_NL_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node1_NL_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node1_NL_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node1_NL_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node1_NL_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node1_NL_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node1_ACT_acc_b_in(19),
      P(36) => Node1_NL_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node1_NL_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node1_NL_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node1_NL_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node1_ACT_acc_b_in(18),
      P(31) => Node1_ACT_acc_b_in(17),
      P(30) => Node1_ACT_acc_b_in(16),
      P(29) => Node1_ACT_acc_b_in(15),
      P(28) => Node1_ACT_acc_b_in(14),
      P(27) => Node1_ACT_acc_b_in(13),
      P(26) => Node1_ACT_acc_b_in(12),
      P(25) => Node1_ACT_acc_b_in(11),
      P(24) => Node1_ACT_acc_b_in(10),
      P(23) => Node1_ACT_acc_b_in(9),
      P(22) => Node1_ACT_acc_b_in(8),
      P(21) => Node1_ACT_acc_b_in(7),
      P(20) => Node1_ACT_acc_b_in(6),
      P(19) => Node1_ACT_acc_b_in(5),
      P(18) => Node1_ACT_acc_b_in(4),
      P(17) => Node1_ACT_acc_b_in(3),
      P(16) => Node1_ACT_acc_b_in(2),
      P(15) => Node1_ACT_acc_b_in(1),
      P(14) => Node1_ACT_acc_b_in(0),
      P(13) => Node1_NL_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node1_NL_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node1_NL_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node1_NL_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node1_NL_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node1_NL_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node1_NL_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node1_NL_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node1_NL_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node1_NL_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node1_NL_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node1_NL_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node1_NL_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node1_NL_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node1_NL_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X2Y52",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node1_WL_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node1_WL_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X2Y52"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node1_WL_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node1_WL_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node1_WL_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => Node1_WL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node1_WL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node1_WL_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node1_WL_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node1_WL_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node1_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node1_WL_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node1_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node1_WL_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node1_WL_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node1_WL_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node1_WL_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node1_WL_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node1_WL_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node1_WL_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node1_WL_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node1_WL_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node1_WL_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node1_WL_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node1_WL_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node1_WL_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node1_WL_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node1_WL_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node1_WL_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node1_WL_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node1_WL_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node1_WL_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node1_WL_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node1_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node1_WL_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node1_WL_mult_in(19),
      B(16) => Node1_WL_mult_in(18),
      B(15) => Node1_WL_mult_in(17),
      B(14) => Node1_WL_mult_in(16),
      B(13) => Node1_WL_mult_in(15),
      B(12) => Node1_WL_mult_in(14),
      B(11) => Node1_WL_mult_in(13),
      B(10) => Node1_WL_mult_in(12),
      B(9) => Node1_WL_mult_in(11),
      B(8) => Node1_WL_mult_in(10),
      B(7) => Node1_WL_mult_in(9),
      B(6) => Node1_WL_mult_in(8),
      B(5) => Node1_WL_mult_in(7),
      B(4) => Node1_WL_mult_in(6),
      B(3) => Node1_WL_mult_in(5),
      B(2) => Node1_WL_mult_in(4),
      B(1) => Node1_WL_mult_in(3),
      B(0) => Node1_WL_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node1_WL_mult_w_in(19),
      A(23) => Node1_WL_mult_w_in(19),
      A(22) => Node1_WL_mult_w_in(19),
      A(21) => Node1_WL_mult_w_in(19),
      A(20) => Node1_WL_mult_w_in(19),
      A(19) => Node1_WL_mult_w_in(19),
      A(18) => Node1_WL_mult_w_in(18),
      A(17) => Node1_WL_mult_w_in(17),
      A(16) => Node1_WL_mult_w_in(16),
      A(15) => Node1_WL_mult_w_in(15),
      A(14) => Node1_WL_mult_w_in(14),
      A(13) => Node1_WL_mult_w_in(13),
      A(12) => Node1_WL_mult_w_in(12),
      A(11) => Node1_WL_mult_w_in(11),
      A(10) => Node1_WL_mult_w_in(10),
      A(9) => Node1_WL_mult_w_in(9),
      A(8) => Node1_WL_mult_w_in(8),
      A(7) => Node1_WL_mult_w_in(7),
      A(6) => Node1_WL_mult_w_in(6),
      A(5) => Node1_WL_mult_w_in(5),
      A(4) => Node1_WL_mult_w_in(4),
      A(3) => Node1_WL_mult_w_in(3),
      A(2) => Node1_WL_mult_w_in(2),
      A(1) => Node1_WL_mult_w_in(1),
      A(0) => Node1_WL_mult_w_in(0),
      ACIN(29) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node1_WL_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node1_WL_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node1_WL_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node1_WL_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node1_WL_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node1_WL_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node1_WL_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node1_WL_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node1_WL_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node1_WL_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node1_WL_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node1_WL_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node1_WL_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node1_WL_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node3_EL_acc_f_in(19),
      P(36) => Node1_WL_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node1_WL_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node1_WL_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node1_WL_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node3_EL_acc_f_in(18),
      P(31) => Node3_EL_acc_f_in(17),
      P(30) => Node3_EL_acc_f_in(16),
      P(29) => Node3_EL_acc_f_in(15),
      P(28) => Node3_EL_acc_f_in(14),
      P(27) => Node3_EL_acc_f_in(13),
      P(26) => Node3_EL_acc_f_in(12),
      P(25) => Node3_EL_acc_f_in(11),
      P(24) => Node3_EL_acc_f_in(10),
      P(23) => Node3_EL_acc_f_in(9),
      P(22) => Node3_EL_acc_f_in(8),
      P(21) => Node3_EL_acc_f_in(7),
      P(20) => Node3_EL_acc_f_in(6),
      P(19) => Node3_EL_acc_f_in(5),
      P(18) => Node3_EL_acc_f_in(4),
      P(17) => Node3_EL_acc_f_in(3),
      P(16) => Node3_EL_acc_f_in(2),
      P(15) => Node3_EL_acc_f_in(1),
      P(14) => Node3_EL_acc_f_in(0),
      P(13) => Node1_WL_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node1_WL_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node1_WL_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node1_WL_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node1_WL_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node1_WL_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node1_WL_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node1_WL_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node1_WL_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node1_WL_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node1_WL_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node1_WL_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node1_WL_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node1_WL_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node1_WL_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  IL1_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL1_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL1_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL1_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => IL1_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => IL1_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  IL1_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X2Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => IL1_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  IL1_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X2Y53"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => IL1_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => IL1_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => IL1_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => IL1_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => IL1_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => IL1_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => IL1_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => IL1_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => IL1_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => IL1_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => IL1_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => IL1_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => IL1_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => IL1_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => IL1_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => IL1_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => IL1_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => IL1_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => IL1_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => IL1_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => IL1_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => IL1_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => IL1_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => IL1_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => IL1_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => IL1_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => IL1_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => IL1_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => IL1_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => IL1_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => IL1_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => IL1_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => IL1_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => IL1_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => IL1_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => IL1_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => IL1_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => IL1_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => IL1_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => IL1_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => IL1_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => IL1_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => IL1_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => IL1_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => IL1_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => IL1_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => IL1_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => IL1_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => IL1_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => IL1_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => IL1_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => IL1_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => IL1_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => IL1_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => IL1_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => IL1_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => IL1_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => IL1_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => IL1_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => IL1_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => IL1_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => IL1_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => IL1_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => IL1_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => IL1_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => IL1_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => IL1_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => IL1_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => IL1_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => IL1_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(46) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(45) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(44) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(43) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(42) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(41) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(40) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(39) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(38) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(37) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(36) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(35) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(34) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(33) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(32) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(31) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(30) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(29) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(28) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(27) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(26) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(25) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(24) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(23) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(22) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(21) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(20) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(19) => IL1_U1_U1_blk00000001_sig0000006b_0,
      C(18) => IL1_U1_U1_blk00000001_sig0000006a_0,
      C(17) => IL1_U1_U1_blk00000001_sig00000069_0,
      C(16) => IL1_U1_U1_blk00000001_sig00000068_0,
      C(15) => IL1_U1_U1_blk00000001_sig00000067_0,
      C(14) => IL1_U1_U1_blk00000001_sig00000066_0,
      C(13) => IL1_U1_U1_blk00000001_sig00000065_0,
      C(12) => IL1_U1_U1_blk00000001_sig00000064_0,
      C(11) => IL1_U1_U1_blk00000001_sig00000063_0,
      C(10) => IL1_U1_U1_blk00000001_sig00000062_0,
      C(9) => IL1_U1_U1_blk00000001_sig00000061_0,
      C(8) => IL1_U1_U1_blk00000001_sig00000060_0,
      C(7) => IL1_U1_U1_blk00000001_sig0000005f_0,
      C(6) => IL1_U1_U1_blk00000001_sig0000005e_0,
      C(5) => IL1_U1_U1_blk00000001_sig0000005d_0,
      C(4) => IL1_U1_U1_blk00000001_sig0000005c_0,
      C(3) => IL1_U1_U1_blk00000001_sig0000005b_0,
      C(2) => IL1_U1_U1_blk00000001_sig0000005a_0,
      C(1) => IL1_U1_U1_blk00000001_sig00000059_0,
      C(0) => IL1_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => IL1_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => IL1_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => IL1_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => IL1_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => IL1_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => IL1_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => IL1_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => IL1_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => IL1_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => IL1_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => IL1_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => IL1_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => IL1_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => IL1_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => IL1_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => IL1_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => IL1_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => IL1_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => IL1_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => IL1_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => IL1_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => IL1_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => IL1_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => IL1_mult_in(19),
      B(16) => IL1_mult_in(18),
      B(15) => IL1_mult_in(17),
      B(14) => IL1_mult_in(16),
      B(13) => IL1_mult_in(15),
      B(12) => IL1_mult_in(14),
      B(11) => IL1_mult_in(13),
      B(10) => IL1_mult_in(12),
      B(9) => IL1_mult_in(11),
      B(8) => IL1_mult_in(10),
      B(7) => IL1_mult_in(9),
      B(6) => IL1_mult_in(8),
      B(5) => IL1_mult_in(7),
      B(4) => IL1_mult_in(6),
      B(3) => IL1_mult_in(5),
      B(2) => IL1_mult_in(4),
      B(1) => IL1_mult_in(3),
      B(0) => IL1_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => IL1_mult_w_in(19),
      A(23) => IL1_mult_w_in(19),
      A(22) => IL1_mult_w_in(19),
      A(21) => IL1_mult_w_in(19),
      A(20) => IL1_mult_w_in(19),
      A(19) => IL1_mult_w_in(19),
      A(18) => IL1_mult_w_in(18),
      A(17) => IL1_mult_w_in(17),
      A(16) => IL1_mult_w_in(16),
      A(15) => IL1_mult_w_in(15),
      A(14) => IL1_mult_w_in(14),
      A(13) => IL1_mult_w_in(13),
      A(12) => IL1_mult_w_in(12),
      A(11) => IL1_mult_w_in(11),
      A(10) => IL1_mult_w_in(10),
      A(9) => IL1_mult_w_in(9),
      A(8) => IL1_mult_w_in(8),
      A(7) => IL1_mult_w_in(7),
      A(6) => IL1_mult_w_in(6),
      A(5) => IL1_mult_w_in(5),
      A(4) => IL1_mult_w_in(4),
      A(3) => IL1_mult_w_in(3),
      A(2) => IL1_mult_w_in(2),
      A(1) => IL1_mult_w_in(1),
      A(0) => IL1_mult_w_in(0),
      ACIN(29) => IL1_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => IL1_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => IL1_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => IL1_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => IL1_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => IL1_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => IL1_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => IL1_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => IL1_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => IL1_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => IL1_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => IL1_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => IL1_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => IL1_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => IL1_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => IL1_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => IL1_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => IL1_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => IL1_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => IL1_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => IL1_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => IL1_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => IL1_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => IL1_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => IL1_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => IL1_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => IL1_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => IL1_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => IL1_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => IL1_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => IL1_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => IL1_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => IL1_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => IL1_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => IL1_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => IL1_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => IL1_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => IL1_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => IL1_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => IL1_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => IL1_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => IL1_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => IL1_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => IL1_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => IL1_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => IL1_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => IL1_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => IL1_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => IL1_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => IL1_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => IL1_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => IL1_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => IL1_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => IL1_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => IL1_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => IL1_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => IL1_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => IL1_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => IL1_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => IL1_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => IL1_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => IL1_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => IL1_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => IL1_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => IL1_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => IL1_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => IL1_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => IL1_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => IL1_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => IL1_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => IL1_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => IL1_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => IL1_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => IL1_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => IL1_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => IL1_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => IL1_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => IL1_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => IL1_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => IL1_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => IL1_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => IL1_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => IL1_U1_U1_blk00000001_blk00000046_P47,
      P(46) => IL1_U1_U1_blk00000001_blk00000046_P46,
      P(45) => IL1_U1_U1_blk00000001_blk00000046_P45,
      P(44) => IL1_U1_U1_blk00000001_blk00000046_P44,
      P(43) => IL1_U1_U1_blk00000001_blk00000046_P43,
      P(42) => IL1_U1_U1_blk00000001_blk00000046_P42,
      P(41) => IL1_U1_U1_blk00000001_blk00000046_P41,
      P(40) => IL1_U1_U1_blk00000001_blk00000046_P40,
      P(39) => IL1_U1_U1_blk00000001_blk00000046_P39,
      P(38) => IL1_U1_U1_blk00000001_blk00000046_P38,
      P(37) => input1Node1(19),
      P(36) => IL1_U1_U1_blk00000001_blk00000046_P36,
      P(35) => IL1_U1_U1_blk00000001_blk00000046_P35,
      P(34) => IL1_U1_U1_blk00000001_blk00000046_P34,
      P(33) => IL1_U1_U1_blk00000001_blk00000046_P33,
      P(32) => input1Node1(18),
      P(31) => input1Node1(17),
      P(30) => input1Node1(16),
      P(29) => input1Node1(15),
      P(28) => input1Node1(14),
      P(27) => input1Node1(13),
      P(26) => input1Node1(12),
      P(25) => input1Node1(11),
      P(24) => input1Node1(10),
      P(23) => input1Node1(9),
      P(22) => input1Node1(8),
      P(21) => input1Node1(7),
      P(20) => input1Node1(6),
      P(19) => input1Node1(5),
      P(18) => input1Node1(4),
      P(17) => input1Node1(3),
      P(16) => input1Node1(2),
      P(15) => input1Node1(1),
      P(14) => input1Node1(0),
      P(13) => IL1_U1_U1_blk00000001_blk00000046_P13,
      P(12) => IL1_U1_U1_blk00000001_blk00000046_P12,
      P(11) => IL1_U1_U1_blk00000001_blk00000046_P11,
      P(10) => IL1_U1_U1_blk00000001_blk00000046_P10,
      P(9) => IL1_U1_U1_blk00000001_blk00000046_P9,
      P(8) => IL1_U1_U1_blk00000001_blk00000046_P8,
      P(7) => IL1_U1_U1_blk00000001_blk00000046_P7,
      P(6) => IL1_U1_U1_blk00000001_blk00000046_P6,
      P(5) => IL1_U1_U1_blk00000001_blk00000046_P5,
      P(4) => IL1_U1_U1_blk00000001_blk00000046_P4,
      P(3) => IL1_U1_U1_blk00000001_blk00000046_P3,
      P(2) => IL1_U1_U1_blk00000001_blk00000046_P2,
      P(1) => IL1_U1_U1_blk00000001_blk00000046_P1,
      P(0) => IL1_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => IL1_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => IL1_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => IL1_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => IL1_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => IL1_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => IL1_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => IL1_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => IL1_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => IL1_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => IL1_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => IL1_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => IL1_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => IL1_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => IL1_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => IL1_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => IL1_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => IL1_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => IL1_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => IL1_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => IL1_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => IL1_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => IL1_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => IL1_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => IL1_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => IL1_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => IL1_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => IL1_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => IL1_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => IL1_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => IL1_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => IL1_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => IL1_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => IL1_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => IL1_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => IL1_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => IL1_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => IL1_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => IL1_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => IL1_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => IL1_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => IL1_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => IL1_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => IL1_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => IL1_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => IL1_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => IL1_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => IL1_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => IL1_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGCTRL_X0Y31",
      PATHPULSE => 50 ps
    )
    port map (
      I => NlwBufferSignal_clk_BUFGP_BUFG_IN,
      O => clk_BUFGP
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y56",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node3_EL_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node3_EL_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X1Y56"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node3_EL_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node3_EL_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node3_EL_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => Node3_EL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node3_EL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node3_EL_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node3_EL_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node3_EL_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node3_EL_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node3_EL_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node3_EL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node3_EL_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node3_EL_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node3_EL_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node3_EL_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node3_EL_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node3_EL_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node3_EL_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node3_EL_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node3_EL_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node3_EL_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node3_EL_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node3_EL_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node3_EL_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node3_EL_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node3_EL_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node3_EL_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node3_EL_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node3_EL_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node3_EL_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node3_EL_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node3_EL_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node3_EL_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node3_EL_mult_in(19),
      B(16) => Node3_EL_mult_in(18),
      B(15) => Node3_EL_mult_in(17),
      B(14) => Node3_EL_mult_in(16),
      B(13) => Node3_EL_mult_in(15),
      B(12) => Node3_EL_mult_in(14),
      B(11) => Node3_EL_mult_in(13),
      B(10) => Node3_EL_mult_in(12),
      B(9) => Node3_EL_mult_in(11),
      B(8) => Node3_EL_mult_in(10),
      B(7) => Node3_EL_mult_in(9),
      B(6) => Node3_EL_mult_in(8),
      B(5) => Node3_EL_mult_in(7),
      B(4) => Node3_EL_mult_in(6),
      B(3) => Node3_EL_mult_in(5),
      B(2) => Node3_EL_mult_in(4),
      B(1) => Node3_EL_mult_in(3),
      B(0) => Node3_EL_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node3_EL_mult_w_in(19),
      A(23) => Node3_EL_mult_w_in(19),
      A(22) => Node3_EL_mult_w_in(19),
      A(21) => Node3_EL_mult_w_in(19),
      A(20) => Node3_EL_mult_w_in(19),
      A(19) => Node3_EL_mult_w_in(19),
      A(18) => Node3_EL_mult_w_in(18),
      A(17) => Node3_EL_mult_w_in(17),
      A(16) => Node3_EL_mult_w_in(16),
      A(15) => Node3_EL_mult_w_in(15),
      A(14) => Node3_EL_mult_w_in(14),
      A(13) => Node3_EL_mult_w_in(13),
      A(12) => Node3_EL_mult_w_in(12),
      A(11) => Node3_EL_mult_w_in(11),
      A(10) => Node3_EL_mult_w_in(10),
      A(9) => Node3_EL_mult_w_in(9),
      A(8) => Node3_EL_mult_w_in(8),
      A(7) => Node3_EL_mult_w_in(7),
      A(6) => Node3_EL_mult_w_in(6),
      A(5) => Node3_EL_mult_w_in(5),
      A(4) => Node3_EL_mult_w_in(4),
      A(3) => Node3_EL_mult_w_in(3),
      A(2) => Node3_EL_mult_w_in(2),
      A(1) => Node3_EL_mult_w_in(1),
      A(0) => Node3_EL_mult_w_in(0),
      ACIN(29) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node3_EL_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node3_EL_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node3_EL_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node3_EL_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node3_EL_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node3_EL_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node3_EL_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node3_EL_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node3_EL_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node3_EL_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node3_EL_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node3_EL_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node3_EL_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node3_EL_U1_U1_blk00000001_blk00000046_P38,
      P(37) => n3_n1_b(19),
      P(36) => Node3_EL_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node3_EL_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node3_EL_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node3_EL_U1_U1_blk00000001_blk00000046_P33,
      P(32) => n3_n1_b(18),
      P(31) => n3_n1_b(17),
      P(30) => n3_n1_b(16),
      P(29) => n3_n1_b(15),
      P(28) => n3_n1_b(14),
      P(27) => n3_n1_b(13),
      P(26) => n3_n1_b(12),
      P(25) => n3_n1_b(11),
      P(24) => n3_n1_b(10),
      P(23) => n3_n1_b(9),
      P(22) => n3_n1_b(8),
      P(21) => n3_n1_b(7),
      P(20) => n3_n1_b(6),
      P(19) => n3_n1_b(5),
      P(18) => n3_n1_b(4),
      P(17) => n3_n1_b(3),
      P(16) => n3_n1_b(2),
      P(15) => n3_n1_b(1),
      P(14) => n3_n1_b(0),
      P(13) => Node3_EL_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node3_EL_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node3_EL_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node3_EL_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node3_EL_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node3_EL_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node3_EL_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node3_EL_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node3_EL_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node3_EL_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node3_EL_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node3_EL_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node3_EL_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node3_EL_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node3_EL_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X2Y51",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node3_NL_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node3_NL_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X2Y51"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node3_NL_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node3_NL_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node3_NL_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => Node3_NL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node3_NL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node3_NL_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node3_NL_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node3_NL_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node3_NL_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node3_NL_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node3_NL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node3_NL_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node3_NL_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node3_NL_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node3_NL_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node3_NL_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node3_NL_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node3_NL_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node3_NL_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node3_NL_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node3_NL_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node3_NL_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node3_NL_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node3_NL_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node3_NL_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node3_NL_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node3_NL_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node3_NL_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node3_NL_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node3_NL_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node3_NL_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node3_NL_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node3_NL_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node3_NL_mult_in(19),
      B(16) => Node3_NL_mult_in(18),
      B(15) => Node3_NL_mult_in(17),
      B(14) => Node3_NL_mult_in(16),
      B(13) => Node3_NL_mult_in(15),
      B(12) => Node3_NL_mult_in(14),
      B(11) => Node3_NL_mult_in(13),
      B(10) => Node3_NL_mult_in(12),
      B(9) => Node3_NL_mult_in(11),
      B(8) => Node3_NL_mult_in(10),
      B(7) => Node3_NL_mult_in(9),
      B(6) => Node3_NL_mult_in(8),
      B(5) => Node3_NL_mult_in(7),
      B(4) => Node3_NL_mult_in(6),
      B(3) => Node3_NL_mult_in(5),
      B(2) => Node3_NL_mult_in(4),
      B(1) => Node3_NL_mult_in(3),
      B(0) => Node3_NL_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node3_NL_mult_w_in(19),
      A(23) => Node3_NL_mult_w_in(19),
      A(22) => Node3_NL_mult_w_in(19),
      A(21) => Node3_NL_mult_w_in(19),
      A(20) => Node3_NL_mult_w_in(19),
      A(19) => Node3_NL_mult_w_in(19),
      A(18) => Node3_NL_mult_w_in(18),
      A(17) => Node3_NL_mult_w_in(17),
      A(16) => Node3_NL_mult_w_in(16),
      A(15) => Node3_NL_mult_w_in(15),
      A(14) => Node3_NL_mult_w_in(14),
      A(13) => Node3_NL_mult_w_in(13),
      A(12) => Node3_NL_mult_w_in(12),
      A(11) => Node3_NL_mult_w_in(11),
      A(10) => Node3_NL_mult_w_in(10),
      A(9) => Node3_NL_mult_w_in(9),
      A(8) => Node3_NL_mult_w_in(8),
      A(7) => Node3_NL_mult_w_in(7),
      A(6) => Node3_NL_mult_w_in(6),
      A(5) => Node3_NL_mult_w_in(5),
      A(4) => Node3_NL_mult_w_in(4),
      A(3) => Node3_NL_mult_w_in(3),
      A(2) => Node3_NL_mult_w_in(2),
      A(1) => Node3_NL_mult_w_in(1),
      A(0) => Node3_NL_mult_w_in(0),
      ACIN(29) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node3_NL_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node3_NL_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node3_NL_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node3_NL_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node3_NL_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node3_NL_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node3_NL_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node3_NL_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node3_NL_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node3_NL_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node3_NL_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node3_NL_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node3_NL_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node3_NL_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node3_ACT_acc_b_in(19),
      P(36) => Node3_NL_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node3_NL_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node3_NL_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node3_NL_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node3_ACT_acc_b_in(18),
      P(31) => Node3_ACT_acc_b_in(17),
      P(30) => Node3_ACT_acc_b_in(16),
      P(29) => Node3_ACT_acc_b_in(15),
      P(28) => Node3_ACT_acc_b_in(14),
      P(27) => Node3_ACT_acc_b_in(13),
      P(26) => Node3_ACT_acc_b_in(12),
      P(25) => Node3_ACT_acc_b_in(11),
      P(24) => Node3_ACT_acc_b_in(10),
      P(23) => Node3_ACT_acc_b_in(9),
      P(22) => Node3_ACT_acc_b_in(8),
      P(21) => Node3_ACT_acc_b_in(7),
      P(20) => Node3_ACT_acc_b_in(6),
      P(19) => Node3_ACT_acc_b_in(5),
      P(18) => Node3_ACT_acc_b_in(4),
      P(17) => Node3_ACT_acc_b_in(3),
      P(16) => Node3_ACT_acc_b_in(2),
      P(15) => Node3_ACT_acc_b_in(1),
      P(14) => Node3_ACT_acc_b_in(0),
      P(13) => Node3_NL_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node3_NL_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node3_NL_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node3_NL_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node3_NL_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node3_NL_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node3_NL_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node3_NL_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node3_NL_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node3_NL_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node3_NL_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node3_NL_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node3_NL_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node3_NL_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node3_NL_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y53",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node3_WL_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node3_WL_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X1Y53"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node3_WL_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node3_WL_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node3_WL_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => IL1_mult_reset_0,
      PATTERNBDETECT => Node3_WL_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node3_WL_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node3_WL_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node3_WL_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node3_WL_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node3_WL_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node3_WL_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node3_WL_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node3_WL_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node3_WL_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node3_WL_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node3_WL_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node3_WL_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node3_WL_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node3_WL_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node3_WL_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node3_WL_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node3_WL_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node3_WL_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node3_WL_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node3_WL_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node3_WL_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node3_WL_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node3_WL_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node3_WL_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node3_WL_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node3_WL_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node3_WL_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node3_WL_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node3_WL_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node3_WL_mult_in(19),
      B(16) => Node3_WL_mult_in(18),
      B(15) => Node3_WL_mult_in(17),
      B(14) => Node3_WL_mult_in(16),
      B(13) => Node3_WL_mult_in(15),
      B(12) => Node3_WL_mult_in(14),
      B(11) => Node3_WL_mult_in(13),
      B(10) => Node3_WL_mult_in(12),
      B(9) => Node3_WL_mult_in(11),
      B(8) => Node3_WL_mult_in(10),
      B(7) => Node3_WL_mult_in(9),
      B(6) => Node3_WL_mult_in(8),
      B(5) => Node3_WL_mult_in(7),
      B(4) => Node3_WL_mult_in(6),
      B(3) => Node3_WL_mult_in(5),
      B(2) => Node3_WL_mult_in(4),
      B(1) => Node3_WL_mult_in(3),
      B(0) => Node3_WL_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node3_WL_mult_w_in(19),
      A(23) => Node3_WL_mult_w_in(19),
      A(22) => Node3_WL_mult_w_in(19),
      A(21) => Node3_WL_mult_w_in(19),
      A(20) => Node3_WL_mult_w_in(19),
      A(19) => Node3_WL_mult_w_in(19),
      A(18) => Node3_WL_mult_w_in(18),
      A(17) => Node3_WL_mult_w_in(17),
      A(16) => Node3_WL_mult_w_in(16),
      A(15) => Node3_WL_mult_w_in(15),
      A(14) => Node3_WL_mult_w_in(14),
      A(13) => Node3_WL_mult_w_in(13),
      A(12) => Node3_WL_mult_w_in(12),
      A(11) => Node3_WL_mult_w_in(11),
      A(10) => Node3_WL_mult_w_in(10),
      A(9) => Node3_WL_mult_w_in(9),
      A(8) => Node3_WL_mult_w_in(8),
      A(7) => Node3_WL_mult_w_in(7),
      A(6) => Node3_WL_mult_w_in(6),
      A(5) => Node3_WL_mult_w_in(5),
      A(4) => Node3_WL_mult_w_in(4),
      A(3) => Node3_WL_mult_w_in(3),
      A(2) => Node3_WL_mult_w_in(2),
      A(1) => Node3_WL_mult_w_in(1),
      A(0) => Node3_WL_mult_w_in(0),
      ACIN(29) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node3_WL_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node3_WL_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node3_WL_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node3_WL_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node3_WL_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node3_WL_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node3_WL_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node3_WL_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node3_WL_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node3_WL_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node3_WL_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node3_WL_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node3_WL_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node3_WL_U1_U1_blk00000001_blk00000046_P38,
      P(37) => n3_n1_y(19),
      P(36) => Node3_WL_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node3_WL_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node3_WL_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node3_WL_U1_U1_blk00000001_blk00000046_P33,
      P(32) => n3_n1_y(18),
      P(31) => n3_n1_y(17),
      P(30) => n3_n1_y(16),
      P(29) => n3_n1_y(15),
      P(28) => n3_n1_y(14),
      P(27) => n3_n1_y(13),
      P(26) => n3_n1_y(12),
      P(25) => n3_n1_y(11),
      P(24) => n3_n1_y(10),
      P(23) => n3_n1_y(9),
      P(22) => n3_n1_y(8),
      P(21) => n3_n1_y(7),
      P(20) => n3_n1_y(6),
      P(19) => n3_n1_y(5),
      P(18) => n3_n1_y(4),
      P(17) => n3_n1_y(3),
      P(16) => n3_n1_y(2),
      P(15) => n3_n1_y(1),
      P(14) => n3_n1_y(0),
      P(13) => Node3_WL_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node3_WL_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node3_WL_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node3_WL_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node3_WL_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node3_WL_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node3_WL_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node3_WL_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node3_WL_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node3_WL_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node3_WL_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node3_WL_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node3_WL_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node3_WL_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node3_WL_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X1Y50",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node2_ACT_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node2_ACT_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X1Y50"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node2_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node2_ACT_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node2_ACT_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => Node2_ACT_mult_reset,
      PATTERNBDETECT => Node2_ACT_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node2_ACT_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node2_ACT_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node2_ACT_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node2_ACT_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node2_ACT_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node2_ACT_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node2_ACT_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node2_ACT_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node2_ACT_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node2_ACT_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node2_ACT_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node2_ACT_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node2_ACT_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node2_ACT_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node2_ACT_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node2_ACT_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node2_ACT_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node2_ACT_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node2_ACT_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node2_ACT_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node2_ACT_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node2_ACT_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node2_ACT_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node2_ACT_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node2_ACT_mult_in(19),
      B(16) => Node2_ACT_mult_in(18),
      B(15) => Node2_ACT_mult_in(17),
      B(14) => Node2_ACT_mult_in(16),
      B(13) => Node2_ACT_mult_in(15),
      B(12) => Node2_ACT_mult_in(14),
      B(11) => Node2_ACT_mult_in(13),
      B(10) => Node2_ACT_mult_in(12),
      B(9) => Node2_ACT_mult_in(11),
      B(8) => Node2_ACT_mult_in(10),
      B(7) => Node2_ACT_mult_in(9),
      B(6) => Node2_ACT_mult_in(8),
      B(5) => Node2_ACT_mult_in(7),
      B(4) => Node2_ACT_mult_in(6),
      B(3) => Node2_ACT_mult_in(5),
      B(2) => Node2_ACT_mult_in(4),
      B(1) => Node2_ACT_mult_in(3),
      B(0) => Node2_ACT_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node2_ACT_mult_w_in(19),
      A(23) => Node2_ACT_mult_w_in(19),
      A(22) => Node2_ACT_mult_w_in(19),
      A(21) => Node2_ACT_mult_w_in(19),
      A(20) => Node2_ACT_mult_w_in(19),
      A(19) => Node2_ACT_mult_w_in(19),
      A(18) => Node2_ACT_mult_w_in(18),
      A(17) => Node2_ACT_mult_w_in(17),
      A(16) => Node2_ACT_mult_w_in(16),
      A(15) => Node2_ACT_mult_w_in(15),
      A(14) => Node2_ACT_mult_w_in(14),
      A(13) => Node2_ACT_mult_w_in(13),
      A(12) => Node2_ACT_mult_w_in(12),
      A(11) => Node2_ACT_mult_w_in(11),
      A(10) => Node2_ACT_mult_w_in(10),
      A(9) => Node2_ACT_mult_w_in(9),
      A(8) => Node2_ACT_mult_w_in(8),
      A(7) => Node2_ACT_mult_w_in(7),
      A(6) => Node2_ACT_mult_w_in(6),
      A(5) => Node2_ACT_mult_w_in(5),
      A(4) => Node2_ACT_mult_w_in(4),
      A(3) => Node2_ACT_mult_w_in(3),
      A(2) => Node2_ACT_mult_w_in(2),
      A(1) => Node2_ACT_mult_w_in(1),
      A(0) => Node2_ACT_mult_w_in(0),
      ACIN(29) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node2_ACT_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node2_ACT_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node2_ACT_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node2_ACT_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node2_ACT_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node2_ACT_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node2_ACT_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node2_ACT_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node2_ACT_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node2_ACT_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node2_NL_acc_f_in(19),
      P(36) => Node2_ACT_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node2_ACT_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node2_ACT_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node2_ACT_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node2_NL_acc_f_in(18),
      P(31) => Node2_NL_acc_f_in(17),
      P(30) => Node2_NL_acc_f_in(16),
      P(29) => Node2_NL_acc_f_in(15),
      P(28) => Node2_NL_acc_f_in(14),
      P(27) => Node2_NL_acc_f_in(13),
      P(26) => Node2_NL_acc_f_in(12),
      P(25) => Node2_NL_acc_f_in(11),
      P(24) => Node2_NL_acc_f_in(10),
      P(23) => Node2_NL_acc_f_in(9),
      P(22) => Node2_NL_acc_f_in(8),
      P(21) => Node2_NL_acc_f_in(7),
      P(20) => Node2_NL_acc_f_in(6),
      P(19) => Node2_NL_acc_f_in(5),
      P(18) => Node2_NL_acc_f_in(4),
      P(17) => Node2_NL_acc_f_in(3),
      P(16) => Node2_NL_acc_f_in(2),
      P(15) => Node2_NL_acc_f_in(1),
      P(14) => Node2_NL_acc_f_in(0),
      P(13) => Node2_ACT_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node2_ACT_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node2_ACT_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node2_ACT_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node2_ACT_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node2_ACT_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node2_ACT_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node2_ACT_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node4_U1_U1_blk00000001_blk00000046_INMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_INMODE0_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_INMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_INMODE1_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_INMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_INMODE2_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_INMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_INMODE3_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_INMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_INMODE4_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_ALUMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_ALUMODE0_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_ALUMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_ALUMODE1_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_ALUMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_ALUMODE2_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_ALUMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_ALUMODE3_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_OPMODE0INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node4_U1_U1_blk00000001_blk00000046_OPMODE0_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_OPMODE1INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_OPMODE1_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_OPMODE2INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node4_U1_U1_blk00000001_blk00000046_OPMODE2_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_OPMODE3INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_OPMODE3_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_OPMODE4INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node4_U1_U1_blk00000001_blk00000046_OPMODE4_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_OPMODE5INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => VCC,
      O => Node4_U1_U1_blk00000001_blk00000046_OPMODE5_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_OPMODE6INV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_OPMODE6_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_CARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => GND,
      O => Node4_U1_U1_blk00000001_blk00000046_CARRYIN_INT
    );
  Node4_U1_U1_blk00000001_blk00000046_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y41",
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => Node4_U1_U1_blk00000001_blk00000046_CLK_INT
    );
  Node4_U1_U1_blk00000001_blk00000046 : X_DSP48E1
    generic map(
      ALUMODEREG => 0,
      AREG => 0,
      ADREG => 0,
      DREG => 0,
      INMODEREG => 0,
      CARRYINSELREG => 0,
      BCASCREG => 0,
      OPMODEREG => 0,
      ACASCREG => 0,
      CREG => 0,
      MREG => 0,
      BREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_DPORT => FALSE,
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK",
      MASK => X"000000000000",
      PATTERN => X"000000000000",
      LOC => "DSP48_X0Y41"
    )
    port map (
      RSTC => GND,
      CEB1 => GND,
      CEAD => GND,
      CEC => GND,
      RSTM => GND,
      MULTSIGNIN => Node4_U1_U1_blk00000001_blk00000046_MULTSIGNIN,
      CEB2 => GND,
      RSTCTRL => GND,
      CEP => Node4_mult_enable,
      RSTA => GND,
      CECARRYIN => GND,
      RSTALUMODE => GND,
      RSTALLCARRYIN => GND,
      CED => GND,
      RSTD => GND,
      CEALUMODE => GND,
      CEA2 => GND,
      CLK => Node4_U1_U1_blk00000001_blk00000046_CLK_INT,
      CEA1 => GND,
      RSTB => GND,
      CECTRL => GND,
      CEM => GND,
      CARRYIN => Node4_U1_U1_blk00000001_blk00000046_CARRYIN_INT,
      CARRYCASCIN => Node4_U1_U1_blk00000001_blk00000046_CARRYCASCIN,
      RSTINMODE => GND,
      CEINMODE => GND,
      RSTP => Node4_mult_reset,
      PATTERNBDETECT => Node4_U1_U1_blk00000001_blk00000046_PATTERNBDETECT,
      MULTSIGNOUT => Node4_U1_U1_blk00000001_blk00000046_MULTSIGNOUT,
      CARRYCASCOUT => Node4_U1_U1_blk00000001_blk00000046_CARRYCASCOUT,
      UNDERFLOW => Node4_U1_U1_blk00000001_blk00000046_UNDERFLOW,
      PATTERNDETECT => Node4_U1_U1_blk00000001_blk00000046_PATTERNDETECT,
      OVERFLOW => Node4_U1_U1_blk00000001_blk00000046_OVERFLOW,
      OPMODE(6) => Node4_U1_U1_blk00000001_blk00000046_OPMODE6_INT,
      OPMODE(5) => Node4_U1_U1_blk00000001_blk00000046_OPMODE5_INT,
      OPMODE(4) => Node4_U1_U1_blk00000001_blk00000046_OPMODE4_INT,
      OPMODE(3) => Node4_U1_U1_blk00000001_blk00000046_OPMODE3_INT,
      OPMODE(2) => Node4_U1_U1_blk00000001_blk00000046_OPMODE2_INT,
      OPMODE(1) => Node4_U1_U1_blk00000001_blk00000046_OPMODE1_INT,
      OPMODE(0) => Node4_U1_U1_blk00000001_blk00000046_OPMODE0_INT,
      PCIN(47) => Node4_U1_U1_blk00000001_blk00000046_PCIN47,
      PCIN(46) => Node4_U1_U1_blk00000001_blk00000046_PCIN46,
      PCIN(45) => Node4_U1_U1_blk00000001_blk00000046_PCIN45,
      PCIN(44) => Node4_U1_U1_blk00000001_blk00000046_PCIN44,
      PCIN(43) => Node4_U1_U1_blk00000001_blk00000046_PCIN43,
      PCIN(42) => Node4_U1_U1_blk00000001_blk00000046_PCIN42,
      PCIN(41) => Node4_U1_U1_blk00000001_blk00000046_PCIN41,
      PCIN(40) => Node4_U1_U1_blk00000001_blk00000046_PCIN40,
      PCIN(39) => Node4_U1_U1_blk00000001_blk00000046_PCIN39,
      PCIN(38) => Node4_U1_U1_blk00000001_blk00000046_PCIN38,
      PCIN(37) => Node4_U1_U1_blk00000001_blk00000046_PCIN37,
      PCIN(36) => Node4_U1_U1_blk00000001_blk00000046_PCIN36,
      PCIN(35) => Node4_U1_U1_blk00000001_blk00000046_PCIN35,
      PCIN(34) => Node4_U1_U1_blk00000001_blk00000046_PCIN34,
      PCIN(33) => Node4_U1_U1_blk00000001_blk00000046_PCIN33,
      PCIN(32) => Node4_U1_U1_blk00000001_blk00000046_PCIN32,
      PCIN(31) => Node4_U1_U1_blk00000001_blk00000046_PCIN31,
      PCIN(30) => Node4_U1_U1_blk00000001_blk00000046_PCIN30,
      PCIN(29) => Node4_U1_U1_blk00000001_blk00000046_PCIN29,
      PCIN(28) => Node4_U1_U1_blk00000001_blk00000046_PCIN28,
      PCIN(27) => Node4_U1_U1_blk00000001_blk00000046_PCIN27,
      PCIN(26) => Node4_U1_U1_blk00000001_blk00000046_PCIN26,
      PCIN(25) => Node4_U1_U1_blk00000001_blk00000046_PCIN25,
      PCIN(24) => Node4_U1_U1_blk00000001_blk00000046_PCIN24,
      PCIN(23) => Node4_U1_U1_blk00000001_blk00000046_PCIN23,
      PCIN(22) => Node4_U1_U1_blk00000001_blk00000046_PCIN22,
      PCIN(21) => Node4_U1_U1_blk00000001_blk00000046_PCIN21,
      PCIN(20) => Node4_U1_U1_blk00000001_blk00000046_PCIN20,
      PCIN(19) => Node4_U1_U1_blk00000001_blk00000046_PCIN19,
      PCIN(18) => Node4_U1_U1_blk00000001_blk00000046_PCIN18,
      PCIN(17) => Node4_U1_U1_blk00000001_blk00000046_PCIN17,
      PCIN(16) => Node4_U1_U1_blk00000001_blk00000046_PCIN16,
      PCIN(15) => Node4_U1_U1_blk00000001_blk00000046_PCIN15,
      PCIN(14) => Node4_U1_U1_blk00000001_blk00000046_PCIN14,
      PCIN(13) => Node4_U1_U1_blk00000001_blk00000046_PCIN13,
      PCIN(12) => Node4_U1_U1_blk00000001_blk00000046_PCIN12,
      PCIN(11) => Node4_U1_U1_blk00000001_blk00000046_PCIN11,
      PCIN(10) => Node4_U1_U1_blk00000001_blk00000046_PCIN10,
      PCIN(9) => Node4_U1_U1_blk00000001_blk00000046_PCIN9,
      PCIN(8) => Node4_U1_U1_blk00000001_blk00000046_PCIN8,
      PCIN(7) => Node4_U1_U1_blk00000001_blk00000046_PCIN7,
      PCIN(6) => Node4_U1_U1_blk00000001_blk00000046_PCIN6,
      PCIN(5) => Node4_U1_U1_blk00000001_blk00000046_PCIN5,
      PCIN(4) => Node4_U1_U1_blk00000001_blk00000046_PCIN4,
      PCIN(3) => Node4_U1_U1_blk00000001_blk00000046_PCIN3,
      PCIN(2) => Node4_U1_U1_blk00000001_blk00000046_PCIN2,
      PCIN(1) => Node4_U1_U1_blk00000001_blk00000046_PCIN1,
      PCIN(0) => Node4_U1_U1_blk00000001_blk00000046_PCIN0,
      ALUMODE(3) => Node4_U1_U1_blk00000001_blk00000046_ALUMODE3_INT,
      ALUMODE(2) => Node4_U1_U1_blk00000001_blk00000046_ALUMODE2_INT,
      ALUMODE(1) => Node4_U1_U1_blk00000001_blk00000046_ALUMODE1_INT,
      ALUMODE(0) => Node4_U1_U1_blk00000001_blk00000046_ALUMODE0_INT,
      C(47) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(46) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(45) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(44) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(43) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(42) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(41) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(40) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(39) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(38) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(37) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(36) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(35) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(34) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(33) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(32) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(31) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(30) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(29) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(28) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(27) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(26) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(25) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(24) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(23) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(22) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(21) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(20) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(19) => Node4_U1_U1_blk00000001_sig0000006b_0,
      C(18) => Node4_U1_U1_blk00000001_sig0000006a_0,
      C(17) => Node4_U1_U1_blk00000001_sig00000069_0,
      C(16) => Node4_U1_U1_blk00000001_sig00000068_0,
      C(15) => Node4_U1_U1_blk00000001_sig00000067_0,
      C(14) => Node4_U1_U1_blk00000001_sig00000066_0,
      C(13) => Node4_U1_U1_blk00000001_sig00000065_0,
      C(12) => Node4_U1_U1_blk00000001_sig00000064_0,
      C(11) => Node4_U1_U1_blk00000001_sig00000063_0,
      C(10) => Node4_U1_U1_blk00000001_sig00000062_0,
      C(9) => Node4_U1_U1_blk00000001_sig00000061_0,
      C(8) => Node4_U1_U1_blk00000001_sig00000060_0,
      C(7) => Node4_U1_U1_blk00000001_sig0000005f_0,
      C(6) => Node4_U1_U1_blk00000001_sig0000005e_0,
      C(5) => Node4_U1_U1_blk00000001_sig0000005d_0,
      C(4) => Node4_U1_U1_blk00000001_sig0000005c_0,
      C(3) => Node4_U1_U1_blk00000001_sig0000005b_0,
      C(2) => Node4_U1_U1_blk00000001_sig0000005a_0,
      C(1) => Node4_U1_U1_blk00000001_sig00000059_0,
      C(0) => Node4_U1_U1_blk00000001_sig00000058_0,
      INMODE(4) => Node4_U1_U1_blk00000001_blk00000046_INMODE4_INT,
      INMODE(3) => Node4_U1_U1_blk00000001_blk00000046_INMODE3_INT,
      INMODE(2) => Node4_U1_U1_blk00000001_blk00000046_INMODE2_INT,
      INMODE(1) => Node4_U1_U1_blk00000001_blk00000046_INMODE1_INT,
      INMODE(0) => Node4_U1_U1_blk00000001_blk00000046_INMODE0_INT,
      BCIN(17) => Node4_U1_U1_blk00000001_blk00000046_BCIN17,
      BCIN(16) => Node4_U1_U1_blk00000001_blk00000046_BCIN16,
      BCIN(15) => Node4_U1_U1_blk00000001_blk00000046_BCIN15,
      BCIN(14) => Node4_U1_U1_blk00000001_blk00000046_BCIN14,
      BCIN(13) => Node4_U1_U1_blk00000001_blk00000046_BCIN13,
      BCIN(12) => Node4_U1_U1_blk00000001_blk00000046_BCIN12,
      BCIN(11) => Node4_U1_U1_blk00000001_blk00000046_BCIN11,
      BCIN(10) => Node4_U1_U1_blk00000001_blk00000046_BCIN10,
      BCIN(9) => Node4_U1_U1_blk00000001_blk00000046_BCIN9,
      BCIN(8) => Node4_U1_U1_blk00000001_blk00000046_BCIN8,
      BCIN(7) => Node4_U1_U1_blk00000001_blk00000046_BCIN7,
      BCIN(6) => Node4_U1_U1_blk00000001_blk00000046_BCIN6,
      BCIN(5) => Node4_U1_U1_blk00000001_blk00000046_BCIN5,
      BCIN(4) => Node4_U1_U1_blk00000001_blk00000046_BCIN4,
      BCIN(3) => Node4_U1_U1_blk00000001_blk00000046_BCIN3,
      BCIN(2) => Node4_U1_U1_blk00000001_blk00000046_BCIN2,
      BCIN(1) => Node4_U1_U1_blk00000001_blk00000046_BCIN1,
      BCIN(0) => Node4_U1_U1_blk00000001_blk00000046_BCIN0,
      B(17) => Node4_mult_in(19),
      B(16) => Node4_mult_in(18),
      B(15) => Node4_mult_in(17),
      B(14) => Node4_mult_in(16),
      B(13) => Node4_mult_in(15),
      B(12) => Node4_mult_in(14),
      B(11) => Node4_mult_in(13),
      B(10) => Node4_mult_in(12),
      B(9) => Node4_mult_in(11),
      B(8) => Node4_mult_in(10),
      B(7) => Node4_mult_in(9),
      B(6) => Node4_mult_in(8),
      B(5) => Node4_mult_in(7),
      B(4) => Node4_mult_in(6),
      B(3) => Node4_mult_in(5),
      B(2) => Node4_mult_in(4),
      B(1) => Node4_mult_in(3),
      B(0) => Node4_mult_in(2),
      D(24) => GND,
      D(23) => GND,
      D(22) => GND,
      D(21) => GND,
      D(20) => GND,
      D(19) => GND,
      D(18) => GND,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(29) => GND,
      A(28) => GND,
      A(27) => GND,
      A(26) => GND,
      A(25) => GND,
      A(24) => Node4_mult_w_in(19),
      A(23) => Node4_mult_w_in(19),
      A(22) => Node4_mult_w_in(19),
      A(21) => Node4_mult_w_in(19),
      A(20) => Node4_mult_w_in(19),
      A(19) => Node4_mult_w_in(19),
      A(18) => Node4_mult_w_in(18),
      A(17) => Node4_mult_w_in(17),
      A(16) => Node4_mult_w_in(16),
      A(15) => Node4_mult_w_in(15),
      A(14) => Node4_mult_w_in(14),
      A(13) => Node4_mult_w_in(13),
      A(12) => Node4_mult_w_in(12),
      A(11) => Node4_mult_w_in(11),
      A(10) => Node4_mult_w_in(10),
      A(9) => Node4_mult_w_in(9),
      A(8) => Node4_mult_w_in(8),
      A(7) => Node4_mult_w_in(7),
      A(6) => Node4_mult_w_in(6),
      A(5) => Node4_mult_w_in(5),
      A(4) => Node4_mult_w_in(4),
      A(3) => Node4_mult_w_in(3),
      A(2) => Node4_mult_w_in(2),
      A(1) => Node4_mult_w_in(1),
      A(0) => Node4_mult_w_in(0),
      ACIN(29) => Node4_U1_U1_blk00000001_blk00000046_ACIN29,
      ACIN(28) => Node4_U1_U1_blk00000001_blk00000046_ACIN28,
      ACIN(27) => Node4_U1_U1_blk00000001_blk00000046_ACIN27,
      ACIN(26) => Node4_U1_U1_blk00000001_blk00000046_ACIN26,
      ACIN(25) => Node4_U1_U1_blk00000001_blk00000046_ACIN25,
      ACIN(24) => Node4_U1_U1_blk00000001_blk00000046_ACIN24,
      ACIN(23) => Node4_U1_U1_blk00000001_blk00000046_ACIN23,
      ACIN(22) => Node4_U1_U1_blk00000001_blk00000046_ACIN22,
      ACIN(21) => Node4_U1_U1_blk00000001_blk00000046_ACIN21,
      ACIN(20) => Node4_U1_U1_blk00000001_blk00000046_ACIN20,
      ACIN(19) => Node4_U1_U1_blk00000001_blk00000046_ACIN19,
      ACIN(18) => Node4_U1_U1_blk00000001_blk00000046_ACIN18,
      ACIN(17) => Node4_U1_U1_blk00000001_blk00000046_ACIN17,
      ACIN(16) => Node4_U1_U1_blk00000001_blk00000046_ACIN16,
      ACIN(15) => Node4_U1_U1_blk00000001_blk00000046_ACIN15,
      ACIN(14) => Node4_U1_U1_blk00000001_blk00000046_ACIN14,
      ACIN(13) => Node4_U1_U1_blk00000001_blk00000046_ACIN13,
      ACIN(12) => Node4_U1_U1_blk00000001_blk00000046_ACIN12,
      ACIN(11) => Node4_U1_U1_blk00000001_blk00000046_ACIN11,
      ACIN(10) => Node4_U1_U1_blk00000001_blk00000046_ACIN10,
      ACIN(9) => Node4_U1_U1_blk00000001_blk00000046_ACIN9,
      ACIN(8) => Node4_U1_U1_blk00000001_blk00000046_ACIN8,
      ACIN(7) => Node4_U1_U1_blk00000001_blk00000046_ACIN7,
      ACIN(6) => Node4_U1_U1_blk00000001_blk00000046_ACIN6,
      ACIN(5) => Node4_U1_U1_blk00000001_blk00000046_ACIN5,
      ACIN(4) => Node4_U1_U1_blk00000001_blk00000046_ACIN4,
      ACIN(3) => Node4_U1_U1_blk00000001_blk00000046_ACIN3,
      ACIN(2) => Node4_U1_U1_blk00000001_blk00000046_ACIN2,
      ACIN(1) => Node4_U1_U1_blk00000001_blk00000046_ACIN1,
      ACIN(0) => Node4_U1_U1_blk00000001_blk00000046_ACIN0,
      CARRYINSEL(2) => GND,
      CARRYINSEL(1) => GND,
      CARRYINSEL(0) => GND,
      ACOUT(29) => Node4_U1_U1_blk00000001_blk00000046_ACOUT29,
      ACOUT(28) => Node4_U1_U1_blk00000001_blk00000046_ACOUT28,
      ACOUT(27) => Node4_U1_U1_blk00000001_blk00000046_ACOUT27,
      ACOUT(26) => Node4_U1_U1_blk00000001_blk00000046_ACOUT26,
      ACOUT(25) => Node4_U1_U1_blk00000001_blk00000046_ACOUT25,
      ACOUT(24) => Node4_U1_U1_blk00000001_blk00000046_ACOUT24,
      ACOUT(23) => Node4_U1_U1_blk00000001_blk00000046_ACOUT23,
      ACOUT(22) => Node4_U1_U1_blk00000001_blk00000046_ACOUT22,
      ACOUT(21) => Node4_U1_U1_blk00000001_blk00000046_ACOUT21,
      ACOUT(20) => Node4_U1_U1_blk00000001_blk00000046_ACOUT20,
      ACOUT(19) => Node4_U1_U1_blk00000001_blk00000046_ACOUT19,
      ACOUT(18) => Node4_U1_U1_blk00000001_blk00000046_ACOUT18,
      ACOUT(17) => Node4_U1_U1_blk00000001_blk00000046_ACOUT17,
      ACOUT(16) => Node4_U1_U1_blk00000001_blk00000046_ACOUT16,
      ACOUT(15) => Node4_U1_U1_blk00000001_blk00000046_ACOUT15,
      ACOUT(14) => Node4_U1_U1_blk00000001_blk00000046_ACOUT14,
      ACOUT(13) => Node4_U1_U1_blk00000001_blk00000046_ACOUT13,
      ACOUT(12) => Node4_U1_U1_blk00000001_blk00000046_ACOUT12,
      ACOUT(11) => Node4_U1_U1_blk00000001_blk00000046_ACOUT11,
      ACOUT(10) => Node4_U1_U1_blk00000001_blk00000046_ACOUT10,
      ACOUT(9) => Node4_U1_U1_blk00000001_blk00000046_ACOUT9,
      ACOUT(8) => Node4_U1_U1_blk00000001_blk00000046_ACOUT8,
      ACOUT(7) => Node4_U1_U1_blk00000001_blk00000046_ACOUT7,
      ACOUT(6) => Node4_U1_U1_blk00000001_blk00000046_ACOUT6,
      ACOUT(5) => Node4_U1_U1_blk00000001_blk00000046_ACOUT5,
      ACOUT(4) => Node4_U1_U1_blk00000001_blk00000046_ACOUT4,
      ACOUT(3) => Node4_U1_U1_blk00000001_blk00000046_ACOUT3,
      ACOUT(2) => Node4_U1_U1_blk00000001_blk00000046_ACOUT2,
      ACOUT(1) => Node4_U1_U1_blk00000001_blk00000046_ACOUT1,
      ACOUT(0) => Node4_U1_U1_blk00000001_blk00000046_ACOUT0,
      CARRYOUT(3) => Node4_U1_U1_blk00000001_blk00000046_CARRYOUT3,
      CARRYOUT(2) => Node4_U1_U1_blk00000001_blk00000046_CARRYOUT2,
      CARRYOUT(1) => Node4_U1_U1_blk00000001_blk00000046_CARRYOUT1,
      CARRYOUT(0) => Node4_U1_U1_blk00000001_blk00000046_CARRYOUT0,
      BCOUT(17) => Node4_U1_U1_blk00000001_blk00000046_BCOUT17,
      BCOUT(16) => Node4_U1_U1_blk00000001_blk00000046_BCOUT16,
      BCOUT(15) => Node4_U1_U1_blk00000001_blk00000046_BCOUT15,
      BCOUT(14) => Node4_U1_U1_blk00000001_blk00000046_BCOUT14,
      BCOUT(13) => Node4_U1_U1_blk00000001_blk00000046_BCOUT13,
      BCOUT(12) => Node4_U1_U1_blk00000001_blk00000046_BCOUT12,
      BCOUT(11) => Node4_U1_U1_blk00000001_blk00000046_BCOUT11,
      BCOUT(10) => Node4_U1_U1_blk00000001_blk00000046_BCOUT10,
      BCOUT(9) => Node4_U1_U1_blk00000001_blk00000046_BCOUT9,
      BCOUT(8) => Node4_U1_U1_blk00000001_blk00000046_BCOUT8,
      BCOUT(7) => Node4_U1_U1_blk00000001_blk00000046_BCOUT7,
      BCOUT(6) => Node4_U1_U1_blk00000001_blk00000046_BCOUT6,
      BCOUT(5) => Node4_U1_U1_blk00000001_blk00000046_BCOUT5,
      BCOUT(4) => Node4_U1_U1_blk00000001_blk00000046_BCOUT4,
      BCOUT(3) => Node4_U1_U1_blk00000001_blk00000046_BCOUT3,
      BCOUT(2) => Node4_U1_U1_blk00000001_blk00000046_BCOUT2,
      BCOUT(1) => Node4_U1_U1_blk00000001_blk00000046_BCOUT1,
      BCOUT(0) => Node4_U1_U1_blk00000001_blk00000046_BCOUT0,
      P(47) => Node4_U1_U1_blk00000001_blk00000046_P47,
      P(46) => Node4_U1_U1_blk00000001_blk00000046_P46,
      P(45) => Node4_U1_U1_blk00000001_blk00000046_P45,
      P(44) => Node4_U1_U1_blk00000001_blk00000046_P44,
      P(43) => Node4_U1_U1_blk00000001_blk00000046_P43,
      P(42) => Node4_U1_U1_blk00000001_blk00000046_P42,
      P(41) => Node4_U1_U1_blk00000001_blk00000046_P41,
      P(40) => Node4_U1_U1_blk00000001_blk00000046_P40,
      P(39) => Node4_U1_U1_blk00000001_blk00000046_P39,
      P(38) => Node4_U1_U1_blk00000001_blk00000046_P38,
      P(37) => Node1_NL_acc_b_in(19),
      P(36) => Node4_U1_U1_blk00000001_blk00000046_P36,
      P(35) => Node4_U1_U1_blk00000001_blk00000046_P35,
      P(34) => Node4_U1_U1_blk00000001_blk00000046_P34,
      P(33) => Node4_U1_U1_blk00000001_blk00000046_P33,
      P(32) => Node1_NL_acc_b_in(18),
      P(31) => Node1_NL_acc_b_in(17),
      P(30) => Node1_NL_acc_b_in(16),
      P(29) => Node1_NL_acc_b_in(15),
      P(28) => Node1_NL_acc_b_in(14),
      P(27) => Node1_NL_acc_b_in(13),
      P(26) => Node1_NL_acc_b_in(12),
      P(25) => Node1_NL_acc_b_in(11),
      P(24) => Node1_NL_acc_b_in(10),
      P(23) => Node1_NL_acc_b_in(9),
      P(22) => Node1_NL_acc_b_in(8),
      P(21) => Node1_NL_acc_b_in(7),
      P(20) => Node1_NL_acc_b_in(6),
      P(19) => Node1_NL_acc_b_in(5),
      P(18) => Node1_NL_acc_b_in(4),
      P(17) => Node1_NL_acc_b_in(3),
      P(16) => Node1_NL_acc_b_in(2),
      P(15) => Node1_NL_acc_b_in(1),
      P(14) => Node1_NL_acc_b_in(0),
      P(13) => Node4_U1_U1_blk00000001_blk00000046_P13,
      P(12) => Node4_U1_U1_blk00000001_blk00000046_P12,
      P(11) => Node4_U1_U1_blk00000001_blk00000046_P11,
      P(10) => Node4_U1_U1_blk00000001_blk00000046_P10,
      P(9) => Node4_U1_U1_blk00000001_blk00000046_P9,
      P(8) => Node4_U1_U1_blk00000001_blk00000046_P8,
      P(7) => Node4_U1_U1_blk00000001_blk00000046_P7,
      P(6) => Node4_U1_U1_blk00000001_blk00000046_P6,
      P(5) => Node4_U1_U1_blk00000001_blk00000046_P5,
      P(4) => Node4_U1_U1_blk00000001_blk00000046_P4,
      P(3) => Node4_U1_U1_blk00000001_blk00000046_P3,
      P(2) => Node4_U1_U1_blk00000001_blk00000046_P2,
      P(1) => Node4_U1_U1_blk00000001_blk00000046_P1,
      P(0) => Node4_U1_U1_blk00000001_blk00000046_P0,
      PCOUT(47) => Node4_U1_U1_blk00000001_blk00000046_PCOUT47,
      PCOUT(46) => Node4_U1_U1_blk00000001_blk00000046_PCOUT46,
      PCOUT(45) => Node4_U1_U1_blk00000001_blk00000046_PCOUT45,
      PCOUT(44) => Node4_U1_U1_blk00000001_blk00000046_PCOUT44,
      PCOUT(43) => Node4_U1_U1_blk00000001_blk00000046_PCOUT43,
      PCOUT(42) => Node4_U1_U1_blk00000001_blk00000046_PCOUT42,
      PCOUT(41) => Node4_U1_U1_blk00000001_blk00000046_PCOUT41,
      PCOUT(40) => Node4_U1_U1_blk00000001_blk00000046_PCOUT40,
      PCOUT(39) => Node4_U1_U1_blk00000001_blk00000046_PCOUT39,
      PCOUT(38) => Node4_U1_U1_blk00000001_blk00000046_PCOUT38,
      PCOUT(37) => Node4_U1_U1_blk00000001_blk00000046_PCOUT37,
      PCOUT(36) => Node4_U1_U1_blk00000001_blk00000046_PCOUT36,
      PCOUT(35) => Node4_U1_U1_blk00000001_blk00000046_PCOUT35,
      PCOUT(34) => Node4_U1_U1_blk00000001_blk00000046_PCOUT34,
      PCOUT(33) => Node4_U1_U1_blk00000001_blk00000046_PCOUT33,
      PCOUT(32) => Node4_U1_U1_blk00000001_blk00000046_PCOUT32,
      PCOUT(31) => Node4_U1_U1_blk00000001_blk00000046_PCOUT31,
      PCOUT(30) => Node4_U1_U1_blk00000001_blk00000046_PCOUT30,
      PCOUT(29) => Node4_U1_U1_blk00000001_blk00000046_PCOUT29,
      PCOUT(28) => Node4_U1_U1_blk00000001_blk00000046_PCOUT28,
      PCOUT(27) => Node4_U1_U1_blk00000001_blk00000046_PCOUT27,
      PCOUT(26) => Node4_U1_U1_blk00000001_blk00000046_PCOUT26,
      PCOUT(25) => Node4_U1_U1_blk00000001_blk00000046_PCOUT25,
      PCOUT(24) => Node4_U1_U1_blk00000001_blk00000046_PCOUT24,
      PCOUT(23) => Node4_U1_U1_blk00000001_blk00000046_PCOUT23,
      PCOUT(22) => Node4_U1_U1_blk00000001_blk00000046_PCOUT22,
      PCOUT(21) => Node4_U1_U1_blk00000001_blk00000046_PCOUT21,
      PCOUT(20) => Node4_U1_U1_blk00000001_blk00000046_PCOUT20,
      PCOUT(19) => Node4_U1_U1_blk00000001_blk00000046_PCOUT19,
      PCOUT(18) => Node4_U1_U1_blk00000001_blk00000046_PCOUT18,
      PCOUT(17) => Node4_U1_U1_blk00000001_blk00000046_PCOUT17,
      PCOUT(16) => Node4_U1_U1_blk00000001_blk00000046_PCOUT16,
      PCOUT(15) => Node4_U1_U1_blk00000001_blk00000046_PCOUT15,
      PCOUT(14) => Node4_U1_U1_blk00000001_blk00000046_PCOUT14,
      PCOUT(13) => Node4_U1_U1_blk00000001_blk00000046_PCOUT13,
      PCOUT(12) => Node4_U1_U1_blk00000001_blk00000046_PCOUT12,
      PCOUT(11) => Node4_U1_U1_blk00000001_blk00000046_PCOUT11,
      PCOUT(10) => Node4_U1_U1_blk00000001_blk00000046_PCOUT10,
      PCOUT(9) => Node4_U1_U1_blk00000001_blk00000046_PCOUT9,
      PCOUT(8) => Node4_U1_U1_blk00000001_blk00000046_PCOUT8,
      PCOUT(7) => Node4_U1_U1_blk00000001_blk00000046_PCOUT7,
      PCOUT(6) => Node4_U1_U1_blk00000001_blk00000046_PCOUT6,
      PCOUT(5) => Node4_U1_U1_blk00000001_blk00000046_PCOUT5,
      PCOUT(4) => Node4_U1_U1_blk00000001_blk00000046_PCOUT4,
      PCOUT(3) => Node4_U1_U1_blk00000001_blk00000046_PCOUT3,
      PCOUT(2) => Node4_U1_U1_blk00000001_blk00000046_PCOUT2,
      PCOUT(1) => Node4_U1_U1_blk00000001_blk00000046_PCOUT1,
      PCOUT(0) => Node4_U1_U1_blk00000001_blk00000046_PCOUT0
    );
  Node4_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"FFF2FFC30D003C00"
    )
    port map (
      ADR3 => Node4_U8_sum(1),
      ADR5 => Node4_U5_cnt(1),
      ADR1 => Node4_state_FSM_FFd2_1_22512,
      ADR0 => Node4_state_FSM_FFd4_1_22513,
      ADR4 => Node4_state_FSM_FFd1_2_22514,
      ADR2 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(1)
    );
  Node4_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"FFFFFAFF00005000"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node4_U2_cnt(0),
      ADR0 => Node4_state_FSM_FFd3_1_22540,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_U8_sum(0),
      O => Node4_mult_in(0)
    );
  Node4_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"F0E2F0E2B8B8AAB8"
    )
    port map (
      ADR0 => Node4_U8_sum(2),
      ADR2 => Node4_U5_cnt(2),
      ADR1 => Node4_state_FSM_FFd2_1_22512,
      ADR4 => Node4_state_FSM_FFd4_1_22513,
      ADR3 => Node4_state_FSM_FFd1_2_22514,
      ADR5 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(2)
    );
  Node4_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"CCCCD8D8E4F0E4E4"
    )
    port map (
      ADR2 => Node4_U8_sum(5),
      ADR1 => Node4_U5_cnt(5),
      ADR0 => Node4_state_FSM_FFd2_2_22518,
      ADR3 => Node4_state_FSM_FFd4_2_22516,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(5)
    );
  Node4_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"FFFFFFF5000A0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node4_U8_sum(4),
      ADR5 => Node4_U2_cnt(4),
      ADR0 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(4)
    );
  Node4_state_FSM_FFd2_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd2_2_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd2_2_IN,
      O => Node4_state_FSM_FFd2_2_22518,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"F4B0F690F5A0F690"
    )
    port map (
      ADR3 => Node4_U8_sum(4),
      ADR2 => Node4_U5_cnt(4),
      ADR5 => Node4_state_FSM_FFd4_2_22516,
      ADR1 => Node4_state_FSM_FFd2_2_22518,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(4)
    );
  Node4_state_FSM_FFd2_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd2_1_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd2_1_IN,
      O => Node4_state_FSM_FFd2_1_22512,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"F4F6B090F5F6A090"
    )
    port map (
      ADR4 => Node4_U8_sum(7),
      ADR2 => Node4_U5_cnt(7),
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR5 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(7)
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1221 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => X"00840C8000840080"
    )
    port map (
      ADR0 => Node4_U7_cnt(0),
      ADR3 => Node4_U7_cnt(1),
      ADR2 => Node4_U6_x_addr_1,
      ADR5 => Node4_U6_x_addr_2,
      ADR4 => Node4_U6_x_addr_3,
      ADR1 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22448,
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT122
    );
  Node4_U8_sum_9 : X_SFF
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_9_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_9_Q,
      O => Node4_U8_sum(9),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT201 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => X"FFFAFFAAFAFAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_NL_acc_b_in(9),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR0 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_9_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_9_Q
    );
  Node4_U8_sum_8 : X_SFF
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_8_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_8_Q,
      O => Node4_U8_sum(8),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT191 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_b_in(8),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_8_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_8_Q
    );
  Node4_U8_sum_7 : X_SFF
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_7_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_7_Q,
      O => Node4_U8_sum(7),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT181 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_acc_b_in(7),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT131_22430,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_7_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_7_Q
    );
  Node4_state_FSM_FFd1_2_Node4_state_FSM_FFd1_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_acc_f_reset1_pack_4,
      O => Node4_acc_f_reset1
    );
  Node4_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"FFFFFCFF03000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_U8_sum(8),
      ADR5 => Node4_U2_cnt(8),
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(8)
    );
  Node4_state_FSM_FFd1_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd1_2_CLK,
      I => Node4_state_FSM_FFd1_In,
      O => Node4_state_FSM_FFd1_2_22514,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"FF70F0F0FF70F0F0"
    )
    port map (
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR1 => CU_f_19574,
      ADR0 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR5 => '1',
      O => Node4_state_FSM_FFd1_In
    );
  Node4_state_acc_f_reset11 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"50500000"
    )
    port map (
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR1 => '1',
      ADR0 => Node4_state_FSM_FFd3_19653,
      ADR3 => '1',
      O => Node4_acc_f_reset1_pack_4
    );
  Node4_state_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd1_1_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd1_1_IN,
      O => Node4_state_FSM_FFd1_1_22539,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"CFCFCFC0C0CFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_acc_f_reset0,
      ADR4 => Node4_U2_cnt(9),
      ADR3 => Node4_acc_f_reset1,
      ADR5 => Node4_omx_out_9_0,
      ADR1 => Node4_U4_weight_reg(9),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node4_state_FSM_FFd4_Node4_state_FSM_FFd4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_n0033_inv,
      O => Node4_U8_n0033_inv_0
    );
  Node4_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"AAAAFF00AFA0BA8A"
    )
    port map (
      ADR3 => Node4_U8_sum(16),
      ADR0 => Node4_U5_cnt(16),
      ADR5 => Node4_state_FSM_FFd2_19654,
      ADR1 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR4 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(16)
    );
  Node4_Mmux_acc_f_reset0111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"0F00CC030F00CC03"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd3_19653,
      ADR5 => '1',
      O => Node4_add_reset
    );
  Node4_U8_n0033_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"0F330F00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd3_19653,
      O => Node4_U8_n0033_inv
    );
  Node4_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd4_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd4_IN,
      O => Node4_state_FSM_FFd4_19655,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"FFFAFFFF00500000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node4_U8_sum(16),
      ADR5 => Node4_U2_cnt(16),
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(16)
    );
  Node4_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"F0CCF0CCF0E4CCF0"
    )
    port map (
      ADR1 => Node4_U8_sum(18),
      ADR2 => Node4_U5_cnt(18),
      ADR5 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(18)
    );
  Node4_U8_sum_16 : X_SFF
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_16_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_16_Q,
      O => Node4_U8_sum(16),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_b_in(16),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_16_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_16_Q
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1411 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"0000000000004040"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node4_state_FSM_FFd2_19654,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR5 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd3_19653,
      ADR1 => Node4_in1_10_Q,
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366
    );
  Node4_U8_sum_15 : X_SFF
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_15_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_15_Q,
      O => Node4_U8_sum(15),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_b_in(15),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_15_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_15_Q
    );
  Node4_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"FFFAFFFF000A0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_U8_sum(15),
      ADR5 => Node4_U2_cnt(15),
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(15)
    );
  Node4_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"FFFF0050FFAF0000"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node4_U8_sum(18),
      ADR4 => Node4_U2_cnt(18),
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(18)
    );
  Node4_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"FFFCFFFF000C0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_U8_sum(17),
      ADR5 => Node4_U2_cnt(17),
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(17)
    );
  Node4_in1_10_Node4_in1_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0
    );
  Node4_in1_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y107",
      INIT => X"11111111E0E0E0E1"
    )
    port map (
      ADR0 => Node4_U7_cnt(1),
      ADR1 => Node4_U7_cnt(0),
      ADR2 => Node4_U6_x_addr_1,
      ADR4 => Node4_U6_x_addr_2,
      ADR3 => Node4_U6_x_addr_3,
      ADR5 => Node4_U6_x_addr_0,
      O => Node4_in1_10_Q
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1521 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y107",
      INIT => X"5000550050005500"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR5 => '1',
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1101 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y107",
      INIT => X"AFFAAAFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110
    );
  Node4_state_FSM_FFd4_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y108",
      INIT => X"FFBBFFBBDDBBDDBB"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_U1_ready_19751,
      ADR0 => Node4_state_FSM_FFd3_19653,
      ADR1 => Node4_state_FSM_FFd2_19654,
      O => Node4_state_FSM_FFd4_In1_22566
    );
  Node4_state_FSM_FFd4_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y108",
      INIT => X"0F00AAAA0033AAAA"
    )
    port map (
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR5 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_U9_res_d_19829,
      ADR2 => CU_f_19574,
      ADR0 => Node4_state_FSM_FFd4_In1_22566,
      O => Node4_state_FSM_FFd4_In
    );
  Node4_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"FFFFFFCF000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node4_U8_sum(1),
      ADR5 => Node4_U2_cnt(1),
      ADR2 => Node4_state_FSM_FFd1_1_22539,
      ADR3 => Node4_state_FSM_FFd4_2_22516,
      ADR4 => Node4_state_FSM_FFd3_1_22540,
      O => Node4_mult_in(1)
    );
  Node4_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"CEC4CFC0DE84DE84"
    )
    port map (
      ADR3 => Node4_U8_sum(3),
      ADR1 => Node4_U5_cnt(3),
      ADR0 => Node4_state_FSM_FFd2_1_22512,
      ADR4 => Node4_state_FSM_FFd4_2_22516,
      ADR5 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(3)
    );
  Node4_state_FSM_FFd4_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd4_2_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd4_2_IN,
      O => Node4_state_FSM_FFd4_2_22516,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"CCAACCAACCCAAACC"
    )
    port map (
      ADR0 => Node4_U8_sum(0),
      ADR1 => Node4_U5_cnt(0),
      ADR5 => Node4_state_FSM_FFd2_1_22512,
      ADR2 => Node4_state_FSM_FFd4_1_22513,
      ADR4 => Node4_state_FSM_FFd1_2_22514,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(0)
    );
  Node4_state_FSM_FFd4_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd4_1_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd4_1_IN,
      O => Node4_state_FSM_FFd4_1_22513,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => X"FFFCFFFF00300000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_U8_sum(2),
      ADR5 => Node4_U2_cnt(2),
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR3 => Node4_state_FSM_FFd4_19655,
      ADR1 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(2)
    );
  Node4_U8_sum_4 : X_SFF
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_4_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_4_Q,
      O => Node4_U8_sum(4),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT15 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => X"FFCEFF0ACECE0A0A"
    )
    port map (
      ADR1 => Node1_NL_acc_b_in(4),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U6_x_addr_0,
      ADR0 => N66,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_4_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_4_Q
    );
  Node4_U8_sum_10 : X_SFF
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_10_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_10_Q,
      O => Node4_U8_sum(10),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_b_in(10),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_10_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_10_Q
    );
  Node4_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y102",
      INIT => X"F2D0F690F3C0F690"
    )
    port map (
      ADR3 => Node4_U8_sum(10),
      ADR2 => Node4_U5_cnt(10),
      ADR0 => Node4_state_FSM_FFd2_19654,
      ADR5 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(10)
    );
  Node4_U8_sum_5 : X_SFF
    generic map(
      LOC => "SLICE_X12Y102",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_5_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_5_Q,
      O => Node4_U8_sum(5),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT161 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y102",
      INIT => X"FFFAFAFAFFF0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node1_NL_acc_b_in(5),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR0 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR4 => Node4_U8_a_19_b_19_add_0_OUT_5_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_5_Q
    );
  Node4_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y102",
      INIT => X"FFFF4566BA990000"
    )
    port map (
      ADR5 => Node4_U8_sum(12),
      ADR4 => Node4_U5_cnt(12),
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(12)
    );
  Node4_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y102",
      INIT => X"FFAEFFA551005A00"
    )
    port map (
      ADR3 => Node4_U8_sum(8),
      ADR5 => Node4_U5_cnt(8),
      ADR2 => Node4_state_FSM_FFd2_19654,
      ADR1 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(8)
    );
  Node4_U8_sum_6 : X_SFF
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_6_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_6_Q,
      O => Node4_U8_sum(6),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT171 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_b_in(6),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_6_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_6_Q
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"00E0001000E00000"
    )
    port map (
      ADR2 => Node4_state_FSM_FFd2_In1_0,
      ADR3 => Node4_state_FSM_FFd3_19653,
      ADR4 => Node4_U6_x_addr_1,
      ADR0 => Node4_U7_cnt(0),
      ADR1 => Node4_U7_cnt(1),
      ADR5 => Node4_U6_x_addr_3,
      O => N66
    );
  Node4_U8_sum_11 : X_SFF
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_11_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_11_Q,
      O => Node4_U8_sum(11),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR0 => Node1_NL_acc_b_in(11),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U6_x_addr_0,
      ADR1 => N66,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_11_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_11_Q
    );
  Node4_U8_sum_3 : X_SFF
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_3_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_3_Q,
      O => Node4_U8_sum(3),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FEFEFAFAFCFCF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => Node1_NL_acc_b_in(3),
      ADR0 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_3_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_3_Q
    );
  Node4_U8_sum_12 : X_SFF
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_12_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_12_Q,
      O => Node4_U8_sum(12),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_b_in(12),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_12_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_12_Q
    );
  Node4_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"FFFF0000FAFF5000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node4_U8_sum(7),
      ADR4 => Node4_U2_cnt(7),
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR5 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(7)
    );
  Node4_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"FF55FF1AAA00E500"
    )
    port map (
      ADR5 => Node4_U8_sum(14),
      ADR3 => Node4_U5_cnt(14),
      ADR4 => Node4_state_FSM_FFd2_19654,
      ADR1 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(14)
    );
  Node4_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"DDCEDDDE88C48884"
    )
    port map (
      ADR5 => Node4_U8_sum(17),
      ADR1 => Node4_U5_cnt(17),
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(17)
    );
  Node4_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"FFFF0050FFAF0000"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node4_U8_sum(11),
      ADR4 => Node4_U2_cnt(11),
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(11)
    );
  Node4_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"FF03FC00FFDC2300"
    )
    port map (
      ADR4 => Node4_U8_sum(15),
      ADR3 => Node4_U5_cnt(15),
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(15)
    );
  Node4_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"FFFFFFCF00300000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_U8_sum(10),
      ADR5 => Node4_U2_cnt(10),
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(10)
    );
  Node4_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"FFFA000AFFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_U8_sum(12),
      ADR4 => Node4_U2_cnt(12),
      ADR5 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(12)
    );
  Node4_U8_sum_19 : X_SFF
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_19_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_19_Q,
      O => Node4_U8_sum(19),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"FFFCFFCCFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_NL_acc_b_in(19),
      ADR1 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_19_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_19_Q
    );
  Node4_U8_sum_18 : X_SFF
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_18_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_18_Q,
      O => Node4_U8_sum(18),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"FFFCFFF0FFCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node1_NL_acc_b_in(18),
      ADR1 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR4 => Node4_U8_a_19_b_19_add_0_OUT_18_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_18_Q
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1031 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"FF00006400000000"
    )
    port map (
      ADR0 => Node4_U7_cnt(0),
      ADR3 => Node4_U7_cnt(1),
      ADR4 => Node4_U6_x_addr_1,
      ADR2 => Node4_U6_x_addr_2,
      ADR1 => Node4_U6_x_addr_3,
      ADR5 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22448,
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT103
    );
  Node4_U8_sum_17 : X_SFF
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_17_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_17_Q,
      O => Node4_U8_sum(17),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT91 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_acc_b_in(17),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_17_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_17_Q
    );
  Node4_in1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"0000212C00002120"
    )
    port map (
      ADR0 => Node4_U7_cnt(0),
      ADR1 => Node4_U7_cnt(1),
      ADR2 => Node4_U6_x_addr_1,
      ADR5 => Node4_U6_x_addr_2,
      ADR4 => Node4_U6_x_addr_0,
      ADR3 => Node4_U6_x_addr_3,
      O => Node4_in1_1_Q
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1311 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"0010000000100000"
    )
    port map (
      ADR5 => '1',
      ADR0 => Node4_state_FSM_FFd2_19654,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR4 => Node4_in1_14_Q,
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT131_22430
    );
  Node4_U8_sum_14 : X_SFF
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_14_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_14_Q,
      O => Node4_U8_sum(14),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_NL_acc_b_in(14),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT131_22430,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_14_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_14_Q
    );
  Node4_U8_sum_13 : X_SFF
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_13_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_13_Q,
      O => Node4_U8_sum(13),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT51 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_b_in(13),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT141_22366,
      ADR5 => Node4_U8_a_19_b_19_add_0_OUT_13_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_13_Q
    );
  Node4_U7_fin_Node4_U7_fin_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N78,
      O => N78_0
    );
  Node4_U7_fin_Node4_U7_fin_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N114,
      O => N114_0
    );
  Node4_Mmux_mult_in112 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"FFFF0000FFF500A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node4_U8_sum(19),
      ADR4 => Node4_U2_cnt(19),
      ADR0 => Node4_state_FSM_FFd1_19656,
      ADR3 => Node4_state_FSM_FFd4_19655,
      ADR5 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(19)
    );
  Node4_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"FFFFFFAF000000A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node4_U8_sum(14),
      ADR5 => Node4_U2_cnt(14),
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(14)
    );
  Node4_U7_fin : X_FF
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => '0'
    )
    port map (
      CE => Node4_U7_n0025_inv,
      CLK => NlwBufferSignal_Node4_U7_fin_CLK,
      I => Node4_U6_n0043,
      O => Node4_U7_fin_19651,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_U6_n00431 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Node4_U7_cnt(1),
      ADR4 => Node4_U7_cnt(0),
      ADR5 => '1',
      O => Node4_U6_n0043
    );
  Node4_in1_10_1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"00005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Node4_U7_cnt(1),
      ADR4 => Node4_U7_cnt(0),
      O => N78
    );
  Node4_U6_Mmux_coeff11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"5656565656565656"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => Node4_U7_cnt(1),
      ADR0 => Node1_NL_acc_b_in(0),
      ADR1 => Node4_U7_cnt(0),
      ADR5 => '1',
      O => N113
    );
  Node4_U6_Mmux_coeff11_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"A5A5A5A5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => Node4_U7_cnt(1),
      ADR0 => Node1_NL_acc_b_in(0),
      ADR4 => '1',
      O => N114
    );
  Node4_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"FFFFFFF3000C0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_U8_sum(13),
      ADR5 => Node4_U2_cnt(13),
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(13)
    );
  Node4_U7_cnt_0_Node4_U7_cnt_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U7_cnt_1_pack_2,
      O => Node4_U7_cnt(1)
    );
  Node4_U7_n0025_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"0000001100000000"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node4_state_FSM_FFd3_19653,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR3 => reset_IBUF_19597,
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd2_19654,
      O => Node4_U7_n0025_inv
    );
  Node4_U7_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => '0'
    )
    port map (
      CE => Node4_U7_n0025_inv,
      CLK => NlwBufferSignal_Node4_U7_cnt_0_CLK,
      I => Node4_U7_GND_108_o_PWR_26_o_mux_2_OUT(0),
      O => Node4_U7_cnt(0),
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U7_cnt(0),
      ADR4 => Node4_U7_cnt(1),
      ADR5 => '1',
      O => Node4_U7_GND_108_o_PWR_26_o_mux_2_OUT(0)
    );
  Node4_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"F0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node4_U7_cnt(0),
      ADR4 => Node4_U7_cnt(1),
      O => Node4_U7_GND_108_o_PWR_26_o_mux_2_OUT(1)
    );
  Node4_U7_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => '1'
    )
    port map (
      CE => Node4_U7_n0025_inv,
      CLK => NlwBufferSignal_Node4_U7_cnt_1_CLK,
      I => Node4_U7_GND_108_o_PWR_26_o_mux_2_OUT(1),
      O => Node4_U7_cnt_1_pack_2,
      SET => reset_IBUF_19597,
      RST => GND
    );
  Node4_in1_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"0F000F000002000C"
    )
    port map (
      ADR4 => Node4_U7_cnt(0),
      ADR5 => Node4_U7_cnt(1),
      ADR3 => Node4_U6_x_addr_1,
      ADR0 => Node4_U6_x_addr_2,
      ADR2 => Node4_U6_x_addr_0,
      ADR1 => Node4_U6_x_addr_3,
      O => Node4_in1_16_Q
    );
  Node4_U8_sum_2 : X_SFF
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_2_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_2_Q,
      O => Node4_U8_sum(2),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT131 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"FFFFFAF0FAF0FAF0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_acc_b_in(2),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR5 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT131_22430,
      ADR0 => Node4_U8_a_19_b_19_add_0_OUT_2_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_2_Q
    );
  Node4_U8_sum_1 : X_SFF
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_1_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_1_Q,
      O => Node4_U8_sum(1),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT121 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"FFFFFFFFFAAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_acc_b_in(1),
      ADR3 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR0 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR5 => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR2 => Node4_U8_a_19_b_19_add_0_OUT_1_0,
      O => Node4_U8_sum_19_a_19_mux_3_OUT_1_Q
    );
  Node4_U6_Mmux_coeff11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"555500440A0A0F4B"
    )
    port map (
      ADR5 => Node4_U7_cnt(1),
      ADR0 => Node4_U6_x_addr_0,
      ADR4 => Node4_U6_x_addr_1,
      ADR3 => Node4_U6_x_addr_3,
      ADR1 => Node4_U6_x_addr_2,
      ADR2 => Node4_U7_cnt(0),
      O => Node4_in1_0_Q
    );
  Node4_U8_sum_0 : X_SFF
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => '0'
    )
    port map (
      CE => Node4_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node4_U8_sum_0_CLK,
      I => Node4_U8_sum_19_a_19_mux_3_OUT_0_Q,
      O => Node4_U8_sum(0),
      SRST => Node4_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"F4F4F1E0B0B0F1E0"
    )
    port map (
      ADR2 => Node4_U8_a_19_b_19_add_0_OUT_0_0,
      ADR4 => N70_0,
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_in1_0_Q,
      ADR5 => Node1_NL_acc_b_in(0),
      O => Node4_U8_sum_19_a_19_mux_3_OUT_0_Q
    );
  Node4_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"FFFCFFFF03000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_U8_sum(6),
      ADR5 => Node4_U2_cnt(6),
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR1 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(6)
    );
  Node4_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"FFFFFFF300000C00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_U8_sum(5),
      ADR5 => Node4_U2_cnt(5),
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(5)
    );
  Node4_state_FSM_FFd3_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd3_1_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd3_1_IN,
      O => Node4_state_FSM_FFd3_1_22540,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"F1FAF1FEE050E010"
    )
    port map (
      ADR5 => Node4_U8_sum(6),
      ADR2 => Node4_U5_cnt(6),
      ADR0 => Node4_state_FSM_FFd2_2_22518,
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR3 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(6)
    );
  Node4_state_FSM_FFd3_Node4_state_FSM_FFd3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd3_In2_pack_13,
      O => Node4_state_FSM_FFd3_In2_22568
    );
  Node4_state_FSM_FFd3_Node4_state_FSM_FFd3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd2_In1,
      O => Node4_state_FSM_FFd2_In1_0
    );
  Node4_Mmux_acc_t_en11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd2_19654,
      ADR5 => '1',
      O => Node4_acc_t_en
    );
  Node4_state_FSM_FFd3_In2 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"3337FF37"
    )
    port map (
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR4 => CU_f_19574,
      ADR0 => Node4_U7_fin_19651,
      ADR1 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd2_19654,
      O => Node4_state_FSM_FFd3_In2_pack_13
    );
  Node4_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd3_CLK,
      I => Node4_state_FSM_FFd3_In,
      O => Node4_state_FSM_FFd3_19653,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_state_FSM_FFd3_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"FFFFCCCC33330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR4 => Node4_state_FSM_FFd3_In1_19676,
      ADR5 => Node4_state_FSM_FFd3_In2_22568,
      O => Node4_state_FSM_FFd3_In
    );
  Node4_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd2_CLK,
      I => Node4_state_FSM_FFd2_In,
      O => Node4_state_FSM_FFd2_19654,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_state_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"1C0CCCCC1C0CCCCC"
    )
    port map (
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_U7_fin_19651,
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd1_19656,
      ADR5 => '1',
      O => Node4_state_FSM_FFd2_In
    );
  Node4_state_FSM_FFd2_In11 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"11110000"
    )
    port map (
      ADR4 => Node4_state_FSM_FFd4_19655,
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd1_19656,
      O => Node4_state_FSM_FFd2_In1
    );
  Node4_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_state_FSM_FFd1_CLK,
      I => NlwBufferSignal_Node4_state_FSM_FFd1_IN,
      O => Node4_state_FSM_FFd1_19656,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node4_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"FF1CE300FF1EE100"
    )
    port map (
      ADR4 => Node4_U8_sum(9),
      ADR3 => Node4_U5_cnt(9),
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(9)
    );
  Node4_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FFFF331CCCE30000"
    )
    port map (
      ADR5 => Node4_U8_sum(19),
      ADR4 => Node4_U5_cnt(19),
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(19)
    );
  Node4_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FF03FC00FFDC2300"
    )
    port map (
      ADR4 => Node4_U8_sum(11),
      ADR3 => Node4_U5_cnt(11),
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(11)
    );
  Node4_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FF03FC00FFDC2300"
    )
    port map (
      ADR4 => Node4_U8_sum(13),
      ADR3 => Node4_U5_cnt(13),
      ADR1 => Node4_state_FSM_FFd2_19654,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_w_in(13)
    );
  Node4_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"F0F0F0F0F3F0C0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node4_U8_sum(3),
      ADR2 => Node4_U2_cnt(3),
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_state_FSM_FFd4_19655,
      ADR1 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(3)
    );
  Node4_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"CCCCCCCCCFC0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_U8_sum(9),
      ADR1 => Node4_U2_cnt(9),
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR5 => Node4_state_FSM_FFd4_19655,
      ADR2 => Node4_state_FSM_FFd3_19653,
      O => Node4_mult_in(9)
    );
  Node4_mult_reset_Node4_mult_reset_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_acc_f_reset0_pack_1,
      O => Node4_acc_f_reset0
    );
  Node4_Mmux_acc_f_reset0121 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"3A113A113A113A11"
    )
    port map (
      ADR4 => '1',
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR0 => Node4_state_FSM_FFd1_19656,
      ADR5 => '1',
      O => Node4_mult_reset
    );
  Node4_Mmux_acc_f_reset011 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"3B013B01"
    )
    port map (
      ADR4 => '1',
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR0 => Node4_state_FSM_FFd1_19656,
      O => Node4_acc_f_reset0_pack_1
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"CCCCCCCCFFAA00AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node4_U4_weight_reg(0),
      ADR0 => Node4_U2_cnt(0),
      ADR4 => Node4_omx_out_0_0,
      ADR3 => Node4_acc_f_reset1,
      ADR5 => Node4_acc_f_reset0,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node4_U6_x_addr_233 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FFFCFFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_U2_cnt(3),
      ADR3 => Node4_U2_cnt(4),
      ADR1 => Node4_U2_cnt(0),
      ADR5 => Node4_U2_cnt(1),
      ADR4 => Node4_U2_cnt(2),
      O => Node4_U6_x_addr_232_22491
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11_0
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"EFEFEAEA45454040"
    )
    port map (
      ADR3 => '1',
      ADR0 => Node4_acc_f_reset0,
      ADR4 => Node4_U2_cnt(3),
      ADR2 => Node4_acc_f_reset1,
      ADR1 => Node4_omx_out_3_0,
      ADR5 => Node4_U4_weight_reg(3),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  Node4_U6_x_addr_352 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"0F0F1F5FFFFFFFFF"
    )
    port map (
      ADR0 => Node4_U2_cnt(4),
      ADR4 => Node4_U2_cnt(3),
      ADR1 => Node4_U2_cnt(1),
      ADR3 => Node4_U2_cnt(2),
      ADR2 => Node4_U2_cnt(6),
      ADR5 => Node4_U2_cnt(5),
      O => Node4_U6_x_addr_351_22569
    );
  Node4_U6_x_addr_353 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"1111111511111111"
    )
    port map (
      ADR3 => Node4_U2_cnt(9),
      ADR4 => Node4_U2_cnt(8),
      ADR2 => Node4_U2_cnt(7),
      ADR1 => Node4_U2_cnt(10),
      ADR0 => Node4_U2_cnt(11),
      ADR5 => Node4_U6_x_addr_351_22569,
      O => Node4_U6_x_addr_352_22469
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B110 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"0800000008000000"
    )
    port map (
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_omx_out_0_0,
      ADR2 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR5 => '1',
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B1
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B111 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"B0F6B0F6"
    )
    port map (
      ADR1 => Node4_state_FSM_FFd1_19656,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR4 => '1',
      ADR2 => Node4_state_FSM_FFd3_19653,
      ADR3 => Node4_state_FSM_FFd2_19654,
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"FFCCFFF000CC00F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(11),
      ADR4 => Node4_acc_f_reset1,
      ADR1 => Node4_omx_out_11_0,
      ADR5 => Node4_U4_weight_reg(11),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"AACCAAFFAACCAA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node4_acc_f_reset0,
      ADR5 => Node4_U2_cnt(12),
      ADR4 => Node4_acc_f_reset1,
      ADR1 => Node4_omx_out_12_0,
      ADR0 => Node4_U4_weight_reg(12),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node4_U6_x_addr_231 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Node4_U2_cnt(15),
      ADR2 => Node4_U2_cnt(16),
      ADR4 => Node4_U2_cnt(13),
      ADR3 => Node4_U2_cnt(14),
      O => Node4_U6_x_addr_23
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"EF23EC20EF23EC20"
    )
    port map (
      ADR5 => '1',
      ADR1 => Node4_acc_f_reset0,
      ADR4 => Node4_U2_cnt(13),
      ADR2 => Node4_acc_f_reset1,
      ADR0 => Node4_omx_out_13_0,
      ADR3 => Node4_U4_weight_reg(13),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"F0F0F0F0DD88DD88"
    )
    port map (
      ADR4 => '1',
      ADR5 => Node4_acc_f_reset0,
      ADR3 => Node4_U2_cnt(15),
      ADR0 => Node4_acc_f_reset1,
      ADR1 => Node4_omx_out_15_0,
      ADR2 => Node4_U4_weight_reg(15),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node4_U6_x_addr_031 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"F000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Node4_U2_cnt(15),
      ADR2 => Node4_U2_cnt(16),
      ADR3 => Node4_U2_cnt(13),
      ADR4 => Node4_U2_cnt(14),
      O => Node4_U6_x_addr_03
    );
  Node4_U6_x_addr_351 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"000000000000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node4_U2_cnt(15),
      ADR2 => Node4_U2_cnt(16),
      ADR5 => Node4_U2_cnt(14),
      ADR4 => Node4_U2_cnt(13),
      O => Node4_U6_x_addr_35
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"FFFF0000CCF0CCF0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node4_acc_f_reset0,
      ADR2 => Node4_U2_cnt(16),
      ADR3 => Node4_acc_f_reset1,
      ADR1 => Node4_omx_out_16_0,
      ADR4 => Node4_U4_weight_reg(16),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"F0AAF0AAF0CCF0CC"
    )
    port map (
      ADR4 => '1',
      ADR3 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(17),
      ADR5 => Node4_acc_f_reset1,
      ADR0 => Node4_omx_out_17_0,
      ADR2 => Node4_U4_weight_reg(17),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"CCCCF5F5CCCCA0A0"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node4_acc_f_reset0,
      ADR5 => Node4_U2_cnt(18),
      ADR0 => Node4_acc_f_reset1,
      ADR2 => Node4_omx_out_18_0,
      ADR1 => Node4_U4_weight_reg(18),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"DD8DD888DD8DD888"
    )
    port map (
      ADR5 => '1',
      ADR0 => Node4_acc_f_reset0,
      ADR4 => Node4_U2_cnt(1),
      ADR2 => Node4_acc_f_reset1,
      ADR3 => Node4_omx_out_1_0,
      ADR1 => Node4_U4_weight_reg(1),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node4_U6_x_addr_033 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"F000F000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_U2_cnt(4),
      ADR2 => Node4_U2_cnt(3),
      ADR4 => Node4_U2_cnt(0),
      ADR1 => Node4_U2_cnt(1),
      ADR5 => Node4_U2_cnt(2),
      O => Node4_U6_x_addr_032_22570
    );
  Node4_U6_x_addr_034 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"F0F0A0A0F0E0A0A0"
    )
    port map (
      ADR0 => Node4_U2_cnt(10),
      ADR5 => Node4_U2_cnt(6),
      ADR1 => Node4_U2_cnt(5),
      ADR2 => Node4_U2_cnt(11),
      ADR4 => Node4_U6_x_addr_031_22444,
      ADR3 => Node4_U6_x_addr_032_22570,
      O => Node4_U6_x_addr_033_22446
    );
  Node4_U6_x_addr_233_Node4_U6_x_addr_233_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N70,
      O => N70_0
    );
  Node4_U6_x_addr_234 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"FAFAEAAAFAFAAAAA"
    )
    port map (
      ADR0 => Node4_U2_cnt(11),
      ADR3 => Node4_U2_cnt(6),
      ADR1 => Node4_U2_cnt(5),
      ADR2 => Node4_U2_cnt(10),
      ADR4 => Node4_U6_x_addr_231_22490,
      ADR5 => Node4_U6_x_addr_232_22491,
      O => Node4_U6_x_addr_233_22571
    );
  Node4_U6_x_addr_235 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"F555F555D5555555"
    )
    port map (
      ADR0 => Node4_U2_cnt(19),
      ADR1 => Node4_U2_cnt(12),
      ADR2 => Node4_U2_cnt(17),
      ADR3 => Node4_U2_cnt(18),
      ADR5 => Node4_U6_x_addr_23,
      ADR4 => Node4_U6_x_addr_233_22571,
      O => Node4_U6_x_addr_2
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT10311 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"0000000200000002"
    )
    port map (
      ADR3 => Node4_state_FSM_FFd2_19654,
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_U6_x_addr_0,
      ADR5 => '1',
      O => Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22448
    );
  Node4_U8_Mmux_sum_19_a_19_mux_3_OUT1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"F5F5F5F5"
    )
    port map (
      ADR3 => '1',
      ADR2 => Node4_state_FSM_FFd1_19656,
      ADR1 => '1',
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR4 => '1',
      O => N70
    );
  Node4_U6_x_addr_035 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"0F0F0F0E0F0A0F0A"
    )
    port map (
      ADR2 => Node4_U2_cnt(19),
      ADR0 => Node4_U2_cnt(18),
      ADR3 => Node4_U2_cnt(17),
      ADR1 => Node4_U2_cnt(12),
      ADR5 => Node4_U6_x_addr_03,
      ADR4 => Node4_U6_x_addr_033_22446,
      O => Node4_U6_x_addr_0
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"F5E4F5E4B1A0B1A0"
    )
    port map (
      ADR4 => '1',
      ADR0 => Node4_acc_f_reset0,
      ADR3 => Node4_U2_cnt(2),
      ADR1 => Node4_acc_f_reset1,
      ADR5 => Node4_omx_out_2_0,
      ADR2 => Node4_U4_weight_reg(2),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node4_U6_x_addr_131 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_U2_cnt(12),
      ADR5 => Node4_U2_cnt(13),
      ADR2 => Node4_U2_cnt(0),
      ADR1 => Node4_U2_cnt(10),
      ADR4 => Node4_U2_cnt(11),
      O => Node4_U6_x_addr_13
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"AAAAF0FFAAAAF000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node4_acc_f_reset0,
      ADR5 => Node4_U2_cnt(6),
      ADR3 => Node4_acc_f_reset1,
      ADR2 => Node4_omx_out_6_0,
      ADR0 => Node4_U4_weight_reg(6),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"CFCFC0C0CFC0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_acc_f_reset0,
      ADR3 => Node4_U2_cnt(5),
      ADR5 => Node4_acc_f_reset1,
      ADR4 => Node4_omx_out_5_0,
      ADR1 => Node4_U4_weight_reg(5),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"CCFFCC0FCCF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node4_acc_f_reset0,
      ADR5 => Node4_U2_cnt(14),
      ADR2 => Node4_acc_f_reset1,
      ADR4 => Node4_omx_out_14_0,
      ADR1 => Node4_U4_weight_reg(14),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node4_U6_x_addr_032 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node4_U2_cnt(7),
      ADR4 => Node4_U2_cnt(8),
      ADR3 => Node4_U2_cnt(9),
      O => Node4_U6_x_addr_031_22444
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"CCCCF5F5CCCCA0A0"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node4_acc_f_reset0,
      ADR5 => Node4_U2_cnt(7),
      ADR0 => Node4_acc_f_reset1,
      ADR2 => Node4_omx_out_7_0,
      ADR1 => Node4_U4_weight_reg(7),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"F0F0F0F0EE44EE44"
    )
    port map (
      ADR4 => '1',
      ADR5 => Node4_acc_f_reset0,
      ADR1 => Node4_U2_cnt(4),
      ADR0 => Node4_acc_f_reset1,
      ADR3 => Node4_omx_out_4_0,
      ADR2 => Node4_U4_weight_reg(4),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"F0F0FF55F0F0AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node4_acc_f_reset0,
      ADR5 => Node4_U2_cnt(8),
      ADR0 => Node4_acc_f_reset1,
      ADR3 => Node4_omx_out_8_0,
      ADR2 => Node4_U4_weight_reg(8),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node4_U6_x_addr_133 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => Node4_U2_cnt(8),
      ADR2 => Node4_U2_cnt(9),
      ADR5 => Node4_U2_cnt(6),
      ADR3 => Node4_U2_cnt(7),
      ADR0 => Node4_U2_cnt(4),
      ADR1 => Node4_U2_cnt(5),
      O => Node4_U6_x_addr_132_22484
    );
  Node4_U6_x_addr_232 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node4_U2_cnt(7),
      ADR4 => Node4_U2_cnt(8),
      ADR3 => Node4_U2_cnt(9),
      O => Node4_U6_x_addr_231_22490
    );
  Node4_in1_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"0303030320642021"
    )
    port map (
      ADR2 => Node4_U7_cnt(0),
      ADR1 => Node4_U7_cnt(1),
      ADR0 => Node4_U6_x_addr_1,
      ADR4 => Node4_U6_x_addr_2,
      ADR5 => Node4_U6_x_addr_0,
      ADR3 => Node4_U6_x_addr_3,
      O => Node4_in1_14_Q
    );
  Node4_U6_x_addr_354 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"CCCC0CCC4CCC0CCC"
    )
    port map (
      ADR1 => Node4_U2_cnt(19),
      ADR3 => Node4_U2_cnt(18),
      ADR2 => Node4_U2_cnt(17),
      ADR0 => Node4_U2_cnt(12),
      ADR4 => Node4_U6_x_addr_35,
      ADR5 => Node4_U6_x_addr_352_22469,
      O => Node4_U6_x_addr_3
    );
  Node4_U6_x_addr_132 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR5 => Node4_U2_cnt(2),
      ADR0 => Node4_U2_cnt(3),
      ADR4 => Node4_U2_cnt(18),
      ADR1 => Node4_U2_cnt(1),
      ADR2 => Node4_U2_cnt(16),
      ADR3 => Node4_U2_cnt(17),
      O => Node4_U6_x_addr_131_22572
    );
  Node4_U6_x_addr_134 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"5555555555555554"
    )
    port map (
      ADR0 => Node4_U2_cnt(19),
      ADR2 => Node4_U2_cnt(14),
      ADR1 => Node4_U2_cnt(15),
      ADR5 => Node4_U6_x_addr_13,
      ADR4 => Node4_U6_x_addr_132_22484,
      ADR3 => Node4_U6_x_addr_131_22572,
      O => Node4_U6_x_addr_1
    );
  Node4_U1_ready_Node4_U1_ready_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_n0042_inv,
      O => Node4_U2_n0042_inv_0
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"FFEECCEE33220022"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node4_acc_f_reset0,
      ADR0 => Node4_U2_cnt(10),
      ADR3 => Node4_acc_f_reset1,
      ADR4 => Node4_omx_out_10_0,
      ADR5 => Node4_U4_weight_reg(10),
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node4_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node4_U1_ready_CLK,
      I => Node4_mult_enable,
      O => Node4_U1_ready_19751,
      RST => GND,
      SET => GND
    );
  Node4_Mmux_mult_enable11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"0C0C0F0C0C0C0F0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd2_19654,
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR5 => '1',
      O => Node4_mult_enable
    );
  Node4_U2_n0042_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"BFBBBAAB"
    )
    port map (
      ADR0 => Node4_sel_fwd_en_accf,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd2_19654,
      ADR3 => Node4_state_FSM_FFd1_19656,
      ADR1 => Node4_state_FSM_FFd3_19653,
      O => Node4_U2_n0042_inv
    );
  N107_N107_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N108,
      O => N108_0
    );
  Node2_ACT_U6_Mmux_coeff11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y128",
      INIT => X"000FFFF0000FFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_ACT_U7_cnt(1),
      ADR4 => Node2_NL_acc_f_in(0),
      ADR3 => Node2_ACT_U7_cnt(0),
      ADR5 => '1',
      O => N107
    );
  Node2_ACT_U6_Mmux_coeff11_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y128",
      INIT => X"F0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_ACT_U7_cnt(1),
      ADR4 => Node2_NL_acc_f_in(0),
      ADR3 => '1',
      O => N108
    );
  Node2_ACT_in1_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y130",
      INIT => X"00000000CCCC1202"
    )
    port map (
      ADR2 => Node2_ACT_U7_cnt(0),
      ADR4 => Node2_ACT_U7_cnt(1),
      ADR1 => Node2_ACT_U6_x_addr_1,
      ADR3 => Node2_ACT_U6_x_addr_2,
      ADR5 => Node2_ACT_U6_x_addr_0,
      ADR0 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_in1_16_Q
    );
  Node2_ACT_in1_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y130",
      INIT => X"11111111EE00EE01"
    )
    port map (
      ADR0 => Node2_ACT_U7_cnt(1),
      ADR1 => Node2_ACT_U7_cnt(0),
      ADR3 => Node2_ACT_U6_x_addr_1,
      ADR2 => Node2_ACT_U6_x_addr_2,
      ADR4 => Node2_ACT_U6_x_addr_3,
      ADR5 => Node2_ACT_U6_x_addr_0,
      O => Node2_ACT_in1_10_Q
    );
  Node2_ACT_U7_fin_Node2_ACT_U7_fin_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N74,
      O => N74_0
    );
  Node2_ACT_U7_fin : X_FF
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node2_ACT_U7_fin_CLK,
      I => Node2_ACT_U6_n0043,
      O => Node2_ACT_U7_fin_19643,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_U6_n00431 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U7_cnt(1),
      ADR4 => Node2_ACT_U7_cnt(0),
      ADR5 => '1',
      O => Node2_ACT_U6_n0043
    );
  Node2_ACT_in1_10_1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => X"00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U7_cnt(1),
      ADR4 => Node2_ACT_U7_cnt(0),
      O => N74
    );
  Node2_ACT_U7_cnt_0_Node2_ACT_U7_cnt_0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U7_cnt_1_pack_1,
      O => Node2_ACT_U7_cnt(1)
    );
  Node2_ACT_U7_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X33Y127",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node2_ACT_U7_cnt_0_CLK,
      I => Node2_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(0),
      O => Node2_ACT_U7_cnt(0),
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y127",
      INIT => X"2222222222222222"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U7_cnt(0),
      ADR0 => Node2_ACT_U7_cnt(1),
      ADR5 => '1',
      O => Node2_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(0)
    );
  Node2_ACT_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y127",
      INIT => X"99999999"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U7_cnt(0),
      ADR0 => Node2_ACT_U7_cnt(1),
      O => Node2_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(1)
    );
  Node2_ACT_U7_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X33Y127",
      INIT => '1'
    )
    port map (
      CE => Node2_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node2_ACT_U7_cnt_1_CLK,
      I => Node2_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(1),
      O => Node2_ACT_U7_cnt_1_pack_1,
      SET => reset_IBUF_19597,
      RST => GND
    );
  Node2_ACT_in1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y129",
      INIT => X"00410041004A0040"
    )
    port map (
      ADR1 => Node2_ACT_U7_cnt(0),
      ADR0 => Node2_ACT_U7_cnt(1),
      ADR2 => Node2_ACT_U6_x_addr_1,
      ADR4 => Node2_ACT_U6_x_addr_2,
      ADR3 => Node2_ACT_U6_x_addr_0,
      ADR5 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_in1_1_Q
    );
  Node2_ACT_U7_n0025_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y127",
      INIT => X"0000000300000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => reset_IBUF_19597,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR4 => Node2_ACT_state_FSM_FFd2_19627,
      O => Node2_ACT_U7_n0025_inv
    );
  Node2_ACT_U6_x_addr_232 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y130",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_ACT_U2_cnt(7),
      ADR4 => Node2_ACT_U2_cnt(8),
      ADR5 => Node2_ACT_U2_cnt(9),
      O => Node2_ACT_U6_x_addr_231_22574
    );
  Node2_ACT_U6_x_addr_234 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y130",
      INIT => X"FFF0F8F0FFF0F0F0"
    )
    port map (
      ADR2 => Node2_ACT_U2_cnt(11),
      ADR0 => Node2_ACT_U2_cnt(6),
      ADR1 => Node2_ACT_U2_cnt(5),
      ADR3 => Node2_ACT_U2_cnt(10),
      ADR4 => Node2_ACT_U6_x_addr_231_22574,
      ADR5 => Node2_ACT_U6_x_addr_232_22557,
      O => Node2_ACT_U6_x_addr_233_22573
    );
  Node2_ACT_U6_x_addr_235 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y130",
      INIT => X"AFAF8F0F0F0F0F0F"
    )
    port map (
      ADR2 => Node2_ACT_U2_cnt(19),
      ADR1 => Node2_ACT_U2_cnt(12),
      ADR0 => Node2_ACT_U2_cnt(17),
      ADR5 => Node2_ACT_U2_cnt(18),
      ADR4 => Node2_ACT_U6_x_addr_23,
      ADR3 => Node2_ACT_U6_x_addr_233_22573,
      O => Node2_ACT_U6_x_addr_2
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"AAAAFC30AAAAFC30"
    )
    port map (
      ADR5 => '1',
      ADR4 => Node2_ACT_acc_f_reset0_0,
      ADR2 => Node2_ACT_U2_cnt(0),
      ADR1 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_0_0,
      ADR0 => Node2_ACT_U4_weight_reg(0),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node2_ACT_U6_x_addr_132 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => Node2_ACT_U2_cnt(2),
      ADR0 => Node2_ACT_U2_cnt(3),
      ADR4 => Node2_ACT_U2_cnt(18),
      ADR2 => Node2_ACT_U2_cnt(1),
      ADR3 => Node2_ACT_U2_cnt(16),
      ADR5 => Node2_ACT_U2_cnt(17),
      O => Node2_ACT_U6_x_addr_131_22575
    );
  Node2_ACT_U6_x_addr_134 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"5555555555555554"
    )
    port map (
      ADR0 => Node2_ACT_U2_cnt(19),
      ADR2 => Node2_ACT_U2_cnt(14),
      ADR1 => Node2_ACT_U2_cnt(15),
      ADR5 => Node2_ACT_U6_x_addr_13,
      ADR4 => Node2_ACT_U6_x_addr_132_22553,
      ADR3 => Node2_ACT_U6_x_addr_131_22575,
      O => Node2_ACT_U6_x_addr_1
    );
  Node2_ACT_U6_x_addr_131 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y132",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_ACT_U2_cnt(12),
      ADR5 => Node2_ACT_U2_cnt(13),
      ADR3 => Node2_ACT_U2_cnt(0),
      ADR1 => Node2_ACT_U2_cnt(10),
      ADR4 => Node2_ACT_U2_cnt(11),
      O => Node2_ACT_U6_x_addr_13
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N18,
      O => N18_0
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT10311 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"0000000200000002"
    )
    port map (
      ADR2 => Node2_ACT_state_FSM_FFd2_19627,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_U6_x_addr_0,
      ADR5 => '1',
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22532
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => '1',
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => '1',
      O => N18
    );
  Node2_ACT_U6_x_addr_035 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"00FF00FC00FE00FC"
    )
    port map (
      ADR3 => Node2_ACT_U2_cnt(19),
      ADR1 => Node2_ACT_U2_cnt(18),
      ADR2 => Node2_ACT_U2_cnt(17),
      ADR0 => Node2_ACT_U2_cnt(12),
      ADR4 => Node2_ACT_U6_x_addr_03,
      ADR5 => Node2_ACT_U6_x_addr_033_22549,
      O => Node2_ACT_U6_x_addr_0
    );
  Node2_ACT_in1_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"1111111140404A41"
    )
    port map (
      ADR1 => Node2_ACT_U7_cnt(0),
      ADR0 => Node2_ACT_U7_cnt(1),
      ADR2 => Node2_ACT_U6_x_addr_1,
      ADR3 => Node2_ACT_U6_x_addr_2,
      ADR5 => Node2_ACT_U6_x_addr_0,
      ADR4 => Node2_ACT_U6_x_addr_3,
      O => Node2_ACT_in1_14_Q
    );
  Node2_ACT_U6_x_addr_354 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"CCCC4C4C4CCC4C4C"
    )
    port map (
      ADR1 => Node2_ACT_U2_cnt(19),
      ADR0 => Node2_ACT_U2_cnt(18),
      ADR2 => Node2_ACT_U2_cnt(17),
      ADR3 => Node2_ACT_U2_cnt(12),
      ADR4 => Node2_ACT_U6_x_addr_35,
      ADR5 => Node2_ACT_U6_x_addr_352_22559,
      O => Node2_ACT_U6_x_addr_3
    );
  Node2_ACT_U6_x_addr_133 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y130",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => Node2_ACT_U2_cnt(8),
      ADR5 => Node2_ACT_U2_cnt(9),
      ADR3 => Node2_ACT_U2_cnt(6),
      ADR4 => Node2_ACT_U2_cnt(7),
      ADR0 => Node2_ACT_U2_cnt(4),
      ADR1 => Node2_ACT_U2_cnt(5),
      O => Node2_ACT_U6_x_addr_132_22553
    );
  Node2_ACT_U6_x_addr_352 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y131",
      INIT => X"0F0F0F7FFFFFFFFF"
    )
    port map (
      ADR4 => Node2_ACT_U2_cnt(4),
      ADR3 => Node2_ACT_U2_cnt(3),
      ADR1 => Node2_ACT_U2_cnt(1),
      ADR0 => Node2_ACT_U2_cnt(2),
      ADR5 => Node2_ACT_U2_cnt(6),
      ADR2 => Node2_ACT_U2_cnt(5),
      O => Node2_ACT_U6_x_addr_351_22576
    );
  Node2_ACT_U6_x_addr_353 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y131",
      INIT => X"1111111111111511"
    )
    port map (
      ADR5 => Node2_ACT_U2_cnt(9),
      ADR2 => Node2_ACT_U2_cnt(8),
      ADR4 => Node2_ACT_U2_cnt(7),
      ADR1 => Node2_ACT_U2_cnt(10),
      ADR0 => Node2_ACT_U2_cnt(11),
      ADR3 => Node2_ACT_U6_x_addr_351_22576,
      O => Node2_ACT_U6_x_addr_352_22559
    );
  Node2_ACT_U6_x_addr_031 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => X"F000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node2_ACT_U2_cnt(15),
      ADR2 => Node2_ACT_U2_cnt(16),
      ADR3 => Node2_ACT_U2_cnt(13),
      ADR5 => Node2_ACT_U2_cnt(14),
      O => Node2_ACT_U6_x_addr_03
    );
  Node2_ACT_U6_x_addr_351 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => X"0000000000050005"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => Node2_ACT_U2_cnt(15),
      ADR2 => Node2_ACT_U2_cnt(16),
      ADR5 => Node2_ACT_U2_cnt(14),
      ADR3 => Node2_ACT_U2_cnt(13),
      O => Node2_ACT_U6_x_addr_35
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y130",
      INIT => X"EF23EC20EF23EC20"
    )
    port map (
      ADR5 => '1',
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_U2_cnt(7),
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_7_0,
      ADR3 => Node2_ACT_U4_weight_reg(7),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node2_ACT_U6_x_addr_032 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y130",
      INIT => X"F0F0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_U2_cnt(7),
      ADR4 => Node2_ACT_U2_cnt(8),
      ADR5 => Node2_ACT_U2_cnt(9),
      O => Node2_ACT_U6_x_addr_031_22548
    );
  Node2_ACT_U6_x_addr_033 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => X"F0A00000F0000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_ACT_U2_cnt(4),
      ADR4 => Node2_ACT_U2_cnt(3),
      ADR0 => Node2_ACT_U2_cnt(0),
      ADR5 => Node2_ACT_U2_cnt(1),
      ADR3 => Node2_ACT_U2_cnt(2),
      O => Node2_ACT_U6_x_addr_032_22577
    );
  Node2_ACT_U6_x_addr_034 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => X"AAAAAAA8A0A0A0A0"
    )
    port map (
      ADR2 => Node2_ACT_U2_cnt(10),
      ADR3 => Node2_ACT_U2_cnt(6),
      ADR1 => Node2_ACT_U2_cnt(5),
      ADR0 => Node2_ACT_U2_cnt(11),
      ADR5 => Node2_ACT_U6_x_addr_031_22548,
      ADR4 => Node2_ACT_U6_x_addr_032_22577,
      O => Node2_ACT_U6_x_addr_033_22549
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => X"FEFECECE32320202"
    )
    port map (
      ADR3 => '1',
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_U2_cnt(3),
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_omx_out_3_0,
      ADR5 => Node2_ACT_U4_weight_reg(3),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  Node2_ACT_U6_x_addr_231 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => X"FFFFFFFFFFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => Node2_ACT_U2_cnt(15),
      ADR4 => Node2_ACT_U2_cnt(16),
      ADR5 => Node2_ACT_U2_cnt(13),
      ADR2 => Node2_ACT_U2_cnt(14),
      O => Node2_ACT_U6_x_addr_23
    );
  Node2_ACT_U6_x_addr_233 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y132",
      INIT => X"FFFAFAFAFAFAFAFA"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_ACT_U2_cnt(3),
      ADR0 => Node2_ACT_U2_cnt(4),
      ADR4 => Node2_ACT_U2_cnt(0),
      ADR5 => Node2_ACT_U2_cnt(1),
      ADR3 => Node2_ACT_U2_cnt(2),
      O => Node2_ACT_U6_x_addr_232_22557
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y132",
      INIT => X"FFEE5544BBAA1100"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node2_ACT_acc_f_reset0_0,
      ADR3 => Node2_ACT_U2_cnt(5),
      ADR1 => Node2_ACT_acc_f_reset1,
      ADR5 => Node2_ACT_omx_out_5_0,
      ADR4 => Node2_ACT_U4_weight_reg(5),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y132",
      INIT => X"F5F5E4E4B1B1A0A0"
    )
    port map (
      ADR3 => '1',
      ADR0 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_U2_cnt(4),
      ADR1 => Node2_ACT_acc_f_reset1,
      ADR5 => Node2_ACT_omx_out_4_0,
      ADR2 => Node2_ACT_U4_weight_reg(4),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y133",
      INIT => X"FF00FF00CCCCAAAA"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_U2_cnt(8),
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR1 => Node2_ACT_omx_out_8_0,
      ADR3 => Node2_ACT_U4_weight_reg(8),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y133",
      INIT => X"CCFFCC55CCAACC00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR5 => Node2_ACT_U2_cnt(10),
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_omx_out_10_0,
      ADR1 => Node2_ACT_U4_weight_reg(10),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"AFA0AFAFAFA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_ACT_acc_f_reset0_0,
      ADR5 => Node2_ACT_U2_cnt(13),
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_13_0,
      ADR0 => Node2_ACT_U4_weight_reg(13),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"FF00FF00AFAFA0A0"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_U2_cnt(15),
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_15_0,
      ADR3 => Node2_ACT_U4_weight_reg(15),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"F0BBF0BBF088F088"
    )
    port map (
      ADR4 => '1',
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR5 => Node2_ACT_U2_cnt(14),
      ADR1 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_14_0,
      ADR2 => Node2_ACT_U4_weight_reg(14),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"F0DDF088F0DDF088"
    )
    port map (
      ADR5 => '1',
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_U2_cnt(12),
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR1 => Node2_ACT_omx_out_12_0,
      ADR2 => Node2_ACT_U4_weight_reg(12),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y135",
      INIT => X"CCCCCCCCAAAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR3 => Node2_ACT_U2_cnt(18),
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_18_0,
      ADR1 => Node2_ACT_U4_weight_reg(18),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y135",
      INIT => X"F0F0F0F0DDDD8888"
    )
    port map (
      ADR3 => '1',
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_U2_cnt(16),
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR1 => Node2_ACT_omx_out_16_0,
      ADR2 => Node2_ACT_U4_weight_reg(16),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => X"FF00006200000000"
    )
    port map (
      ADR1 => Node2_ACT_U7_cnt(0),
      ADR3 => Node2_ACT_U7_cnt(1),
      ADR4 => Node2_ACT_U6_x_addr_1,
      ADR2 => Node2_ACT_U6_x_addr_2,
      ADR0 => Node2_ACT_U6_x_addr_3,
      ADR5 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22532,
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103
    );
  Node2_ACT_U8_sum_17 : X_SFF
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_17_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q,
      O => Node2_ACT_U8_sum(17),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT91 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_acc_f_in(17),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_17_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q
    );
  Node2_ACT_U8_sum_19 : X_SFF
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_19_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q,
      O => Node2_ACT_U8_sum(19),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_acc_f_in(19),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_19_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q
    );
  Node2_ACT_U8_sum_18 : X_SFF
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_18_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q,
      O => Node2_ACT_U8_sum(18),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_acc_f_in(18),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_18_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q
    );
  Node2_ACT_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y129",
      INIT => X"FF00FF00FF00AFA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_U8_sum(17),
      ADR3 => Node2_ACT_U2_cnt(17),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd4_19625,
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(17)
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y131",
      INIT => X"CCCCCCCCFF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR2 => Node2_ACT_U2_cnt(1),
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_omx_out_1_0,
      ADR1 => Node2_ACT_U4_weight_reg(1),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y131",
      INIT => X"FF00FF00FAFA0A0A"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_U2_cnt(2),
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_omx_out_2_0,
      ADR3 => Node2_ACT_U4_weight_reg(2),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y132",
      INIT => X"FF00FF00FCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR1 => Node2_ACT_U2_cnt(6),
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_omx_out_6_0,
      ADR3 => Node2_ACT_U4_weight_reg(6),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y133",
      INIT => X"FFEE00EEFF440044"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_ACT_acc_f_reset0_0,
      ADR1 => Node2_ACT_U2_cnt(11),
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR5 => Node2_ACT_omx_out_11_0,
      ADR4 => Node2_ACT_U4_weight_reg(11),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node2_ACT_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"FFFFFCFF00000C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_U8_sum(18),
      ADR5 => Node2_ACT_U2_cnt(18),
      ADR3 => Node2_ACT_state_FSM_FFd1_19624,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(18)
    );
  Node2_ACT_Mmux_mult_in112 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"FFFFFAFF00000A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_U8_sum(19),
      ADR5 => Node2_ACT_U2_cnt(19),
      ADR3 => Node2_ACT_state_FSM_FFd1_19624,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(19)
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y135",
      INIT => X"EE22EE22FF33CC00"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_U2_cnt(17),
      ADR5 => Node2_ACT_acc_f_reset1,
      ADR0 => Node2_ACT_omx_out_17_0,
      ADR3 => Node2_ACT_U4_weight_reg(17),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152_Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1521 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"5511000055110000"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      ADR4 => Node2_ACT_state_FSM_FFd2_19627,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => '1',
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1101 : X_LUT5
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"AAEEFFBB"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      ADR4 => Node2_ACT_state_FSM_FFd2_19627,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd1_19624,
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110
    );
  Node2_ACT_add_reset_Node2_ACT_add_reset_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U8_n0033_inv,
      O => Node2_ACT_U8_n0033_inv_0
    );
  Node2_ACT_Mmux_acc_f_reset0111 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => X"5050F0055050F005"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd2_19627,
      ADR3 => Node2_ACT_state_FSM_FFd1_19624,
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      ADR5 => '1',
      O => Node2_ACT_add_reset
    );
  Node2_ACT_U8_n0033_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => X"505F5050"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd2_19627,
      ADR3 => Node2_ACT_state_FSM_FFd1_19624,
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_U8_n0033_inv
    );
  Node2_ACT_U8_sum_16 : X_SFF
    generic map(
      LOC => "SLICE_X43Y127",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_16_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q,
      O => Node2_ACT_U8_sum(16),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y127",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_NL_acc_f_in(16),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_16_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q
    );
  Node2_ACT_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y128",
      INIT => X"FFFF0000FFCF00C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_U8_sum(16),
      ADR4 => Node2_ACT_U2_cnt(16),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(16)
    );
  Node2_ACT_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y129",
      INIT => X"FFFC000CFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_U8_sum(15),
      ADR4 => Node2_ACT_U2_cnt(15),
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(15)
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1411 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y132",
      INIT => X"0003000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_state_FSM_FFd2_19627,
      ADR5 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      ADR4 => Node2_ACT_in1_10_Q,
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358
    );
  Node2_ACT_U8_sum_15 : X_SFF
    generic map(
      LOC => "SLICE_X43Y132",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_15_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q,
      O => Node2_ACT_U8_sum(15),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y132",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_NL_acc_f_in(15),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_15_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q
    );
  Node2_ACT_state_FSM_FFd1_In_Node2_ACT_state_FSM_FFd1_In_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_acc_f_reset1_pack_1,
      O => Node2_ACT_acc_f_reset1
    );
  Node2_ACT_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y125",
      INIT => X"EE2AEEAAEE2AEEAA"
    )
    port map (
      ADR0 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => CU_f_19574,
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      ADR3 => Node2_ACT_state_FSM_FFd2_19627,
      ADR5 => '1',
      O => Node2_ACT_state_FSM_FFd1_In
    );
  Node2_ACT_state_acc_f_reset11 : X_LUT5
    generic map(
      LOC => "SLICE_X44Y125",
      INIT => X"00008888"
    )
    port map (
      ADR0 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => '1',
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      ADR3 => '1',
      O => Node2_ACT_acc_f_reset1_pack_1
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y125",
      INIT => X"FFFC0F0CF0FC000C"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node2_ACT_acc_f_reset0_0,
      ADR1 => Node2_ACT_U2_cnt(9),
      ADR3 => Node2_ACT_acc_f_reset1,
      ADR5 => Node2_ACT_omx_out_9_0,
      ADR4 => Node2_ACT_U4_weight_reg(9),
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node2_ACT_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y128",
      INIT => X"FFFFFFCF000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_U8_sum(14),
      ADR5 => Node2_ACT_U2_cnt(14),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(14)
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B151 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y133",
      INIT => X"A0A0A0A055441100"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR1 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(4),
      ADR4 => input2Node2(4),
      ADR2 => Node2_ACT_omx_out_4_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B121 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y134",
      INIT => X"9191918080809180"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(1),
      ADR5 => input2Node2(1),
      ADR2 => Node2_ACT_omx_out_1_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B181 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y135",
      INIT => X"8888888855500050"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_f_sel(0),
      ADR2 => n3_n1_b(7),
      ADR4 => input2Node2(7),
      ADR1 => Node2_ACT_omx_out_7_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B21 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y136",
      INIT => X"A0A0A0A044445500"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(10),
      ADR1 => input2Node2(10),
      ADR2 => Node2_ACT_omx_out_10_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B31 : X_LUT6
    generic map(
      LOC => "SLICE_X44Y137",
      INIT => X"8888888855500050"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_f_sel(0),
      ADR2 => n3_n1_b(11),
      ADR4 => input2Node2(11),
      ADR1 => Node2_ACT_omx_out_11_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q
    );
  Node2_ACT_state_FSM_FFd3_Node2_ACT_state_FSM_FFd3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd3_In2_pack_3,
      O => Node2_ACT_state_FSM_FFd3_In2_22578
    );
  Node2_ACT_Mmux_acc_t_en11 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y125",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR5 => '1',
      O => Node2_ACT_acc_t_en
    );
  Node2_ACT_state_FSM_FFd3_In2 : X_LUT5
    generic map(
      LOC => "SLICE_X45Y125",
      INIT => X"5F0F5F3F"
    )
    port map (
      ADR3 => Node2_ACT_state_FSM_FFd1_19624,
      ADR0 => CU_f_19574,
      ADR4 => Node2_ACT_U7_fin_19643,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      O => Node2_ACT_state_FSM_FFd3_In2_pack_3
    );
  Node2_ACT_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X45Y125",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd3_CLK,
      I => Node2_ACT_state_FSM_FFd3_In,
      O => Node2_ACT_state_FSM_FFd3_19626,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_state_FSM_FFd3_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y125",
      INIT => X"EEEEEEEE22222222"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_state_FSM_FFd3_In1_19743,
      ADR5 => Node2_ACT_state_FSM_FFd3_In2_22578,
      O => Node2_ACT_state_FSM_FFd3_In
    );
  Node2_ACT_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X45Y125",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_IN,
      O => Node2_ACT_state_FSM_FFd1_19624,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y126",
      INIT => X"FFFF0030FFCF0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node2_ACT_U8_sum(9),
      ADR4 => Node2_ACT_U2_cnt(9),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(9)
    );
  Node2_ACT_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y126",
      INIT => X"FFFCFFFF03000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_U8_sum(7),
      ADR5 => Node2_ACT_U2_cnt(7),
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(7)
    );
  Node2_ACT_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y126",
      INIT => X"FFFCFFFF03000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_U8_sum(8),
      ADR5 => Node2_ACT_U2_cnt(8),
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(8)
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1311 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y129",
      INIT => X"0000000004000400"
    )
    port map (
      ADR4 => '1',
      ADR2 => Node2_ACT_state_FSM_FFd2_19627,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR0 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      ADR3 => Node2_ACT_in1_14_Q,
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22419
    );
  Node2_ACT_U8_sum_14 : X_SFF
    generic map(
      LOC => "SLICE_X45Y129",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_14_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q,
      O => Node2_ACT_U8_sum(14),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y129",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_acc_f_in(14),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22419,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_14_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B131 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y133",
      INIT => X"9998111088980010"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_f_sel(0),
      ADR2 => n3_n1_b(2),
      ADR5 => input2Node2(2),
      ADR4 => Node2_ACT_omx_out_2_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B201 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y134",
      INIT => X"8888333088880300"
    )
    port map (
      ADR4 => Node2_ACT_acc_f_reset0_0,
      ADR1 => Node2_ACT_acc_f_reset1,
      ADR2 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(9),
      ADR5 => input2Node2(9),
      ADR0 => Node2_ACT_omx_out_9_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B171 : X_LUT6
    generic map(
      LOC => "SLICE_X45Y135",
      INIT => X"AAAA000051405140"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR1 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(6),
      ADR2 => input2Node2(6),
      ADR4 => Node2_ACT_omx_out_6_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q
    );
  Node2_ACT_U8_sum_1 : X_SFF
    generic map(
      LOC => "SLICE_X47Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_1_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q,
      O => Node2_ACT_U8_sum(1),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT121 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y122",
      INIT => X"FFFFFCF0FCF0FCF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_acc_f_in(1),
      ADR5 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR4 => Node2_ACT_U8_a_19_b_19_add_0_OUT_1_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q
    );
  Node2_ACT_U8_sum_5 : X_SFF
    generic map(
      LOC => "SLICE_X47Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_5_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q,
      O => Node2_ACT_U8_sum(5),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT161 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y124",
      INIT => X"FFFAFAFAFFF0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_acc_f_in(5),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR5 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR4 => Node2_ACT_U8_a_19_b_19_add_0_OUT_5_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q
    );
  Node2_ACT_U8_sum_7 : X_SFF
    generic map(
      LOC => "SLICE_X47Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_7_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q,
      O => Node2_ACT_U8_sum(7),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT181 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y124",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_NL_acc_f_in(7),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR0 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22419,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_7_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q
    );
  Node2_ACT_U8_sum_3 : X_SFF
    generic map(
      LOC => "SLICE_X47Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_3_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q,
      O => Node2_ACT_U8_sum(3),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y124",
      INIT => X"FFEEEEEEFFAAAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node2_NL_acc_f_in(3),
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR5 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR0 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358,
      ADR3 => Node2_ACT_U8_a_19_b_19_add_0_OUT_3_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q
    );
  Node2_ACT_state_FSM_FFd2_In_Node2_ACT_state_FSM_FFd2_In_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd2_In1,
      O => Node2_ACT_state_FSM_FFd2_In1_0
    );
  Node2_ACT_state_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y125",
      INIT => X"0FFF20000FFF2000"
    )
    port map (
      ADR4 => Node2_ACT_state_FSM_FFd2_19627,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_U7_fin_19643,
      ADR1 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => '1',
      O => Node2_ACT_state_FSM_FFd2_In
    );
  Node2_ACT_state_FSM_FFd2_In11 : X_LUT5
    generic map(
      LOC => "SLICE_X47Y125",
      INIT => X"00003030"
    )
    port map (
      ADR4 => Node2_ACT_state_FSM_FFd2_19627,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => Node2_ACT_state_FSM_FFd1_19624,
      O => Node2_ACT_state_FSM_FFd2_In1
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y126",
      INIT => X"00A900A800000000"
    )
    port map (
      ADR5 => Node2_ACT_state_FSM_FFd2_In1_0,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_U6_x_addr_1,
      ADR1 => Node2_ACT_U7_cnt(0),
      ADR2 => Node2_ACT_U7_cnt(1),
      ADR4 => Node2_ACT_U6_x_addr_3,
      O => N14
    );
  Node2_ACT_U8_sum_11 : X_SFF
    generic map(
      LOC => "SLICE_X47Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_11_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q,
      O => Node2_ACT_U8_sum(11),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT3 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y126",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR0 => Node2_NL_acc_f_in(11),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U6_x_addr_0,
      ADR1 => N14,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_11_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q
    );
  Node2_ACT_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y126",
      INIT => X"FFFAFFFF00500000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_ACT_U8_sum(6),
      ADR5 => Node2_ACT_U2_cnt(6),
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(6)
    );
  Node2_ACT_U8_sum_12 : X_SFF
    generic map(
      LOC => "SLICE_X47Y127",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_12_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q,
      O => Node2_ACT_U8_sum(12),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y127",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_acc_f_in(12),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_12_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q
    );
  Node2_ACT_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y127",
      INIT => X"FF00FF00FF30CF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_ACT_U8_sum(10),
      ADR3 => Node2_ACT_U2_cnt(10),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(10)
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B161 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y135",
      INIT => X"C2C3C2C002030200"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_f_sel(0),
      ADR4 => n3_n1_b(5),
      ADR0 => input2Node2(5),
      ADR5 => Node2_ACT_omx_out_5_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B61 : X_LUT6
    generic map(
      LOC => "SLICE_X47Y137",
      INIT => X"AAAA000045404540"
    )
    port map (
      ADR0 => Node2_ACT_acc_f_reset0_0,
      ADR5 => Node2_ACT_acc_f_reset1,
      ADR2 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(14),
      ADR1 => input2Node2(14),
      ADR4 => Node2_ACT_omx_out_14_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q
    );
  Node2_ACT_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y124",
      INIT => X"FFFFFFCF00003000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_ACT_U8_sum(5),
      ADR5 => Node2_ACT_U2_cnt(5),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(5)
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1221 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y125",
      INIT => X"3000380003000800"
    )
    port map (
      ADR5 => Node2_ACT_U7_cnt(0),
      ADR1 => Node2_ACT_U7_cnt(1),
      ADR2 => Node2_ACT_U6_x_addr_1,
      ADR0 => Node2_ACT_U6_x_addr_2,
      ADR4 => Node2_ACT_U6_x_addr_3,
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22532,
      O => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122
    );
  Node2_ACT_U8_sum_9 : X_SFF
    generic map(
      LOC => "SLICE_X46Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_9_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q,
      O => Node2_ACT_U8_sum(9),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT201 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y125",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_acc_f_in(9),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_9_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q
    );
  Node2_ACT_U8_sum_8 : X_SFF
    generic map(
      LOC => "SLICE_X46Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_8_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q,
      O => Node2_ACT_U8_sum(8),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT191 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y125",
      INIT => X"FFEEFFCCFFAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node2_NL_acc_f_in(8),
      ADR1 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_8_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q
    );
  Node2_ACT_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y126",
      INIT => X"FFFAFFFF00500000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node2_ACT_U8_sum(3),
      ADR5 => Node2_ACT_U2_cnt(3),
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(3)
    );
  Node2_ACT_U8_sum_10 : X_SFF
    generic map(
      LOC => "SLICE_X46Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_10_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q,
      O => Node2_ACT_U8_sum(10),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y126",
      INIT => X"FFFCFCFCFFCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node2_NL_acc_f_in(10),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358,
      ADR4 => Node2_ACT_U8_a_19_b_19_add_0_OUT_10_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q
    );
  Node2_ACT_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y127",
      INIT => X"FFFCFFFF000C0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_ACT_U8_sum(11),
      ADR5 => Node2_ACT_U2_cnt(11),
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(11)
    );
  Node2_ACT_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y127",
      INIT => X"FFFA000AFFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_U8_sum(12),
      ADR4 => Node2_ACT_U2_cnt(12),
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(12)
    );
  Node2_ACT_U8_sum_13 : X_SFF
    generic map(
      LOC => "SLICE_X46Y129",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_13_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q,
      O => Node2_ACT_U8_sum(13),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT51 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y129",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_NL_acc_f_in(13),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR0 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_13_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B51 : X_LUT6
    generic map(
      LOC => "SLICE_X46Y135",
      INIT => X"AAAA514000005140"
    )
    port map (
      ADR0 => Node2_ACT_acc_f_reset0_0,
      ADR4 => Node2_ACT_acc_f_reset1,
      ADR1 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(13),
      ADR2 => input2Node2(13),
      ADR5 => Node2_ACT_omx_out_13_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q
    );
  Node2_ACT_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X48Y127",
      INIT => X"ABABA8A8EEFE2202"
    )
    port map (
      ADR4 => Node2_ACT_U8_sum(15),
      ADR0 => Node2_ACT_U5_cnt(15),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(15)
    );
  Node2_ACT_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X48Y128",
      INIT => X"FFFFFFAF000000A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_U8_sum(13),
      ADR5 => Node2_ACT_U2_cnt(13),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(13)
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B141 : X_LUT6
    generic map(
      LOC => "SLICE_X48Y133",
      INIT => X"8888888855500050"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR3 => Node2_ACT_f_sel(0),
      ADR2 => n3_n1_b(3),
      ADR4 => input2Node2(3),
      ADR1 => Node2_ACT_omx_out_3_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B191 : X_LUT6
    generic map(
      LOC => "SLICE_X48Y135",
      INIT => X"C0C0C0C00A0A0F00"
    )
    port map (
      ADR5 => Node2_ACT_acc_f_reset0_0,
      ADR2 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(8),
      ADR0 => input2Node2(8),
      ADR1 => Node2_ACT_omx_out_8_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B41 : X_LUT6
    generic map(
      LOC => "SLICE_X48Y136",
      INIT => X"9988989811001010"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR0 => Node2_ACT_acc_f_reset1,
      ADR4 => Node2_ACT_f_sel(0),
      ADR2 => n3_n1_b(12),
      ADR3 => input2Node2(12),
      ADR5 => Node2_ACT_omx_out_12_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q
    );
  Node2_ACT_state_FSM_FFd2_2 : X_FF
    generic map(
      LOC => "SLICE_X49Y122",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_2_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_2_IN,
      O => Node2_ACT_state_FSM_FFd2_2_22493,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y123",
      INIT => X"CCCFCCC0FFDC008C"
    )
    port map (
      ADR4 => Node2_ACT_U8_sum(3),
      ADR1 => Node2_ACT_U5_cnt(3),
      ADR3 => Node2_ACT_state_FSM_FFd2_2_22493,
      ADR0 => Node2_ACT_state_FSM_FFd4_2_22494,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(3)
    );
  Node2_ACT_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X49Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_IN,
      O => Node2_ACT_state_FSM_FFd4_19625,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y124",
      INIT => X"EF20EB28EE22EB28"
    )
    port map (
      ADR0 => Node2_ACT_U8_sum(5),
      ADR3 => Node2_ACT_U5_cnt(5),
      ADR2 => Node2_ACT_state_FSM_FFd2_2_22493,
      ADR5 => Node2_ACT_state_FSM_FFd4_2_22494,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(5)
    );
  Node2_ACT_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y124",
      INIT => X"F0F0E2E2B8AAB8B8"
    )
    port map (
      ADR0 => Node2_ACT_U8_sum(7),
      ADR2 => Node2_ACT_U5_cnt(7),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(7)
    );
  Node2_ACT_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y125",
      INIT => X"FFCBFFC934003600"
    )
    port map (
      ADR3 => Node2_ACT_U8_sum(10),
      ADR5 => Node2_ACT_U5_cnt(10),
      ADR2 => Node2_ACT_state_FSM_FFd2_19627,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR0 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(10)
    );
  Node2_ACT_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X49Y125",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_IN,
      O => Node2_ACT_state_FSM_FFd2_19627,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y125",
      INIT => X"FF00FC30F2D0F3C0"
    )
    port map (
      ADR2 => Node2_ACT_U8_sum(8),
      ADR3 => Node2_ACT_U5_cnt(8),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(8)
    );
  Node2_ACT_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y126",
      INIT => X"F0FDF020F3FCC030"
    )
    port map (
      ADR4 => Node2_ACT_U8_sum(13),
      ADR2 => Node2_ACT_U5_cnt(13),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(13)
    );
  Node2_ACT_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y126",
      INIT => X"FEBB0288FEAB02A8"
    )
    port map (
      ADR0 => Node2_ACT_U8_sum(12),
      ADR4 => Node2_ACT_U5_cnt(12),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR5 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(12)
    );
  Node2_ACT_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y127",
      INIT => X"CDEECDFEC844C804"
    )
    port map (
      ADR5 => Node2_ACT_U8_sum(17),
      ADR1 => Node2_ACT_U5_cnt(17),
      ADR0 => Node2_ACT_state_FSM_FFd2_19627,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(17)
    );
  Node2_ACT_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X49Y127",
      INIT => X"FEFE0202BBAB88A8"
    )
    port map (
      ADR0 => Node2_ACT_U8_sum(16),
      ADR4 => Node2_ACT_U5_cnt(16),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR3 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(16)
    );
  Node2_ACT_state_FSM_FFd1_2 : X_FF
    generic map(
      LOC => "SLICE_X51Y122",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_2_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_2_IN,
      O => Node2_ACT_state_FSM_FFd1_2_22498,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X51Y122",
      INIT => X"FEFE0202AFABA0A8"
    )
    port map (
      ADR0 => Node2_ACT_U8_sum(2),
      ADR4 => Node2_ACT_U5_cnt(2),
      ADR2 => Node2_ACT_state_FSM_FFd2_1_22496,
      ADR1 => Node2_ACT_state_FSM_FFd1_2_22498,
      ADR3 => Node2_ACT_state_FSM_FFd4_1_22497,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(2)
    );
  Node2_ACT_state_FSM_FFd2_1 : X_FF
    generic map(
      LOC => "SLICE_X51Y122",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_1_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_1_IN,
      O => Node2_ACT_state_FSM_FFd2_1_22496,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X51Y122",
      INIT => X"F1F1E0E0FAFE5010"
    )
    port map (
      ADR4 => Node2_ACT_U8_sum(0),
      ADR2 => Node2_ACT_U5_cnt(0),
      ADR3 => Node2_ACT_state_FSM_FFd4_1_22497,
      ADR0 => Node2_ACT_state_FSM_FFd2_1_22496,
      ADR1 => Node2_ACT_state_FSM_FFd1_2_22498,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(0)
    );
  Node2_ACT_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X51Y123",
      INIT => X"FFFFFFAF000000A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_U8_sum(0),
      ADR5 => Node2_ACT_U2_cnt(0),
      ADR2 => Node2_ACT_state_FSM_FFd1_2_22498,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(0)
    );
  Node2_ACT_state_FSM_FFd4_1 : X_FF
    generic map(
      LOC => "SLICE_X51Y123",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_1_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_1_IN,
      O => Node2_ACT_state_FSM_FFd4_1_22497,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_state_FSM_FFd4_2 : X_FF
    generic map(
      LOC => "SLICE_X51Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_2_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_2_IN,
      O => Node2_ACT_state_FSM_FFd4_2_22494,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X51Y124",
      INIT => X"F0F0F0CCCCE4CCF0"
    )
    port map (
      ADR1 => Node2_ACT_U8_sum(4),
      ADR2 => Node2_ACT_U5_cnt(4),
      ADR3 => Node2_ACT_state_FSM_FFd2_2_22493,
      ADR0 => Node2_ACT_state_FSM_FFd4_2_22494,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(4)
    );
  Node2_ACT_state_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X51Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_1_CLK,
      I => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_1_IN,
      O => Node2_ACT_state_FSM_FFd1_1_22500,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node2_ACT_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X51Y124",
      INIT => X"F0B8E2B8F0AAE2B8"
    )
    port map (
      ADR0 => Node2_ACT_U8_sum(6),
      ADR2 => Node2_ACT_U5_cnt(6),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR5 => Node2_ACT_state_FSM_FFd4_19625,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(6)
    );
  Node2_ACT_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X51Y125",
      INIT => X"CCE4CCF0D8E4D8E4"
    )
    port map (
      ADR2 => Node2_ACT_U8_sum(9),
      ADR1 => Node2_ACT_U5_cnt(9),
      ADR0 => Node2_ACT_state_FSM_FFd2_19627,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(9)
    );
  Node2_ACT_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X51Y127",
      INIT => X"CEC4CFC0DE84DE84"
    )
    port map (
      ADR3 => Node2_ACT_U8_sum(18),
      ADR1 => Node2_ACT_U5_cnt(18),
      ADR0 => Node2_ACT_state_FSM_FFd2_19627,
      ADR4 => Node2_ACT_state_FSM_FFd4_19625,
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(18)
    );
  Node2_ACT_U8_sum_2 : X_SFF
    generic map(
      LOC => "SLICE_X50Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_2_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q,
      O => Node2_ACT_U8_sum(2),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y122",
      INIT => X"FFFAFFAAFFF0FF00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_NL_acc_f_in(2),
      ADR5 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22419,
      ADR0 => Node2_ACT_U8_a_19_b_19_add_0_OUT_2_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q
    );
  Node2_ACT_U6_Mmux_coeff11 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y122",
      INIT => X"0C3C05360C3C0033"
    )
    port map (
      ADR1 => Node2_ACT_U7_cnt(1),
      ADR2 => Node2_ACT_U6_x_addr_0,
      ADR4 => Node2_ACT_U6_x_addr_1,
      ADR0 => Node2_ACT_U6_x_addr_3,
      ADR5 => Node2_ACT_U6_x_addr_2,
      ADR3 => Node2_ACT_U7_cnt(0),
      O => Node2_ACT_in1_0_Q
    );
  Node2_ACT_U8_sum_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_0_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q,
      O => Node2_ACT_U8_sum(0),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y122",
      INIT => X"FFFFFE3E0000C202"
    )
    port map (
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_0_0,
      ADR2 => N18_0,
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_in1_0_Q,
      ADR3 => Node2_NL_acc_f_in(0),
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q
    );
  Node2_ACT_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y123",
      INIT => X"F0F0F3C0FF00F4B0"
    )
    port map (
      ADR3 => Node2_ACT_U8_sum(1),
      ADR2 => Node2_ACT_U5_cnt(1),
      ADR4 => Node2_ACT_state_FSM_FFd2_1_22496,
      ADR0 => Node2_ACT_state_FSM_FFd4_1_22497,
      ADR1 => Node2_ACT_state_FSM_FFd1_2_22498,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(1)
    );
  Node2_ACT_U8_sum_6 : X_SFF
    generic map(
      LOC => "SLICE_X50Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_6_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q,
      O => Node2_ACT_U8_sum(6),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT171 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y124",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node2_NL_acc_f_in(6),
      ADR3 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22358,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_6_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q
    );
  Node2_ACT_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y125",
      INIT => X"FFF20D00FFC33C00"
    )
    port map (
      ADR3 => Node2_ACT_U8_sum(14),
      ADR4 => Node2_ACT_U5_cnt(14),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(14)
    );
  Node2_ACT_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y125",
      INIT => X"FFFA000AFFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_ACT_U8_sum(4),
      ADR4 => Node2_ACT_U2_cnt(4),
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(4)
    );
  Node2_ACT_U8_sum_4 : X_SFF
    generic map(
      LOC => "SLICE_X50Y125",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node2_ACT_U8_sum_4_CLK,
      I => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q,
      O => Node2_ACT_U8_sum(4),
      SRST => Node2_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT15 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y125",
      INIT => X"FAF0FEFCAA00EECC"
    )
    port map (
      ADR3 => Node2_NL_acc_f_in(4),
      ADR2 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR0 => Node2_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR4 => Node2_ACT_U6_x_addr_0,
      ADR1 => N14,
      ADR5 => Node2_ACT_U8_a_19_b_19_add_0_OUT_4_0,
      O => Node2_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q
    );
  Node2_ACT_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y125",
      INIT => X"CCCCFD08CFC0FC0C"
    )
    port map (
      ADR3 => Node2_ACT_U8_sum(11),
      ADR1 => Node2_ACT_U5_cnt(11),
      ADR2 => Node2_ACT_state_FSM_FFd2_19627,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(11)
    );
  Node2_ACT_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X50Y126",
      INIT => X"FFFFFFAF00500000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node2_ACT_U8_sum(2),
      ADR5 => Node2_ACT_U2_cnt(2),
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(2)
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B14_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X53Y114",
      INIT => X"707A757F303F303F"
    )
    port map (
      ADR1 => Node2_ACT_acc_b_in(3),
      ADR3 => Node1_ACT_acc_b_in(3),
      ADR4 => Node3_ACT_acc_b_in(3),
      ADR0 => Node4_U9_d(2),
      ADR5 => n3_nfr(0),
      ADR2 => Node4_f_sel(0),
      O => N38
    );
  Node2_ACT_mult_in_1_Node2_ACT_mult_in_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_acc_f_reset0,
      O => Node2_ACT_acc_f_reset0_0
    );
  Node2_ACT_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X53Y124",
      INIT => X"FFFFFFCF00300000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node2_ACT_U8_sum(1),
      ADR5 => Node2_ACT_U2_cnt(1),
      ADR2 => Node2_ACT_state_FSM_FFd1_1_22500,
      ADR1 => Node2_ACT_state_FSM_FFd4_2_22494,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_in(1)
    );
  Node2_ACT_Mmux_acc_f_reset0121 : X_LUT6
    generic map(
      LOC => "SLICE_X53Y124",
      INIT => X"7700445577004455"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_ACT_state_FSM_FFd2_19627,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      ADR5 => '1',
      O => Node2_ACT_mult_reset
    );
  Node2_ACT_Mmux_acc_f_reset011 : X_LUT5
    generic map(
      LOC => "SLICE_X53Y124",
      INIT => X"77005511"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node2_ACT_state_FSM_FFd2_19627,
      ADR1 => Node2_ACT_state_FSM_FFd4_19625,
      ADR0 => Node2_ACT_state_FSM_FFd3_19626,
      ADR4 => Node2_ACT_state_FSM_FFd1_19624,
      O => Node2_ACT_acc_f_reset0
    );
  Node2_ACT_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X53Y127",
      INIT => X"AAEFAA20BBEE8822"
    )
    port map (
      ADR4 => Node2_ACT_U8_sum(19),
      ADR0 => Node2_ACT_U5_cnt(19),
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR5 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_mult_w_in(19)
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y133",
      INIT => X"CCCC000023202320"
    )
    port map (
      ADR1 => Node2_ACT_acc_f_reset0_0,
      ADR5 => Node2_ACT_acc_f_reset1,
      ADR2 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(0),
      ADR0 => input2Node2(0),
      ADR4 => Node2_ACT_omx_out_0_0,
      O => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q
    );
  N124_N124_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N130,
      O => N130_0
    );
  N124_N124_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N144,
      O => N144_0
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y137",
      INIT => X"00AA55FF00AA55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Node2_ACT_f_sel(0),
      ADR4 => n3_n1_b(17),
      ADR3 => input2Node2(17),
      ADR5 => '1',
      O => N124
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y137",
      INIT => X"1B1B1B1B"
    )
    port map (
      ADR1 => n3_n1_b(16),
      ADR2 => input2Node2(16),
      ADR0 => Node2_ACT_f_sel(0),
      ADR3 => '1',
      ADR4 => '1',
      O => N130
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X52Y137",
      INIT => X"555500FF555500FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => Node2_ACT_f_sel(0),
      ADR3 => n3_n1_b(15),
      ADR0 => input2Node2(15),
      ADR5 => '1',
      O => N136
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X52Y137",
      INIT => X"0F0F3333"
    )
    port map (
      ADR1 => n3_n1_b(19),
      ADR2 => input2Node2(19),
      ADR4 => Node2_ACT_f_sel(0),
      ADR3 => '1',
      ADR0 => '1',
      O => N144
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B13_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X54Y115",
      INIT => X"22FF22FF0D0D2F2F"
    )
    port map (
      ADR3 => Node2_ACT_acc_b_in(2),
      ADR2 => Node1_ACT_acc_b_in(2),
      ADR4 => Node3_ACT_acc_b_in(2),
      ADR1 => Node4_U9_d(2),
      ADR0 => n3_nfr(0),
      ADR5 => Node4_f_sel(0),
      O => N40
    );
  Node2_ACT_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X54Y119",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node2_ACT_U9_res_d_CLK,
      I => Node2_ACT_U9_pre_res_forward_AND_20_o,
      O => Node2_ACT_U9_res_d_22384,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X54Y119",
      INIT => X"8088C0CC8088C0CC"
    )
    port map (
      ADR5 => '1',
      ADR1 => CU_f_19574,
      ADR2 => Node2_ACT_U9_d(1),
      ADR3 => IL1_U12_p1_r_19830,
      ADR0 => Node2_ACT_U9_d(0),
      ADR4 => IL1_U12_p0_r_19575,
      O => Node2_ACT_U9_pre_res_forward_AND_20_o
    );
  Node2_ACT_U1_ready_Node2_ACT_U1_ready_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_n0042_inv,
      O => Node2_ACT_U2_n0042_inv_0
    );
  Node2_ACT_state_FSM_FFd4_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X54Y125",
      INIT => X"FFFFFF55AAAAFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_U1_ready_22581,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      ADR4 => Node2_ACT_state_FSM_FFd2_19627,
      O => Node2_ACT_state_FSM_FFd4_In1_22582
    );
  Node2_ACT_state_FSM_FFd4_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X54Y125",
      INIT => X"2F2F20200F5F0050"
    )
    port map (
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR5 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_U9_res_d_22384,
      ADR1 => CU_f_19574,
      ADR4 => Node2_ACT_state_FSM_FFd4_In1_22582,
      O => Node2_ACT_state_FSM_FFd4_In
    );
  Node2_ACT_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X54Y125",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_ACT_U1_ready_CLK,
      I => Node2_ACT_mult_enable,
      O => Node2_ACT_U1_ready_22581,
      RST => GND,
      SET => GND
    );
  Node2_ACT_Mmux_mult_enable11 : X_LUT6
    generic map(
      LOC => "SLICE_X54Y125",
      INIT => X"5510551055105510"
    )
    port map (
      ADR4 => '1',
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      ADR5 => '1',
      O => Node2_ACT_mult_enable
    );
  Node2_ACT_U2_n0042_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X54Y125",
      INIT => X"FFFF40ED"
    )
    port map (
      ADR4 => Node2_ACT_sel_fwd_en_accf,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_state_FSM_FFd2_19627,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR3 => Node2_ACT_state_FSM_FFd3_19626,
      O => Node2_ACT_U2_n0042_inv
    );
  Node2_ACT_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X54Y125",
      INIT => X"50F0505000F00000"
    )
    port map (
      ADR1 => '1',
      ADR2 => CU_f_19574,
      ADR0 => Node2_ACT_U9_d(0),
      ADR5 => n0046(0),
      ADR3 => Node2_ACT_U9_d(1),
      ADR4 => input2_fwd_req(1),
      O => Node2_ACT_sel_fwd_en_accf
    );
  Node4_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y115",
      INIT => X"EAAAEAAAEAAAC000"
    )
    port map (
      ADR0 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_U9_res_d_19829,
      ADR5 => Node4_state_FSM_FFd1_19656,
      ADR3 => CU_b_19587,
      ADR1 => Node4_U10_res_d_22377,
      ADR2 => Node4_state_FSM_FFd2_19654,
      O => Node4_state_FSM_FFd3_In1_19676
    );
  Node4_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X55Y118",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node4_U10_res_d_CLK,
      I => Node4_U10_pre_res_forward_AND_20_o,
      O => Node4_U10_res_d_22377,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y118",
      INIT => X"AAAA0A0AAAAA0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => CU_b_19587,
      ADR2 => Node4_U12_p0_r_22341,
      ADR4 => Node4_U10_d(0),
      O => Node4_U10_pre_res_forward_AND_20_o
    );
  Node2_NL_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y119",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_U5_cnt(0),
      ADR4 => Node2_NL_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(0)
    );
  Node2_ACT_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y125",
      INIT => X"FFE0E0E0E0E0E0E0"
    )
    port map (
      ADR2 => Node2_ACT_state_FSM_FFd4_19625,
      ADR1 => Node2_ACT_U9_res_d_22384,
      ADR0 => Node2_ACT_state_FSM_FFd1_19624,
      ADR4 => CU_b_19587,
      ADR3 => Node2_ACT_U10_res_d_19605,
      ADR5 => Node2_ACT_state_FSM_FFd2_19627,
      O => Node2_ACT_state_FSM_FFd3_In1_19743
    );
  Node2_NL_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y125",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(19),
      ADR2 => Node2_NL_U2_cnt(19),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(19)
    );
  Node2_NL_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y125",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_NL_U5_cnt(18),
      ADR3 => Node2_NL_U2_cnt(18),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(18)
    );
  Node3_WL_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y128",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node3_WL_U5_cnt(3),
      ADR2 => Node3_WL_U2_cnt(3),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(3)
    );
  Node3_WL_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X55Y130",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_U4_weight_reg(6),
      ADR2 => Node3_WL_U2_cnt(6),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_WL_mult_w_in(6)
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B18_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y112",
      INIT => X"35353535F0FF3535"
    )
    port map (
      ADR1 => Node2_ACT_acc_b_in(7),
      ADR0 => Node1_ACT_acc_b_in(7),
      ADR3 => Node3_ACT_acc_b_in(7),
      ADR5 => Node4_U9_d(2),
      ADR4 => n3_nfr(0),
      ADR2 => Node4_f_sel(0),
      O => N30
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B20_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y112",
      INIT => X"2A3B0A0A6E7F5F5F"
    )
    port map (
      ADR2 => Node2_ACT_acc_b_in(9),
      ADR5 => Node1_ACT_acc_b_in(9),
      ADR3 => Node3_ACT_acc_b_in(9),
      ADR1 => Node4_U9_d(2),
      ADR4 => n3_nfr(0),
      ADR0 => Node4_f_sel(0),
      O => N26
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B15_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y114",
      INIT => X"53535353F0FF5353"
    )
    port map (
      ADR0 => Node2_ACT_acc_b_in(4),
      ADR1 => Node1_ACT_acc_b_in(4),
      ADR3 => Node3_ACT_acc_b_in(4),
      ADR5 => Node4_U9_d(2),
      ADR4 => n3_nfr(0),
      ADR2 => Node4_f_sel(0),
      O => N36
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y115",
      INIT => X"2A6E3B7F0A5F0A5F"
    )
    port map (
      ADR1 => Node4_U9_d(2),
      ADR5 => n3_nfr(0),
      ADR4 => Node3_ACT_acc_b_in(19),
      ADR0 => Node4_f_sel(0),
      ADR3 => Node1_ACT_acc_b_in(19),
      ADR2 => Node2_ACT_acc_b_in(19),
      O => N44
    );
  Node4_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X57Y119",
      INIT => '0'
    )
    port map (
      CE => Node4_U10_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node4_U10_d_0_CLK,
      I => '1',
      O => Node4_U10_d(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y119",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_NL_U5_cnt(1),
      ADR3 => Node2_NL_U2_cnt(1),
      ADR5 => CU_b_1_22471,
      O => Node2_NL_mult_in(1)
    );
  Node2_NL_mult_w_in_14_Node2_NL_mult_w_in_14_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000006b,
      O => Node2_NL_U1_U1_blk00000001_sig0000006b_0
    );
  Node2_NL_mult_w_in_14_Node2_NL_mult_w_in_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U1_U1_blk00000001_sig0000006a,
      O => Node2_NL_U1_U1_blk00000001_sig0000006a_0
    );
  Node2_NL_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y125",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(14),
      ADR2 => Node2_NL_U2_cnt(14),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(14)
    );
  Node2_NL_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y125"
    )
    port map (
      CI => Node2_NL_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node2_NL_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node2_NL_U1_U1_blk00000001_sig0000006b,
      O(0) => Node2_NL_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node2_NL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node2_NL_U1_U1_blk00000001_sig0000006c,
      S(0) => Node2_NL_U1_U1_blk00000001_sig0000006d
    );
  Node2_NL_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X57Y125",
      INIT => X"5050A0A05050A0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_mult_w_in(19),
      ADR0 => Node2_NL_mult_in(1),
      ADR4 => Node2_NL_mult_in(0),
      O => Node2_NL_U1_U1_blk00000001_sig0000006c
    );
  Node2_NL_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y125",
      INIT => X"00F0F00000F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_mult_w_in(19),
      ADR3 => Node2_NL_mult_in(1),
      ADR4 => Node2_NL_mult_in(0),
      ADR5 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig0000006d
    );
  Node2_NL_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X57Y125",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_mult_w_in(19),
      ADR3 => Node2_NL_mult_in(1),
      ADR4 => '1',
      O => Node2_NL_U1_U1_blk00000001_sig00000096
    );
  Node2_NL_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y126",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node2_NL_U5_cnt(8),
      ADR2 => Node2_NL_U2_cnt(8),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(8)
    );
  Node2_NL_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y126",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_NL_U5_cnt(19),
      ADR3 => Node2_NL_U2_cnt(19),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(19)
    );
  Node3_WL_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y127",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(1),
      ADR3 => Node3_WL_U2_cnt(1),
      ADR4 => CU_b_1_22471,
      O => Node3_WL_mult_in(1)
    );
  Node2_WL_mult_w_in_14_Node2_WL_mult_w_in_14_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000006b,
      O => Node3_WL_U1_U1_blk00000001_sig0000006b_0
    );
  Node2_WL_mult_w_in_14_Node2_WL_mult_w_in_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U1_U1_blk00000001_sig0000006a,
      O => Node3_WL_U1_U1_blk00000001_sig0000006a_0
    );
  Node2_WL_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(14),
      ADR3 => Node2_WL_U2_cnt(14),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(14)
    );
  Node3_WL_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y133"
    )
    port map (
      CI => Node3_WL_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node3_WL_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node3_WL_U1_U1_blk00000001_sig0000006b,
      O(0) => Node3_WL_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node3_WL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node3_WL_U1_U1_blk00000001_sig0000006c,
      S(0) => Node3_WL_U1_U1_blk00000001_sig0000006d
    );
  Node2_WL_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y133",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(17),
      ADR2 => Node2_WL_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(17)
    );
  Node3_WL_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X57Y133",
      INIT => X"0F00F0000F00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => Node3_WL_mult_w_in(19),
      ADR2 => Node3_WL_mult_in(1),
      ADR4 => Node3_WL_mult_in(0),
      O => Node3_WL_U1_U1_blk00000001_sig0000006c
    );
  Node3_WL_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y133",
      INIT => X"0F00F0000F00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_mult_w_in(19),
      ADR4 => Node3_WL_mult_in(1),
      ADR2 => Node3_WL_mult_in(0),
      ADR5 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig0000006d
    );
  Node3_WL_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X57Y133",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_mult_w_in(19),
      ADR4 => Node3_WL_mult_in(1),
      ADR2 => '1',
      O => Node3_WL_U1_U1_blk00000001_sig00000096
    );
  Node2_WL_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y134",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(1),
      ADR3 => Node2_WL_U2_cnt(1),
      ADR5 => CU_b_1_22471,
      O => Node2_WL_mult_in(1)
    );
  Node2_WL_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y134",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(10),
      ADR2 => Node2_WL_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(10)
    );
  Node2_WL_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y134",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(4),
      ADR3 => Node2_WL_U2_cnt(4),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node2_WL_mult_w_in(4)
    );
  IL2_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y134",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U5_cnt(19),
      ADR5 => IL2_U2_cnt(19),
      ADR4 => CU_b_19587,
      O => IL2_mult_in(19)
    );
  Node3_EL_mult_in_17_Node3_EL_mult_in_17_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000006b,
      O => IL2_U1_U1_blk00000001_sig0000006b_0
    );
  Node3_EL_mult_in_17_Node3_EL_mult_in_17_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U1_U1_blk00000001_sig0000006a,
      O => IL2_U1_U1_blk00000001_sig0000006a_0
    );
  Node3_EL_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y140",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(17),
      ADR4 => Node3_EL_U2_cnt(17),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(17)
    );
  IL2_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X57Y140"
    )
    port map (
      CI => IL2_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_IL2_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_IL2_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_IL2_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_IL2_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_IL2_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_IL2_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_IL2_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => IL2_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_IL2_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_IL2_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => IL2_U1_U1_blk00000001_sig0000006b,
      O(0) => IL2_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_IL2_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_IL2_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => IL2_U1_U1_blk00000001_sig0000006c,
      S(0) => IL2_U1_U1_blk00000001_sig0000006d
    );
  IL2_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X57Y140",
      INIT => X"00FFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IL2_mult_w_in(19),
      ADR4 => IL2_mult_in(1),
      ADR3 => IL2_mult_in(0),
      O => IL2_U1_U1_blk00000001_sig0000006c
    );
  IL2_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y140",
      INIT => X"0FF000000FF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => IL2_mult_w_in(19),
      ADR3 => IL2_mult_in(1),
      ADR2 => IL2_mult_in(0),
      ADR5 => '1',
      O => IL2_U1_U1_blk00000001_sig0000006d
    );
  IL2_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X57Y140",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => IL2_mult_w_in(19),
      ADR3 => IL2_mult_in(1),
      ADR2 => '1',
      O => IL2_U1_U1_blk00000001_sig00000096
    );
  Node3_EL_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y141",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(18),
      ADR4 => Node3_EL_U2_cnt(18),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(18)
    );
  IL2_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y141",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(14),
      ADR5 => IL2_U2_cnt(14),
      ADR4 => CU_b_19587,
      O => IL2_mult_in(14)
    );
  Node3_EL_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y142",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(13),
      ADR4 => Node3_EL_U2_cnt(13),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(13)
    );
  Node3_EL_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X57Y142",
      INIT => X"F0F0F0F0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_EL_U5_cnt(16),
      ADR4 => Node3_EL_U2_cnt(16),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(16)
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B19_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y112",
      INIT => X"20653075AAEFBAFF"
    )
    port map (
      ADR5 => Node2_ACT_acc_b_in(8),
      ADR3 => Node1_ACT_acc_b_in(8),
      ADR4 => Node3_ACT_acc_b_in(8),
      ADR1 => Node4_U9_d(2),
      ADR2 => n3_nfr(0),
      ADR0 => Node4_f_sel(0),
      O => N28
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B17_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y112",
      INIT => X"11A111F1BBABBBFB"
    )
    port map (
      ADR5 => Node2_ACT_acc_b_in(6),
      ADR1 => Node1_ACT_acc_b_in(6),
      ADR4 => Node3_ACT_acc_b_in(6),
      ADR3 => Node4_U9_d(2),
      ADR2 => n3_nfr(0),
      ADR0 => Node4_f_sel(0),
      O => N32
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y113",
      INIT => X"05BB0505AFBBAFAF"
    )
    port map (
      ADR5 => Node2_ACT_acc_b_in(11),
      ADR2 => Node1_ACT_acc_b_in(11),
      ADR1 => Node3_ACT_acc_b_in(11),
      ADR3 => Node4_U9_d(2),
      ADR4 => n3_nfr(0),
      ADR0 => Node4_f_sel(0),
      O => N60
    );
  Node4_U9_res_d_Node4_U9_res_d_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N64_pack_7,
      O => N64
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y115",
      INIT => X"301030DFFF10FFDF"
    )
    port map (
      ADR5 => Node2_ACT_acc_b_in(5),
      ADR4 => Node1_ACT_acc_b_in(5),
      ADR0 => Node3_ACT_acc_b_in(5),
      ADR1 => Node4_U9_d(2),
      ADR2 => n3_nfr(0),
      ADR3 => Node4_f_sel(0),
      O => N34
    );
  Node4_U9_nqr_3_nqr_2_OR_27_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y115",
      INIT => X"4455000044550000"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node4_U9_d(1),
      ADR1 => Node4_U9_d(2),
      ADR4 => n2_nfr(0),
      ADR3 => n3_nfr(0),
      ADR5 => '1',
      O => Node4_f_sel(0)
    );
  Node4_U9_pre_res_forward_AND_20_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y115",
      INIT => X"50505050"
    )
    port map (
      ADR2 => IL1_U12_p1_r_19830,
      ADR0 => Node4_U9_d(1),
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => N64_pack_7
    );
  Node4_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X56Y115",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node4_U9_res_d_CLK,
      I => Node4_U9_pre_res_forward_AND_20_o_14680,
      O => Node4_U9_res_d_19829,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U9_pre_res_forward_AND_20_o : X_LUT6
    generic map(
      LOC => "SLICE_X56Y115",
      INIT => X"0000AA2200000A02"
    )
    port map (
      ADR0 => CU_f_19574,
      ADR4 => N64,
      ADR1 => IL1_U12_p0_r_19575,
      ADR5 => Node4_U9_d(2),
      ADR2 => Node3_ACT_U11_p2_r_19828,
      ADR3 => Node4_U9_d(0),
      O => Node4_U9_pre_res_forward_AND_20_o_14680
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y115",
      INIT => X"5F5F5555303F3333"
    )
    port map (
      ADR0 => Node2_ACT_acc_b_in(1),
      ADR1 => Node1_ACT_acc_b_in(1),
      ADR3 => Node3_ACT_acc_b_in(1),
      ADR2 => Node4_U9_d(2),
      ADR4 => n3_nfr(0),
      ADR5 => Node4_f_sel(0),
      O => N42
    );
  ERROR_err_valid : X_SFF
    generic map(
      LOC => "SLICE_X56Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ERROR_err_valid_CLK,
      I => n0047(0),
      O => ERROR_err_valid_19689,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y118",
      INIT => X"BABAAAAAAAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR2 => Node4_U12_p0_r_22341,
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR5 => Node4_state_FSM_FFd2_19654,
      ADR4 => CU_f_19574,
      ADR0 => CU_bcast_19688,
      O => n0047(0)
    );
  Node4_acc_b_en_Node4_acc_b_en_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U10_clr_e_AND_33_o,
      O => Node4_U10_clr_e_AND_33_o_0
    );
  Node4_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y119",
      INIT => X"0000A0A00000A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => CU_b_19587,
      ADR4 => Node4_U10_d(0),
      ADR2 => ERROR_err_valid_19689,
      ADR5 => '1',
      O => Node4_acc_b_en
    );
  Node4_U10_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X56Y119",
      INIT => X"00002020"
    )
    port map (
      ADR3 => '1',
      ADR1 => reset_IBUF_19597,
      ADR0 => CU_b_19587,
      ADR4 => Node4_U10_d(0),
      ADR2 => ERROR_err_valid_19689,
      O => Node4_U10_clr_e_AND_33_o
    );
  Node2_NL_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y120",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(5),
      ADR2 => Node2_NL_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(5)
    );
  Node2_NL_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y120",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(1),
      ADR2 => Node2_NL_U2_cnt(1),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node2_NL_mult_w_in(1)
    );
  Node2_NL_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y120",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(8),
      ADR2 => Node2_NL_U2_cnt(8),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(8)
    );
  Node2_NL_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y120",
      INIT => X"FFFFCCCC0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => Node2_NL_U5_cnt(3),
      ADR1 => Node2_NL_U2_cnt(3),
      ADR4 => CU_b_19587,
      O => Node2_NL_mult_in(3)
    );
  Node2_NL_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y121",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(13),
      ADR3 => Node2_NL_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(13)
    );
  Node2_NL_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y121",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(0),
      ADR3 => Node2_NL_U2_cnt(0),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node2_NL_mult_w_in(0)
    );
  Node2_NL_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y121",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(6),
      ADR2 => Node2_NL_U2_cnt(6),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(6)
    );
  Node3_WL_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y127",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(4),
      ADR3 => Node3_WL_U2_cnt(4),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_1_22453,
      O => Node3_WL_mult_w_in(4)
    );
  Node3_WL_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y128",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(3),
      ADR3 => Node3_WL_U2_cnt(3),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_1_22453,
      O => Node3_WL_mult_w_in(3)
    );
  Node3_WL_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y128",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(0),
      ADR3 => Node3_WL_U2_cnt(0),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node3_WL_mult_w_in(0)
    );
  Node3_WL_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y129",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(1),
      ADR3 => Node3_WL_U2_cnt(1),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node3_WL_mult_w_in(1)
    );
  Node3_WL_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y129",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_WL_U5_cnt(0),
      ADR2 => Node3_WL_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => Node3_WL_mult_in(0)
    );
  Node3_WL_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y130",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(6),
      ADR3 => Node3_WL_U2_cnt(6),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(6)
    );
  Node3_WL_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y130",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(2),
      ADR3 => Node3_WL_U2_cnt(2),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(2)
    );
  Node3_WL_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y130",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_WL_U5_cnt(4),
      ADR2 => Node3_WL_U2_cnt(4),
      ADR5 => CU_b_19587,
      O => Node3_WL_mult_in(4)
    );
  Node3_WL_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y130",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(2),
      ADR3 => Node3_WL_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node3_WL_mult_w_in(2)
    );
  Node3_WL_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y131",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(13),
      ADR3 => Node3_WL_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(13)
    );
  Node3_WL_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y131",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(13),
      ADR3 => Node3_WL_U2_cnt(13),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(13)
    );
  Node3_WL_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y131",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(7),
      ADR3 => Node3_WL_U2_cnt(7),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(7)
    );
  Node3_WL_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y132",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(16),
      ADR3 => Node3_WL_U2_cnt(16),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(16)
    );
  Node3_WL_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y132",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_U4_weight_reg(18),
      ADR2 => Node3_WL_U2_cnt(18),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(18)
    );
  Node2_WL_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y132",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(3),
      ADR3 => Node2_WL_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node2_WL_mult_w_in(3)
    );
  Node3_WL_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y132",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(8),
      ADR3 => Node3_WL_U2_cnt(8),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_WL_mult_w_in(8)
    );
  Node3_EL_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y139",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(2),
      ADR4 => Node3_EL_U2_cnt(2),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(2)
    );
  IL2_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y139",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(16),
      ADR4 => IL2_U2_cnt(16),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(16)
    );
  IL2_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y139",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(15),
      ADR4 => IL2_U2_cnt(15),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(15)
    );
  Node3_EL_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y140",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(7),
      ADR4 => Node3_EL_U2_cnt(7),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(7)
    );
  Node3_EL_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y140",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(19),
      ADR4 => Node3_EL_U2_cnt(19),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(19)
    );
  Node3_EL_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y141",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(10),
      ADR4 => Node3_EL_U2_cnt(10),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(10)
    );
  Node3_EL_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X56Y141",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_EL_U5_cnt(14),
      ADR3 => Node3_EL_U2_cnt(14),
      ADR4 => CU_b_19587,
      O => Node3_EL_mult_in(14)
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y114",
      INIT => X"0033FF33AA1BFF1B"
    )
    port map (
      ADR4 => Node2_ACT_acc_b_in(10),
      ADR1 => Node1_ACT_acc_b_in(10),
      ADR2 => Node3_ACT_acc_b_in(10),
      ADR5 => Node4_U9_d(2),
      ADR0 => n3_nfr(0),
      ADR3 => Node4_f_sel(0),
      O => N62
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y114",
      INIT => X"3F3F0F0F11DD00FF"
    )
    port map (
      ADR2 => Node2_ACT_acc_b_in(12),
      ADR3 => Node1_ACT_acc_b_in(12),
      ADR0 => Node3_ACT_acc_b_in(12),
      ADR1 => Node4_U9_d(2),
      ADR4 => n3_nfr(0),
      ADR5 => Node4_f_sel(0),
      O => N58
    );
  Node4_U9_e1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y118",
      INIT => X"0000AFAA0000AAAA"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node4_U9_d(0),
      ADR5 => IL1_U12_p0_r_19575,
      ADR2 => IL1_delay_foward_19572,
      ADR3 => Node1_NL_U1_ready_19678,
      ADR0 => CU_bcast_19688,
      O => N150
    );
  Node2_ACT_U10_clr_e_AND_33_o_Node2_ACT_U10_clr_e_AND_33_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U9_clr_e_AND_33_o,
      O => Node4_U9_clr_e_AND_33_o_0
    );
  Node2_ACT_U10_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y119",
      INIT => X"3030303030303030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => reset_IBUF_19597,
      ADR2 => Node2_ACT_acc_b_en,
      ADR5 => '1',
      O => Node2_ACT_U10_clr_e_AND_33_o
    );
  Node4_U9_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y119",
      INIT => X"22222222"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Node4_sel_fwd_en_accf,
      ADR1 => reset_IBUF_19597,
      ADR4 => '1',
      O => Node4_U9_clr_e_AND_33_o
    );
  Node2_ACT_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y119",
      INIT => X"0E000C000C000C00"
    )
    port map (
      ADR3 => CU_b_19587,
      ADR2 => Node2_ACT_U10_d(0),
      ADR5 => IL1_U12_p0_r_19575,
      ADR0 => Node2_NL_U10_res_d_0,
      ADR4 => Node2_NL_U1_ready_19831,
      ADR1 => CU_bcast_19688,
      O => Node2_ACT_acc_b_en
    );
  Node4_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y119",
      INIT => X"A0A8AAAAA0A8A0A8"
    )
    port map (
      ADR0 => CU_f_19574,
      ADR3 => Node4_U9_d(2),
      ADR1 => n3_nfr(0),
      ADR4 => Node4_U9_d(1),
      ADR5 => n2_nfr(0),
      ADR2 => N150,
      O => Node4_sel_fwd_en_accf
    );
  Node2_NL_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y120",
      INIT => X"E2E2E2E2E2E2E2E2"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(5),
      ADR0 => Node2_NL_U2_cnt(5),
      ADR1 => CU_b_19587,
      O => Node2_NL_mult_in(5)
    );
  Node2_NL_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y120",
      INIT => X"FFFF0000FFFFA000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node2_NL_U1_ready_19831,
      ADR5 => IL1_delay_foward_19572,
      ADR3 => IL1_U12_p0_r_19575,
      ADR4 => CU_bcast_19688,
      ADR2 => CU_f_19574,
      O => n2_nfr(0)
    );
  Node2_WL_U1_ready_Node2_WL_U1_ready_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_mult_enable_pack_4,
      O => Node2_NL_mult_enable
    );
  Node2_NL_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y121",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(4),
      ADR3 => Node2_NL_U2_cnt(4),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node2_NL_mult_w_in(4)
    );
  Node2_NL_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y121",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(3),
      ADR3 => Node2_NL_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node2_NL_mult_w_in(3)
    );
  Node2_WL_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X59Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_WL_U1_ready_CLK,
      I => Node2_WL_mult_enable,
      O => Node2_WL_U1_ready_19837,
      RST => GND,
      SET => GND
    );
  Node2_WL_mult_enable1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y121",
      INIT => X"FFFFFFAAFFFFFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U9_res_d_0,
      ADR0 => IL1_update_reg_0,
      ADR4 => Node2_WL_U10_res_d_19836,
      ADR5 => '1',
      O => Node2_WL_mult_enable
    );
  Node2_NL_mult_enable1 : X_LUT5
    generic map(
      LOC => "SLICE_X59Y121",
      INIT => X"FEFEFEFE"
    )
    port map (
      ADR2 => Node2_NL_U9_res_d_19584,
      ADR1 => Node2_NL_U10_res_d_0,
      ADR3 => '1',
      ADR0 => IL1_update_reg_0,
      ADR4 => '1',
      O => Node2_NL_mult_enable_pack_4
    );
  Node2_NL_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X59Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node2_NL_U1_ready_CLK,
      I => NlwBufferSignal_Node2_NL_U1_ready_IN,
      O => Node2_NL_U1_ready_19831,
      RST => GND,
      SET => GND
    );
  Node2_NL_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y121",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(2),
      ADR3 => Node2_NL_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node2_NL_mult_w_in(2)
    );
  Node2_NL_mult_in_11_Node2_NL_mult_in_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U10_res_d_14951,
      O => Node2_NL_U10_res_d_0
    );
  Node2_NL_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y122",
      INIT => X"F0F0F0F0FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => Node2_NL_U5_cnt(11),
      ADR3 => Node2_NL_U2_cnt(11),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(11)
    );
  Node2_NL_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y122",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_NL_U5_cnt(4),
      ADR3 => Node2_NL_U2_cnt(4),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(4)
    );
  Node2_NL_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y122",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(9),
      ADR3 => Node2_NL_U2_cnt(9),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(9)
    );
  Node2_NL_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y122",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(7),
      ADR2 => Node2_NL_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(7)
    );
  Node2_NL_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X59Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_Node2_NL_U10_res_d_CLK,
      I => NlwBufferSignal_Node2_NL_U10_res_d_IN,
      O => Node2_NL_U10_res_d_14951,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y123",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(12),
      ADR3 => Node2_NL_U2_cnt(12),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(12)
    );
  Node2_NL_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y123",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(11),
      ADR3 => Node2_NL_U2_cnt(11),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(11)
    );
  Node2_NL_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y123",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(10),
      ADR3 => Node2_NL_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(10)
    );
  Node3_WL_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X59Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U9_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node3_WL_U9_d_0_CLK,
      I => '1',
      O => Node3_WL_U9_d(0),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y123",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(15),
      ADR3 => Node2_NL_U2_cnt(15),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(15)
    );
  Node2_NL_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y124",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_U5_cnt(14),
      ADR5 => Node2_NL_U2_cnt(14),
      ADR4 => CU_b_19587,
      O => Node2_NL_mult_in(14)
    );
  Node2_NL_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y124",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_NL_U5_cnt(17),
      ADR3 => Node2_NL_U2_cnt(17),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(17)
    );
  Node2_NL_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y124",
      INIT => X"FF00FF00FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_NL_U4_weight_reg(18),
      ADR4 => Node2_NL_U2_cnt(18),
      ADR2 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(18)
    );
  IL2_fwd_succ_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y125",
      INIT => X"FFFF0808FFFF0000"
    )
    port map (
      ADR3 => '1',
      ADR0 => IL1_U12_p1_r_19830,
      ADR2 => IL1_delay_foward_19572,
      ADR5 => CU_f_19574,
      ADR1 => IL2_U1_ready_19787,
      ADR4 => CU_bcast_19688,
      O => input2_fwd_req(1)
    );
  Node2_ACT_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y125",
      INIT => X"020A0202000A0000"
    )
    port map (
      ADR2 => reset_IBUF_19597,
      ADR0 => CU_f_19574,
      ADR1 => Node2_ACT_U9_d(0),
      ADR5 => n0046(0),
      ADR3 => Node2_ACT_U9_d(1),
      ADR4 => input2_fwd_req(1),
      O => Node2_ACT_U9_clr_e_AND_33_o
    );
  Node2_NL_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y125",
      INIT => X"FFFF0000FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node2_NL_U4_weight_reg(16),
      ADR2 => Node2_NL_U2_cnt(16),
      ADR3 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(16)
    );
  IL2_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y126",
      INIT => X"CECECCCCCCCCCCCC"
    )
    port map (
      ADR3 => '1',
      ADR5 => IL1_U12_p0_r_19575,
      ADR2 => IL1_delay_foward_19572,
      ADR4 => CU_f_19574,
      ADR0 => IL2_U1_ready_19787,
      ADR1 => CU_bcast_19688,
      O => input2_fwd_req(0)
    );
  Node2_WL_U2_n0042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y126",
      INIT => X"FCFEFCFCFCFEFCFC"
    )
    port map (
      ADR5 => '1',
      ADR2 => reset_IBUF_19597,
      ADR0 => CU_f_19574,
      ADR3 => Node2_WL_U9_d(1),
      ADR4 => input2_fwd_req(0),
      ADR1 => CU_u_0,
      O => Node2_WL_U2_n0042_inv
    );
  Node3_WL_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y129",
      INIT => X"FFFFFF0000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(17),
      ADR4 => Node3_WL_U2_cnt(17),
      ADR3 => CU_b_19587,
      O => Node3_WL_mult_in(17)
    );
  Node3_WL_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y129",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_U4_weight_reg(5),
      ADR2 => Node3_WL_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(5)
    );
  Node3_WL_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y130",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(7),
      ADR3 => Node3_WL_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(7)
    );
  Node3_WL_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y130",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_U4_weight_reg(12),
      ADR2 => Node3_WL_U2_cnt(12),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(12)
    );
  Node3_WL_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y130",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(10),
      ADR3 => Node3_WL_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(10)
    );
  Node3_WL_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y130",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(18),
      ADR3 => Node3_WL_U2_cnt(18),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(18)
    );
  Node3_WL_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y131",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(8),
      ADR3 => Node3_WL_U2_cnt(8),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(8)
    );
  Node3_WL_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y131",
      INIT => X"F0F0F0F0F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(11),
      ADR4 => Node3_WL_U2_cnt(11),
      ADR5 => CU_f_19574,
      ADR3 => CU_u_0,
      O => Node3_WL_mult_w_in(11)
    );
  Node3_WL_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y131",
      INIT => X"F0F0F0FFF0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(15),
      ADR5 => Node3_WL_U2_cnt(15),
      ADR4 => CU_f_19574,
      ADR3 => CU_u_0,
      O => Node3_WL_mult_w_in(15)
    );
  Node2_WL_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y132",
      INIT => X"FFFF0000FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node2_WL_U4_weight_reg(19),
      ADR2 => Node2_WL_U2_cnt(19),
      ADR3 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(19)
    );
  Node2_WL_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y132",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(6),
      ADR2 => Node2_WL_U2_cnt(6),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(6)
    );
  Node2_WL_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y132",
      INIT => X"FF00FF00FF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U4_weight_reg(9),
      ADR1 => Node2_WL_U2_cnt(9),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(9)
    );
  Node3_WL_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y132",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_U4_weight_reg(17),
      ADR2 => Node3_WL_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(17)
    );
  Node2_WL_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(5),
      ADR3 => Node2_WL_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(5)
    );
  IL2_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y133",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(8),
      ADR5 => IL2_U2_cnt(8),
      ADR4 => CU_b_19587,
      O => IL2_mult_in(8)
    );
  Node2_WL_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y133",
      INIT => X"FFFFFFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Node2_WL_U4_weight_reg(11),
      ADR2 => Node2_WL_U2_cnt(11),
      ADR3 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node2_WL_mult_w_in(11)
    );
  Node2_WL_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X59Y133",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(8),
      ADR2 => Node2_WL_U2_cnt(8),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node2_WL_mult_w_in(8)
    );
  Node4_U9_d_2_Node4_U9_d_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U9_d_0_pack_2,
      O => Node4_U9_d(0)
    );
  Node4_U9_d_2 : X_SFF
    generic map(
      LOC => "SLICE_X58Y117",
      INIT => '0'
    )
    port map (
      CE => Node4_U9_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node4_U9_d_2_CLK,
      I => Node4_U9_predand_3_d_3_or_3_OUT_2_Q,
      O => Node4_U9_d(2),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U9_predand_3_d_3_or_3_OUT_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y117",
      INIT => X"FFCEFFCCFFCCFFCC"
    )
    port map (
      ADR4 => IL1_U12_p0_r_19575,
      ADR2 => IL1_delay_foward_19572,
      ADR0 => CU_f_19574,
      ADR1 => Node4_U9_d(2),
      ADR5 => Node3_NL_U1_ready_19752,
      ADR3 => CU_bcast_19688,
      O => Node4_U9_predand_3_d_3_or_3_OUT_2_Q
    );
  Node4_U9_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y117",
      INIT => '0'
    )
    port map (
      CE => Node4_U9_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node4_U9_d_1_CLK,
      I => Node4_U9_predand_3_d_3_or_3_OUT_1_Q,
      O => Node4_U9_d(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U9_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y117",
      INIT => X"F8FAF8FAF8FAF8FA"
    )
    port map (
      ADR4 => '1',
      ADR0 => n2_nfr(0),
      ADR1 => Node4_U9_d(2),
      ADR2 => Node4_U9_d(1),
      ADR3 => n3_nfr(0),
      ADR5 => '1',
      O => Node4_U9_predand_3_d_3_or_3_OUT_1_Q
    );
  Node4_U9_predand_3_d_3_or_3_OUT_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y117",
      INIT => X"FFFFC4F5"
    )
    port map (
      ADR4 => Node4_U9_d(0),
      ADR0 => n2_nfr(0),
      ADR1 => Node4_U9_d(2),
      ADR2 => Node4_U9_d(1),
      ADR3 => n3_nfr(0),
      O => Node4_U9_predand_3_d_3_or_3_OUT_0_Q
    );
  Node4_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X58Y117",
      INIT => '0'
    )
    port map (
      CE => Node4_U9_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node4_U9_d_0_CLK,
      I => Node4_U9_predand_3_d_3_or_3_OUT_0_Q,
      O => Node4_U9_d_0_pack_2,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U9_clr_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y118",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => reset_IBUF_19597,
      O => Node1_ACT_U10_clr_inv
    );
  Node2_ACT_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X58Y119",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node2_ACT_U10_d_0_CLK,
      I => '1',
      O => Node2_ACT_U10_d(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y120",
      INIT => X"AAAAAAAAFF00FF00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Node2_NL_U5_cnt(2),
      ADR3 => Node2_NL_U2_cnt(2),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(2)
    );
  Node2_NL_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y121",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_U5_cnt(7),
      ADR4 => Node2_NL_U2_cnt(7),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(7)
    );
  Node2_NL_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y121",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_U5_cnt(6),
      ADR4 => Node2_NL_U2_cnt(6),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(6)
    );
  Node2_ACT_U10_res_d_Node2_ACT_U10_res_d_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U10_pre_res_forward_AND_20_o,
      O => Node2_NL_U10_pre_res_forward_AND_20_o_0
    );
  Node2_NL_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y122",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(13),
      ADR5 => Node2_NL_U2_cnt(13),
      ADR4 => CU_b_19587,
      O => Node2_NL_mult_in(13)
    );
  Node2_NL_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y122",
      INIT => X"F0F0F0F0CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node2_NL_U5_cnt(10),
      ADR1 => Node2_NL_U2_cnt(10),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(10)
    );
  Node2_ACT_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X58Y122",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node2_ACT_U10_res_d_CLK,
      I => Node2_ACT_U10_pre_res_forward_AND_20_o,
      O => Node2_ACT_U10_res_d_19605,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y122",
      INIT => X"C0C0CCCCC0C0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => CU_b_19587,
      ADR4 => IL1_U12_p0_r_19575,
      ADR2 => Node2_ACT_U10_d(0),
      ADR5 => '1',
      O => Node2_ACT_U10_pre_res_forward_AND_20_o
    );
  Node2_NL_U10_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y122",
      INIT => X"CC00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node2_NL_U10_d_0_0,
      ADR1 => CU_b_19587,
      ADR4 => IL1_U12_p0_r_19575,
      ADR2 => '1',
      O => Node2_NL_U10_pre_res_forward_AND_20_o
    );
  Node2_NL_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y123",
      INIT => X"FFCC00CCFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => Node2_NL_U5_cnt(12),
      ADR1 => Node2_NL_U2_cnt(12),
      ADR3 => CU_b_19587,
      O => Node2_NL_mult_in(12)
    );
  Node3_NL_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X58Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U10_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node3_NL_U10_d_0_CLK,
      I => '1',
      O => Node3_NL_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y123",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_U5_cnt(15),
      ADR4 => Node2_NL_U2_cnt(15),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(15)
    );
  Node2_NL_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y124",
      INIT => X"DD88DD88DD88DD88"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Node2_NL_U5_cnt(16),
      ADR3 => Node2_NL_U2_cnt(16),
      ADR0 => CU_b_19587,
      O => Node2_NL_mult_in(16)
    );
  Node2_NL_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y124",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_NL_U4_weight_reg(17),
      ADR3 => Node2_NL_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_NL_mult_w_in(17)
    );
  Node2_WL_U9_nqr_3_nqr_2_OR_27_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y126",
      INIT => X"0000FFFF00004000"
    )
    port map (
      ADR4 => Node2_WL_U9_d(1),
      ADR5 => CU_bcast_19688,
      ADR1 => IL1_U12_p0_r_19575,
      ADR0 => IL1_delay_foward_19572,
      ADR3 => CU_f_19574,
      ADR2 => IL2_U1_ready_19787,
      O => Node2_WL_f_sel(0)
    );
  Node2_ACT_U9_d_1_Node2_ACT_U9_d_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N118,
      O => N118_0
    );
  Node2_ACT_U9_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y127",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node2_ACT_U9_d_1_CLK,
      I => Node2_ACT_U9_predand_3_d_3_or_3_OUT_1_Q,
      O => Node2_ACT_U9_d(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U9_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y127",
      INIT => X"FFDCFFCCFFCCFFCC"
    )
    port map (
      ADR4 => IL1_U12_p1_r_19830,
      ADR0 => IL1_delay_foward_19572,
      ADR2 => CU_f_19574,
      ADR1 => Node2_ACT_U9_d(1),
      ADR5 => IL2_U1_ready_19787,
      ADR3 => CU_bcast_19688,
      O => Node2_ACT_U9_predand_3_d_3_or_3_OUT_1_Q
    );
  Node2_ACT_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X58Y127",
      INIT => '0'
    )
    port map (
      CE => Node2_ACT_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node2_ACT_U9_d_0_CLK,
      I => Node2_ACT_U9_predand_3_d_3_or_3_OUT_0_Q,
      O => Node2_ACT_U9_d(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_ACT_U9_predand_3_d_3_or_3_OUT_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y127",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_ACT_U9_d(0),
      ADR4 => Node2_ACT_f_sel(0),
      ADR5 => '1',
      O => Node2_ACT_U9_predand_3_d_3_or_3_OUT_0_Q
    );
  Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X58Y127",
      INIT => X"0F0F5555"
    )
    port map (
      ADR1 => '1',
      ADR0 => n3_n1_b(18),
      ADR2 => input2Node2(18),
      ADR3 => '1',
      ADR4 => Node2_ACT_f_sel(0),
      O => N118
    );
  Node2_ACT_U9_nqr_3_nqr_2_OR_27_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y127",
      INIT => X"0C0C0E0C0C0C0C0C"
    )
    port map (
      ADR2 => Node2_ACT_U9_d(1),
      ADR1 => CU_bcast_19688,
      ADR3 => IL1_U12_p1_r_19830,
      ADR4 => IL1_delay_foward_19572,
      ADR0 => CU_f_19574,
      ADR5 => IL2_U1_ready_19787,
      O => Node2_ACT_f_sel(0)
    );
  Node3_WL_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y129",
      INIT => X"FFFF0F0FF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_WL_U5_cnt(5),
      ADR5 => Node3_WL_U2_cnt(5),
      ADR2 => CU_b_19587,
      O => Node3_WL_mult_in(5)
    );
  Node3_WL_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y130",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node3_WL_U5_cnt(10),
      ADR2 => Node3_WL_U2_cnt(10),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(10)
    );
  Node3_WL_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y130",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_WL_U4_weight_reg(9),
      ADR2 => Node3_WL_U2_cnt(9),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_WL_mult_w_in(9)
    );
  Node3_WL_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y131",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_WL_U5_cnt(12),
      ADR3 => Node3_WL_U2_cnt(12),
      ADR5 => CU_b_19587,
      O => Node3_WL_mult_in(12)
    );
  Node3_WL_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y131",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node3_WL_U5_cnt(11),
      ADR2 => Node3_WL_U2_cnt(11),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(11)
    );
  Node3_WL_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y131",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(15),
      ADR3 => Node3_WL_U2_cnt(15),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(15)
    );
  Node3_WL_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y131",
      INIT => X"FFFF0F0FF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_WL_U5_cnt(19),
      ADR5 => Node3_WL_U2_cnt(19),
      ADR2 => CU_b_19587,
      O => Node3_WL_mult_in(19)
    );
  Node3_WL_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y132",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(19),
      ADR3 => Node3_WL_U2_cnt(19),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(19)
    );
  Node2_WL_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y132",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node2_WL_U5_cnt(3),
      ADR3 => Node2_WL_U2_cnt(3),
      ADR4 => CU_b_19587,
      O => Node2_WL_mult_in(3)
    );
  Node2_WL_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(2),
      ADR3 => Node2_WL_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node2_WL_mult_w_in(2)
    );
  Node2_WL_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y133",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(7),
      ADR2 => Node2_WL_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(7)
    );
  Node2_WL_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(1),
      ADR3 => Node2_WL_U2_cnt(1),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node2_WL_mult_w_in(1)
    );
  Node2_WL_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y139",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(11),
      ADR3 => Node2_WL_U2_cnt(11),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(11)
    );
  IL2_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y139",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(18),
      ADR4 => IL2_U2_cnt(18),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(18)
    );
  IL2_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y139",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(14),
      ADR3 => IL2_U2_cnt(14),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(14)
    );
  IL2_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y139",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(16),
      ADR3 => IL2_U2_cnt(16),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(16)
    );
  Node3_EL_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y140",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_EL_U5_cnt(4),
      ADR3 => Node3_EL_U2_cnt(4),
      ADR4 => CU_b_19587,
      O => Node3_EL_mult_in(4)
    );
  Node3_EL_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y140",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node3_EL_U5_cnt(12),
      ADR2 => Node3_EL_U2_cnt(12),
      ADR4 => CU_b_19587,
      O => Node3_EL_mult_in(12)
    );
  Node3_EL_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y141",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(18),
      ADR2 => Node3_EL_U2_cnt(18),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(18)
    );
  Node3_EL_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X58Y141",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_EL_U5_cnt(0),
      ADR3 => Node3_EL_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(0)
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y114",
      INIT => X"2A3B6E7F0A0A5F5F"
    )
    port map (
      ADR2 => Node2_ACT_acc_b_in(14),
      ADR4 => Node1_ACT_acc_b_in(14),
      ADR3 => Node3_ACT_acc_b_in(14),
      ADR1 => Node4_U9_d(2),
      ADR5 => n3_nfr(0),
      ADR0 => Node4_f_sel(0),
      O => N54
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y114",
      INIT => X"2A6E3B7F0A5F0A5F"
    )
    port map (
      ADR2 => Node2_ACT_acc_b_in(18),
      ADR3 => Node1_ACT_acc_b_in(18),
      ADR4 => Node3_ACT_acc_b_in(18),
      ADR1 => Node4_U9_d(2),
      ADR5 => n3_nfr(0),
      ADR0 => Node4_f_sel(0),
      O => N46
    );
  IL1_U12_req_cnt_2_IL1_U12_req_cnt_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U12_Mcount_req_cnt_val_pack_7,
      O => IL1_U12_Mcount_req_cnt_val
    );
  IL1_U12_req_cnt_2_IL1_U12_req_cnt_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U11_p0_r_glue_set_15330,
      O => IL1_U11_p0_r_glue_set_0
    );
  IL1_U12_req_cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_IL1_U12_req_cnt_2_CLK,
      I => IL1_U12_Result(2),
      O => IL1_U12_req_cnt(2),
      SRST => IL1_U12_Mcount_req_cnt_val,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U12_Mcount_req_cnt_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => X"3C3CCCCC3C3CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => IL1_U12_req_cnt(0),
      ADR1 => IL1_U12_req_cnt(2),
      ADR4 => IL1_U12_req_cnt(1),
      ADR5 => '1',
      O => IL1_U12_Result(2)
    );
  IL1_U12_Mcount_req_cnt_val1 : X_LUT5
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => X"FF00FF0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => reset_IBUF_19597,
      ADR2 => IL1_U12_req_cnt(0),
      ADR1 => IL1_U12_req_cnt(2),
      ADR4 => IL1_U12_req_cnt(1),
      O => IL1_U12_Mcount_req_cnt_val_pack_7
    );
  IL1_U12_req_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_IL1_U12_req_cnt_1_CLK,
      I => IL1_U12_Result(1),
      O => IL1_U12_req_cnt(1),
      SRST => IL1_U12_Mcount_req_cnt_val,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U12_Mcount_req_cnt_xor_1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => IL1_U12_req_cnt(1),
      ADR2 => IL1_U12_req_cnt(0),
      ADR5 => '1',
      O => IL1_U12_Result(1)
    );
  IL1_U11_p0_r_glue_set : X_LUT5
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => X"CCCDCCCC"
    )
    port map (
      ADR3 => IL1_U12_req_cnt(2),
      ADR4 => u_fwd_pred1_IBUF_19636,
      ADR1 => IL1_U11_p0_r_0,
      ADR0 => IL1_U12_req_cnt(1),
      ADR2 => IL1_U12_req_cnt(0),
      O => IL1_U11_p0_r_glue_set_15330
    );
  IL1_U12_req_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_IL1_U12_req_cnt_0_CLK,
      I => IL1_U12_Result(0),
      O => IL1_U12_req_cnt(0),
      SRST => IL1_U12_Mcount_req_cnt_val,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U12_Mcount_req_cnt_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y118",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL1_U12_req_cnt(0),
      ADR4 => '1',
      ADR5 => '1',
      O => IL1_U12_Result(0)
    );
  IL2_U11_p0_r : X_SFF
    generic map(
      LOC => "SLICE_X60Y120",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_IL2_U11_p0_r_CLK,
      I => IL2_U11_p0_r_glue_set_15349,
      O => IL2_U11_p0_r_19851,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U11_p0_r_glue_set : X_LUT6
    generic map(
      LOC => "SLICE_X60Y120",
      INIT => X"F0F0F0F0F0F0F3F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => IL1_U12_req_cnt(2),
      ADR3 => u_fwd_pred2_IBUF_22101,
      ADR2 => IL2_U11_p0_r_19851,
      ADR4 => IL1_U12_req_cnt(0),
      ADR1 => IL1_U12_req_cnt(1),
      O => IL2_U11_p0_r_glue_set_15349
    );
  Node3_ACT_U11_p2_r : X_SFF
    generic map(
      LOC => "SLICE_X60Y121",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_Node3_ACT_U11_p2_r_CLK,
      I => Node3_ACT_U11_p2_r_glue_set_15355,
      O => Node3_ACT_U11_p2_r_19828,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U11_p2_r_glue_set : X_LUT6
    generic map(
      LOC => "SLICE_X60Y121",
      INIT => X"F0F0F0F8F0F0F0F8"
    )
    port map (
      ADR5 => '1',
      ADR3 => IL1_U12_req_cnt(2),
      ADR4 => IL1_U12_req_cnt(0),
      ADR2 => Node3_ACT_U11_p2_r_19828,
      ADR1 => n2_n3_fr(0),
      ADR0 => IL1_U12_req_cnt(1),
      O => Node3_ACT_U11_p2_r_glue_set_15355
    );
  Node1_NL_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y122",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U10_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node1_NL_U10_d_0_CLK,
      I => '1',
      O => Node1_NL_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y122",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_NL_U5_cnt(9),
      ADR4 => Node2_NL_U2_cnt(9),
      ADR5 => CU_b_19587,
      O => Node2_NL_mult_in(9)
    );
  Node2_NL_U9_res_d_Node2_NL_U9_res_d_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U9_res_d_15389,
      O => Node3_WL_U9_res_d_0
    );
  Node2_NL_U9_res_d_Node2_NL_U9_res_d_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U10_clr_e_AND_33_o,
      O => Node2_NL_U10_clr_e_AND_33_o_0
    );
  Node2_NL_U9_res_d_Node2_NL_U9_res_d_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U9_clr_e_AND_33_o,
      O => Node3_WL_U9_clr_e_AND_33_o_0
    );
  Node2_NL_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_Node2_NL_U9_res_d_CLK,
      I => Node2_NL_U9_pre_res_forward_AND_20_o,
      O => Node2_NL_U9_res_d_19584,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => X"AA0AAA0AAA0AAA0A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => CU_f_19574,
      ADR2 => IL1_U12_p0_r_19575,
      ADR3 => Node2_NL_U9_d(0),
      ADR5 => '1',
      O => Node2_NL_U9_pre_res_forward_AND_20_o
    );
  Node3_WL_U9_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => X"AAAA0A0A"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node3_WL_U9_d(0),
      ADR0 => CU_f_19574,
      ADR2 => IL1_U12_p0_r_19575,
      ADR1 => '1',
      O => Node3_WL_U9_pre_res_forward_AND_20_o
    );
  Node3_WL_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_Node3_WL_U9_res_d_CLK,
      I => Node3_WL_U9_pre_res_forward_AND_20_o,
      O => Node3_WL_U9_res_d_15389,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => X"00F0000000F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => CU_b_19587,
      ADR3 => Node2_NL_U10_d_0_0,
      ADR4 => n0044(2),
      ADR5 => '1',
      O => Node2_NL_acc_b_en
    );
  Node2_NL_U10_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => X"00100000"
    )
    port map (
      ADR0 => CU_f_19574,
      ADR1 => reset_IBUF_19597,
      ADR2 => CU_b_19587,
      ADR3 => Node2_NL_U10_d_0_0,
      ADR4 => n0044(2),
      O => Node2_NL_U10_clr_e_AND_33_o
    );
  Node4_back_pred_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => X"FF80FF00FF00FF00"
    )
    port map (
      ADR3 => CU_bcast_19688,
      ADR1 => Node3_ACT_U11_p2_r_19828,
      ADR5 => Node4_state_FSM_FFd3_19653,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR0 => CU_b_19587,
      O => n0044(2)
    );
  Node2_NL_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => X"0044004400440044"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => CU_b_19587,
      ADR1 => Node2_NL_sel_fwd_en_accf,
      ADR3 => reset_IBUF_19597,
      ADR5 => '1',
      O => Node2_NL_U9_clr_e_AND_33_o
    );
  Node3_WL_U9_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X60Y123",
      INIT => X"00500050"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_WL_sel_fwd_en_accf,
      ADR0 => CU_b_19587,
      ADR4 => '1',
      ADR3 => reset_IBUF_19597,
      O => Node3_WL_U9_clr_e_AND_33_o
    );
  Node2_WL_back_pred_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y126",
      INIT => X"FCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_bcast_19688,
      ADR5 => IL1_U12_p1_r_19830,
      ADR2 => CU_b_19587,
      ADR4 => Node2_WL_U10_res_d_19836,
      ADR3 => Node2_WL_U1_ready_19837,
      O => n3_in2_br
    );
  IL2_U10_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y127",
      INIT => '0'
    )
    port map (
      CE => IL2_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_IL2_U10_d_1_CLK,
      I => IL2_U10_predand_3_d_3_or_3_OUT_1_Q,
      O => IL2_U10_d(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U10_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y127",
      INIT => X"EEEEEEEEEEEEEEEE"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IL2_U10_d(1),
      ADR4 => '1',
      ADR0 => n2_in2_br,
      O => IL2_U10_predand_3_d_3_or_3_OUT_1_Q
    );
  IL2_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y127",
      INIT => '0'
    )
    port map (
      CE => IL2_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_IL2_U10_d_0_CLK,
      I => IL2_U10_predand_3_d_3_or_3_OUT_0_Q,
      O => IL2_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y127",
      INIT => X"40CC404040CC4040"
    )
    port map (
      ADR1 => CU_b_19587,
      ADR2 => n3_in2_br,
      ADR3 => IL2_U10_d(1),
      ADR0 => IL2_U10_d(0),
      ADR4 => n2_in2_br,
      ADR5 => '1',
      O => IL2_acc_b_en
    );
  IL2_U10_predand_3_d_3_or_3_OUT_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X60Y127",
      INIT => X"FFAAFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => IL2_U10_d(1),
      ADR0 => IL2_U10_d(0),
      ADR4 => n2_in2_br,
      O => IL2_U10_predand_3_d_3_or_3_OUT_0_Q
    );
  Node2_ACT_back_pred_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y127",
      INIT => X"FF80FF00FF00FF00"
    )
    port map (
      ADR3 => CU_bcast_19688,
      ADR5 => IL1_U12_p1_r_19830,
      ADR4 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_state_FSM_FFd4_19625,
      ADR2 => Node2_ACT_state_FSM_FFd1_19624,
      ADR1 => CU_b_19587,
      O => n2_in2_br
    );
  Node3_WL_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y131",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_WL_U5_cnt(14),
      ADR3 => Node3_WL_U2_cnt(14),
      ADR4 => CU_b_19587,
      O => Node3_WL_mult_in(14)
    );
  Node2_WL_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y132",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(9),
      ADR5 => Node2_WL_U2_cnt(9),
      ADR4 => CU_b_19587,
      O => Node2_WL_mult_in(9)
    );
  Node2_WL_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y133",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node2_WL_U5_cnt(8),
      ADR2 => Node2_WL_U2_cnt(8),
      ADR4 => CU_b_19587,
      O => Node2_WL_mult_in(8)
    );
  Node2_WL_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y133",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(12),
      ADR4 => Node2_WL_U2_cnt(12),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(12)
    );
  Node2_WL_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(0),
      ADR3 => Node2_WL_U2_cnt(0),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node2_WL_mult_w_in(0)
    );
  Node2_WL_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y133",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(7),
      ADR3 => Node2_WL_U2_cnt(7),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(7)
    );
  IL2_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y134",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(18),
      ADR3 => IL2_U2_cnt(18),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(18)
    );
  IL2_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y134",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL2_U5_cnt(5),
      ADR3 => IL2_U2_cnt(5),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(5)
    );
  IL2_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y134",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(2),
      ADR4 => IL2_U2_cnt(2),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(2)
    );
  IL2_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y135",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL2_U4_weight_reg(19),
      ADR2 => IL2_U2_cnt(19),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(19)
    );
  IL2_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y135",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL2_U4_weight_reg(5),
      ADR2 => IL2_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(5)
    );
  IL2_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y135",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL2_U4_weight_reg(17),
      ADR2 => IL2_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(17)
    );
  Node2_WL_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y135",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(4),
      ADR3 => Node2_WL_U2_cnt(4),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(4)
    );
  IL2_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y136",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL2_U5_cnt(9),
      ADR3 => IL2_U2_cnt(9),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(9)
    );
  IL2_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y136",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(7),
      ADR3 => IL2_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(7)
    );
  Node2_WL_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y136",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(13),
      ADR3 => Node2_WL_U2_cnt(13),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(13)
    );
  IL2_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y136",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IL2_U5_cnt(11),
      ADR3 => IL2_U2_cnt(11),
      ADR4 => CU_b_19587,
      O => IL2_mult_in(11)
    );
  IL2_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y137",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL2_U4_weight_reg(10),
      ADR2 => IL2_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(10)
    );
  IL2_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y137",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(9),
      ADR3 => IL2_U2_cnt(9),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(9)
    );
  IL2_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y137",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(13),
      ADR3 => IL2_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(13)
    );
  IL2_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y138",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL2_U5_cnt(17),
      ADR3 => IL2_U2_cnt(17),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(17)
    );
  Node2_WL_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y138",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node2_WL_U5_cnt(16),
      ADR3 => Node2_WL_U2_cnt(16),
      ADR4 => CU_b_19587,
      O => Node2_WL_mult_in(16)
    );
  Node3_EL_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y138",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(6),
      ADR5 => Node3_EL_U2_cnt(6),
      ADR4 => CU_b_19587,
      O => Node3_EL_mult_in(6)
    );
  IL2_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y139",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL2_U5_cnt(13),
      ADR3 => IL2_U2_cnt(13),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(13)
    );
  Node3_EL_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y139",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_EL_U5_cnt(1),
      ADR3 => Node3_EL_U2_cnt(1),
      ADR4 => CU_b_1_22471,
      O => Node3_EL_mult_in(1)
    );
  Node3_EL_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y140",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_EL_U5_cnt(5),
      ADR3 => Node3_EL_U2_cnt(5),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(5)
    );
  Node3_EL_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y140",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(19),
      ADR2 => Node3_EL_U2_cnt(19),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(19)
    );
  Node3_EL_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X60Y141",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_U5_cnt(11),
      ADR4 => Node3_EL_U2_cnt(11),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(11)
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B9_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y112",
      INIT => X"000FFF0FAA27FF27"
    )
    port map (
      ADR4 => Node2_ACT_acc_b_in(17),
      ADR2 => Node1_ACT_acc_b_in(17),
      ADR1 => Node3_ACT_acc_b_in(17),
      ADR5 => Node4_U9_d(2),
      ADR0 => n3_nfr(0),
      ADR3 => Node4_f_sel(0),
      O => N48
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y112",
      INIT => X"2A3B0A0A6E7F5F5F"
    )
    port map (
      ADR2 => Node2_ACT_acc_b_in(15),
      ADR5 => Node1_ACT_acc_b_in(15),
      ADR3 => Node3_ACT_acc_b_in(15),
      ADR1 => Node4_U9_d(2),
      ADR4 => n3_nfr(0),
      ADR0 => Node4_f_sel(0),
      O => N52
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y114",
      INIT => X"550055FFDD0CDD3F"
    )
    port map (
      ADR0 => Node2_ACT_acc_b_in(13),
      ADR4 => Node1_ACT_acc_b_in(13),
      ADR2 => Node3_ACT_acc_b_in(13),
      ADR5 => Node4_U9_d(2),
      ADR1 => n3_nfr(0),
      ADR3 => Node4_f_sel(0),
      O => N56
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y114",
      INIT => X"0FCF0FCF0044FF77"
    )
    port map (
      ADR2 => Node2_ACT_acc_b_in(16),
      ADR4 => Node1_ACT_acc_b_in(16),
      ADR0 => Node3_ACT_acc_b_in(16),
      ADR3 => Node4_U9_d(2),
      ADR1 => n3_nfr(0),
      ADR5 => Node4_f_sel(0),
      O => N50
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B12_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N140,
      O => N140_0
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B112 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y117",
      INIT => X"FF50AF00FF50AF00"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_ACT_acc_b_in(0),
      ADR3 => Node1_ACT_acc_b_in(0),
      ADR0 => Node4_U9_d(2),
      ADR2 => n3_nfr(0),
      ADR5 => '1',
      O => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B12
    );
  Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B113_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X61Y117",
      INIT => X"73737373"
    )
    port map (
      ADR1 => Node2_ACT_acc_b_in(0),
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Node4_U9_d(2),
      ADR2 => n3_nfr(0),
      O => N140
    );
  Node3_NL_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y117",
      INIT => X"FFFFFFFF30000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_NL_U1_ready_19752,
      ADR1 => IL1_delay_foward_19572,
      ADR3 => IL1_U12_p0_r_19575,
      ADR5 => CU_bcast_19688,
      ADR4 => CU_f_19574,
      O => n3_nfr(0)
    );
  Node4_U12_p0_r_Node4_U12_p0_r_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U11_p0_r_15604,
      O => IL1_U11_p0_r_0
    );
  Node4_U12_p0_r : X_SFF
    generic map(
      LOC => "SLICE_X61Y118",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_Node4_U12_p0_r_CLK,
      I => Node4_U12_p0_r_glue_set_15602,
      O => Node4_U12_p0_r_22341,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node4_U12_p0_r_glue_set : X_LUT6
    generic map(
      LOC => "SLICE_X61Y118",
      INIT => X"F0F0F0F0F0F5F0F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => IL1_U12_req_cnt(2),
      ADR4 => ERROR_err_valid_19689,
      ADR2 => Node4_U12_p0_r_22341,
      ADR0 => IL1_U12_req_cnt(0),
      ADR5 => IL1_U12_req_cnt(1),
      O => Node4_U12_p0_r_glue_set_15602
    );
  IL1_U11_p0_r : X_SFF
    generic map(
      LOC => "SLICE_X61Y118",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_IL1_U11_p0_r_CLK,
      I => NlwBufferSignal_IL1_U11_p0_r_IN,
      O => IL1_U11_p0_r_15604,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_delay_foward : X_FF
    generic map(
      LOC => "SLICE_X61Y120",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IL1_delay_foward_CLK,
      I => NlwBufferSignal_IL1_delay_foward_IN,
      O => IL1_delay_foward_19572,
      RST => GND,
      SET => GND
    );
  IL1_U12_p1_r : X_SFF
    generic map(
      LOC => "SLICE_X61Y121",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_IL1_U12_p1_r_CLK,
      I => IL1_U12_p1_r_glue_set_15618,
      O => IL1_U12_p1_r_19830,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U12_p1_r_glue_set : X_LUT6
    generic map(
      LOC => "SLICE_X61Y121",
      INIT => X"F0F0F0F0F0FCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => IL1_U12_req_cnt(2),
      ADR3 => IL1_U12_req_cnt(1),
      ADR2 => IL1_U12_p1_r_19830,
      ADR1 => n1_in1_br,
      ADR4 => IL1_U12_req_cnt(0),
      O => IL1_U12_p1_r_glue_set_15618
    );
  Node2_NL_U9_d_0_Node2_NL_U9_d_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U10_clr_e_AND_33_o,
      O => Node1_NL_U10_clr_e_AND_33_o_0
    );
  Node2_NL_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X61Y122",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node2_NL_U9_d_0_CLK,
      I => '1',
      O => Node2_NL_U9_d(0),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y122",
      INIT => X"5500000055000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => CU_b_19587,
      ADR0 => Node1_NL_U10_d(0),
      ADR4 => n0044(0),
      ADR5 => '1',
      O => Node1_NL_acc_b_en
    );
  Node1_NL_U10_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X61Y122",
      INIT => X"01000000"
    )
    port map (
      ADR1 => CU_f_19574,
      ADR2 => reset_IBUF_19597,
      ADR3 => CU_b_19587,
      ADR0 => Node1_NL_U10_d(0),
      ADR4 => n0044(0),
      O => Node1_NL_U10_clr_e_AND_33_o
    );
  Node4_back_pred_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y122",
      INIT => X"EAAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => CU_bcast_19688,
      ADR3 => IL1_U12_p0_r_19575,
      ADR5 => Node4_state_FSM_FFd3_19653,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR1 => CU_b_19587,
      O => n0044(0)
    );
  Node2_NL_U2_n0042_inv_Node2_NL_U2_n0042_inv_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U10_d(0),
      O => Node2_NL_U10_d_0_0
    );
  Node2_NL_U2_n0042_inv_Node2_NL_U2_n0042_inv_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U2_n0042_inv,
      O => Node3_WL_U2_n0042_inv_0
    );
  Node2_NL_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X61Y123",
      INIT => '0'
    )
    port map (
      CE => Node2_NL_U10_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node2_NL_U10_d_0_CLK,
      I => '1',
      O => Node2_NL_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_NL_U2_n0042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y123",
      INIT => X"FFFFFAFAFFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => Node2_NL_sel_fwd_en_accf,
      ADR5 => '1',
      O => Node2_NL_U2_n0042_inv
    );
  Node3_WL_U2_n0042_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X61Y123",
      INIT => X"FFFFFFAA"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_WL_sel_fwd_en_accf,
      ADR0 => CU_u_0,
      ADR4 => reset_IBUF_19597,
      ADR2 => '1',
      O => Node3_WL_U2_n0042_inv
    );
  Node2_NL_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y123",
      INIT => X"3302000033000000"
    )
    port map (
      ADR4 => CU_f_19574,
      ADR1 => Node2_NL_U9_d(0),
      ADR3 => CU_bcast_19688,
      ADR5 => IL1_U12_p0_r_19575,
      ADR2 => Node2_ACT_state_FSM_FFd3_19626,
      ADR0 => Node2_ACT_state_FSM_FFd2_19627,
      O => Node2_NL_sel_fwd_en_accf
    );
  Node3_WL_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y123",
      INIT => X"00000000DCCC0000"
    )
    port map (
      ADR4 => CU_f_19574,
      ADR5 => Node3_WL_U9_d(0),
      ADR1 => CU_bcast_19688,
      ADR2 => IL1_U12_p1_r_19830,
      ADR0 => IL1_delay_foward_19572,
      ADR3 => Node2_WL_U1_ready_19837,
      O => Node3_WL_sel_fwd_en_accf
    );
  Node2_WL_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X61Y126",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_Node2_WL_U10_res_d_CLK,
      I => Node2_WL_U10_pre_res_forward_AND_20_o,
      O => Node2_WL_U10_res_d_19836,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y126",
      INIT => X"AFAF000000AF0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => CU_b_19587,
      ADR5 => Node2_WL_U10_d(1),
      ADR3 => IL1_U12_p1_r_19830,
      ADR0 => Node2_WL_U10_d(0),
      ADR2 => IL1_U12_p0_r_19575,
      O => Node2_WL_U10_pre_res_forward_AND_20_o
    );
  IL2_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X61Y127",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_IL2_U10_res_d_CLK,
      I => IL2_U10_pre_res_forward_AND_20_o,
      O => IL2_U10_res_d_19786,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL2_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y127",
      INIT => X"AA00AAAA0A000A0A"
    )
    port map (
      ADR1 => '1',
      ADR0 => CU_b_19587,
      ADR3 => IL2_U10_d(1),
      ADR4 => IL1_U12_p1_r_19830,
      ADR5 => IL2_U10_d(0),
      ADR2 => IL1_U12_p0_r_19575,
      O => IL2_U10_pre_res_forward_AND_20_o
    );
  IL2_U10_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y127",
      INIT => X"0000000075003000"
    )
    port map (
      ADR5 => IL1_acc_b_reset,
      ADR3 => CU_b_19587,
      ADR0 => IL2_U10_d(0),
      ADR4 => n3_in2_br,
      ADR1 => IL2_U10_d(1),
      ADR2 => n2_in2_br,
      O => IL2_U10_clr_e_AND_33_o
    );
  Node3_WL_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y130",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_WL_U5_cnt(9),
      ADR3 => Node3_WL_U2_cnt(9),
      ADR5 => CU_b_19587,
      O => Node3_WL_mult_in(9)
    );
  Node3_WL_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y131",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_WL_U4_weight_reg(14),
      ADR3 => Node3_WL_U2_cnt(14),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_WL_mult_w_in(14)
    );
  Node3_WL_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y131",
      INIT => X"FFFF00FFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_WL_U5_cnt(16),
      ADR5 => Node3_WL_U2_cnt(16),
      ADR3 => CU_b_19587,
      O => Node3_WL_mult_in(16)
    );
  Node2_WL_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y131",
      INIT => X"FFFF00FFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(2),
      ADR5 => Node2_WL_U2_cnt(2),
      ADR3 => CU_b_19587,
      O => Node2_WL_mult_in(2)
    );
  Node2_WL_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y132",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(0),
      ADR3 => Node2_WL_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(0)
    );
  IL2_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y132",
      INIT => X"FFFFF0F00F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => IL2_U5_cnt(4),
      ADR4 => IL2_U2_cnt(4),
      ADR2 => CU_b_19587,
      O => IL2_mult_in(4)
    );
  IL2_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y132",
      INIT => X"F0F0F0F0F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(4),
      ADR4 => IL2_U2_cnt(4),
      ADR3 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => IL2_mult_w_in(4)
    );
  IL2_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(6),
      ADR3 => IL2_U2_cnt(6),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(6)
    );
  IL2_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(3),
      ADR3 => IL2_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => IL2_mult_w_in(3)
    );
  IL2_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(0),
      ADR3 => IL2_U2_cnt(0),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_3_22454,
      O => IL2_mult_w_in(0)
    );
  IL2_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y133",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => IL2_U5_cnt(3),
      ADR2 => IL2_U2_cnt(3),
      ADR4 => CU_b_19587,
      O => IL2_mult_in(3)
    );
  IL2_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y134",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(2),
      ADR3 => IL2_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => IL2_mult_w_in(2)
    );
  IL2_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y134",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(1),
      ADR3 => IL2_U2_cnt(1),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_2_22455,
      O => IL2_mult_w_in(1)
    );
  IL2_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y134",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => IL2_U5_cnt(7),
      ADR2 => IL2_U2_cnt(7),
      ADR4 => CU_b_19587,
      O => IL2_mult_in(7)
    );
  IL2_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y135",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(6),
      ADR4 => IL2_U2_cnt(6),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(6)
    );
  IL2_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y135",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(1),
      ADR4 => IL2_U2_cnt(1),
      ADR5 => CU_b_1_22471,
      O => IL2_mult_in(1)
    );
  Node2_WL_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y135",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(12),
      ADR2 => Node2_WL_U2_cnt(12),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(12)
    );
  IL2_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y135",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(15),
      ADR3 => IL2_U2_cnt(15),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(15)
    );
  Node2_WL_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y136",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(13),
      ADR2 => Node2_WL_U2_cnt(13),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node2_WL_mult_w_in(13)
    );
  IL2_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y136",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL2_U4_weight_reg(8),
      ADR2 => IL2_U2_cnt(8),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => IL2_mult_w_in(8)
    );
  IL2_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y136",
      INIT => X"F0F0F0F0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U5_cnt(0),
      ADR4 => IL2_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(0)
    );
  IL2_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y137",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(12),
      ADR3 => IL2_U2_cnt(12),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(12)
    );
  IL2_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y137",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL2_U4_weight_reg(11),
      ADR3 => IL2_U2_cnt(11),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL2_mult_w_in(11)
    );
  Node2_WL_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y137",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node2_WL_U4_weight_reg(16),
      ADR3 => Node2_WL_U2_cnt(16),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(16)
    );
  IL2_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y137",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL2_U5_cnt(10),
      ADR4 => IL2_U2_cnt(10),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(10)
    );
  Node2_WL_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y138",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(17),
      ADR3 => Node2_WL_U2_cnt(17),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(17)
    );
  Node2_WL_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y138",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node2_WL_U5_cnt(19),
      ADR3 => Node2_WL_U2_cnt(19),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(19)
    );
  Node2_WL_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y138",
      INIT => X"FF00FF00FF00AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(15),
      ADR0 => Node2_WL_U2_cnt(15),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node2_WL_mult_w_in(15)
    );
  IL2_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y139",
      INIT => X"F0F0F0F0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL2_U5_cnt(12),
      ADR4 => IL2_U2_cnt(12),
      ADR5 => CU_b_19587,
      O => IL2_mult_in(12)
    );
  Node2_WL_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y139",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node2_WL_U4_weight_reg(18),
      ADR2 => Node2_WL_U2_cnt(18),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node2_WL_mult_w_in(18)
    );
  Node3_EL_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y140",
      INIT => X"FFFFCCCC33330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => Node3_EL_U5_cnt(9),
      ADR4 => Node3_EL_U2_cnt(9),
      ADR1 => CU_b_19587,
      O => Node3_EL_mult_in(9)
    );
  Node3_EL_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y140",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_EL_U4_weight_reg(2),
      ADR3 => Node3_EL_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node3_EL_mult_w_in(2)
    );
  Node3_EL_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y141",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(10),
      ADR2 => Node3_EL_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(10)
    );
  Node3_EL_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X61Y141",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_EL_U4_weight_reg(9),
      ADR3 => Node3_EL_U2_cnt(9),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(9)
    );
  Node1_NL_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X62Y118",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_Node1_NL_U10_res_d_CLK,
      I => NlwBufferSignal_Node1_NL_U10_res_d_IN,
      O => Node1_NL_U10_res_d_19681,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_back_pred_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y120",
      INIT => X"FFFFFFFF88000000"
    )
    port map (
      ADR2 => '1',
      ADR5 => CU_bcast_19688,
      ADR3 => IL1_U12_p1_r_19830,
      ADR1 => CU_b_19587,
      ADR0 => Node1_WL_U10_res_d_19684,
      ADR4 => Node1_WL_U1_ready_19573,
      O => n3_in1_br
    );
  IL1_U12_p0_r : X_SFF
    generic map(
      LOC => "SLICE_X62Y120",
      INIT => '0'
    )
    port map (
      CE => CU_bcast_19688,
      CLK => NlwBufferSignal_IL1_U12_p0_r_CLK,
      I => IL1_U12_p0_r_glue_set_15866,
      O => IL1_U12_p0_r_19575,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U12_p0_r_glue_set : X_LUT6
    generic map(
      LOC => "SLICE_X62Y120",
      INIT => X"F0F0F0F0F0F0F0FA"
    )
    port map (
      ADR1 => '1',
      ADR5 => IL1_U12_req_cnt(2),
      ADR0 => n3_in1_br,
      ADR2 => IL1_U12_p0_r_19575,
      ADR4 => IL1_U12_req_cnt(0),
      ADR3 => IL1_U12_req_cnt(1),
      O => IL1_U12_p0_r_glue_set_15866
    );
  Node3_EL_U1_ready_Node3_EL_U1_ready_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U9_clr_e_AND_33_o,
      O => IL1_U9_clr_e_AND_33_o_0
    );
  Node3_EL_U1_ready_Node3_EL_U1_ready_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_mult_enable_pack_1,
      O => Node3_NL_mult_enable
    );
  IL1_acc_b_reset1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y122",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => CU_f_19574,
      ADR1 => reset_IBUF_19597,
      ADR5 => '1',
      O => IL1_acc_b_reset
    );
  IL1_U9_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y122",
      INIT => X"00000200"
    )
    port map (
      ADR4 => CU_b_19587,
      ADR2 => IL1_U9_d_0_0,
      ADR0 => u_fwd_pred1_IBUF_19636,
      ADR3 => CU_f_19574,
      ADR1 => reset_IBUF_19597,
      O => IL1_U9_clr_e_AND_33_o
    );
  Node3_EL_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X62Y122",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_EL_U1_ready_CLK,
      I => Node3_EL_mult_enable,
      O => Node3_EL_U1_ready_19757,
      RST => GND,
      SET => GND
    );
  Node3_EL_mult_enable1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y122",
      INIT => X"FFFFEEEEFFFFEEEE"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => Node3_EL_U9_res_d_19756,
      ADR1 => IL1_update_reg_0,
      ADR0 => Node3_EL_U10_res_d_19590,
      ADR5 => '1',
      O => Node3_EL_mult_enable
    );
  Node3_NL_mult_enable1 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y122",
      INIT => X"FFFCFFFC"
    )
    port map (
      ADR3 => Node3_NL_U9_res_d_0,
      ADR2 => Node3_NL_U10_res_d_0,
      ADR0 => '1',
      ADR1 => IL1_update_reg_0,
      ADR4 => '1',
      O => Node3_NL_mult_enable_pack_1
    );
  Node3_NL_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X62Y122",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_NL_U1_ready_CLK,
      I => NlwBufferSignal_Node3_NL_U1_ready_IN,
      O => Node3_NL_U1_ready_19752,
      RST => GND,
      SET => GND
    );
  Node3_NL_acc_b_en_Node3_NL_acc_b_en_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U9_d(0),
      O => IL1_U9_d_0_0
    );
  Node3_NL_acc_b_en_Node3_NL_acc_b_en_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U10_clr_e_AND_33_o,
      O => Node3_NL_U10_clr_e_AND_33_o_0
    );
  IL1_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X62Y123",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_IL1_U9_d_0_CLK,
      I => '1',
      O => IL1_U9_d(0),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_NL_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y123",
      INIT => X"00AA000000AA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => CU_b_19587,
      ADR3 => Node3_NL_U10_d(0),
      ADR4 => n0044(1),
      ADR5 => '1',
      O => Node3_NL_acc_b_en
    );
  Node3_NL_U10_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y123",
      INIT => X"00020000"
    )
    port map (
      ADR2 => CU_f_19574,
      ADR1 => reset_IBUF_19597,
      ADR0 => CU_b_19587,
      ADR3 => Node3_NL_U10_d(0),
      ADR4 => n0044(1),
      O => Node3_NL_U10_clr_e_AND_33_o
    );
  Node4_back_pred_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y123",
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      ADR5 => CU_bcast_19688,
      ADR3 => IL1_U12_p1_r_19830,
      ADR1 => Node4_state_FSM_FFd3_19653,
      ADR2 => Node4_state_FSM_FFd4_19655,
      ADR4 => Node4_state_FSM_FFd1_19656,
      ADR0 => CU_b_19587,
      O => n0044(1)
    );
  IL2_U1_ready_IL2_U1_ready_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_mult_enable_pack_1,
      O => Node3_WL_mult_enable
    );
  IL2_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X62Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IL2_U1_ready_CLK,
      I => IL2_mult_enable,
      O => IL2_U1_ready_19787,
      RST => GND,
      SET => GND
    );
  IL2_mult_enable1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y124",
      INIT => X"FFFFFAFAFFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => IL2_U9_res_d_0,
      ADR4 => IL1_update_reg_0,
      ADR0 => IL2_U10_res_d_19786,
      ADR5 => '1',
      O => IL2_mult_enable
    );
  Node3_WL_mult_enable1 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y124",
      INIT => X"FFFFFFCC"
    )
    port map (
      ADR1 => Node3_WL_U9_res_d_0,
      ADR3 => Node3_WL_U10_res_d_19784,
      ADR2 => '1',
      ADR4 => IL1_update_reg_0,
      ADR0 => '1',
      O => Node3_WL_mult_enable_pack_1
    );
  Node3_WL_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X62Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_WL_U1_ready_CLK,
      I => NlwBufferSignal_Node3_WL_U1_ready_IN,
      O => Node3_WL_U1_ready_19781,
      RST => GND,
      SET => GND
    );
  Node3_EL_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y124",
      INIT => X"CCCCFCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => IL1_U12_p0_r_19575,
      ADR4 => IL1_delay_foward_19572,
      ADR2 => CU_f_19574,
      ADR3 => Node3_EL_U1_ready_19757,
      ADR1 => CU_bcast_19688,
      O => n0046(0)
    );
  Node3_EL_U10_d_0_Node3_EL_U10_d_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U10_clr_e_AND_33_o_pack_7,
      O => Node3_EL_U10_clr_e_AND_33_o
    );
  Node2_WL_U10_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y126",
      INIT => X"0022000030320000"
    )
    port map (
      ADR1 => IL1_acc_b_reset,
      ADR4 => CU_b_19587,
      ADR3 => Node2_WL_U10_d(0),
      ADR0 => n3_n2_br(0),
      ADR5 => Node2_WL_U10_d(1),
      ADR2 => n3_n2_br(1),
      O => Node2_WL_U10_clr_e_AND_33_o
    );
  Node3_EL_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y126",
      INIT => X"0A0A00000A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => CU_b_19587,
      ADR2 => Node3_EL_U10_d(0),
      ADR4 => n3_n2_br(0),
      ADR5 => '1',
      O => Node3_EL_acc_b_en
    );
  Node3_EL_U10_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X62Y126",
      INIT => X"00020000"
    )
    port map (
      ADR1 => CU_f_19574,
      ADR3 => reset_IBUF_19597,
      ADR0 => CU_b_19587,
      ADR2 => Node3_EL_U10_d(0),
      ADR4 => n3_n2_br(0),
      O => Node3_EL_U10_clr_e_AND_33_o_pack_7
    );
  Node3_EL_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X62Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node3_EL_U10_d_0_CLK,
      I => '1',
      O => Node3_EL_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_back_pred_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y126",
      INIT => X"F8F0F0F0F0F0F0F0"
    )
    port map (
      ADR2 => CU_bcast_19688,
      ADR5 => Node3_ACT_U11_p2_r_19828,
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => CU_b_19587,
      O => n3_n2_br(0)
    );
  Node2_WL_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y133",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(5),
      ADR5 => Node2_WL_U2_cnt(5),
      ADR4 => CU_b_19587,
      O => Node2_WL_mult_in(5)
    );
  Node3_EL_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y139",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(6),
      ADR2 => Node3_EL_U2_cnt(6),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(6)
    );
  Node3_EL_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y139",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(14),
      ADR2 => Node3_EL_U2_cnt(14),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(14)
    );
  Node3_EL_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y139",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_EL_U4_weight_reg(16),
      ADR3 => Node3_EL_U2_cnt(16),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(16)
    );
  Node3_EL_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y140",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(7),
      ADR2 => Node3_EL_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(7)
    );
  Node3_EL_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y140",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_EL_U4_weight_reg(5),
      ADR3 => Node3_EL_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(5)
    );
  Node3_EL_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y141",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(11),
      ADR2 => Node3_EL_U2_cnt(11),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(11)
    );
  Node3_EL_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y141",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_EL_U5_cnt(15),
      ADR3 => Node3_EL_U2_cnt(15),
      ADR4 => CU_b_19587,
      O => Node3_EL_mult_in(15)
    );
  Node3_EL_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y142",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(15),
      ADR2 => Node3_EL_U2_cnt(15),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(15)
    );
  Node3_EL_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X62Y142",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_EL_U4_weight_reg(13),
      ADR3 => Node3_EL_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(13)
    );
  Node1_NL_U9_res_d_Node1_NL_U9_res_d_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N148,
      O => N148_0
    );
  Node1_NL_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_Node1_NL_U9_res_d_CLK,
      I => Node1_NL_U9_pre_res_forward_AND_20_o,
      O => Node1_NL_U9_res_d_19578,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_NL_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y120",
      INIT => X"FF005500FF005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => CU_f_19574,
      ADR0 => IL1_U12_p0_r_19575,
      ADR4 => Node1_NL_U9_d_0_0,
      ADR5 => '1',
      O => Node1_NL_U9_pre_res_forward_AND_20_o
    );
  Node3_ACT_U9_e1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X63Y120",
      INIT => X"08080808"
    )
    port map (
      ADR2 => IL1_delay_foward_19572,
      ADR1 => Node1_WL_U1_ready_19573,
      ADR3 => '1',
      ADR0 => IL1_U12_p0_r_19575,
      ADR4 => '1',
      O => N148
    );
  N2_N2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U9_d(0),
      O => Node3_NL_U9_d_0_0
    );
  Node3_NL_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X63Y121",
      INIT => '0'
    )
    port map (
      CE => Node3_NL_U9_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node3_NL_U9_d_0_CLK,
      I => '1',
      O => Node3_NL_U9_d(0),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  b_val_0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y121",
      INIT => X"FFFF77FFFFFF77FF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => IL2_U11_p0_r_19851,
      ADR0 => IL1_U10_res_d_19812,
      ADR4 => CU_io_0,
      ADR1 => IL1_U11_p0_r_0,
      O => N2
    );
  IL1_U9_res_d_IL1_U9_res_d_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U9_res_d_16034,
      O => IL2_U9_res_d_0
    );
  IL1_U9_res_d_IL1_U9_res_d_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U9_clr_inv_pack_2,
      O => IL1_U9_clr_inv
    );
  IL1_U9_res_d_IL1_U9_res_d_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U9_res_d_16047,
      O => Node3_NL_U9_res_d_0
    );
  IL1_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_IL1_U9_res_d_CLK,
      I => IL1_U9_pre_res_forward_AND_20_o,
      O => IL1_U9_res_d_19811,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => X"CC0CCC0CCC0CCC0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => CU_f_19574,
      ADR2 => IL1_U11_p0_r_0,
      ADR3 => IL1_U9_d_0_0,
      ADR5 => '1',
      O => IL1_U9_pre_res_forward_AND_20_o
    );
  IL2_U9_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => X"8888CCCC"
    )
    port map (
      ADR4 => IL2_U11_p0_r_19851,
      ADR0 => IL2_U9_d(0),
      ADR1 => CU_f_19574,
      ADR3 => '1',
      ADR2 => '1',
      O => IL2_U9_pre_res_forward_AND_20_o
    );
  IL2_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_IL2_U9_res_d_CLK,
      I => IL2_U9_pre_res_forward_AND_20_o,
      O => IL2_U9_res_d_16034,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_F_SEL_CLR1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => CU_b_19587,
      ADR0 => reset_IBUF_19597,
      ADR5 => '1',
      O => IL1_F_SEL_CLR
    );
  IL1_U9_clr_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => X"00005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => CU_b_19587,
      ADR0 => reset_IBUF_19597,
      O => IL1_U9_clr_inv_pack_2
    );
  Node3_EL_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_Node3_EL_U9_res_d_CLK,
      I => Node3_EL_U9_pre_res_forward_AND_20_o,
      O => Node3_EL_U9_res_d_19756,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => X"CC00FF00CC00FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => CU_f_19574,
      ADR4 => IL1_U12_p0_r_19575,
      ADR1 => Node3_EL_U9_d(0),
      ADR5 => '1',
      O => Node3_EL_U9_pre_res_forward_AND_20_o
    );
  Node3_NL_U9_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => X"AA00FF00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_NL_U9_d_0_0,
      ADR3 => CU_f_19574,
      ADR4 => IL1_U12_p0_r_19575,
      ADR2 => '1',
      O => Node3_NL_U9_pre_res_forward_AND_20_o
    );
  Node3_NL_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_Node3_NL_U9_res_d_CLK,
      I => Node3_NL_U9_pre_res_forward_AND_20_o,
      O => Node3_NL_U9_res_d_16047,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  CU_bcast : X_FF
    generic map(
      LOC => "SLICE_X63Y123",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_bcast_CLK,
      I => CU_state_2_X_6_o_Mux_14_o,
      O => CU_bcast_19688,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_state_state_2_X_6_o_Mux_14_o1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y123",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => CU_state_FSM_FFd2_19761,
      O => CU_state_2_X_6_o_Mux_14_o
    );
  IL1_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y124",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_IL1_U10_res_d_CLK,
      I => IL1_U10_pre_res_forward_AND_20_o,
      O => IL1_U10_res_d_19812,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y124",
      INIT => X"CC0CFF0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => CU_b_19587,
      ADR1 => IL1_U10_d(1),
      ADR4 => IL1_U12_p1_r_19830,
      ADR3 => IL1_U10_d(0),
      ADR2 => IL1_U12_p0_r_19575,
      O => IL1_U10_pre_res_forward_AND_20_o
    );
  Node3_EL_U10_res_d_Node3_EL_U10_res_d_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U10_res_d_16077,
      O => Node3_NL_U10_res_d_0
    );
  Node3_EL_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y125",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_Node3_EL_U10_res_d_CLK,
      I => Node3_EL_U10_pre_res_forward_AND_20_o,
      O => Node3_EL_U10_res_d_19590,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y125",
      INIT => X"DDDD0000DDDD0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => CU_b_19587,
      ADR0 => IL1_U12_p0_r_19575,
      ADR1 => Node3_EL_U10_d(0),
      ADR5 => '1',
      O => Node3_EL_U10_pre_res_forward_AND_20_o
    );
  Node3_NL_U10_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X63Y125",
      INIT => X"FF550000"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_NL_U10_d(0),
      ADR4 => CU_b_19587,
      ADR0 => IL1_U12_p0_r_19575,
      ADR1 => '1',
      O => Node3_NL_U10_pre_res_forward_AND_20_o
    );
  Node3_NL_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y125",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_Node3_NL_U10_res_d_CLK,
      I => Node3_NL_U10_pre_res_forward_AND_20_o,
      O => Node3_NL_U10_res_d_16077,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_WL_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y125",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_Node3_WL_U10_res_d_CLK,
      I => NlwBufferSignal_Node3_WL_U10_res_d_IN,
      O => Node3_WL_U10_res_d_19784,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y126",
      INIT => X"44440000C4C4C0C0"
    )
    port map (
      ADR3 => '1',
      ADR1 => CU_b_19587,
      ADR5 => Node2_WL_U10_d(0),
      ADR2 => n3_n2_br(0),
      ADR0 => Node2_WL_U10_d(1),
      ADR4 => n3_n2_br(1),
      O => Node2_WL_acc_b_en
    );
  Node3_WL_back_pred_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y126",
      INIT => X"FF80FF00FF80FF00"
    )
    port map (
      ADR5 => '1',
      ADR3 => CU_bcast_19688,
      ADR2 => IL1_U12_p0_r_19575,
      ADR1 => CU_b_19587,
      ADR0 => Node3_WL_U10_res_d_19784,
      ADR4 => Node3_WL_U1_ready_19781,
      O => n3_n2_br(1)
    );
  Node1_WL_U10_res_d_Node1_WL_U10_res_d_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U10_clr_inv_pack_1,
      O => IL1_U10_clr_inv
    );
  Node1_WL_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X63Y127",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_inv,
      CLK => NlwBufferSignal_Node1_WL_U10_res_d_CLK,
      I => Node1_WL_U10_pre_res_forward_AND_20_o,
      O => Node1_WL_U10_res_d_19684,
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y127",
      INIT => X"CCFF445500000000"
    )
    port map (
      ADR2 => '1',
      ADR5 => CU_b_19587,
      ADR4 => Node1_WL_U10_d(1),
      ADR0 => IL1_U12_p1_r_19830,
      ADR1 => Node1_WL_U10_d(0),
      ADR3 => IL1_U12_p0_r_19575,
      O => Node1_WL_U10_pre_res_forward_AND_20_o
    );
  IL1_U2_n0042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y127",
      INIT => X"FFFFBAAAFFFFBAAA"
    )
    port map (
      ADR0 => reset_IBUF_19597,
      ADR2 => CU_f_19574,
      ADR1 => IL1_U9_d_0_0,
      ADR3 => u_fwd_pred1_IBUF_19636,
      ADR4 => CU_u_0,
      ADR5 => '1',
      O => IL1_U2_n0042_inv
    );
  IL1_U10_clr_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X63Y127",
      INIT => X"05050505"
    )
    port map (
      ADR0 => reset_IBUF_19597,
      ADR2 => CU_f_19574,
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IL1_U10_clr_inv_pack_1
    );
  Node2_WL_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y135",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(6),
      ADR4 => Node2_WL_U2_cnt(6),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(6)
    );
  Node3_EL_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y135",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_EL_U4_weight_reg(3),
      ADR3 => Node3_EL_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node3_EL_mult_w_in(3)
    );
  Node3_EL_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y136",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_EL_U5_cnt(3),
      ADR2 => Node3_EL_U2_cnt(3),
      ADR5 => CU_b_19587,
      O => Node3_EL_mult_in(3)
    );
  Node3_EL_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y136",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(4),
      ADR2 => Node3_EL_U2_cnt(4),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node3_EL_mult_w_in(4)
    );
  Node2_WL_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y137",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(14),
      ADR4 => Node2_WL_U2_cnt(14),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(14)
    );
  Node2_WL_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y137",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(15),
      ADR4 => Node2_WL_U2_cnt(15),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(15)
    );
  Node3_EL_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y137",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(8),
      ADR2 => Node3_EL_U2_cnt(8),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(8)
    );
  Node3_EL_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y138",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_EL_U4_weight_reg(0),
      ADR3 => Node3_EL_U2_cnt(0),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node3_EL_mult_w_in(0)
    );
  Node3_EL_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y138",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_EL_U5_cnt(8),
      ADR3 => Node3_EL_U2_cnt(8),
      ADR4 => CU_b_19587,
      O => Node3_EL_mult_in(8)
    );
  Node3_EL_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y139",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(1),
      ADR2 => Node3_EL_U2_cnt(1),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node3_EL_mult_w_in(1)
    );
  Node2_WL_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y139",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(18),
      ADR4 => Node2_WL_U2_cnt(18),
      ADR5 => CU_b_19587,
      O => Node2_WL_mult_in(18)
    );
  Node3_EL_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X63Y140",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(17),
      ADR2 => Node3_EL_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_EL_mult_w_in(17)
    );
  Node1_NL_U2_n0042_inv_Node1_NL_U2_n0042_inv_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U9_clr_e_AND_33_o,
      O => Node1_NL_U9_clr_e_AND_33_o_0
    );
  Node1_NL_U2_n0042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y114",
      INIT => X"FFFFFFAAFFFFFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node1_NL_sel_fwd_en_accf,
      ADR5 => '1',
      O => Node1_NL_U2_n0042_inv
    );
  Node1_NL_U9_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y114",
      INIT => X"00330000"
    )
    port map (
      ADR0 => '1',
      ADR1 => CU_b_19587,
      ADR2 => '1',
      ADR3 => reset_IBUF_19597,
      ADR4 => Node1_NL_sel_fwd_en_accf,
      O => Node1_NL_U9_clr_e_AND_33_o
    );
  Node1_NL_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y114",
      INIT => X"3300330000002000"
    )
    port map (
      ADR3 => CU_f_19574,
      ADR1 => Node1_NL_U9_d_0_0,
      ADR5 => CU_bcast_19688,
      ADR0 => IL1_U12_p0_r_19575,
      ADR4 => Node1_ACT_state_FSM_FFd3_19659,
      ADR2 => Node1_ACT_state_FSM_FFd2_19660,
      O => Node1_NL_sel_fwd_en_accf
    );
  Node1_ACT_U10_clr_e_AND_33_o_Node1_ACT_U10_clr_e_AND_33_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U10_d_0_pack_4,
      O => Node1_ACT_U10_d(0)
    );
  Node1_ACT_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y118",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node1_ACT_U10_d_0_CLK,
      I => '1',
      O => Node1_ACT_U10_d_0_pack_4,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U10_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y118",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => reset_IBUF_19597,
      ADR4 => Node1_ACT_acc_b_en,
      O => Node1_ACT_U10_clr_e_AND_33_o
    );
  Node1_ACT_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y118",
      INIT => X"00F000F000800000"
    )
    port map (
      ADR2 => CU_b_19587,
      ADR3 => Node1_ACT_U10_d(0),
      ADR0 => IL1_U12_p0_r_19575,
      ADR1 => Node1_NL_U10_res_d_19681,
      ADR4 => Node1_NL_U1_ready_19678,
      ADR5 => CU_bcast_19688,
      O => Node1_ACT_acc_b_en
    );
  Node1_WL_U1_ready_Node1_WL_U1_ready_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_mult_enable_pack_1,
      O => Node1_NL_mult_enable
    );
  Node1_WL_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X65Y120",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_WL_U1_ready_CLK,
      I => Node1_WL_mult_enable,
      O => Node1_WL_U1_ready_19573,
      RST => GND,
      SET => GND
    );
  Node1_WL_mult_enable1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y120",
      INIT => X"FFFFFAFAFFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => Node1_WL_U9_res_d_19682,
      ADR0 => IL1_update_reg_0,
      ADR2 => Node1_WL_U10_res_d_19684,
      ADR5 => '1',
      O => Node1_WL_mult_enable
    );
  Node1_NL_mult_enable1 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y120",
      INIT => X"FFEEFFEE"
    )
    port map (
      ADR1 => Node1_NL_U9_res_d_19578,
      ADR3 => Node1_NL_U10_res_d_19681,
      ADR2 => '1',
      ADR0 => IL1_update_reg_0,
      ADR4 => '1',
      O => Node1_NL_mult_enable_pack_1
    );
  Node1_NL_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X65Y120",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_NL_U1_ready_CLK,
      I => NlwBufferSignal_Node1_NL_U1_ready_IN,
      O => Node1_NL_U1_ready_19678,
      RST => GND,
      SET => GND
    );
  IL1_U10_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X65Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_IL1_U10_d_1_CLK,
      I => IL1_U10_predand_3_d_3_or_3_OUT_1_Q,
      O => IL1_U10_d(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U10_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y122",
      INIT => X"FFFFFFFFF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL1_U10_d(1),
      ADR4 => '1',
      ADR5 => n1_in1_br,
      O => IL1_U10_predand_3_d_3_or_3_OUT_1_Q
    );
  IL1_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y122",
      INIT => '0'
    )
    port map (
      CE => IL1_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_IL1_U10_d_0_CLK,
      I => IL1_U10_predand_3_d_3_or_3_OUT_0_Q,
      O => IL1_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y122",
      INIT => X"2A0A22002A0A2200"
    )
    port map (
      ADR0 => CU_b_19587,
      ADR3 => n3_in1_br,
      ADR2 => IL1_U10_d(1),
      ADR1 => IL1_U10_d(0),
      ADR4 => n1_in1_br,
      ADR5 => '1',
      O => IL1_acc_b_en
    );
  IL1_U10_predand_3_d_3_or_3_OUT_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y122",
      INIT => X"FCFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => IL1_U10_d(1),
      ADR1 => IL1_U10_d(0),
      ADR4 => n1_in1_br,
      O => IL1_U10_predand_3_d_3_or_3_OUT_0_Q
    );
  Node1_ACT_back_pred_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y122",
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      ADR5 => CU_bcast_19688,
      ADR0 => IL1_U12_p1_r_19830,
      ADR4 => Node1_ACT_state_FSM_FFd3_19659,
      ADR3 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR1 => CU_b_19587,
      O => n1_in1_br
    );
  Node3_EL_U9_d_0_Node3_EL_U9_d_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U9_clr_e_AND_33_o,
      O => Node3_NL_U9_clr_e_AND_33_o_0
    );
  IL1_U10_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y123",
      INIT => X"020200000A020A00"
    )
    port map (
      ADR2 => IL1_acc_b_reset,
      ADR0 => CU_b_19587,
      ADR5 => IL1_U10_d(0),
      ADR3 => n3_in1_br,
      ADR1 => IL1_U10_d(1),
      ADR4 => n1_in1_br,
      O => IL1_U10_clr_e_AND_33_o
    );
  Node3_EL_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y123",
      INIT => '0'
    )
    port map (
      CE => Node3_EL_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node3_EL_U9_d_0_CLK,
      I => '1',
      O => Node3_EL_U9_d(0),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_EL_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y123",
      INIT => X"00000A0A00000A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => CU_b_19587,
      ADR0 => Node3_EL_sel_fwd_en_accf,
      ADR2 => reset_IBUF_19597,
      ADR5 => '1',
      O => Node3_EL_U9_clr_e_AND_33_o
    );
  Node3_NL_U9_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y123",
      INIT => X"00000C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_sel_fwd_en_accf,
      ADR4 => CU_b_19587,
      ADR3 => '1',
      ADR2 => reset_IBUF_19597,
      O => Node3_NL_U9_clr_e_AND_33_o
    );
  Node2_WL_U9_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X65Y124",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node2_WL_U9_d_1_CLK,
      I => Node2_WL_U9_predand_3_d_3_or_3_OUT_1_Q,
      O => Node2_WL_U9_d(1),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U9_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y124",
      INIT => X"FDFCFCFCFCFCFCFC"
    )
    port map (
      ADR5 => IL1_U12_p0_r_19575,
      ADR0 => IL1_delay_foward_19572,
      ADR4 => CU_f_19574,
      ADR2 => Node2_WL_U9_d(1),
      ADR3 => IL2_U1_ready_19787,
      ADR1 => CU_bcast_19688,
      O => Node2_WL_U9_predand_3_d_3_or_3_OUT_1_Q
    );
  Node3_WL_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y124",
      INIT => X"CCCCFCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => IL1_U12_p0_r_19575,
      ADR4 => IL1_delay_foward_19572,
      ADR2 => CU_f_19574,
      ADR3 => Node3_WL_U1_ready_19781,
      ADR1 => CU_bcast_19688,
      O => n0045(0)
    );
  CU_f_CU_f_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_n0256_inv1,
      O => CU_n0256_inv1_0
    );
  Node2_WL_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y126",
      INIT => X"0010000000100000"
    )
    port map (
      ADR5 => '1',
      ADR1 => CU_b_19587,
      ADR2 => input2_fwd_req(0),
      ADR3 => Node2_WL_U9_d(1),
      ADR0 => reset_IBUF_19597,
      ADR4 => CU_f_19574,
      O => Node2_WL_U9_clr_e_AND_33_o
    );
  CU_f : X_FF
    generic map(
      LOC => "SLICE_X65Y126",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_f_CLK,
      I => CU_n0163_inv4,
      O => CU_f_19574,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_n0163_inv41 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y126",
      INIT => X"1100110011001100"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => CU_state_FSM_FFd1_19758,
      ADR3 => CU_state_FSM_FFd2_19761,
      ADR1 => CU_state_FSM_FFd3_19686,
      ADR5 => '1',
      O => CU_n0163_inv4
    );
  CU_n0256_inv11 : X_LUT5
    generic map(
      LOC => "SLICE_X65Y126",
      INIT => X"44004400"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => CU_state_FSM_FFd1_19758,
      ADR3 => CU_state_FSM_FFd2_19761,
      ADR1 => CU_state_FSM_FFd3_19686,
      O => CU_n0256_inv1
    );
  CU_b_CU_b_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_u_16304,
      O => CU_u_0
    );
  Node1_WL_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y127",
      INIT => X"0FAF000000AA0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => CU_b_19587,
      ADR2 => Node1_WL_U10_d(0),
      ADR5 => n3_n1_br(0),
      ADR3 => Node1_WL_U10_d(1),
      ADR0 => n3_n1_br(1),
      O => Node1_WL_acc_b_en
    );
  CU_u : X_FF
    generic map(
      LOC => "SLICE_X65Y127",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_u_CLK,
      I => NlwBufferSignal_CU_u_IN,
      O => CU_u_16304,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_EL_back_pred_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y127",
      INIT => X"FFFFA000FFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => CU_bcast_19688,
      ADR2 => IL1_U12_p0_r_19575,
      ADR3 => CU_b_19587,
      ADR5 => Node3_EL_U10_res_d_19590,
      ADR0 => Node3_EL_U1_ready_19757,
      O => n3_n1_br(1)
    );
  CU_b : X_FF
    generic map(
      LOC => "SLICE_X65Y127",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_b_CLK,
      I => NlwBufferSignal_CU_b_IN,
      O => CU_b_19587,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_WL_U10_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y127",
      INIT => X"0040004050500040"
    )
    port map (
      ADR0 => IL1_acc_b_reset,
      ADR3 => Node1_WL_U10_d(0),
      ADR1 => n3_n1_br(0),
      ADR2 => CU_b_19587,
      ADR5 => Node1_WL_U10_d(1),
      ADR4 => n3_n1_br(1),
      O => Node1_WL_U10_clr_e_AND_33_o
    );
  CU_b_1 : X_FF
    generic map(
      LOC => "SLICE_X65Y128",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_b_1_CLK,
      I => NlwBufferSignal_CU_b_1_IN,
      O => CU_b_1_22471,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_WL_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X65Y128",
      INIT => X"0000020000000200"
    )
    port map (
      ADR5 => '1',
      ADR2 => CU_b_19587,
      ADR3 => input1_fwd_req(0),
      ADR4 => Node1_WL_U9_d(1),
      ADR1 => reset_IBUF_19597,
      ADR0 => CU_f_19574,
      O => Node1_WL_U9_clr_e_AND_33_o
    );
  Node1_NL_U9_d_0_Node1_NL_U9_d_0_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U9_d(0),
      O => Node1_NL_U9_d_0_0
    );
  Node1_NL_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_NL_U9_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node1_NL_U9_d_0_CLK,
      I => '1',
      O => Node1_NL_U9_d(0),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U10_res_d_Node1_ACT_U10_res_d_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U10_pre_res_forward_AND_20_o,
      O => Node1_NL_U10_pre_res_forward_AND_20_o_0
    );
  Node1_ACT_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X64Y118",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node1_ACT_U10_res_d_CLK,
      I => Node1_ACT_U10_pre_res_forward_AND_20_o,
      O => Node1_ACT_U10_res_d_19601,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y118",
      INIT => X"AAAA0A0AAAAA0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => CU_b_19587,
      ADR2 => IL1_U12_p0_r_19575,
      ADR4 => Node1_ACT_U10_d(0),
      ADR5 => '1',
      O => Node1_ACT_U10_pre_res_forward_AND_20_o
    );
  Node1_NL_U10_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X64Y118",
      INIT => X"8A8A8A8A"
    )
    port map (
      ADR3 => '1',
      ADR1 => Node1_NL_U10_d(0),
      ADR0 => CU_b_19587,
      ADR2 => IL1_U12_p0_r_19575,
      ADR4 => '1',
      O => Node1_NL_U10_pre_res_forward_AND_20_o
    );
  Node1_WL_U9_res_d_Node1_WL_U9_res_d_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U9_res_d_16344,
      O => Node2_WL_U9_res_d_0
    );
  Node1_WL_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X64Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_Node1_WL_U9_res_d_CLK,
      I => Node1_WL_U9_pre_res_forward_AND_20_o,
      O => Node1_WL_U9_res_d_19682,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y120",
      INIT => X"C0CCC0CCC0CCC0CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => CU_f_19574,
      ADR3 => IL1_U12_p1_r_19830,
      ADR2 => Node1_WL_U9_d(1),
      ADR5 => '1',
      O => Node1_WL_U9_pre_res_forward_AND_20_o
    );
  Node2_WL_U9_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X64Y120",
      INIT => X"88CC88CC"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node2_WL_U9_d(1),
      ADR1 => CU_f_19574,
      ADR3 => IL1_U12_p1_r_19830,
      ADR4 => '1',
      O => Node2_WL_U9_pre_res_forward_AND_20_o
    );
  Node2_WL_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X64Y120",
      INIT => '0'
    )
    port map (
      CE => IL1_U9_clr_inv,
      CLK => NlwBufferSignal_Node2_WL_U9_res_d_CLK,
      I => Node2_WL_U9_pre_res_forward_AND_20_o,
      O => Node2_WL_U9_res_d_16344,
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U10_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node2_WL_U10_d_1_CLK,
      I => Node2_WL_U10_predand_3_d_3_or_3_OUT_1_Q,
      O => Node2_WL_U10_d(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U10_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y126",
      INIT => X"FFECFFCCFFCCFFCC"
    )
    port map (
      ADR2 => IL1_U12_p0_r_19575,
      ADR5 => CU_b_19587,
      ADR0 => Node3_WL_U10_res_d_19784,
      ADR1 => Node2_WL_U10_d(1),
      ADR4 => Node3_WL_U1_ready_19781,
      ADR3 => CU_bcast_19688,
      O => Node2_WL_U10_predand_3_d_3_or_3_OUT_1_Q
    );
  Node2_WL_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y126",
      INIT => '0'
    )
    port map (
      CE => Node2_WL_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node2_WL_U10_d_0_CLK,
      I => Node2_WL_U10_predand_3_d_3_or_3_OUT_0_Q,
      O => Node2_WL_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node2_WL_U10_predand_3_d_3_or_3_OUT_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y126",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node2_WL_U10_d(0),
      ADR5 => '1',
      ADR4 => Node2_WL_b_sel(0),
      O => Node2_WL_U10_predand_3_d_3_or_3_OUT_0_Q
    );
  Node2_WL_U10_nqr_3_nqr_2_OR_27_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y126",
      INIT => X"3333333320000000"
    )
    port map (
      ADR1 => Node2_WL_U10_d(1),
      ADR0 => IL1_U12_p0_r_19575,
      ADR3 => CU_b_19587,
      ADR4 => Node3_WL_U10_res_d_19784,
      ADR2 => Node3_WL_U1_ready_19781,
      ADR5 => CU_bcast_19688,
      O => Node2_WL_b_sel(0)
    );
  Node1_WL_U10_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y127",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node1_WL_U10_d_1_CLK,
      I => Node1_WL_U10_predand_3_d_3_or_3_OUT_1_Q,
      O => Node1_WL_U10_d(1),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U10_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y127",
      INIT => X"FEFCFCFCFCFCFCFC"
    )
    port map (
      ADR4 => IL1_U12_p0_r_19575,
      ADR0 => CU_b_19587,
      ADR3 => Node3_EL_U10_res_d_19590,
      ADR1 => Node1_WL_U10_d(1),
      ADR5 => Node3_EL_U1_ready_19757,
      ADR2 => CU_bcast_19688,
      O => Node1_WL_U10_predand_3_d_3_or_3_OUT_1_Q
    );
  Node1_WL_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y127",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node1_WL_U10_d_0_CLK,
      I => Node1_WL_U10_predand_3_d_3_or_3_OUT_0_Q,
      O => Node1_WL_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U10_predand_3_d_3_or_3_OUT_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y127",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_WL_U10_d(0),
      ADR5 => '1',
      ADR4 => Node1_WL_b_sel(0),
      O => Node1_WL_U10_predand_3_d_3_or_3_OUT_0_Q
    );
  Node1_WL_U10_nqr_3_nqr_2_OR_27_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y127",
      INIT => X"5450505050505050"
    )
    port map (
      ADR0 => Node1_WL_U10_d(1),
      ADR5 => IL1_U12_p0_r_19575,
      ADR4 => CU_b_19587,
      ADR3 => Node3_EL_U10_res_d_19590,
      ADR1 => Node3_EL_U1_ready_19757,
      ADR2 => CU_bcast_19688,
      O => Node1_WL_b_sel(0)
    );
  Node1_WL_U9_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y128",
      INIT => '0'
    )
    port map (
      CE => Node1_WL_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node1_WL_U9_d_1_CLK,
      I => Node1_WL_U9_predand_3_d_3_or_3_OUT_1_Q,
      O => Node1_WL_U9_d(1),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_WL_U9_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y128",
      INIT => X"FFFFFFFFF2F0F0F0"
    )
    port map (
      ADR4 => IL1_U12_p0_r_19575,
      ADR1 => IL1_delay_foward_19572,
      ADR0 => CU_f_19574,
      ADR2 => Node1_WL_U9_d(1),
      ADR3 => IL1_U1_ready_19814,
      ADR5 => CU_bcast_19688,
      O => Node1_WL_U9_predand_3_d_3_or_3_OUT_1_Q
    );
  Node2_WL_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y136",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node2_WL_U5_cnt(10),
      ADR5 => Node2_WL_U2_cnt(10),
      ADR4 => CU_b_19587,
      O => Node2_WL_mult_in(10)
    );
  Node3_EL_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X64Y140",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_EL_U4_weight_reg(12),
      ADR2 => Node3_EL_U2_cnt(12),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_EL_mult_w_in(12)
    );
  CU_cnt_3_CU_cnt_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_cnt_2_pack_10,
      O => CU_cnt(2)
    );
  CU_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_cnt_3_CLK,
      I => CU_state_2_X_6_o_wide_mux_15_OUT_3_Q,
      O => CU_cnt(3),
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_Mmux_state_2_X_6_o_wide_mux_15_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => X"0000000014444444"
    )
    port map (
      ADR0 => CU_state_FSM_FFd1_19758,
      ADR5 => CU_state_FSM_FFd2_19761,
      ADR2 => CU_cnt(0),
      ADR1 => CU_cnt(3),
      ADR3 => CU_cnt(1),
      ADR4 => CU_cnt(2),
      O => CU_state_2_X_6_o_wide_mux_15_OUT_3_Q
    );
  CU_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_cnt_1_CLK,
      I => CU_state_2_X_6_o_wide_mux_15_OUT_1_Q,
      O => CU_cnt(1),
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_Mmux_state_2_X_6_o_wide_mux_15_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => X"0000003C0000003C"
    )
    port map (
      ADR0 => '1',
      ADR4 => CU_state_FSM_FFd1_19758,
      ADR3 => CU_state_FSM_FFd2_19761,
      ADR1 => CU_cnt(1),
      ADR2 => CU_cnt(0),
      ADR5 => '1',
      O => CU_state_2_X_6_o_wide_mux_15_OUT_1_Q
    );
  CU_Mmux_state_2_X_6_o_wide_mux_15_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => X"0000006A"
    )
    port map (
      ADR0 => CU_cnt(2),
      ADR4 => CU_state_FSM_FFd1_19758,
      ADR3 => CU_state_FSM_FFd2_19761,
      ADR1 => CU_cnt(1),
      ADR2 => CU_cnt(0),
      O => CU_state_2_X_6_o_wide_mux_15_OUT_2_Q
    );
  CU_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_cnt_2_CLK,
      I => CU_state_2_X_6_o_wide_mux_15_OUT_2_Q,
      O => CU_cnt_2_pack_10,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_cnt_0_CLK,
      I => CU_state_2_X_6_o_wide_mux_15_OUT_0_Q,
      O => CU_cnt(0),
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_Mmux_state_2_X_6_o_wide_mux_15_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y118",
      INIT => X"0000000003030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => CU_cnt(0),
      ADR5 => CU_state_FSM_FFd1_19758,
      ADR1 => CU_state_FSM_FFd2_19761,
      O => CU_state_2_X_6_o_wide_mux_15_OUT_0_Q
    );
  CU_state_FSM_FFd3_CU_state_FSM_FFd3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N6_pack_10,
      O => N6
    );
  CU_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_CU_state_FSM_FFd3_CLK,
      I => CU_state_FSM_FFd3_In,
      O => CU_state_FSM_FFd3_19686,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => X"C8F8FFFFC8F8FFFF"
    )
    port map (
      ADR5 => '1',
      ADR3 => io_val_IBUF_19687,
      ADR1 => CU_state_FSM_FFd1_19758,
      ADR2 => CU_state_FSM_FFd3_19686,
      ADR0 => b_val,
      ADR4 => CU_state_FSM_FFd2_19761,
      O => CU_state_FSM_FFd3_In
    );
  CU_state_state_2_X_6_o_Mux_19_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => CU_state_FSM_FFd3_19686,
      ADR1 => CU_state_FSM_FFd1_19758,
      ADR5 => '1',
      O => CU_state_2_X_6_o_Mux_19_o
    );
  CU_state_FSM_FFd2_In_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => X"0000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => CU_cnt(0),
      ADR2 => CU_state_FSM_FFd3_19686,
      ADR3 => '1',
      O => N6_pack_10
    );
  CU_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_CU_state_FSM_FFd2_CLK,
      I => CU_state_FSM_FFd2_In_16466,
      O => CU_state_FSM_FFd2_19761,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_state_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => X"EEEEEEEEEEFEEEEE"
    )
    port map (
      ADR0 => CU_state_FSM_FFd1_19758,
      ADR5 => CU_cnt(2),
      ADR3 => CU_cnt(1),
      ADR1 => CU_state_FSM_FFd2_19761,
      ADR2 => CU_cnt(3),
      ADR4 => N6,
      O => CU_state_FSM_FFd2_In_16466
    );
  CU_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_CU_state_FSM_FFd1_CLK,
      I => CU_state_FSM_FFd1_In,
      O => CU_state_FSM_FFd1_19758,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y119",
      INIT => X"0000F0F00000F4F0"
    )
    port map (
      ADR4 => CU_state_FSM_FFd3_19686,
      ADR1 => CU_state_FSM_FFd2_19761,
      ADR5 => CU_bcast_19688,
      ADR2 => CU_state_FSM_FFd1_19758,
      ADR3 => ERROR_err_valid_19689,
      ADR0 => CU_io_0,
      O => CU_state_FSM_FFd1_In
    );
  Node3_WL_acc_b_en_Node3_WL_acc_b_en_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U10_clr_e_AND_33_o,
      O => Node3_WL_U10_clr_e_AND_33_o_0
    );
  Node3_WL_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y120",
      INIT => X"5500000055000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => CU_b_19587,
      ADR0 => Node3_WL_U10_d(0),
      ADR3 => n1_n3_br,
      ADR5 => '1',
      O => Node3_WL_acc_b_en
    );
  Node3_WL_U10_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X66Y120",
      INIT => X"01000000"
    )
    port map (
      ADR1 => CU_f_19574,
      ADR2 => reset_IBUF_19597,
      ADR4 => CU_b_19587,
      ADR0 => Node3_WL_U10_d(0),
      ADR3 => n1_n3_br,
      O => Node3_WL_U10_clr_e_AND_33_o
    );
  Node1_ACT_back_pred_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y120",
      INIT => X"FF80FF00FF00FF00"
    )
    port map (
      ADR3 => CU_bcast_19688,
      ADR2 => IL1_U12_p0_r_19575,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      ADR1 => Node1_ACT_state_FSM_FFd4_19661,
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR0 => CU_b_19587,
      O => n1_n3_br
    );
  CU_n0191_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y121",
      INIT => X"FFEEFFEE0500AFAA"
    )
    port map (
      ADR5 => CU_state_FSM_FFd3_19686,
      ADR1 => CU_n0163_inv1,
      ADR0 => CU_state_FSM_FFd1_19758,
      ADR3 => CU_state_FSM_FFd2_19761,
      ADR2 => f_val,
      ADR4 => b_val,
      O => CU_n0191_inv
    );
  b_val_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X66Y121",
      INIT => X"0000000020000000"
    )
    port map (
      ADR3 => CU_b_19587,
      ADR5 => CU_bcast_19688,
      ADR0 => IL2_U1_ready_19787,
      ADR2 => IL1_U1_ready_19814,
      ADR4 => IL2_U10_res_d_19786,
      ADR1 => N2,
      O => b_val
    );
  IL1_U1_ready_IL1_U1_ready_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_mult_reset,
      O => IL1_mult_reset_0
    );
  IL1_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X66Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IL1_U1_ready_CLK,
      I => IL1_mult_enable,
      O => IL1_U1_ready_19814,
      RST => GND,
      SET => GND
    );
  IL1_mult_enable1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y124",
      INIT => X"FEFEFEFEFEFEFEFE"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => IL1_U9_res_d_19811,
      ADR0 => IL1_update_reg_0,
      ADR1 => IL1_U10_res_d_19812,
      ADR5 => '1',
      O => IL1_mult_enable
    );
  IL1_update_and_nupdate1 : X_LUT5
    generic map(
      LOC => "SLICE_X66Y124",
      INIT => X"55550000"
    )
    port map (
      ADR3 => '1',
      ADR4 => CU_u_0,
      ADR2 => '1',
      ADR0 => IL1_update_reg_0,
      ADR1 => '1',
      O => IL1_mult_reset
    );
  Node3_ACT_U10_res_d_Node3_ACT_U10_res_d_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U10_pre_res_forward_AND_20_o,
      O => Node3_WL_U10_pre_res_forward_AND_20_o_0
    );
  Node3_ACT_U10_res_d : X_SFF
    generic map(
      LOC => "SLICE_X66Y125",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node3_ACT_U10_res_d_CLK,
      I => Node3_ACT_U10_pre_res_forward_AND_20_o,
      O => Node3_ACT_U10_res_d_19596,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U10_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y125",
      INIT => X"8888AAAA8888AAAA"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => CU_b_19587,
      ADR4 => IL1_U12_p0_r_19575,
      ADR1 => Node3_ACT_U10_d(0),
      ADR5 => '1',
      O => Node3_ACT_U10_pre_res_forward_AND_20_o
    );
  Node3_WL_U10_pre_res_forward_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X66Y125",
      INIT => X"A0A0AAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_WL_U10_d(0),
      ADR0 => CU_b_19587,
      ADR4 => IL1_U12_p0_r_19575,
      ADR3 => '1',
      O => Node3_WL_U10_pre_res_forward_AND_20_o
    );
  IL2_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X66Y126",
      INIT => '0'
    )
    port map (
      CE => IL2_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_IL2_U9_d_0_CLK,
      I => '1',
      O => IL2_U9_d(0),
      SRST => IL1_F_SEL_CLR,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  IL1_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y127",
      INIT => X"FF08FF00FF08FF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => IL1_U12_p0_r_19575,
      ADR2 => IL1_delay_foward_19572,
      ADR4 => CU_f_19574,
      ADR0 => IL1_U1_ready_19814,
      ADR3 => CU_bcast_19688,
      O => input1_fwd_req(0)
    );
  Node1_WL_U2_n0042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y127",
      INIT => X"FDFCFCFCFDFCFCFC"
    )
    port map (
      ADR5 => '1',
      ADR1 => reset_IBUF_19597,
      ADR4 => CU_f_19574,
      ADR0 => Node1_WL_U9_d(1),
      ADR3 => input1_fwd_req(0),
      ADR2 => CU_u_0,
      O => Node1_WL_U2_n0042_inv
    );
  IL2_U2_n0042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X66Y128",
      INIT => X"FFFFFFFFCFCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => reset_IBUF_19597,
      ADR4 => CU_f_19574,
      ADR2 => IL2_U9_d(0),
      ADR3 => u_fwd_pred2_IBUF_22101,
      ADR1 => CU_u_0,
      O => IL2_U2_n0042_inv
    );
  CU_n0163_inv1_CU_n0163_inv1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_io_16549,
      O => CU_io_0
    );
  CU_io : X_FF
    generic map(
      LOC => "SLICE_X67Y119",
      INIT => '0'
    )
    port map (
      CE => CU_n0163_inv_22595,
      CLK => NlwBufferSignal_CU_io_CLK,
      I => NlwBufferSignal_CU_io_IN,
      O => CU_io_16549,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_n0163_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y119",
      INIT => X"FEFFFEFFFEFFFEFF"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR1 => CU_cnt(2),
      ADR2 => CU_cnt(1),
      ADR3 => CU_cnt(3),
      ADR0 => CU_cnt(0),
      O => CU_n0163_inv1
    );
  CU_n0163_inv : X_LUT6
    generic map(
      LOC => "SLICE_X67Y119",
      INIT => X"AAAAFFFFCAC0CAC0"
    )
    port map (
      ADR5 => CU_state_FSM_FFd1_19758,
      ADR0 => CU_state_FSM_FFd3_19686,
      ADR4 => b_val,
      ADR2 => CU_state_FSM_FFd2_19761,
      ADR1 => N4_0,
      ADR3 => CU_n0163_inv1,
      O => CU_n0163_inv_22595
    );
  Node3_WL_U10_d_0_Node3_WL_U10_d_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N4,
      O => N4_0
    );
  Node3_WL_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X67Y120",
      INIT => '0'
    )
    port map (
      CE => Node3_WL_U10_clr_e_AND_33_o_0,
      CLK => NlwBufferSignal_Node3_WL_U10_d_0_CLK,
      I => '1',
      O => Node3_WL_U10_d(0),
      SRST => IL1_acc_b_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  f_val1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y120",
      INIT => X"0300030003000300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => CU_bcast_19688,
      ADR3 => ERROR_err_valid_19689,
      ADR2 => CU_io_0,
      ADR5 => '1',
      O => f_val
    );
  CU_n0163_inv_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X67Y120",
      INIT => X"FEFF5455"
    )
    port map (
      ADR0 => CU_state_FSM_FFd3_19686,
      ADR4 => io_val_IBUF_19687,
      ADR1 => CU_bcast_19688,
      ADR3 => ERROR_err_valid_19689,
      ADR2 => CU_io_0,
      O => N4
    );
  Node3_EL_U2_n0042_inv_Node3_EL_U2_n0042_inv_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U2_n0042_inv,
      O => Node3_NL_U2_n0042_inv_0
    );
  Node3_EL_U2_n0042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y123",
      INIT => X"FFFFFFCCFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => Node3_EL_sel_fwd_en_accf,
      ADR5 => '1',
      O => Node3_EL_U2_n0042_inv
    );
  Node3_NL_U2_n0042_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X67Y123",
      INIT => X"FFEEFFEE"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node3_NL_sel_fwd_en_accf,
      ADR1 => CU_u_0,
      ADR3 => reset_IBUF_19597,
      ADR4 => '1',
      O => Node3_NL_U2_n0042_inv
    );
  Node3_EL_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y123",
      INIT => X"5555000000400000"
    )
    port map (
      ADR4 => CU_f_19574,
      ADR0 => Node3_EL_U9_d(0),
      ADR5 => CU_bcast_19688,
      ADR2 => IL1_U12_p1_r_19830,
      ADR3 => IL1_delay_foward_19572,
      ADR1 => Node1_WL_U1_ready_19573,
      O => Node3_EL_sel_fwd_en_accf
    );
  Node3_NL_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y123",
      INIT => X"3300000033200000"
    )
    port map (
      ADR4 => CU_f_19574,
      ADR1 => Node3_NL_U9_d_0_0,
      ADR3 => CU_bcast_19688,
      ADR2 => IL1_U12_p0_r_19575,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      O => Node3_NL_sel_fwd_en_accf
    );
  IL1_update_reg_IL1_update_reg_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_update_reg_16594,
      O => IL1_update_reg_0
    );
  IL1_update_reg : X_FF
    generic map(
      LOC => "SLICE_X67Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IL1_update_reg_CLK,
      I => NlwBufferSignal_IL1_update_reg_IN,
      O => IL1_update_reg_16594,
      RST => GND,
      SET => GND
    );
  CU_u_3 : X_FF
    generic map(
      LOC => "SLICE_X67Y126",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_u_3_CLK,
      I => NlwBufferSignal_CU_u_3_IN,
      O => CU_u_3_22454,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_u_2 : X_FF
    generic map(
      LOC => "SLICE_X67Y126",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_u_2_CLK,
      I => NlwBufferSignal_CU_u_2_IN,
      O => CU_u_2_22455,
      RST => reset_IBUF_19597,
      SET => GND
    );
  CU_u_1 : X_FF
    generic map(
      LOC => "SLICE_X67Y126",
      INIT => '0'
    )
    port map (
      CE => CU_n0191_inv,
      CLK => NlwBufferSignal_CU_u_1_CLK,
      I => NlwBufferSignal_CU_u_1_IN,
      O => CU_u_1_22453,
      RST => reset_IBUF_19597,
      SET => GND
    );
  IL2_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y126",
      INIT => X"0000000000004400"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_b_19587,
      ADR1 => CU_f_19574,
      ADR4 => IL2_U9_d(0),
      ADR5 => reset_IBUF_19597,
      ADR3 => u_fwd_pred2_IBUF_22101,
      O => IL2_U9_clr_e_AND_33_o
    );
  Node3_ACT_back_pred_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y127",
      INIT => X"FF80FF00FF00FF00"
    )
    port map (
      ADR3 => CU_bcast_19688,
      ADR4 => IL1_U12_p0_r_19575,
      ADR0 => Node3_ACT_state_FSM_FFd3_19606,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR5 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => CU_b_19587,
      O => n3_n1_br(0)
    );
  Node1_WL_U9_nqr_3_nqr_2_OR_27_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y128",
      INIT => X"00DC00CC00CC00CC"
    )
    port map (
      ADR3 => Node1_WL_U9_d(1),
      ADR1 => CU_bcast_19688,
      ADR2 => IL1_U12_p0_r_19575,
      ADR0 => IL1_delay_foward_19572,
      ADR4 => CU_f_19574,
      ADR5 => IL1_U1_ready_19814,
      O => Node1_WL_f_sel(0)
    );
  Node2_WL_fwd_succ_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y131",
      INIT => X"CCCCCCCCFCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => IL1_U12_p0_r_19575,
      ADR5 => IL1_delay_foward_19572,
      ADR2 => CU_f_19574,
      ADR4 => Node2_WL_U1_ready_19837,
      ADR1 => CU_bcast_19688,
      O => n2_n3_fr(0)
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X67Y131",
      INIT => X"00FF333300FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Node3_EL_acc_f_in(15),
      ADR5 => n2_n3_fr(0),
      ADR4 => Node3_ACT_U9_d_2_Q,
      ADR1 => Node3_WL_acc_f_in(15),
      O => N138
    );
  Node1_NL_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y109",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(0),
      ADR3 => Node1_NL_U2_cnt(0),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node1_NL_mult_w_in(0)
    );
  Node1_NL_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y114",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(15),
      ADR2 => Node1_NL_U2_cnt(15),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(15)
    );
  Node1_NL_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y115",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(13),
      ADR3 => Node1_NL_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(13)
    );
  Node3_ACT_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X69Y126",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node3_ACT_U9_res_d_CLK,
      I => Node3_ACT_U9_pre_res_forward_AND_20_o,
      O => Node3_ACT_U9_res_d_22387,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y126",
      INIT => X"8ACF00008ACF0000"
    )
    port map (
      ADR5 => '1',
      ADR4 => CU_f_19574,
      ADR1 => Node3_ACT_U9_d_0_Q,
      ADR2 => IL1_U12_p0_r_19575,
      ADR0 => Node3_ACT_U9_d_2_Q,
      ADR3 => Node3_ACT_U11_p2_r_19828,
      O => Node3_ACT_U9_pre_res_forward_AND_20_o
    );
  Node3_ACT_U9_d_2_Node3_ACT_U9_d_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N120,
      O => N120_0
    );
  Node3_ACT_U9_d_2 : X_SFF
    generic map(
      LOC => "SLICE_X69Y133",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node3_ACT_U9_d_2_CLK,
      I => Node3_ACT_U9_predand_3_d_3_or_3_OUT_2_Q,
      O => Node3_ACT_U9_d_2_Q,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U9_predand_3_d_3_or_3_OUT_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y133",
      INIT => X"FFFFDCCCFFFFCCCC"
    )
    port map (
      ADR2 => IL1_U12_p0_r_19575,
      ADR0 => IL1_delay_foward_19572,
      ADR5 => CU_f_19574,
      ADR1 => Node3_ACT_U9_d_2_Q,
      ADR3 => Node2_WL_U1_ready_19837,
      ADR4 => CU_bcast_19688,
      O => Node3_ACT_U9_predand_3_d_3_or_3_OUT_2_Q
    );
  Node3_ACT_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X69Y133",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node3_ACT_U9_d_0_CLK,
      I => Node3_ACT_U9_predand_3_d_3_or_3_OUT_0_Q,
      O => Node3_ACT_U9_d_0_Q,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U9_predand_3_d_3_or_3_OUT_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y133",
      INIT => X"FCFCFFFFFCFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => Node3_ACT_U9_d_2_Q,
      ADR2 => Node3_ACT_U9_d_0_Q,
      ADR4 => n2_n3_fr(0),
      ADR5 => '1',
      O => Node3_ACT_U9_predand_3_d_3_or_3_OUT_0_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X69Y133",
      INIT => X"11DD00FF"
    )
    port map (
      ADR3 => Node3_EL_acc_f_in(18),
      ADR0 => Node3_WL_acc_f_in(18),
      ADR1 => Node3_ACT_U9_d_2_Q,
      ADR2 => '1',
      ADR4 => n2_n3_fr(0),
      O => N120
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y137",
      INIT => X"1100DDFF1100DDFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => Node3_EL_acc_f_in(16),
      ADR3 => n2_n3_fr(0),
      ADR1 => Node3_ACT_U9_d_2_Q,
      ADR0 => Node3_WL_acc_f_in(16),
      O => N132
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X69Y137",
      INIT => X"000CFF3F000CFF3F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => Node3_EL_acc_f_in(17),
      ADR1 => n2_n3_fr(0),
      ADR3 => Node3_ACT_U9_d_2_Q,
      ADR2 => Node3_WL_acc_f_in(17),
      O => N126
    );
  Node1_NL_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y113",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(16),
      ADR2 => Node1_NL_U2_cnt(16),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(16)
    );
  Node1_NL_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y114",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node1_NL_U5_cnt(11),
      ADR3 => Node1_NL_U2_cnt(11),
      ADR4 => CU_b_19587,
      O => Node1_NL_mult_in(11)
    );
  Node1_NL_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y114",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(9),
      ADR4 => Node1_NL_U2_cnt(9),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(9)
    );
  Node1_NL_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y115",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(13),
      ADR4 => Node1_NL_U2_cnt(13),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(13)
    );
  Node1_NL_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y115",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(18),
      ADR3 => Node1_NL_U2_cnt(18),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(18)
    );
  Node1_NL_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y116",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(14),
      ADR3 => Node1_NL_U2_cnt(14),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(14)
    );
  Node1_NL_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y116",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_NL_U5_cnt(18),
      ADR3 => Node1_NL_U2_cnt(18),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(18)
    );
  IL1_fwd_succ_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y121",
      INIT => X"FFFFFFFF00008080"
    )
    port map (
      ADR3 => '1',
      ADR2 => IL1_U12_p1_r_19830,
      ADR4 => IL1_delay_foward_19572,
      ADR0 => CU_f_19574,
      ADR1 => IL1_U1_ready_19814,
      ADR5 => CU_bcast_19688,
      O => input1_fwd_req(1)
    );
  Node1_ACT_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y121",
      INIT => X"040400000F040000"
    )
    port map (
      ADR2 => reset_IBUF_19597,
      ADR4 => CU_f_19574,
      ADR0 => Node1_ACT_U9_d(0),
      ADR1 => n0045(0),
      ADR5 => Node1_ACT_U9_d(1),
      ADR3 => input1_fwd_req(1),
      O => Node1_ACT_U9_clr_e_AND_33_o
    );
  Node3_NL_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y124",
      INIT => X"FFFF0F0FF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_U5_cnt(12),
      ADR5 => Node3_NL_U2_cnt(12),
      ADR2 => CU_b_19587,
      O => Node3_NL_mult_in(12)
    );
  Node3_NL_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y125",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(14),
      ADR5 => Node3_NL_U2_cnt(14),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(14)
    );
  Node3_NL_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y126",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_NL_U5_cnt(15),
      ADR5 => Node3_NL_U2_cnt(15),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(15)
    );
  Node1_WL_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y131",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(8),
      ADR4 => Node1_WL_U2_cnt(8),
      ADR5 => CU_b_19587,
      O => Node1_WL_mult_in(8)
    );
  IL1_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y131",
      INIT => X"FFFFFFF000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => IL1_U4_weight_reg(4),
      ADR3 => IL1_U2_cnt(4),
      ADR2 => CU_f_19574,
      ADR4 => CU_u_1_22453,
      O => IL1_mult_w_in(4)
    );
  Node1_WL_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y131",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(13),
      ADR5 => Node1_WL_U2_cnt(13),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(13)
    );
  Node1_WL_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y132",
      INIT => X"FFFF0F0FF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node1_WL_U5_cnt(11),
      ADR5 => Node1_WL_U2_cnt(11),
      ADR2 => CU_b_19587,
      O => Node1_WL_mult_in(11)
    );
  Node1_WL_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y133",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(15),
      ADR5 => Node1_WL_U2_cnt(15),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(15)
    );
  Node1_WL_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X70Y133",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U5_cnt(16),
      ADR5 => Node1_WL_U2_cnt(16),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(16)
    );
  Node1_NL_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y109",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(2),
      ADR2 => Node1_NL_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node1_NL_mult_w_in(2)
    );
  Node1_NL_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y109",
      INIT => X"FF00FF00FF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U4_weight_reg(5),
      ADR1 => Node1_NL_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(5)
    );
  Node1_NL_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y109",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(1),
      ADR2 => Node1_NL_U2_cnt(1),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node1_NL_mult_w_in(1)
    );
  Node1_NL_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y111",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_NL_U5_cnt(7),
      ADR3 => Node1_NL_U2_cnt(7),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(7)
    );
  Node1_NL_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y112",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_NL_U5_cnt(3),
      ADR3 => Node1_NL_U2_cnt(3),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(3)
    );
  Node1_NL_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y112",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(11),
      ADR3 => Node1_NL_U2_cnt(11),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(11)
    );
  Node1_NL_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y112",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(2),
      ADR5 => Node1_NL_U2_cnt(2),
      ADR4 => CU_b_19587,
      O => Node1_NL_mult_in(2)
    );
  Node1_NL_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y113",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(3),
      ADR3 => Node1_NL_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node1_NL_mult_w_in(3)
    );
  Node1_NL_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y113",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(6),
      ADR2 => Node1_NL_U2_cnt(6),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(6)
    );
  Node1_NL_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y113",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(4),
      ADR3 => Node1_NL_U2_cnt(4),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node1_NL_mult_w_in(4)
    );
  Node1_NL_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y113",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(10),
      ADR3 => Node1_NL_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(10)
    );
  Node1_NL_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y114",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node1_NL_U5_cnt(15),
      ADR2 => Node1_NL_U2_cnt(15),
      ADR4 => CU_b_19587,
      O => Node1_NL_mult_in(15)
    );
  Node1_NL_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y114",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(8),
      ADR3 => Node1_NL_U2_cnt(8),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(8)
    );
  Node1_NL_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y114",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(5),
      ADR5 => Node1_NL_U2_cnt(5),
      ADR4 => CU_b_19587,
      O => Node1_NL_mult_in(5)
    );
  Node1_NL_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y115",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(17),
      ADR2 => Node1_NL_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(17)
    );
  Node1_NL_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y115",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_NL_U5_cnt(8),
      ADR3 => Node1_NL_U2_cnt(8),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(8)
    );
  Node1_NL_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y115",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(12),
      ADR3 => Node1_NL_U2_cnt(12),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(12)
    );
  Node1_NL_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y115",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_NL_U4_weight_reg(9),
      ADR3 => Node1_NL_U2_cnt(9),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(9)
    );
  Node1_NL_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y116",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => Node1_NL_U5_cnt(17),
      ADR2 => Node1_NL_U2_cnt(17),
      ADR4 => CU_b_19587,
      O => Node1_NL_mult_in(17)
    );
  Node1_ACT_U9_d_1_Node1_ACT_U9_d_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N116,
      O => N116_0
    );
  Node1_ACT_U9_d_1 : X_SFF
    generic map(
      LOC => "SLICE_X71Y121",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node1_ACT_U9_d_1_CLK,
      I => Node1_ACT_U9_predand_3_d_3_or_3_OUT_1_Q,
      O => Node1_ACT_U9_d(1),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U9_predand_3_d_3_or_3_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y121",
      INIT => X"FFCCFFECFFCCFFCC"
    )
    port map (
      ADR0 => IL1_U12_p1_r_19830,
      ADR4 => IL1_delay_foward_19572,
      ADR2 => CU_f_19574,
      ADR1 => Node1_ACT_U9_d(1),
      ADR5 => IL1_U1_ready_19814,
      ADR3 => CU_bcast_19688,
      O => Node1_ACT_U9_predand_3_d_3_or_3_OUT_1_Q
    );
  Node1_ACT_U9_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X71Y121",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U9_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node1_ACT_U9_d_0_CLK,
      I => Node1_ACT_U9_predand_3_d_3_or_3_OUT_0_Q,
      O => Node1_ACT_U9_d(0),
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U9_predand_3_d_3_or_3_OUT_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y121",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node1_ACT_U9_d(0),
      ADR4 => Node1_ACT_f_sel(0),
      ADR5 => '1',
      O => Node1_ACT_U9_predand_3_d_3_or_3_OUT_0_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_18_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X71Y121",
      INIT => X"555500FF"
    )
    port map (
      ADR2 => '1',
      ADR3 => n3_n1_y(18),
      ADR0 => input1Node1(18),
      ADR1 => '1',
      ADR4 => Node1_ACT_f_sel(0),
      O => N116
    );
  Node1_ACT_U9_nqr_3_nqr_2_OR_27_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y121",
      INIT => X"2222222232222222"
    )
    port map (
      ADR1 => Node1_ACT_U9_d(1),
      ADR0 => CU_bcast_19688,
      ADR4 => IL1_U12_p1_r_19830,
      ADR5 => IL1_delay_foward_19572,
      ADR2 => CU_f_19574,
      ADR3 => IL1_U1_ready_19814,
      O => Node1_ACT_f_sel(0)
    );
  Node3_NL_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y123",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_NL_U5_cnt(5),
      ADR5 => Node3_NL_U2_cnt(5),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(5)
    );
  Node3_NL_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y124",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_U5_cnt(8),
      ADR5 => Node3_NL_U2_cnt(8),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(8)
    );
  Node3_NL_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y125",
      INIT => X"FFFF00FFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_NL_U5_cnt(6),
      ADR5 => Node3_NL_U2_cnt(6),
      ADR3 => CU_b_19587,
      O => Node3_NL_mult_in(6)
    );
  Node3_NL_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y126",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_NL_U5_cnt(19),
      ADR5 => Node3_NL_U2_cnt(19),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(19)
    );
  Node1_WL_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y130",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(5),
      ADR5 => Node1_WL_U2_cnt(5),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(5)
    );
  Node1_WL_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y130",
      INIT => X"FFFF0F0FF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node1_WL_U5_cnt(4),
      ADR5 => Node1_WL_U2_cnt(4),
      ADR2 => CU_b_19587,
      O => Node1_WL_mult_in(4)
    );
  Node1_WL_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y132",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(12),
      ADR5 => Node1_WL_U2_cnt(12),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(12)
    );
  Node1_WL_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X71Y132",
      INIT => X"FFFF0F0FF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node1_WL_U5_cnt(18),
      ADR5 => Node1_WL_U2_cnt(18),
      ADR2 => CU_b_19587,
      O => Node1_WL_mult_in(18)
    );
  Node1_ACT_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y102",
      INIT => X"CCEFCC40DDEE8844"
    )
    port map (
      ADR4 => Node1_ACT_U8_sum(9),
      ADR1 => Node1_ACT_U5_cnt(9),
      ADR0 => Node1_ACT_state_FSM_FFd2_19660,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(9)
    );
  Node1_NL_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y110",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(7),
      ADR2 => Node1_NL_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(7)
    );
  Node1_NL_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y110",
      INIT => X"F0F0F0F0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_NL_U5_cnt(0),
      ADR4 => Node1_NL_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(0)
    );
  Node1_NL_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y111",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_NL_U4_weight_reg(19),
      ADR2 => Node1_NL_U2_cnt(19),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_NL_mult_w_in(19)
    );
  Node1_NL_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y113",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(4),
      ADR4 => Node1_NL_U2_cnt(4),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(4)
    );
  Node1_NL_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y113",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(10),
      ADR4 => Node1_NL_U2_cnt(10),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(10)
    );
  Node1_NL_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y113",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(6),
      ADR4 => Node1_NL_U2_cnt(6),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(6)
    );
  Node1_ACT_U9_res_d : X_SFF
    generic map(
      LOC => "SLICE_X72Y114",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U10_clr_inv,
      CLK => NlwBufferSignal_Node1_ACT_U9_res_d_CLK,
      I => Node1_ACT_U9_pre_res_forward_AND_20_o,
      O => Node1_ACT_U9_res_d_22340,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U9_pre_res_forward_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y114",
      INIT => X"8888AAAA08080A0A"
    )
    port map (
      ADR3 => '1',
      ADR0 => CU_f_19574,
      ADR5 => Node1_ACT_U9_d(1),
      ADR2 => IL1_U12_p1_r_19830,
      ADR1 => Node1_ACT_U9_d(0),
      ADR4 => IL1_U12_p0_r_19575,
      O => Node1_ACT_U9_pre_res_forward_AND_20_o
    );
  Node1_NL_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y115",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(16),
      ADR4 => Node1_NL_U2_cnt(16),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(16)
    );
  Node1_NL_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y115",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_NL_U5_cnt(12),
      ADR3 => Node1_NL_U2_cnt(12),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(12)
    );
  Node1_NL_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y116",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(19),
      ADR5 => Node1_NL_U2_cnt(19),
      ADR4 => CU_b_19587,
      O => Node1_NL_mult_in(19)
    );
  Node1_NL_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y117",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(14),
      ADR4 => Node1_NL_U2_cnt(14),
      ADR5 => CU_b_19587,
      O => Node1_NL_mult_in(14)
    );
  Node3_NL_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y121",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(1),
      ADR3 => Node3_NL_U2_cnt(1),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node3_NL_mult_w_in(1)
    );
  Node3_NL_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y122",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_NL_U4_weight_reg(2),
      ADR2 => Node3_NL_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node3_NL_mult_w_in(2)
    );
  Node3_NL_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y122",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_NL_U5_cnt(3),
      ADR4 => Node3_NL_U2_cnt(3),
      ADR5 => CU_b_19587,
      O => Node3_NL_mult_in(3)
    );
  Node3_NL_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y123",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(5),
      ADR3 => Node3_NL_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(5)
    );
  Node3_NL_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y123",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node3_NL_U5_cnt(0),
      ADR2 => Node3_NL_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => Node3_NL_mult_in(0)
    );
  Node3_NL_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y124",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_NL_U5_cnt(13),
      ADR4 => Node3_NL_U2_cnt(13),
      ADR5 => CU_b_19587,
      O => Node3_NL_mult_in(13)
    );
  Node3_NL_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y124",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_NL_U5_cnt(7),
      ADR3 => Node3_NL_U2_cnt(7),
      ADR5 => CU_b_19587,
      O => Node3_NL_mult_in(7)
    );
  Node3_NL_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y124",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_NL_U5_cnt(9),
      ADR3 => Node3_NL_U2_cnt(9),
      ADR5 => CU_b_19587,
      O => Node3_NL_mult_in(9)
    );
  Node3_NL_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y125",
      INIT => X"FF00FF00FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_NL_U4_weight_reg(14),
      ADR4 => Node3_NL_U2_cnt(14),
      ADR2 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(14)
    );
  Node3_NL_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y125",
      INIT => X"FFFF0000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node3_NL_U4_weight_reg(10),
      ADR3 => Node3_NL_U2_cnt(10),
      ADR2 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(10)
    );
  Node3_NL_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y125",
      INIT => X"FFFFFFF000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Node3_NL_U4_weight_reg(11),
      ADR3 => Node3_NL_U2_cnt(11),
      ADR2 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_NL_mult_w_in(11)
    );
  Node3_NL_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y125",
      INIT => X"FFFFFFF000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Node3_NL_U4_weight_reg(8),
      ADR3 => Node3_NL_U2_cnt(8),
      ADR2 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_NL_mult_w_in(8)
    );
  Node3_NL_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y126",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(19),
      ADR3 => Node3_NL_U2_cnt(19),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_NL_mult_w_in(19)
    );
  Node3_NL_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y126",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_NL_U4_weight_reg(18),
      ADR2 => Node3_NL_U2_cnt(18),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_NL_mult_w_in(18)
    );
  Node3_NL_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y126",
      INIT => X"FFFFFFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Node3_NL_U4_weight_reg(15),
      ADR2 => Node3_NL_U2_cnt(15),
      ADR3 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_NL_mult_w_in(15)
    );
  Node3_NL_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y126",
      INIT => X"FFFFFFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Node3_NL_U4_weight_reg(17),
      ADR2 => Node3_NL_U2_cnt(17),
      ADR3 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node3_NL_mult_w_in(17)
    );
  Node3_ACT_U9_clr_e_AND_33_o_Node3_ACT_U9_clr_e_AND_33_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U10_clr_e_AND_33_o_pack_6,
      O => Node3_ACT_U10_clr_e_AND_33_o
    );
  Node3_ACT_U9_clr_e_AND_33_o_Node3_ACT_U9_clr_e_AND_33_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U10_d_0_pack_4,
      O => Node3_ACT_U10_d(0)
    );
  Node3_ACT_U9_clr_e_AND_33_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y127",
      INIT => X"2222222222222222"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => reset_IBUF_19597,
      ADR0 => Node3_ACT_sel_fwd_en_accf,
      ADR5 => '1',
      O => Node3_ACT_U9_clr_e_AND_33_o
    );
  Node3_ACT_U10_clr_e_AND_33_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X72Y127",
      INIT => X"33330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node3_ACT_acc_b_en,
      ADR1 => reset_IBUF_19597,
      ADR2 => '1',
      O => Node3_ACT_U10_clr_e_AND_33_o_pack_6
    );
  Node3_ACT_U10_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y127",
      INIT => X"5400500050005000"
    )
    port map (
      ADR3 => CU_b_19587,
      ADR0 => Node3_ACT_U10_d(0),
      ADR4 => IL1_U12_p0_r_19575,
      ADR1 => Node3_NL_U10_res_d_0,
      ADR5 => Node3_NL_U1_ready_19752,
      ADR2 => CU_bcast_19688,
      O => Node3_ACT_acc_b_en
    );
  Node3_ACT_U10_d_0 : X_SFF
    generic map(
      LOC => "SLICE_X72Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U10_clr_e_AND_33_o,
      CLK => NlwBufferSignal_Node3_ACT_U10_d_0_CLK,
      I => '1',
      O => Node3_ACT_U10_d_0_pack_4,
      SRST => reset_IBUF_19597,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y127",
      INIT => X"22AA00AA22A200A0"
    )
    port map (
      ADR0 => CU_f_19574,
      ADR3 => Node3_ACT_U9_d_0_Q,
      ADR5 => N148_0,
      ADR2 => CU_bcast_19688,
      ADR1 => Node3_ACT_U9_d_2_Q,
      ADR4 => n2_n3_fr(0),
      O => Node3_ACT_sel_fwd_en_accf
    );
  Node1_WL_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y129",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(6),
      ADR3 => Node1_WL_U2_cnt(6),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(6)
    );
  IL1_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y129",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL1_U5_cnt(13),
      ADR5 => IL1_U2_cnt(13),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(13)
    );
  Node1_WL_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y129",
      INIT => X"FF00FF0FFF00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_WL_U4_weight_reg(8),
      ADR5 => Node1_WL_U2_cnt(8),
      ADR2 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node1_WL_mult_w_in(8)
    );
  IL1_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y130",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(11),
      ADR3 => IL1_U2_cnt(11),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(11)
    );
  Node1_WL_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y130",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(10),
      ADR3 => Node1_WL_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(10)
    );
  IL1_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y130",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => IL1_U5_cnt(5),
      ADR2 => IL1_U2_cnt(5),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(5)
    );
  Node1_WL_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y130",
      INIT => X"F0F0CCCCF0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U5_cnt(9),
      ADR1 => Node1_WL_U2_cnt(9),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(9)
    );
  Node1_WL_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y131",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(6),
      ADR5 => Node1_WL_U2_cnt(6),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(6)
    );
  IL1_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y131",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL1_U4_weight_reg(13),
      ADR2 => IL1_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(13)
    );
  IL1_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y131",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL1_U4_weight_reg(9),
      ADR2 => IL1_U2_cnt(9),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(9)
    );
  IL1_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y131",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(8),
      ADR3 => IL1_U2_cnt(8),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(8)
    );
  IL1_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y132",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL1_U5_cnt(15),
      ADR3 => IL1_U2_cnt(15),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(15)
    );
  IL1_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y132",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(10),
      ADR3 => IL1_U2_cnt(10),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(10)
    );
  IL1_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y132",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL1_U4_weight_reg(15),
      ADR2 => IL1_U2_cnt(15),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(15)
    );
  Node1_WL_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y132",
      INIT => X"F0F0F0F0F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(11),
      ADR4 => Node1_WL_U2_cnt(11),
      ADR3 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(11)
    );
  IL1_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y133",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => IL1_U5_cnt(18),
      ADR2 => IL1_U2_cnt(18),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(18)
    );
  IL1_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(14),
      ADR3 => IL1_U2_cnt(14),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => IL1_mult_w_in(14)
    );
  IL1_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(16),
      ADR3 => IL1_U2_cnt(16),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => IL1_mult_w_in(16)
    );
  Node1_WL_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y134",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_WL_U5_cnt(17),
      ADR3 => Node1_WL_U2_cnt(17),
      ADR5 => CU_b_19587,
      O => Node1_WL_mult_in(17)
    );
  IL1_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y134",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(18),
      ADR3 => IL1_U2_cnt(18),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(18)
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X72Y141",
      INIT => X"333333330000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => Node3_ACT_f_sel(1),
      ADR4 => Node3_EL_acc_f_in(19),
      ADR1 => Node3_WL_acc_f_in(19),
      O => N146
    );
  Node3_NL_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y122",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_NL_U5_cnt(2),
      ADR3 => Node3_NL_U2_cnt(2),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(2)
    );
  Node3_NL_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y122",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_NL_U5_cnt(1),
      ADR3 => Node3_NL_U2_cnt(1),
      ADR5 => CU_b_1_22471,
      O => Node3_NL_mult_in(1)
    );
  Node3_NL_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y123",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(3),
      ADR3 => Node3_NL_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => Node3_NL_mult_w_in(3)
    );
  Node3_NL_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y124",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(7),
      ADR3 => Node3_NL_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(7)
    );
  Node3_NL_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y124",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_NL_U4_weight_reg(9),
      ADR2 => Node3_NL_U2_cnt(9),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(9)
    );
  Node3_NL_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y124",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(12),
      ADR3 => Node3_NL_U2_cnt(12),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(12)
    );
  Node3_NL_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y124",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(13),
      ADR3 => Node3_NL_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(13)
    );
  Node3_NL_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y125",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_NL_U5_cnt(10),
      ADR3 => Node3_NL_U2_cnt(10),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(10)
    );
  Node3_NL_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y125",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node3_NL_U5_cnt(11),
      ADR3 => Node3_NL_U2_cnt(11),
      ADR5 => CU_b_19587,
      O => Node3_NL_mult_in(11)
    );
  Node3_NL_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y125",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_NL_U5_cnt(4),
      ADR3 => Node3_NL_U2_cnt(4),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(4)
    );
  Node3_NL_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y126",
      INIT => X"FFFFFF0000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_NL_U5_cnt(16),
      ADR4 => Node3_NL_U2_cnt(16),
      ADR3 => CU_b_19587,
      O => Node3_NL_mult_in(16)
    );
  Node3_NL_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y126",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_NL_U5_cnt(17),
      ADR3 => Node3_NL_U2_cnt(17),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(17)
    );
  Node3_NL_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y126",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_NL_U5_cnt(18),
      ADR3 => Node3_NL_U2_cnt(18),
      ADR4 => CU_b_19587,
      O => Node3_NL_mult_in(18)
    );
  Node3_NL_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y126",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node3_NL_U4_weight_reg(16),
      ADR2 => Node3_NL_U2_cnt(16),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(16)
    );
  Node3_ACT_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y127",
      INIT => X"FCECF0A0F0A0F0A0"
    )
    port map (
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_U9_res_d_22387,
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => CU_b_19587,
      ADR4 => Node3_ACT_U10_res_d_19596,
      ADR1 => Node3_ACT_state_FSM_FFd2_19612,
      O => Node3_ACT_state_FSM_FFd3_In1_19607
    );
  IL1_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y128",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => IL1_U5_cnt(3),
      ADR2 => IL1_U2_cnt(3),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(3)
    );
  IL1_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y128",
      INIT => X"FF00CCCCFF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => IL1_U5_cnt(17),
      ADR1 => IL1_U2_cnt(17),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(17)
    );
  IL1_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y129",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(1),
      ADR3 => IL1_U2_cnt(1),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_2_22455,
      O => IL1_mult_w_in(1)
    );
  IL1_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y129",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => IL1_U5_cnt(4),
      ADR2 => IL1_U2_cnt(4),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(4)
    );
  IL1_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y129",
      INIT => X"FFFFFFF0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => IL1_U4_weight_reg(2),
      ADR2 => IL1_U2_cnt(2),
      ADR4 => CU_f_19574,
      ADR3 => CU_u_2_22455,
      O => IL1_mult_w_in(2)
    );
  Node1_WL_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y129",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(3),
      ADR3 => Node1_WL_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node1_WL_mult_w_in(3)
    );
  IL1_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y130",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IL1_U5_cnt(7),
      ADR3 => IL1_U2_cnt(7),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(7)
    );
  Node1_WL_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y130",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_WL_U5_cnt(3),
      ADR5 => Node1_WL_U2_cnt(3),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(3)
    );
  Node1_WL_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y130",
      INIT => X"F0F0F0FFF0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(7),
      ADR5 => Node1_WL_U2_cnt(7),
      ADR3 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node1_WL_mult_w_in(7)
    );
  IL1_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y130",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IL1_U5_cnt(10),
      ADR3 => IL1_U2_cnt(10),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(10)
    );
  IL1_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y131",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL1_U5_cnt(11),
      ADR3 => IL1_U2_cnt(11),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(11)
    );
  IL1_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y131",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(7),
      ADR3 => IL1_U2_cnt(7),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(7)
    );
  IL1_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y131",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(5),
      ADR3 => IL1_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(5)
    );
  Node1_WL_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y131",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Node1_WL_U5_cnt(7),
      ADR2 => Node1_WL_U2_cnt(7),
      ADR5 => CU_b_19587,
      O => Node1_WL_mult_in(7)
    );
  IL1_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y132",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IL1_U5_cnt(14),
      ADR3 => IL1_U2_cnt(14),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(14)
    );
  Node1_WL_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y132",
      INIT => X"FF00FF00AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(10),
      ADR0 => Node1_WL_U2_cnt(10),
      ADR5 => CU_b_19587,
      O => Node1_WL_mult_in(10)
    );
  IL1_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y132",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(12),
      ADR3 => IL1_U2_cnt(12),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => IL1_mult_w_in(12)
    );
  Node1_WL_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(18),
      ADR3 => Node1_WL_U2_cnt(18),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(18)
    );
  Node1_WL_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y133",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(16),
      ADR3 => Node1_WL_U2_cnt(16),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(16)
    );
  IL1_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y133",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL1_U5_cnt(16),
      ADR3 => IL1_U2_cnt(16),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(16)
    );
  IL1_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y133",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IL1_U4_weight_reg(17),
      ADR2 => IL1_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(17)
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B61 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y134",
      INIT => X"FF0000E4000000E4"
    )
    port map (
      ADR4 => Node3_ACT_acc_f_reset0_0,
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_f_sel(1),
      ADR1 => Node3_EL_acc_f_in(14),
      ADR2 => Node3_WL_acc_f_in(14),
      ADR5 => Node3_ACT_omx_out_14_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q
    );
  Node3_ACT_U9_r23or1 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y134",
      INIT => X"3302330033003300"
    )
    port map (
      ADR1 => Node3_ACT_U9_d_2_Q,
      ADR3 => CU_bcast_19688,
      ADR4 => IL1_U12_p0_r_19575,
      ADR2 => IL1_delay_foward_19572,
      ADR0 => CU_f_19574,
      ADR5 => Node2_WL_U1_ready_19837,
      O => Node3_ACT_f_sel(1)
    );
  Node1_WL_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X73Y135",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_WL_U5_cnt(19),
      ADR4 => Node1_WL_U2_cnt(19),
      ADR5 => CU_b_19587,
      O => Node1_WL_mult_in(19)
    );
  Node1_ACT_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y100",
      INIT => X"FFF2FCF300D030C0"
    )
    port map (
      ADR2 => Node1_ACT_U8_sum(2),
      ADR5 => Node1_ACT_U5_cnt(2),
      ADR1 => Node1_ACT_state_FSM_FFd2_1_22476,
      ADR0 => Node1_ACT_state_FSM_FFd4_1_22477,
      ADR4 => Node1_ACT_state_FSM_FFd1_2_22478,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(2)
    );
  Node1_ACT_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y100",
      INIT => X"FFFFFAFF00000A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_U8_sum(2),
      ADR5 => Node1_ACT_U2_cnt(2),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(2)
    );
  Node1_ACT_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y100",
      INIT => X"F0F0E2E2B8AAB8B8"
    )
    port map (
      ADR0 => Node1_ACT_U8_sum(5),
      ADR2 => Node1_ACT_U5_cnt(5),
      ADR1 => Node1_ACT_state_FSM_FFd2_2_22474,
      ADR3 => Node1_ACT_state_FSM_FFd4_2_22475,
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(5)
    );
  Node1_ACT_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y101",
      INIT => X"FFAAFFD955002600"
    )
    port map (
      ADR3 => Node1_ACT_U8_sum(7),
      ADR5 => Node1_ACT_U5_cnt(7),
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR0 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(7)
    );
  Node1_ACT_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y101",
      INIT => X"CCDDCC88EFEE4044"
    )
    port map (
      ADR4 => Node1_ACT_U8_sum(1),
      ADR1 => Node1_ACT_U5_cnt(1),
      ADR0 => Node1_ACT_state_FSM_FFd2_1_22476,
      ADR2 => Node1_ACT_state_FSM_FFd4_1_22477,
      ADR3 => Node1_ACT_state_FSM_FFd1_2_22478,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(1)
    );
  Node1_ACT_state_FSM_FFd2_2_Node1_ACT_state_FSM_FFd2_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_state_FSM_FFd2_In1,
      O => Node1_ACT_state_FSM_FFd2_In1_0
    );
  Node1_ACT_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y102",
      INIT => X"BA8ABB88BE82BE82"
    )
    port map (
      ADR3 => Node1_ACT_U8_sum(10),
      ADR0 => Node1_ACT_U5_cnt(10),
      ADR2 => Node1_ACT_state_FSM_FFd2_19660,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(10)
    );
  Node1_ACT_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y102",
      INIT => X"CCE4CCF0D8E4D8E4"
    )
    port map (
      ADR2 => Node1_ACT_U8_sum(8),
      ADR1 => Node1_ACT_U5_cnt(8),
      ADR0 => Node1_ACT_state_FSM_FFd2_19660,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(8)
    );
  Node1_ACT_state_FSM_FFd2_2 : X_FF
    generic map(
      LOC => "SLICE_X75Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_2_CLK,
      I => Node1_ACT_state_FSM_FFd2_In,
      O => Node1_ACT_state_FSM_FFd2_2_22474,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_state_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y102",
      INIT => X"4C6C4C4C4C6C4C4C"
    )
    port map (
      ADR1 => Node1_ACT_state_FSM_FFd2_19660,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      ADR4 => Node1_ACT_U7_fin_19727,
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => '1',
      O => Node1_ACT_state_FSM_FFd2_In
    );
  Node1_ACT_state_FSM_FFd2_In11 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y102",
      INIT => X"00220022"
    )
    port map (
      ADR1 => Node1_ACT_state_FSM_FFd2_19660,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      O => Node1_ACT_state_FSM_FFd2_In1
    );
  Node1_ACT_state_FSM_FFd2_1 : X_FF
    generic map(
      LOC => "SLICE_X75Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_1_CLK,
      I => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_1_IN,
      O => Node1_ACT_state_FSM_FFd2_1_22476,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y102",
      INIT => X"FFFF000CFFF30000"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node1_ACT_U8_sum(9),
      ADR4 => Node1_ACT_U2_cnt(9),
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(9)
    );
  Node1_ACT_mult_w_in_15_Node1_ACT_mult_w_in_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_acc_f_reset0,
      O => Node1_ACT_acc_f_reset0_0
    );
  Node1_ACT_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y103",
      INIT => X"CDEECDFEC844C804"
    )
    port map (
      ADR5 => Node1_ACT_U8_sum(15),
      ADR1 => Node1_ACT_U5_cnt(15),
      ADR0 => Node1_ACT_state_FSM_FFd2_19660,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(15)
    );
  Node1_ACT_Mmux_acc_f_reset0121 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y103",
      INIT => X"5F0A000F5F0A000F"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => '1',
      O => Node1_ACT_mult_reset
    );
  Node1_ACT_Mmux_acc_f_reset011 : X_LUT5
    generic map(
      LOC => "SLICE_X75Y103",
      INIT => X"5F0F0005"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      O => Node1_ACT_acc_f_reset0
    );
  Node1_ACT_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y104",
      INIT => X"AAFFAFBAAA00A08A"
    )
    port map (
      ADR5 => Node1_ACT_U8_sum(13),
      ADR0 => Node1_ACT_U5_cnt(13),
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR1 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(13)
    );
  Node1_ACT_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y104",
      INIT => X"CCCFCCC0FDFC080C"
    )
    port map (
      ADR4 => Node1_ACT_U8_sum(18),
      ADR1 => Node1_ACT_U5_cnt(18),
      ADR2 => Node1_ACT_state_FSM_FFd2_19660,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(18)
    );
  Node1_WL_mult_w_in_2_Node1_WL_mult_w_in_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000006b,
      O => Node3_NL_U1_U1_blk00000001_sig0000006b_0
    );
  Node1_WL_mult_w_in_2_Node1_WL_mult_w_in_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U1_U1_blk00000001_sig0000006a,
      O => Node3_NL_U1_U1_blk00000001_sig0000006a_0
    );
  Node1_WL_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y127",
      INIT => X"FF00FF00FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_WL_U4_weight_reg(2),
      ADR4 => Node1_WL_U2_cnt(2),
      ADR5 => CU_f_19574,
      ADR2 => CU_u_2_22455,
      O => Node1_WL_mult_w_in(2)
    );
  Node3_NL_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X75Y127"
    )
    port map (
      CI => Node3_NL_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node3_NL_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node3_NL_U1_U1_blk00000001_sig0000006b,
      O(0) => Node3_NL_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node3_NL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node3_NL_U1_U1_blk00000001_sig0000006c,
      S(0) => Node3_NL_U1_U1_blk00000001_sig0000006d
    );
  Node3_NL_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X75Y127",
      INIT => X"3030C0C03030C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_mult_w_in(19),
      ADR1 => Node3_NL_mult_in(1),
      ADR4 => Node3_NL_mult_in(0),
      O => Node3_NL_U1_U1_blk00000001_sig0000006c
    );
  Node3_NL_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y127",
      INIT => X"3030C0C03030C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_mult_w_in(19),
      ADR1 => Node3_NL_mult_in(1),
      ADR4 => Node3_NL_mult_in(0),
      ADR5 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig0000006d
    );
  Node3_NL_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X75Y127",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => Node3_NL_mult_w_in(19),
      ADR1 => Node3_NL_mult_in(1),
      ADR4 => '1',
      O => Node3_NL_U1_U1_blk00000001_sig00000096
    );
  IL1_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y128",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IL1_U5_cnt(1),
      ADR3 => IL1_U2_cnt(1),
      ADR4 => CU_b_1_22471,
      O => IL1_mult_in(1)
    );
  IL1_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X75Y128",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(3),
      ADR3 => IL1_U2_cnt(3),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => IL1_mult_w_in(3)
    );
  Node1_ACT_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y100",
      INIT => X"CCAACCCACCAAAACC"
    )
    port map (
      ADR0 => Node1_ACT_U8_sum(6),
      ADR1 => Node1_ACT_U5_cnt(6),
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(6)
    );
  Node1_ACT_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y100",
      INIT => X"FFFF0000FFF500A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node1_ACT_U8_sum(1),
      ADR4 => Node1_ACT_U2_cnt(1),
      ADR0 => Node1_ACT_state_FSM_FFd1_1_22524,
      ADR3 => Node1_ACT_state_FSM_FFd4_2_22475,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(1)
    );
  Node1_ACT_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y101",
      INIT => X"AAEFAA20BBEE8822"
    )
    port map (
      ADR4 => Node1_ACT_U8_sum(3),
      ADR0 => Node1_ACT_U5_cnt(3),
      ADR1 => Node1_ACT_state_FSM_FFd2_2_22474,
      ADR2 => Node1_ACT_state_FSM_FFd4_2_22475,
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(3)
    );
  Node1_ACT_state_FSM_FFd1_2 : X_FF
    generic map(
      LOC => "SLICE_X74Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_2_CLK,
      I => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_2_IN,
      O => Node1_ACT_state_FSM_FFd1_2_22478,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y101",
      INIT => X"FFF000F0FCFB3040"
    )
    port map (
      ADR2 => Node1_ACT_U8_sum(0),
      ADR4 => Node1_ACT_U5_cnt(0),
      ADR5 => Node1_ACT_state_FSM_FFd2_1_22476,
      ADR1 => Node1_ACT_state_FSM_FFd1_2_22478,
      ADR0 => Node1_ACT_state_FSM_FFd4_1_22477,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(0)
    );
  Node1_ACT_state_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X74Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_1_CLK,
      I => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_1_IN,
      O => Node1_ACT_state_FSM_FFd1_1_22524,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_state_FSM_FFd4_2_Node1_ACT_state_FSM_FFd4_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_n0033_inv,
      O => Node1_ACT_U8_n0033_inv_0
    );
  Node1_ACT_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y102",
      INIT => X"FFFFFCFF00003000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_ACT_U8_sum(13),
      ADR5 => Node1_ACT_U2_cnt(13),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(13)
    );
  Node1_ACT_state_FSM_FFd4_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y102",
      INIT => X"FFAAFFFFFFFF00FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR0 => Node1_ACT_U1_ready_22544,
      ADR4 => Node1_ACT_state_FSM_FFd3_19659,
      ADR3 => Node1_ACT_state_FSM_FFd2_19660,
      O => Node1_ACT_state_FSM_FFd4_In1_22597
    );
  Node1_ACT_state_FSM_FFd4_2 : X_FF
    generic map(
      LOC => "SLICE_X74Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_2_CLK,
      I => Node1_ACT_state_FSM_FFd4_In,
      O => Node1_ACT_state_FSM_FFd4_2_22475,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_state_FSM_FFd4_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y102",
      INIT => X"4F4F0F3F40400030"
    )
    port map (
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR4 => Node1_ACT_state_FSM_FFd3_19659,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_U9_res_d_22340,
      ADR0 => CU_f_19574,
      ADR5 => Node1_ACT_state_FSM_FFd4_In1_22597,
      O => Node1_ACT_state_FSM_FFd4_In
    );
  Node1_ACT_state_FSM_FFd4_1 : X_FF
    generic map(
      LOC => "SLICE_X74Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_1_CLK,
      I => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_1_IN,
      O => Node1_ACT_state_FSM_FFd4_1_22477,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_Mmux_acc_f_reset0111 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y102",
      INIT => X"5500CC115500CC11"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd2_19660,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR0 => Node1_ACT_state_FSM_FFd3_19659,
      ADR5 => '1',
      O => Node1_ACT_add_reset
    );
  Node1_ACT_U8_n0033_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y102",
      INIT => X"55335500"
    )
    port map (
      ADR2 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd2_19660,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR0 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_U8_n0033_inv
    );
  Node1_ACT_state_FSM_FFd4_Node1_ACT_state_FSM_FFd4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_acc_f_reset1_pack_10,
      O => Node1_ACT_acc_f_reset1
    );
  Node1_ACT_state_FSM_FFd3_In3 : X_MUX2
    generic map(
      LOC => "SLICE_X74Y103"
    )
    port map (
      IA => N152,
      IB => N153,
      O => Node1_ACT_state_FSM_FFd3_In,
      SEL => Node1_ACT_state_FSM_FFd3_19659
    );
  Node1_ACT_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_CLK,
      I => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_IN,
      O => Node1_ACT_state_FSM_FFd4_19661,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_state_FSM_FFd3_In3_F : X_LUT6
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => X"FCF0ECA0F0F0A0A0"
    )
    port map (
      ADR0 => Node1_ACT_U9_res_d_22340,
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => CU_b_19587,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_U10_res_d_19601,
      ADR1 => Node1_ACT_state_FSM_FFd2_19660,
      O => N152
    );
  Node1_ACT_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd3_CLK,
      I => Node1_ACT_state_FSM_FFd3_In,
      O => Node1_ACT_state_FSM_FFd3_19659,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_state_FSM_FFd3_In3_G : X_LUT6
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => X"5F5F0F3F5F5F0F3F"
    )
    port map (
      ADR5 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR0 => CU_f_19574,
      ADR1 => Node1_ACT_state_FSM_FFd2_19660,
      ADR3 => Node1_ACT_U7_fin_19727,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      O => N153
    );
  Node1_ACT_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_CLK,
      I => Node1_ACT_state_FSM_FFd1_In,
      O => Node1_ACT_state_FSM_FFd1_19662,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => X"F4CCFCCCF4CCFCCC"
    )
    port map (
      ADR3 => Node1_ACT_state_FSM_FFd4_19661,
      ADR4 => CU_f_19574,
      ADR0 => Node1_ACT_state_FSM_FFd3_19659,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR2 => Node1_ACT_state_FSM_FFd2_19660,
      ADR5 => '1',
      O => Node1_ACT_state_FSM_FFd1_In
    );
  Node1_ACT_state_acc_f_reset11 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => X"44004400"
    )
    port map (
      ADR3 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => '1',
      ADR0 => Node1_ACT_state_FSM_FFd3_19659,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => '1',
      O => Node1_ACT_acc_f_reset1_pack_10
    );
  Node1_ACT_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_CLK,
      I => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_IN,
      O => Node1_ACT_state_FSM_FFd2_19660,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y103",
      INIT => X"F3F3D1D1E2E2C0C0"
    )
    port map (
      ADR3 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_U2_cnt(9),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_9_0,
      ADR2 => Node1_ACT_U4_weight_reg(9),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node1_ACT_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y104",
      INIT => X"FF0FFF34F000CB00"
    )
    port map (
      ADR5 => Node1_ACT_U8_sum(19),
      ADR3 => Node1_ACT_U5_cnt(19),
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(19)
    );
  Node1_ACT_U1_ready_Node1_ACT_U1_ready_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_n0042_inv,
      O => Node1_ACT_U2_n0042_inv_0
    );
  Node1_ACT_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X74Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node1_ACT_U1_ready_CLK,
      I => Node1_ACT_mult_enable,
      O => Node1_ACT_U1_ready_22544,
      RST => GND,
      SET => GND
    );
  Node1_ACT_Mmux_mult_enable11 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y114",
      INIT => X"0000DCDC0000DCDC"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR0 => Node1_ACT_state_FSM_FFd2_19660,
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      ADR5 => '1',
      O => Node1_ACT_mult_enable
    );
  Node1_ACT_U2_n0042_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X74Y114",
      INIT => X"FF32FFA3"
    )
    port map (
      ADR3 => Node1_ACT_sel_fwd_en_accf,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR0 => Node1_ACT_state_FSM_FFd2_19660,
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_U2_n0042_inv
    );
  Node1_ACT_U9_e1 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y114",
      INIT => X"0088AAAA00880088"
    )
    port map (
      ADR2 => '1',
      ADR0 => CU_f_19574,
      ADR3 => Node1_ACT_U9_d(0),
      ADR1 => n0045(0),
      ADR4 => Node1_ACT_U9_d(1),
      ADR5 => input1_fwd_req(1),
      O => Node1_ACT_sel_fwd_en_accf
    );
  Node3_NL_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y122",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(4),
      ADR3 => Node3_NL_U2_cnt(4),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node3_NL_mult_w_in(4)
    );
  Node3_NL_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y122",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(6),
      ADR3 => Node3_NL_U2_cnt(6),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node3_NL_mult_w_in(6)
    );
  Node3_NL_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y123",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_NL_U4_weight_reg(0),
      ADR3 => Node3_NL_U2_cnt(0),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => Node3_NL_mult_w_in(0)
    );
  IL1_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y129",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL1_U5_cnt(2),
      ADR4 => IL1_U2_cnt(2),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(2)
    );
  Node1_WL_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y129",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_WL_U5_cnt(1),
      ADR3 => Node1_WL_U2_cnt(1),
      ADR5 => CU_b_1_22471,
      O => Node1_WL_mult_in(1)
    );
  Node1_WL_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y129",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(5),
      ADR3 => Node1_WL_U2_cnt(5),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(5)
    );
  IL1_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y130",
      INIT => X"F0F0F0F0CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => IL1_U5_cnt(6),
      ADR1 => IL1_U2_cnt(6),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(6)
    );
  Node1_WL_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y130",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_WL_U5_cnt(2),
      ADR3 => Node1_WL_U2_cnt(2),
      ADR5 => CU_b_19587,
      O => Node1_WL_mult_in(2)
    );
  IL1_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y131",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IL1_U5_cnt(12),
      ADR3 => IL1_U2_cnt(12),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(12)
    );
  Node1_WL_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y131",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(13),
      ADR3 => Node1_WL_U2_cnt(13),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(13)
    );
  IL1_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y131",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IL1_U5_cnt(9),
      ADR3 => IL1_U2_cnt(9),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(9)
    );
  Node1_WL_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y131",
      INIT => X"FFFF0000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node1_WL_U4_weight_reg(12),
      ADR3 => Node1_WL_U2_cnt(12),
      ADR2 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(12)
    );
  IL1_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y132",
      INIT => X"FFFFF0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => IL1_U5_cnt(19),
      ADR2 => IL1_U2_cnt(19),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(19)
    );
  IL1_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y132",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(6),
      ADR3 => IL1_U2_cnt(6),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => IL1_mult_w_in(6)
    );
  Node1_WL_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y132",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_WL_U4_weight_reg(9),
      ADR2 => Node1_WL_U2_cnt(9),
      ADR5 => CU_f_19574,
      ADR4 => CU_u_0,
      O => Node1_WL_mult_w_in(9)
    );
  Node1_WL_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y133",
      INIT => X"FFFFFF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node1_WL_U5_cnt(14),
      ADR3 => Node1_WL_U2_cnt(14),
      ADR4 => CU_b_19587,
      O => Node1_WL_mult_in(14)
    );
  Node1_WL_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y134",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_WL_U4_weight_reg(17),
      ADR2 => Node1_WL_U2_cnt(17),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(17)
    );
  IL1_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X74Y134",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(19),
      ADR3 => IL1_U2_cnt(19),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => IL1_mult_w_in(19)
    );
  Node1_ACT_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y100",
      INIT => X"FFFC000CFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_U8_sum(4),
      ADR4 => Node1_ACT_U2_cnt(4),
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(4)
    );
  Node1_ACT_U8_sum_5 : X_SFF
    generic map(
      LOC => "SLICE_X76Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_5_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q,
      O => Node1_ACT_U8_sum(5),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT161 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y100",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_NL_acc_f_in(5),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_5_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q
    );
  Node1_ACT_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y100",
      INIT => X"AAAABB88EF20EE22"
    )
    port map (
      ADR3 => Node1_ACT_U8_sum(4),
      ADR0 => Node1_ACT_U5_cnt(4),
      ADR1 => Node1_ACT_state_FSM_FFd2_2_22474,
      ADR2 => Node1_ACT_state_FSM_FFd4_2_22475,
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(4)
    );
  Node1_ACT_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y100",
      INIT => X"FF00FF00FF00F3C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_ACT_U8_sum(0),
      ADR3 => Node1_ACT_U2_cnt(0),
      ADR1 => Node1_ACT_state_FSM_FFd1_2_22478,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(0)
    );
  Node1_ACT_U8_sum_2 : X_SFF
    generic map(
      LOC => "SLICE_X76Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_2_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q,
      O => Node1_ACT_U8_sum(2),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y101",
      INIT => X"FFECECECFFECECEC"
    )
    port map (
      ADR5 => '1',
      ADR4 => Node1_NL_acc_f_in(2),
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22408,
      ADR0 => Node1_ACT_U8_a_19_b_19_add_0_OUT_2_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q
    );
  Node1_ACT_U8_sum_1 : X_SFF
    generic map(
      LOC => "SLICE_X76Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_1_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q,
      O => Node1_ACT_U8_sum(1),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT121 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y101",
      INIT => X"FFECFFECECECECEC"
    )
    port map (
      ADR4 => '1',
      ADR5 => Node1_NL_acc_f_in(1),
      ADR0 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR2 => Node1_ACT_U8_a_19_b_19_add_0_OUT_1_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q
    );
  Node1_ACT_U6_Mmux_coeff11 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y101",
      INIT => X"00A000E40FA50FE1"
    )
    port map (
      ADR2 => Node1_ACT_U7_cnt(1),
      ADR3 => Node1_ACT_U6_x_addr_0,
      ADR0 => Node1_ACT_U6_x_addr_1,
      ADR4 => Node1_ACT_U6_x_addr_3,
      ADR1 => Node1_ACT_U6_x_addr_2,
      ADR5 => Node1_ACT_U7_cnt(0),
      O => Node1_ACT_in1_0_Q
    );
  Node1_ACT_U8_sum_0 : X_SFF
    generic map(
      LOC => "SLICE_X76Y101",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_0_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q,
      O => Node1_ACT_U8_sum(0),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y101",
      INIT => X"FBFBFFFC08080300"
    )
    port map (
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_0_0,
      ADR1 => N12_0,
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      ADR3 => Node1_ACT_in1_0_Q,
      ADR0 => Node1_NL_acc_f_in(0),
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q
    );
  Node1_ACT_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y102",
      INIT => X"FF03FC00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_U8_sum(12),
      ADR3 => Node1_ACT_U2_cnt(12),
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(12)
    );
  Node1_ACT_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y102",
      INIT => X"F0F0E2E2AAAAF0B8"
    )
    port map (
      ADR0 => Node1_ACT_U8_sum(12),
      ADR2 => Node1_ACT_U5_cnt(12),
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR3 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(12)
    );
  Node1_ACT_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y103",
      INIT => X"B8AAB8E2B8B8B8E2"
    )
    port map (
      ADR2 => Node1_ACT_U8_sum(11),
      ADR0 => Node1_ACT_U5_cnt(11),
      ADR3 => Node1_ACT_state_FSM_FFd2_19660,
      ADR5 => Node1_ACT_state_FSM_FFd4_19661,
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(11)
    );
  Node1_ACT_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y103",
      INIT => X"DD88DD88CDC8EE44"
    )
    port map (
      ADR3 => Node1_ACT_U8_sum(14),
      ADR1 => Node1_ACT_U5_cnt(14),
      ADR5 => Node1_ACT_state_FSM_FFd2_19660,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR0 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(14)
    );
  Node1_ACT_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y104",
      INIT => X"F0F5FBFAF0A04050"
    )
    port map (
      ADR5 => Node1_ACT_U8_sum(17),
      ADR2 => Node1_ACT_U5_cnt(17),
      ADR0 => Node1_ACT_state_FSM_FFd2_19660,
      ADR1 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(17)
    );
  Node1_ACT_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y104",
      INIT => X"F0F3F0C0FFF400B0"
    )
    port map (
      ADR4 => Node1_ACT_U8_sum(16),
      ADR2 => Node1_ACT_U5_cnt(16),
      ADR3 => Node1_ACT_state_FSM_FFd2_19660,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_w_in(16)
    );
  Node1_NL_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y110",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_NL_U5_cnt(1),
      ADR4 => Node1_NL_U2_cnt(1),
      ADR5 => CU_b_1_22471,
      O => Node1_NL_mult_in(1)
    );
  Node1_WL_mult_w_in_0_Node1_WL_mult_w_in_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N128,
      O => N128_0
    );
  Node1_WL_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y128",
      INIT => X"FFFF0000FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node1_WL_U4_weight_reg(0),
      ADR2 => Node1_WL_U2_cnt(0),
      ADR5 => CU_f_19574,
      ADR3 => CU_u_3_22454,
      O => Node1_WL_mult_w_in(0)
    );
  Node1_WL_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y128",
      INIT => X"FFFF0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Node1_WL_U5_cnt(0),
      ADR3 => Node1_WL_U2_cnt(0),
      ADR5 => CU_b_19587,
      O => Node1_WL_mult_in(0)
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_17_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y128",
      INIT => X"33330F0F33330F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node1_ACT_f_sel(0),
      ADR2 => n3_n1_y(17),
      ADR1 => input1Node1(17),
      ADR5 => '1',
      O => N122
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_16_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X76Y128",
      INIT => X"555500FF"
    )
    port map (
      ADR3 => n3_n1_y(16),
      ADR0 => input1Node1(16),
      ADR4 => Node1_ACT_f_sel(0),
      ADR1 => '1',
      ADR2 => '1',
      O => N128
    );
  IL1_Mmux_mult_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y129",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IL1_U5_cnt(0),
      ADR5 => IL1_U2_cnt(0),
      ADR4 => CU_b_19587,
      O => IL1_mult_in(0)
    );
  Node1_WL_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y129",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_WL_U4_weight_reg(4),
      ADR2 => Node1_WL_U2_cnt(4),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_1_22453,
      O => Node1_WL_mult_w_in(4)
    );
  IL1_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X76Y129",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => IL1_U4_weight_reg(0),
      ADR3 => IL1_U2_cnt(0),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_3_22454,
      O => IL1_mult_w_in(0)
    );
  Node1_WL_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y127",
      INIT => X"F0F0F0F0F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(1),
      ADR4 => Node1_WL_U2_cnt(1),
      ADR5 => CU_f_19574,
      ADR3 => CU_u_2_22455,
      O => Node1_WL_mult_w_in(1)
    );
  Node1_WL_mult_w_in_15_Node1_WL_mult_w_in_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000006b,
      O => Node1_WL_U1_U1_blk00000001_sig0000006b_0
    );
  Node1_WL_mult_w_in_15_Node1_WL_mult_w_in_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U1_U1_blk00000001_sig0000006a,
      O => Node1_WL_U1_U1_blk00000001_sig0000006a_0
    );
  Node1_WL_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y133",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_WL_U4_weight_reg(15),
      ADR2 => Node1_WL_U2_cnt(15),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(15)
    );
  Node1_WL_U1_U1_blk00000001_blk00000004 : X_CARRY4
    generic map(
      LOC => "SLICE_X77Y133"
    )
    port map (
      CI => Node1_WL_U1_U1_blk00000001_sig00000082,
      CYINIT => '0',
      CO(3) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_3_UNCONNECTED,
      CO(2) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_2_UNCONNECTED,
      CO(1) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_1_UNCONNECTED,
      CO(0) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_CO_0_UNCONNECTED,
      DI(3) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_DI_3_UNCONNECTED,
      DI(2) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_DI_2_UNCONNECTED,
      DI(1) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_DI_1_UNCONNECTED,
      DI(0) => Node1_WL_U1_U1_blk00000001_sig00000096,
      O(3) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_O_3_UNCONNECTED,
      O(2) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_O_2_UNCONNECTED,
      O(1) => Node1_WL_U1_U1_blk00000001_sig0000006b,
      O(0) => Node1_WL_U1_U1_blk00000001_sig0000006a,
      S(3) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_S_3_UNCONNECTED,
      S(2) => NLW_Node1_WL_U1_U1_blk00000001_blk00000004_S_2_UNCONNECTED,
      S(1) => Node1_WL_U1_U1_blk00000001_sig0000006c,
      S(0) => Node1_WL_U1_U1_blk00000001_sig0000006d
    );
  Node1_WL_U1_U1_blk00000001_blk0000004f : X_LUT6
    generic map(
      LOC => "SLICE_X77Y133",
      INIT => X"0CC00CC00CC00CC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR1 => Node1_WL_mult_w_in(19),
      ADR2 => Node1_WL_mult_in(1),
      ADR3 => Node1_WL_mult_in(0),
      O => Node1_WL_U1_U1_blk00000001_sig0000006c
    );
  Node1_WL_U1_U1_blk00000001_blk00000050 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y133",
      INIT => X"0C0CC0C00C0CC0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => Node1_WL_mult_w_in(19),
      ADR2 => Node1_WL_mult_in(1),
      ADR4 => Node1_WL_mult_in(0),
      ADR5 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig0000006d
    );
  Node1_WL_U1_U1_blk00000001_blk0000002f : X_LUT5
    generic map(
      LOC => "SLICE_X77Y133",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => Node1_WL_mult_w_in(19),
      ADR2 => Node1_WL_mult_in(1),
      ADR4 => '1',
      O => Node1_WL_U1_U1_blk00000001_sig00000096
    );
  Node1_WL_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X77Y135",
      INIT => X"FF00FF00FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Node1_WL_U4_weight_reg(19),
      ADR2 => Node1_WL_U2_cnt(19),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(19)
    );
  Node1_ACT_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y101",
      INIT => X"FFFF0000FFCF00C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_U8_sum(3),
      ADR4 => Node1_ACT_U2_cnt(3),
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(3)
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1221 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y102",
      INIT => X"0000440084848080"
    )
    port map (
      ADR2 => Node1_ACT_U7_cnt(0),
      ADR5 => Node1_ACT_U7_cnt(1),
      ADR0 => Node1_ACT_U6_x_addr_1,
      ADR3 => Node1_ACT_U6_x_addr_2,
      ADR4 => Node1_ACT_U6_x_addr_3,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22459,
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122
    );
  Node1_ACT_U8_sum_9 : X_SFF
    generic map(
      LOC => "SLICE_X78Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_9_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q,
      O => Node1_ACT_U8_sum(9),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT201 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y102",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_NL_acc_f_in(9),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_9_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q
    );
  Node1_ACT_U8_sum_8 : X_SFF
    generic map(
      LOC => "SLICE_X78Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_8_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q,
      O => Node1_ACT_U8_sum(8),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT191 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y102",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_f_in(8),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_8_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q
    );
  Node1_ACT_U8_sum_7 : X_SFF
    generic map(
      LOC => "SLICE_X78Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_7_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q,
      O => Node1_ACT_U8_sum(7),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT181 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y102",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_acc_f_in(7),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22408,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_7_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q
    );
  Node1_ACT_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y103",
      INIT => X"FFFF0000FCFF0C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_U8_sum(14),
      ADR4 => Node1_ACT_U2_cnt(14),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(14)
    );
  Node1_ACT_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y103",
      INIT => X"CCD8CCCCCCD8CCCC"
    )
    port map (
      ADR5 => '1',
      ADR2 => Node1_ACT_U8_sum(16),
      ADR1 => Node1_ACT_U2_cnt(16),
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd4_19661,
      ADR0 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(16)
    );
  Node1_ACT_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y104",
      INIT => X"FFFA000AFFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_U8_sum(17),
      ADR4 => Node1_ACT_U2_cnt(17),
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR2 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(17)
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B131 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y110",
      INIT => X"AA440044AA500050"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_f_sel(0),
      ADR2 => n3_n1_y(2),
      ADR1 => input1Node1(2),
      ADR4 => Node1_ACT_omx_out_2_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y110",
      INIT => X"AAAA00000000F3C0"
    )
    port map (
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_f_sel(0),
      ADR3 => n3_n1_y(0),
      ADR2 => input1Node1(0),
      ADR0 => Node1_ACT_omx_out_0_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B151 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y111",
      INIT => X"8850885088558800"
    )
    port map (
      ADR0 => Node1_ACT_acc_f_reset0_0,
      ADR3 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_f_sel(0),
      ADR4 => n3_n1_y(4),
      ADR2 => input1Node1(4),
      ADR1 => Node1_ACT_omx_out_4_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B201 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y111",
      INIT => X"8830883088338800"
    )
    port map (
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR3 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_f_sel(0),
      ADR4 => n3_n1_y(9),
      ADR2 => input1Node1(9),
      ADR0 => Node1_ACT_omx_out_9_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B181 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y111",
      INIT => X"CCCC000030223022"
    )
    port map (
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR3 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(7),
      ADR2 => input1Node1(7),
      ADR4 => Node1_ACT_omx_out_7_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B51 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y112",
      INIT => X"C033C011C022C000"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR1 => Node1_ACT_acc_f_reset1,
      ADR0 => Node1_ACT_f_sel(0),
      ADR5 => n3_n1_y(13),
      ADR4 => input1Node1(13),
      ADR2 => Node1_ACT_omx_out_13_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B21 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y112",
      INIT => X"CC00CC0000F000AA"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(10),
      ADR2 => input1Node1(10),
      ADR1 => Node1_ACT_omx_out_10_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B41 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y112",
      INIT => X"C0C0C0C033002222"
    )
    port map (
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(12),
      ADR3 => input1Node1(12),
      ADR2 => Node1_ACT_omx_out_12_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B61 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y113",
      INIT => X"F000F0000C0C0A0A"
    )
    port map (
      ADR2 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(14),
      ADR1 => input1Node1(14),
      ADR3 => Node1_ACT_omx_out_14_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_14_Q
    );
  IL1_mult_in_8_IL1_mult_in_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N142,
      O => N142_0
    );
  IL1_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y129",
      INIT => X"F0F0F0F0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IL1_U5_cnt(8),
      ADR4 => IL1_U2_cnt(8),
      ADR5 => CU_b_19587,
      O => IL1_mult_in(8)
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_15_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y129",
      INIT => X"33330F0F33330F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Node1_ACT_f_sel(0),
      ADR2 => n3_n1_y(15),
      ADR1 => input1Node1(15),
      ADR5 => '1',
      O => N134
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_lut_19_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X78Y129",
      INIT => X"555500FF"
    )
    port map (
      ADR3 => n3_n1_y(19),
      ADR0 => input1Node1(19),
      ADR4 => Node1_ACT_f_sel(0),
      ADR1 => '1',
      ADR2 => '1',
      O => N142
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B171 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y138",
      INIT => X"AA510051AA400040"
    )
    port map (
      ADR0 => Node3_ACT_acc_f_reset0_0,
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_f_sel(1),
      ADR5 => Node3_EL_acc_f_in(6),
      ADR2 => Node3_WL_acc_f_in(6),
      ADR4 => Node3_ACT_omx_out_6_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B181 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y138",
      INIT => X"CCCC000030223022"
    )
    port map (
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_f_sel(1),
      ADR0 => Node3_EL_acc_f_in(7),
      ADR2 => Node3_WL_acc_f_in(7),
      ADR4 => Node3_ACT_omx_out_7_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_7_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B11 : X_LUT6
    generic map(
      LOC => "SLICE_X78Y139",
      INIT => X"A00FA000A00CA00C"
    )
    port map (
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR2 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_f_sel(1),
      ADR1 => Node3_EL_acc_f_in(0),
      ADR4 => Node3_WL_acc_f_in(0),
      ADR0 => Node3_ACT_omx_out_0_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_0_Q
    );
  Node1_ACT_U8_sum_6 : X_SFF
    generic map(
      LOC => "SLICE_X79Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_6_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q,
      O => Node1_ACT_U8_sum(6),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT171 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y100",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_f_in(6),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_6_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q
    );
  Node1_ACT_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y100",
      INIT => X"FFFFFCFF00000C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_U8_sum(6),
      ADR5 => Node1_ACT_U2_cnt(6),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(6)
    );
  Node1_ACT_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y100",
      INIT => X"FFFFFAFF00000A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_U8_sum(5),
      ADR5 => Node1_ACT_U2_cnt(5),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(5)
    );
  Node1_ACT_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y101",
      INIT => X"AAAAAAAAAACCAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node1_ACT_U8_sum(7),
      ADR0 => Node1_ACT_U2_cnt(7),
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(7)
    );
  Node1_ACT_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y101",
      INIT => X"FFFF0000FFCF00C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_U8_sum(8),
      ADR4 => Node1_ACT_U2_cnt(8),
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd4_19661,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(8)
    );
  Node1_ACT_U8_sum_12 : X_SFF
    generic map(
      LOC => "SLICE_X79Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_12_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q,
      O => Node1_ACT_U8_sum(12),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y102",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_f_in(12),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_12_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y102",
      INIT => X"00C8000400C80000"
    )
    port map (
      ADR1 => Node1_ACT_state_FSM_FFd2_In1_0,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      ADR4 => Node1_ACT_U6_x_addr_1,
      ADR2 => Node1_ACT_U7_cnt(0),
      ADR0 => Node1_ACT_U7_cnt(1),
      ADR5 => Node1_ACT_U6_x_addr_3,
      O => N8
    );
  Node1_ACT_U8_sum_11 : X_SFF
    generic map(
      LOC => "SLICE_X79Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_11_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q,
      O => Node1_ACT_U8_sum(11),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT3 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y102",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR4 => Node1_NL_acc_f_in(11),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR0 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U6_x_addr_0,
      ADR1 => N8,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_11_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q
    );
  Node1_ACT_U8_sum_3 : X_SFF
    generic map(
      LOC => "SLICE_X79Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_3_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q,
      O => Node1_ACT_U8_sum(3),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y102",
      INIT => X"FFECFFA0FFECFFA0"
    )
    port map (
      ADR5 => '1',
      ADR0 => Node1_NL_acc_f_in(3),
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350,
      ADR4 => Node1_ACT_U8_a_19_b_19_add_0_OUT_3_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q
    );
  Node1_ACT_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y103",
      INIT => X"F0F0F0F0F0F0CCF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_U8_sum(11),
      ADR2 => Node1_ACT_U2_cnt(11),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => Node1_ACT_state_FSM_FFd4_19661,
      ADR4 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(11)
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1311 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y103",
      INIT => X"0000000000002200"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node1_ACT_state_FSM_FFd2_19660,
      ADR3 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd3_19659,
      ADR0 => Node1_ACT_in1_14_Q,
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22408
    );
  Node1_ACT_U8_sum_14 : X_SFF
    generic map(
      LOC => "SLICE_X79Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_14_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q,
      O => Node1_ACT_U8_sum(14),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y103",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node1_NL_acc_f_in(14),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR0 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22408,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_14_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q
    );
  Node1_ACT_U8_sum_13 : X_SFF
    generic map(
      LOC => "SLICE_X79Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_13_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q,
      O => Node1_ACT_U8_sum(13),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT51 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y103",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_f_in(13),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_13_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q
    );
  Node1_ACT_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y104",
      INIT => X"FFFFFAFF00000A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_U8_sum(18),
      ADR5 => Node1_ACT_U2_cnt(18),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(18)
    );
  Node1_ACT_Mmux_mult_in112 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y104",
      INIT => X"FFFFFAFF00000A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_U8_sum(19),
      ADR5 => Node1_ACT_U2_cnt(19),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(19)
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B141 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y110",
      INIT => X"CC0000F0CC0000AA"
    )
    port map (
      ADR4 => Node1_ACT_acc_f_reset0_0,
      ADR3 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(3),
      ADR2 => input1Node1(3),
      ADR1 => Node1_ACT_omx_out_3_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B121 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y110",
      INIT => X"AA00AA0054541010"
    )
    port map (
      ADR0 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_f_sel(0),
      ADR2 => n3_n1_y(1),
      ADR4 => input1Node1(1),
      ADR3 => Node1_ACT_omx_out_1_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B161 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y111",
      INIT => X"C303C000C202C202"
    )
    port map (
      ADR2 => Node1_ACT_acc_f_reset0_0,
      ADR1 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(5),
      ADR4 => input1Node1(5),
      ADR3 => Node1_ACT_omx_out_5_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B171 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y112",
      INIT => X"F000F00000CC00AA"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(6),
      ADR1 => input1Node1(6),
      ADR2 => Node1_ACT_omx_out_6_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_6_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B31 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y112",
      INIT => X"C0C0C0C022223300"
    )
    port map (
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_f_sel(0),
      ADR3 => n3_n1_y(11),
      ADR0 => input1Node1(11),
      ADR2 => Node1_ACT_omx_out_11_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B191 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y113",
      INIT => X"CC00CC0000F000AA"
    )
    port map (
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_f_sel(0),
      ADR0 => n3_n1_y(8),
      ADR2 => input1Node1(8),
      ADR1 => Node1_ACT_omx_out_8_0,
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q
    );
  Node1_WL_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y131",
      INIT => X"F0F0F0F0F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node1_WL_U4_weight_reg(14),
      ADR3 => Node1_WL_U2_cnt(14),
      ADR4 => CU_f_19574,
      ADR5 => CU_u_0,
      O => Node1_WL_mult_w_in(14)
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B201 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y138",
      INIT => X"8888330088883030"
    )
    port map (
      ADR4 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_f_sel(1),
      ADR2 => Node3_EL_acc_f_in(9),
      ADR3 => Node3_WL_acc_f_in(9),
      ADR0 => Node3_ACT_omx_out_9_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_9_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B161 : X_LUT6
    generic map(
      LOC => "SLICE_X79Y139",
      INIT => X"C033C000C022C022"
    )
    port map (
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_f_sel(1),
      ADR0 => Node3_EL_acc_f_in(5),
      ADR4 => Node3_WL_acc_f_in(5),
      ADR2 => Node3_ACT_omx_out_5_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_5_Q
    );
  Node1_ACT_U8_sum_4_Node1_ACT_U8_sum_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_pack_1,
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110
    );
  Node1_ACT_U8_sum_4 : X_SFF
    generic map(
      LOC => "SLICE_X81Y100",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_4_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q,
      O => Node1_ACT_U8_sum(4),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT15 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y100",
      INIT => X"FFFF88F888F888F8"
    )
    port map (
      ADR5 => Node1_NL_acc_f_in(4),
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node1_ACT_U6_x_addr_0,
      ADR2 => N8,
      ADR0 => Node1_ACT_U8_a_19_b_19_add_0_OUT_4_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1521 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y100",
      INIT => X"00BB000000BB0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR1 => Node1_ACT_state_FSM_FFd4_19661,
      ADR0 => Node1_ACT_state_FSM_FFd1_19662,
      ADR5 => '1',
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1101 : X_LUT5
    generic map(
      LOC => "SLICE_X81Y100",
      INIT => X"FF44FFBB"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      ADR4 => Node1_ACT_state_FSM_FFd2_19660,
      ADR1 => Node1_ACT_state_FSM_FFd4_19661,
      ADR0 => Node1_ACT_state_FSM_FFd1_19662,
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_pack_1
    );
  Node1_ACT_U8_sum_10 : X_SFF
    generic map(
      LOC => "SLICE_X81Y102",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_10_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q,
      O => Node1_ACT_U8_sum(10),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y102",
      INIT => X"FFFFFFFFEECCAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node1_NL_acc_f_in(10),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR5 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350,
      ADR0 => Node1_ACT_U8_a_19_b_19_add_0_OUT_10_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q
    );
  Node1_ACT_U8_sum_16 : X_SFF
    generic map(
      LOC => "SLICE_X81Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_16_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q,
      O => Node1_ACT_U8_sum(16),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y103",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_NL_acc_f_in(16),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR4 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_16_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1411 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y103",
      INIT => X"0000000003000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node1_ACT_state_FSM_FFd2_19660,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd1_19662,
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      ADR3 => Node1_ACT_in1_10_Q,
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350
    );
  Node1_ACT_U8_sum_15 : X_SFF
    generic map(
      LOC => "SLICE_X81Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_15_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q,
      O => Node1_ACT_U8_sum(15),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y103",
      INIT => X"FFFCFCFCFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node1_NL_acc_f_in(15),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22350,
      ADR4 => Node1_ACT_U8_a_19_b_19_add_0_OUT_15_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q
    );
  Node3_ACT_U8_sum_1 : X_SFF
    generic map(
      LOC => "SLICE_X81Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_1_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q,
      O => Node3_ACT_U8_sum(1),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT121 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y125",
      INIT => X"FFEEFFCCFFAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node3_NL_acc_f_in(1),
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_1_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_1_Q
    );
  Node3_ACT_Mmux_mult_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y126",
      INIT => X"FFFFFFCF000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_U8_sum(1),
      ADR5 => Node3_ACT_U2_cnt(1),
      ADR2 => Node3_ACT_state_FSM_FFd1_1_22502,
      ADR4 => Node3_ACT_state_FSM_FFd4_2_22503,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(1)
    );
  Node3_ACT_Mmux_mult_w_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y127",
      INIT => X"FFFC000CCCEFCC40"
    )
    port map (
      ADR1 => Node3_ACT_U8_sum(8),
      ADR4 => Node3_ACT_U5_cnt(8),
      ADR3 => Node3_ACT_state_FSM_FFd2_19612,
      ADR0 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(8)
    );
  Node3_ACT_Mmux_mult_w_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y129",
      INIT => X"FF31FF3CCE00C300"
    )
    port map (
      ADR5 => Node3_ACT_U8_sum(18),
      ADR3 => Node3_ACT_U5_cnt(18),
      ADR2 => Node3_ACT_state_FSM_FFd2_19612,
      ADR0 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(18)
    );
  Node3_ACT_Mmux_mult_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y130",
      INIT => X"FFFCFFFF00300000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_U8_sum(2),
      ADR5 => Node3_ACT_U2_cnt(2),
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(2)
    );
  Node3_ACT_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y133",
      INIT => X"FFFFFFAF00500000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_ACT_U8_sum(10),
      ADR5 => Node3_ACT_U2_cnt(10),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(10)
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B121 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y139",
      INIT => X"FF0000000000D8D8"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_f_sel(1),
      ADR2 => Node3_EL_acc_f_in(1),
      ADR1 => Node3_WL_acc_f_in(1),
      ADR3 => Node3_ACT_omx_out_1_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_1_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B21 : X_LUT6
    generic map(
      LOC => "SLICE_X81Y140",
      INIT => X"CC00CC0022223030"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR4 => Node3_ACT_f_sel(1),
      ADR2 => Node3_EL_acc_f_in(10),
      ADR0 => Node3_WL_acc_f_in(10),
      ADR3 => Node3_ACT_omx_out_10_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_10_Q
    );
  Node1_ACT_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y103",
      INIT => X"F0F0F0F0F0F0AAF0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_U8_sum(15),
      ADR2 => Node1_ACT_U2_cnt(15),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(15)
    );
  Node1_ACT_U8_sum_19 : X_SFF
    generic map(
      LOC => "SLICE_X80Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_19_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q,
      O => Node1_ACT_U8_sum(19),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y105",
      INIT => X"FFFCFCFCFFCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_acc_f_in(19),
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_19_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q
    );
  Node1_ACT_U8_sum_18 : X_SFF
    generic map(
      LOC => "SLICE_X80Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_18_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q,
      O => Node1_ACT_U8_sum(18),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y105",
      INIT => X"FFFCFCFCFFCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_acc_f_in(18),
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_18_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y105",
      INIT => X"F0F0000000006040"
    )
    port map (
      ADR0 => Node1_ACT_U7_cnt(0),
      ADR5 => Node1_ACT_U7_cnt(1),
      ADR4 => Node1_ACT_U6_x_addr_1,
      ADR3 => Node1_ACT_U6_x_addr_2,
      ADR1 => Node1_ACT_U6_x_addr_3,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22459,
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103
    );
  Node1_ACT_U8_sum_17 : X_SFF
    generic map(
      LOC => "SLICE_X80Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node1_ACT_U8_sum_17_CLK,
      I => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q,
      O => Node1_ACT_U8_sum(17),
      SRST => Node1_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT91 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y105",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_NL_acc_f_in(17),
      ADR3 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      ADR1 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node1_ACT_U8_a_19_b_19_add_0_OUT_17_0,
      O => Node1_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q
    );
  Node3_ACT_Mmux_mult_w_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y126",
      INIT => X"F0AAF0E2F0AAAAF0"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(10),
      ADR2 => Node3_ACT_U5_cnt(10),
      ADR4 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR5 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(10)
    );
  Node3_ACT_Mmux_mult_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y126",
      INIT => X"FFFCFFFF000C0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_U8_sum(0),
      ADR5 => Node3_ACT_U2_cnt(0),
      ADR4 => Node3_ACT_state_FSM_FFd1_2_22506,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(0)
    );
  Node3_ACT_U8_sum_10 : X_SFF
    generic map(
      LOC => "SLICE_X80Y128",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_10_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q,
      O => Node3_ACT_U8_sum(10),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y128",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_acc_f_in(10),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_10_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_10_Q
    );
  Node3_ACT_Mmux_mult_w_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y129",
      INIT => X"FFAA00AAFAEF0A20"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(15),
      ADR4 => Node3_ACT_U5_cnt(15),
      ADR5 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(15)
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B131 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y139",
      INIT => X"8383838080838080"
    )
    port map (
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR2 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_f_sel(1),
      ADR4 => Node3_EL_acc_f_in(2),
      ADR5 => Node3_WL_acc_f_in(2),
      ADR0 => Node3_ACT_omx_out_2_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_2_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B151 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y139",
      INIT => X"9911880098109810"
    )
    port map (
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_f_sel(1),
      ADR2 => Node3_EL_acc_f_in(4),
      ADR4 => Node3_WL_acc_f_in(4),
      ADR3 => Node3_ACT_omx_out_4_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_4_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B141 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y139",
      INIT => X"CCCC302200003022"
    )
    port map (
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_f_sel(1),
      ADR0 => Node3_EL_acc_f_in(3),
      ADR2 => Node3_WL_acc_f_in(3),
      ADR5 => Node3_ACT_omx_out_3_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_3_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B41 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y140",
      INIT => X"8888888855500050"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_f_sel(1),
      ADR2 => Node3_EL_acc_f_in(12),
      ADR4 => Node3_WL_acc_f_in(12),
      ADR1 => Node3_ACT_omx_out_12_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_12_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B31 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y140",
      INIT => X"CC00CC0032320202"
    )
    port map (
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR2 => Node3_ACT_f_sel(1),
      ADR0 => Node3_EL_acc_f_in(11),
      ADR4 => Node3_WL_acc_f_in(11),
      ADR3 => Node3_ACT_omx_out_11_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_11_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B191 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y141",
      INIT => X"CC32CC0200320002"
    )
    port map (
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR2 => Node3_ACT_f_sel(1),
      ADR0 => Node3_EL_acc_f_in(8),
      ADR4 => Node3_WL_acc_f_in(8),
      ADR5 => Node3_ACT_omx_out_8_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_8_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_B51 : X_LUT6
    generic map(
      LOC => "SLICE_X80Y142",
      INIT => X"C0C0C0C033221100"
    )
    port map (
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_f_sel(1),
      ADR3 => Node3_EL_acc_f_in(13),
      ADR4 => Node3_WL_acc_f_in(13),
      ADR2 => Node3_ACT_omx_out_13_0,
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_B_13_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y105",
      INIT => X"F0F0F0F0FF55AA00"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_U2_cnt(8),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR3 => Node1_ACT_omx_out_8_0,
      ADR2 => Node1_ACT_U4_weight_reg(8),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y105",
      INIT => X"FFFA00FAFF500050"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR2 => Node1_ACT_U2_cnt(12),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_omx_out_12_0,
      ADR4 => Node1_ACT_U4_weight_reg(12),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node3_ACT_mult_w_in_0_Node3_ACT_mult_w_in_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd2_1_pack_1,
      O => Node3_ACT_state_FSM_FFd2_1_22554
    );
  Node3_ACT_Mmux_mult_w_in110 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y124",
      INIT => X"F0E2B8B8F0E2AAB8"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(0),
      ADR2 => Node3_ACT_U5_cnt(0),
      ADR1 => Node3_ACT_state_FSM_FFd2_1_22554,
      ADR5 => Node3_ACT_state_FSM_FFd4_1_0,
      ADR3 => Node3_ACT_state_FSM_FFd1_2_22506,
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(0)
    );
  Node3_ACT_state_FSM_FFd2_1 : X_FF
    generic map(
      LOC => "SLICE_X83Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_1_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_1_IN,
      O => Node3_ACT_state_FSM_FFd2_1_pack_1,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_Mmux_mult_w_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y125",
      INIT => X"F0AAF0E2F0AAAAF0"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(4),
      ADR2 => Node3_ACT_U5_cnt(4),
      ADR4 => Node3_ACT_state_FSM_FFd2_2_22555,
      ADR1 => Node3_ACT_state_FSM_FFd4_2_22503,
      ADR5 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(4)
    );
  Node3_ACT_Mmux_mult_w_in121 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y125",
      INIT => X"F0E2F0E2AAF0AAB8"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(1),
      ADR2 => Node3_ACT_U5_cnt(1),
      ADR3 => Node3_ACT_state_FSM_FFd2_1_22554,
      ADR4 => Node3_ACT_state_FSM_FFd4_1_0,
      ADR1 => Node3_ACT_state_FSM_FFd1_2_22506,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(1)
    );
  Node3_ACT_U8_sum_2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_2_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q,
      O => Node3_ACT_U8_sum(2),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y126",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_NL_acc_f_in(2),
      ADR5 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22397,
      ADR3 => Node3_ACT_U8_a_19_b_19_add_0_OUT_2_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_2_Q
    );
  Node3_ACT_Mmux_mult_w_in131 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y126",
      INIT => X"FF34FF36CB00C900"
    )
    port map (
      ADR5 => Node3_ACT_U8_sum(2),
      ADR3 => Node3_ACT_U5_cnt(2),
      ADR2 => Node3_ACT_state_FSM_FFd2_1_22554,
      ADR4 => Node3_ACT_state_FSM_FFd4_1_0,
      ADR0 => Node3_ACT_state_FSM_FFd1_2_22506,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(2)
    );
  Node3_ACT_U6_Mmux_coeff11 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y126",
      INIT => X"000F000FBB14AA05"
    )
    port map (
      ADR3 => Node3_ACT_U7_cnt(1),
      ADR5 => Node3_ACT_U6_x_addr_0,
      ADR0 => Node3_ACT_U6_x_addr_1,
      ADR1 => Node3_ACT_U6_x_addr_3,
      ADR4 => Node3_ACT_U6_x_addr_2,
      ADR2 => Node3_ACT_U7_cnt(0),
      O => Node3_ACT_in1_0_Q
    );
  Node3_ACT_U8_sum_0 : X_SFF
    generic map(
      LOC => "SLICE_X83Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_0_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q,
      O => Node3_ACT_U8_sum(0),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y126",
      INIT => X"FFFE0908F7F60100"
    )
    port map (
      ADR4 => Node3_ACT_U8_a_19_b_19_add_0_OUT_0_0,
      ADR1 => N24_0,
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR2 => Node3_ACT_state_FSM_FFd3_19606,
      ADR3 => Node3_ACT_in1_0_Q,
      ADR5 => Node3_NL_acc_f_in(0),
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_0_Q
    );
  Node3_ACT_U8_sum_8 : X_SFF
    generic map(
      LOC => "SLICE_X83Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_8_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q,
      O => Node3_ACT_U8_sum(8),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT191 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y127",
      INIT => X"FFFCFFCCFCFCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_NL_acc_f_in(8),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_8_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_8_Q
    );
  Node3_ACT_U8_sum_7 : X_SFF
    generic map(
      LOC => "SLICE_X83Y127",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_7_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q,
      O => Node3_ACT_U8_sum(7),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT181 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y127",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_acc_f_in(7),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22397,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_7_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_7_Q
    );
  Node3_ACT_state_FSM_FFd3_Node3_ACT_state_FSM_FFd3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd3_In2_pack_11,
      O => Node3_ACT_state_FSM_FFd3_In2_22601
    );
  Node3_ACT_Mmux_acc_t_en11 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y128",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR1 => Node3_ACT_state_FSM_FFd2_19612,
      ADR5 => '1',
      O => Node3_ACT_acc_t_en
    );
  Node3_ACT_state_FSM_FFd3_In2 : X_LUT5
    generic map(
      LOC => "SLICE_X83Y128",
      INIT => X"5F5F0F3F"
    )
    port map (
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR0 => CU_f_19574,
      ADR3 => Node3_ACT_U7_fin_19610,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR1 => Node3_ACT_state_FSM_FFd2_19612,
      O => Node3_ACT_state_FSM_FFd3_In2_pack_11
    );
  Node3_ACT_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X83Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd3_CLK,
      I => Node3_ACT_state_FSM_FFd3_In,
      O => Node3_ACT_state_FSM_FFd3_19606,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_state_FSM_FFd3_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y128",
      INIT => X"FFFFCCCC33330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      ADR4 => Node3_ACT_state_FSM_FFd3_In1_19607,
      ADR5 => Node3_ACT_state_FSM_FFd3_In2_22601,
      O => Node3_ACT_state_FSM_FFd3_In
    );
  Node3_ACT_Mmux_mult_w_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y128",
      INIT => X"FFCCEEFD00CC4408"
    )
    port map (
      ADR1 => Node3_ACT_U8_sum(12),
      ADR5 => Node3_ACT_U5_cnt(12),
      ADR4 => Node3_ACT_state_FSM_FFd2_19612,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(12)
    );
  Node3_ACT_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X83Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_IN,
      O => Node3_ACT_state_FSM_FFd1_19609,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_Mmux_mult_w_in111 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y128",
      INIT => X"F0B8F0AAE2B8E2B8"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(19),
      ADR2 => Node3_ACT_U5_cnt(19),
      ADR1 => Node3_ACT_state_FSM_FFd2_19612,
      ADR5 => Node3_ACT_state_FSM_FFd1_19609,
      ADR4 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(19)
    );
  Node3_ACT_Mmux_mult_w_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y129",
      INIT => X"FEDD0488FECD04C8"
    )
    port map (
      ADR1 => Node3_ACT_U8_sum(17),
      ADR4 => Node3_ACT_U5_cnt(17),
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR5 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(17)
    );
  Node3_ACT_Mmux_mult_in112 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y131",
      INIT => X"FFFFFFAF000000A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_ACT_U8_sum(19),
      ADR5 => Node3_ACT_U2_cnt(19),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(19)
    );
  Node3_ACT_U8_sum_16 : X_SFF
    generic map(
      LOC => "SLICE_X83Y131",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_16_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q,
      O => Node3_ACT_U8_sum(16),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y131",
      INIT => X"FFFCFCFCFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node3_NL_acc_f_in(16),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR4 => Node3_ACT_U8_a_19_b_19_add_0_OUT_16_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_16_Q
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1411 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y131",
      INIT => X"0000000000004400"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      ADR1 => Node3_ACT_in1_10_Q,
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342
    );
  Node3_ACT_U8_sum_15 : X_SFF
    generic map(
      LOC => "SLICE_X83Y131",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_15_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q,
      O => Node3_ACT_U8_sum(15),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y131",
      INIT => X"FFFCFFF0FFCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_acc_f_in(15),
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_15_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_15_Q
    );
  Node3_ACT_U7_cnt_0_Node3_ACT_U7_cnt_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U7_cnt_1_pack_1,
      O => Node3_ACT_U7_cnt(1)
    );
  Node3_ACT_Mmux_mult_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y132",
      INIT => X"FFFFFFCF000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_U8_sum(16),
      ADR5 => Node3_ACT_U2_cnt(16),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR4 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(16)
    );
  Node3_ACT_U7_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X83Y132",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node3_ACT_U7_cnt_0_CLK,
      I => Node3_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(0),
      O => Node3_ACT_U7_cnt(0),
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y132",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U7_cnt(0),
      ADR4 => Node3_ACT_U7_cnt(1),
      ADR5 => '1',
      O => Node3_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(0)
    );
  Node3_ACT_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X83Y132",
      INIT => X"F0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node3_ACT_U7_cnt(0),
      ADR4 => Node3_ACT_U7_cnt(1),
      O => Node3_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(1)
    );
  Node3_ACT_U7_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X83Y132",
      INIT => '1'
    )
    port map (
      CE => Node3_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node3_ACT_U7_cnt_1_CLK,
      I => Node3_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(1),
      O => Node3_ACT_U7_cnt_1_pack_1,
      SET => reset_IBUF_19597,
      RST => GND
    );
  Node3_ACT_Mmux_mult_in71 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y133",
      INIT => X"FFFF0000FFAF00A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_ACT_U8_sum(15),
      ADR4 => Node3_ACT_U2_cnt(15),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(15)
    );
  Node3_ACT_Mmux_mult_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y133",
      INIT => X"FFFFFAFF05000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Node3_ACT_U8_sum(13),
      ADR5 => Node3_ACT_U2_cnt(13),
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(13)
    );
  Node3_ACT_mult_reset_Node3_ACT_mult_reset_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_acc_f_reset0,
      O => Node3_ACT_acc_f_reset0_0
    );
  Node3_ACT_Mmux_acc_f_reset0121 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y134",
      INIT => X"44CC00BB44CC00BB"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node3_ACT_state_FSM_FFd2_19612,
      ADR0 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => '1',
      O => Node3_ACT_mult_reset
    );
  Node3_ACT_Mmux_acc_f_reset011 : X_LUT5
    generic map(
      LOC => "SLICE_X83Y134",
      INIT => X"44CC00DD"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node3_ACT_state_FSM_FFd2_19612,
      ADR0 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      O => Node3_ACT_acc_f_reset0
    );
  Node3_ACT_Mmux_mult_in101 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y135",
      INIT => X"FFFFFFCF000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_U8_sum(18),
      ADR5 => Node3_ACT_U2_cnt(18),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR4 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(18)
    );
  Node3_ACT_U6_x_addr_351 : X_LUT6
    generic map(
      LOC => "SLICE_X83Y138",
      INIT => X"000000000000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_ACT_U2_cnt(15),
      ADR3 => Node3_ACT_U2_cnt(16),
      ADR5 => Node3_ACT_U2_cnt(14),
      ADR4 => Node3_ACT_U2_cnt(13),
      O => Node3_ACT_U6_x_addr_35
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y100",
      INIT => X"F3C0E2E2F3C0E2E2"
    )
    port map (
      ADR5 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_U2_cnt(0),
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR3 => Node1_ACT_omx_out_0_0,
      ADR2 => Node1_ACT_U4_weight_reg(0),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y100",
      INIT => X"E2E2F3C0E2E2F3C0"
    )
    port map (
      ADR5 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR3 => Node1_ACT_U2_cnt(2),
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR0 => Node1_ACT_omx_out_2_0,
      ADR2 => Node1_ACT_U4_weight_reg(2),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node1_ACT_U6_x_addr_352 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y100",
      INIT => X"3F3F3F7F3F3F7F7F"
    )
    port map (
      ADR4 => Node1_ACT_U2_cnt(4),
      ADR0 => Node1_ACT_U2_cnt(3),
      ADR3 => Node1_ACT_U2_cnt(1),
      ADR5 => Node1_ACT_U2_cnt(2),
      ADR2 => Node1_ACT_U2_cnt(6),
      ADR1 => Node1_ACT_U2_cnt(5),
      O => Node1_ACT_U6_x_addr_351_22602
    );
  Node1_ACT_U6_x_addr_353 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y100",
      INIT => X"1111111111111511"
    )
    port map (
      ADR5 => Node1_ACT_U2_cnt(9),
      ADR2 => Node1_ACT_U2_cnt(8),
      ADR4 => Node1_ACT_U2_cnt(7),
      ADR1 => Node1_ACT_U2_cnt(10),
      ADR0 => Node1_ACT_U2_cnt(11),
      ADR3 => Node1_ACT_U6_x_addr_351_22602,
      O => Node1_ACT_U6_x_addr_352_22473
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y101",
      INIT => X"F3C0E2E2F3C0E2E2"
    )
    port map (
      ADR5 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_U2_cnt(4),
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR3 => Node1_ACT_omx_out_4_0,
      ADR2 => Node1_ACT_U4_weight_reg(4),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y101",
      INIT => X"CCCCCCCCFF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_U2_cnt(7),
      ADR2 => Node1_ACT_acc_f_reset1,
      ADR3 => Node1_ACT_omx_out_7_0,
      ADR1 => Node1_ACT_U4_weight_reg(7),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y101",
      INIT => X"CCCCCCCCFFAA5500"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR3 => Node1_ACT_U2_cnt(5),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_5_0,
      ADR1 => Node1_ACT_U4_weight_reg(5),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y101",
      INIT => X"FFFF0000DD88DD88"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR3 => Node1_ACT_U2_cnt(3),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_omx_out_3_0,
      ADR4 => Node1_ACT_U4_weight_reg(3),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y102",
      INIT => X"FEFE3232CECE0202"
    )
    port map (
      ADR3 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_U2_cnt(11),
      ADR2 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_omx_out_11_0,
      ADR4 => Node1_ACT_U4_weight_reg(11),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y102",
      INIT => X"FFDD00DDFF880088"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_U2_cnt(10),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_omx_out_10_0,
      ADR4 => Node1_ACT_U4_weight_reg(10),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y102",
      INIT => X"FF00FF00EEEE4444"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR1 => Node1_ACT_U2_cnt(6),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_6_0,
      ADR3 => Node1_ACT_U4_weight_reg(6),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y103",
      INIT => X"FDFD3131ECEC2020"
    )
    port map (
      ADR3 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR5 => Node1_ACT_U2_cnt(14),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR2 => Node1_ACT_omx_out_14_0,
      ADR4 => Node1_ACT_U4_weight_reg(14),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node1_ACT_U6_x_addr_131 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y103",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_U2_cnt(12),
      ADR3 => Node1_ACT_U2_cnt(13),
      ADR2 => Node1_ACT_U2_cnt(0),
      ADR1 => Node1_ACT_U2_cnt(10),
      ADR5 => Node1_ACT_U2_cnt(11),
      O => Node1_ACT_U6_x_addr_13
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y104",
      INIT => X"E2E2F3C0E2E2F3C0"
    )
    port map (
      ADR5 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR3 => Node1_ACT_U2_cnt(18),
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR0 => Node1_ACT_omx_out_18_0,
      ADR2 => Node1_ACT_U4_weight_reg(18),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y104",
      INIT => X"FE32FE32CE02CE02"
    )
    port map (
      ADR4 => '1',
      ADR1 => Node1_ACT_acc_f_reset0_0,
      ADR0 => Node1_ACT_U2_cnt(16),
      ADR2 => Node1_ACT_acc_f_reset1,
      ADR5 => Node1_ACT_omx_out_16_0,
      ADR3 => Node1_ACT_U4_weight_reg(16),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y104",
      INIT => X"F0F0F0F0AAAACCCC"
    )
    port map (
      ADR3 => '1',
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR1 => Node1_ACT_U2_cnt(13),
      ADR4 => Node1_ACT_acc_f_reset1,
      ADR0 => Node1_ACT_omx_out_13_0,
      ADR2 => Node1_ACT_U4_weight_reg(13),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y105",
      INIT => X"F0F0F0F0EEEE4444"
    )
    port map (
      ADR3 => '1',
      ADR5 => Node1_ACT_acc_f_reset0_0,
      ADR1 => Node1_ACT_U2_cnt(17),
      ADR0 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_17_0,
      ADR2 => Node1_ACT_U4_weight_reg(17),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  Node3_ACT_mult_w_in_3_Node3_ACT_mult_w_in_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd2_2_pack_5,
      O => Node3_ACT_state_FSM_FFd2_2_22555
    );
  Node3_ACT_state_FSM_FFd2_2 : X_FF
    generic map(
      LOC => "SLICE_X82Y125",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_2_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_2_IN,
      O => Node3_ACT_state_FSM_FFd2_2_pack_5,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_Mmux_mult_w_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y125",
      INIT => X"F0F0F0AAAAAAE2F0"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(3),
      ADR2 => Node3_ACT_U5_cnt(3),
      ADR4 => Node3_ACT_state_FSM_FFd2_2_22555,
      ADR1 => Node3_ACT_state_FSM_FFd4_2_22503,
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(3)
    );
  Node3_ACT_Mmux_mult_w_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y125",
      INIT => X"CCCCCACAAAAACCAC"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(5),
      ADR1 => Node3_ACT_U5_cnt(5),
      ADR4 => Node3_ACT_state_FSM_FFd2_2_22555,
      ADR3 => Node3_ACT_state_FSM_FFd4_2_22503,
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(5)
    );
  Node3_ACT_state_FSM_FFd1_1_Node3_ACT_state_FSM_FFd1_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd4_1_18713,
      O => Node3_ACT_state_FSM_FFd4_1_0
    );
  Node3_ACT_Mmux_mult_w_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y126",
      INIT => X"FFAE00A2FAAF0AA0"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(7),
      ADR4 => Node3_ACT_U5_cnt(7),
      ADR2 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR5 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(7)
    );
  Node3_ACT_state_FSM_FFd4_1 : X_FF
    generic map(
      LOC => "SLICE_X82Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_1_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_1_IN,
      O => Node3_ACT_state_FSM_FFd4_1_18713,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_state_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X82Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_1_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_1_IN,
      O => Node3_ACT_state_FSM_FFd1_1_22502,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_state_FSM_FFd1_2 : X_FF
    generic map(
      LOC => "SLICE_X82Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_2_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_2_IN,
      O => Node3_ACT_state_FSM_FFd1_2_22506,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_state_FSM_FFd4_Node3_ACT_state_FSM_FFd4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd2_pack_3,
      O => Node3_ACT_state_FSM_FFd2_19612
    );
  Node3_ACT_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X82Y127",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_IN,
      O => Node3_ACT_state_FSM_FFd4_19611,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_state_FSM_FFd4_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y127",
      INIT => X"FFFFBBBBCCCCFFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => Node3_ACT_state_FSM_FFd1_19609,
      ADR0 => Node3_ACT_U1_ready_19616,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      ADR4 => Node3_ACT_state_FSM_FFd2_19612,
      O => Node3_ACT_state_FSM_FFd4_In1_22603
    );
  Node3_ACT_state_FSM_FFd4_2 : X_FF
    generic map(
      LOC => "SLICE_X82Y127",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_2_CLK,
      I => Node3_ACT_state_FSM_FFd4_In,
      O => Node3_ACT_state_FSM_FFd4_2_22503,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_state_FSM_FFd4_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y127",
      INIT => X"2F0F20002F5F2050"
    )
    port map (
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd3_19606,
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_U9_res_d_22387,
      ADR1 => CU_f_19574,
      ADR4 => Node3_ACT_state_FSM_FFd4_In1_22603,
      O => Node3_ACT_state_FSM_FFd4_In
    );
  Node3_ACT_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X82Y127",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_CLK,
      I => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_IN,
      O => Node3_ACT_state_FSM_FFd2_pack_3,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_Mmux_mult_w_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y128",
      INIT => X"FEAFFEAB02A002A8"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(11),
      ADR5 => Node3_ACT_U5_cnt(11),
      ADR2 => Node3_ACT_state_FSM_FFd2_19612,
      ADR4 => Node3_ACT_state_FSM_FFd4_19611,
      ADR1 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(11)
    );
  Node3_ACT_Mmux_mult_w_in51 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y128",
      INIT => X"FCFEFCF3301030C0"
    )
    port map (
      ADR2 => Node3_ACT_U8_sum(13),
      ADR5 => Node3_ACT_U5_cnt(13),
      ADR3 => Node3_ACT_state_FSM_FFd2_19612,
      ADR0 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(13)
    );
  Node3_ACT_Mmux_mult_w_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y128",
      INIT => X"EE22EE22FE02BB88"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(14),
      ADR3 => Node3_ACT_U5_cnt(14),
      ADR5 => Node3_ACT_state_FSM_FFd2_19612,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(14)
    );
  Node3_ACT_U8_sum_12 : X_SFF
    generic map(
      LOC => "SLICE_X82Y129",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_12_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q,
      O => Node3_ACT_U8_sum(12),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y129",
      INIT => X"FFFCFFF0FFCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_NL_acc_f_in(12),
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_12_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_12_Q
    );
  Node3_ACT_Mmux_mult_w_in81 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y129",
      INIT => X"F2D0F690F3C0F690"
    )
    port map (
      ADR3 => Node3_ACT_U8_sum(16),
      ADR2 => Node3_ACT_U5_cnt(16),
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR5 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(16)
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1311 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y130",
      INIT => X"0000000000004040"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      ADR2 => Node3_ACT_in1_14_Q,
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22397
    );
  Node3_ACT_U8_sum_14 : X_SFF
    generic map(
      LOC => "SLICE_X82Y130",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_14_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q,
      O => Node3_ACT_U8_sum(14),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y130",
      INIT => X"FFFAFFF0FFAAFF00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_NL_acc_f_in(14),
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT131_22397,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_14_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_14_Q
    );
  Node3_ACT_U8_sum_13 : X_SFF
    generic map(
      LOC => "SLICE_X82Y130",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_13_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q,
      O => Node3_ACT_U8_sum(13),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT51 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y130",
      INIT => X"FFFCFFCCFCFCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_acc_f_in(13),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_13_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_13_Q
    );
  Node3_ACT_U8_sum_19 : X_SFF
    generic map(
      LOC => "SLICE_X82Y131",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_19_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q,
      O => Node3_ACT_U8_sum(19),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y131",
      INIT => X"FFFFFCCCFCCCFCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_NL_acc_f_in(19),
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_19_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_19_Q
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y131",
      INIT => X"AA00AA0014000400"
    )
    port map (
      ADR2 => Node3_ACT_U7_cnt(0),
      ADR5 => Node3_ACT_U7_cnt(1),
      ADR0 => Node3_ACT_U6_x_addr_1,
      ADR4 => Node3_ACT_U6_x_addr_2,
      ADR1 => Node3_ACT_U6_x_addr_3,
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22481,
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103
    );
  Node3_ACT_U8_sum_17 : X_SFF
    generic map(
      LOC => "SLICE_X82Y131",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_17_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q,
      O => Node3_ACT_U8_sum(17),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT91 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y131",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_NL_acc_f_in(17),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_17_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_17_Q
    );
  Node3_ACT_Mmux_mult_in41 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y134",
      INIT => X"FFFFFFF3000C0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_ACT_U8_sum(12),
      ADR5 => Node3_ACT_U2_cnt(12),
      ADR1 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(12)
    );
  Node3_ACT_U8_sum_18 : X_SFF
    generic map(
      LOC => "SLICE_X82Y135",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_18_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q,
      O => Node3_ACT_U8_sum(18),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y135",
      INIT => X"FFFAFFF0FAFAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_NL_acc_f_in(18),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT103,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_18_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_18_Q
    );
  Node3_ACT_U6_x_addr_031 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y138",
      INIT => X"F000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node3_ACT_U2_cnt(15),
      ADR5 => Node3_ACT_U2_cnt(16),
      ADR2 => Node3_ACT_U2_cnt(13),
      ADR3 => Node3_ACT_U2_cnt(14),
      O => Node3_ACT_U6_x_addr_03
    );
  Node3_ACT_U1_ready_Node3_ACT_U1_ready_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_n0042_inv,
      O => Node3_ACT_U2_n0042_inv_0
    );
  Node3_ACT_U1_ready : X_FF
    generic map(
      LOC => "SLICE_X82Y141",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Node3_ACT_U1_ready_CLK,
      I => Node3_ACT_mult_enable,
      O => Node3_ACT_U1_ready_19616,
      RST => GND,
      SET => GND
    );
  Node3_ACT_Mmux_mult_enable11 : X_LUT6
    generic map(
      LOC => "SLICE_X82Y141",
      INIT => X"00F400F400F400F4"
    )
    port map (
      ADR4 => '1',
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => Node3_ACT_state_FSM_FFd3_19606,
      ADR5 => '1',
      O => Node3_ACT_mult_enable
    );
  Node3_ACT_U2_n0042_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X82Y141",
      INIT => X"FFFF0E8B"
    )
    port map (
      ADR4 => Node3_ACT_sel_fwd_en_accf,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_U2_n0042_inv
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N12,
      O => N12_0
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT10311 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y100",
      INIT => X"0000000200000002"
    )
    port map (
      ADR1 => Node1_ACT_state_FSM_FFd2_19660,
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd3_19659,
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => Node1_ACT_U6_x_addr_0,
      ADR5 => '1',
      O => Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22459
    );
  Node1_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X84Y100",
      INIT => X"FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd1_19662,
      ADR2 => '1',
      ADR0 => Node1_ACT_state_FSM_FFd4_19661,
      ADR1 => '1',
      O => N12
    );
  Node1_ACT_U6_x_addr_035 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y100",
      INIT => X"0F0F0F0F0F0E0F00"
    )
    port map (
      ADR2 => Node1_ACT_U2_cnt(19),
      ADR5 => Node1_ACT_U2_cnt(18),
      ADR3 => Node1_ACT_U2_cnt(17),
      ADR0 => Node1_ACT_U2_cnt(12),
      ADR4 => Node1_ACT_U6_x_addr_03,
      ADR1 => Node1_ACT_U6_x_addr_033_22458,
      O => Node1_ACT_U6_x_addr_0
    );
  Node1_ACT_U6_x_addr_032 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y100",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node1_ACT_U2_cnt(7),
      ADR4 => Node1_ACT_U2_cnt(8),
      ADR3 => Node1_ACT_U2_cnt(9),
      O => Node1_ACT_U6_x_addr_031_22457
    );
  Node1_ACT_U6_x_addr_232 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y101",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_ACT_U2_cnt(7),
      ADR5 => Node1_ACT_U2_cnt(8),
      ADR4 => Node1_ACT_U2_cnt(9),
      O => Node1_ACT_U6_x_addr_231_22605
    );
  Node1_ACT_U6_x_addr_133 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y101",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => Node1_ACT_U2_cnt(8),
      ADR2 => Node1_ACT_U2_cnt(9),
      ADR4 => Node1_ACT_U2_cnt(6),
      ADR5 => Node1_ACT_U2_cnt(7),
      ADR3 => Node1_ACT_U2_cnt(4),
      ADR0 => Node1_ACT_U2_cnt(5),
      O => Node1_ACT_U6_x_addr_132_22464
    );
  Node1_ACT_U6_x_addr_234 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y101",
      INIT => X"FCFCFCFCF8F0F0F0"
    )
    port map (
      ADR2 => Node1_ACT_U2_cnt(11),
      ADR3 => Node1_ACT_U2_cnt(6),
      ADR0 => Node1_ACT_U2_cnt(5),
      ADR1 => Node1_ACT_U2_cnt(10),
      ADR5 => Node1_ACT_U6_x_addr_231_22605,
      ADR4 => Node1_ACT_U6_x_addr_232_22466,
      O => Node1_ACT_U6_x_addr_233_22604
    );
  Node1_ACT_U6_x_addr_235 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y101",
      INIT => X"CF8F0F0F8F8F0F0F"
    )
    port map (
      ADR2 => Node1_ACT_U2_cnt(19),
      ADR5 => Node1_ACT_U2_cnt(12),
      ADR4 => Node1_ACT_U2_cnt(17),
      ADR1 => Node1_ACT_U2_cnt(18),
      ADR0 => Node1_ACT_U6_x_addr_23,
      ADR3 => Node1_ACT_U6_x_addr_233_22604,
      O => Node1_ACT_U6_x_addr_2
    );
  Node1_ACT_U7_n0025_inv_Node1_ACT_U7_n0025_inv_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_acc_t_en,
      O => Node1_ACT_acc_t_en_0
    );
  Node1_ACT_U7_n0025_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y103",
      INIT => X"0000000400000004"
    )
    port map (
      ADR1 => Node1_ACT_state_FSM_FFd3_19659,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR0 => reset_IBUF_19597,
      ADR2 => Node1_ACT_state_FSM_FFd1_19662,
      ADR3 => Node1_ACT_state_FSM_FFd2_19660,
      ADR5 => '1',
      O => Node1_ACT_U7_n0025_inv
    );
  Node1_ACT_Mmux_acc_t_en11 : X_LUT5
    generic map(
      LOC => "SLICE_X84Y103",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => Node1_ACT_state_FSM_FFd2_19660,
      O => Node1_ACT_acc_t_en
    );
  Node3_ACT_mult_in_6_Node3_ACT_mult_in_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd2_In1,
      O => Node3_ACT_state_FSM_FFd2_In1_0
    );
  Node3_ACT_Mmux_mult_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y128",
      INIT => X"FFFFFCFF00003000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_U8_sum(6),
      ADR5 => Node3_ACT_U2_cnt(6),
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(6)
    );
  Node3_ACT_state_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y128",
      INIT => X"2262AAAA2262AAAA"
    )
    port map (
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      ADR2 => Node3_ACT_U7_fin_19610,
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => '1',
      O => Node3_ACT_state_FSM_FFd2_In
    );
  Node3_ACT_state_FSM_FFd2_In11 : X_LUT5
    generic map(
      LOC => "SLICE_X84Y128",
      INIT => X"00440044"
    )
    port map (
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      O => Node3_ACT_state_FSM_FFd2_In1
    );
  Node3_ACT_Mmux_mult_in161 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y129",
      INIT => X"FFFAFFFF05000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_ACT_U8_sum(5),
      ADR5 => Node3_ACT_U2_cnt(5),
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(5)
    );
  Node3_ACT_Mmux_mult_in141 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y129",
      INIT => X"FFFFFFF3000000C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_U8_sum(3),
      ADR5 => Node3_ACT_U2_cnt(3),
      ADR1 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(3)
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152_Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110,
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1521 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y130",
      INIT => X"2030203020302030"
    )
    port map (
      ADR4 => '1',
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      ADR2 => Node3_ACT_state_FSM_FFd2_19612,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => '1',
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1101 : X_LUT5
    generic map(
      LOC => "SLICE_X84Y130",
      INIT => X"DECFDECF"
    )
    port map (
      ADR4 => '1',
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      ADR2 => Node3_ACT_state_FSM_FFd2_19612,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110
    );
  Node3_ACT_U7_n0025_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X84Y132",
      INIT => X"0000000500000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      ADR0 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => reset_IBUF_19597,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd2_19612,
      O => Node3_ACT_U7_n0025_inv
    );
  Node1_ACT_U6_x_addr_033 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y100",
      INIT => X"CCCC0000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node1_ACT_U2_cnt(4),
      ADR1 => Node1_ACT_U2_cnt(3),
      ADR2 => Node1_ACT_U2_cnt(0),
      ADR3 => Node1_ACT_U2_cnt(1),
      ADR5 => Node1_ACT_U2_cnt(2),
      O => Node1_ACT_U6_x_addr_032_22606
    );
  Node1_ACT_U6_x_addr_034 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y100",
      INIT => X"FF00FE00F000F000"
    )
    port map (
      ADR2 => Node1_ACT_U2_cnt(10),
      ADR1 => Node1_ACT_U2_cnt(6),
      ADR0 => Node1_ACT_U2_cnt(5),
      ADR3 => Node1_ACT_U2_cnt(11),
      ADR5 => Node1_ACT_U6_x_addr_031_22457,
      ADR4 => Node1_ACT_U6_x_addr_032_22606,
      O => Node1_ACT_U6_x_addr_033_22458
    );
  Node1_ACT_U6_x_addr_233 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y100",
      INIT => X"FFFFFFFFFCF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node1_ACT_U2_cnt(3),
      ADR2 => Node1_ACT_U2_cnt(4),
      ADR3 => Node1_ACT_U2_cnt(0),
      ADR4 => Node1_ACT_U2_cnt(1),
      ADR1 => Node1_ACT_U2_cnt(2),
      O => Node1_ACT_U6_x_addr_232_22466
    );
  Node1_ACT_U6_x_addr_031 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y101",
      INIT => X"8000800080008000"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR1 => Node1_ACT_U2_cnt(15),
      ADR2 => Node1_ACT_U2_cnt(16),
      ADR0 => Node1_ACT_U2_cnt(13),
      ADR3 => Node1_ACT_U2_cnt(14),
      O => Node1_ACT_U6_x_addr_03
    );
  Node1_ACT_in1_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y101",
      INIT => X"1140114A11401141"
    )
    port map (
      ADR1 => Node1_ACT_U7_cnt(0),
      ADR0 => Node1_ACT_U7_cnt(1),
      ADR2 => Node1_ACT_U6_x_addr_1,
      ADR5 => Node1_ACT_U6_x_addr_2,
      ADR3 => Node1_ACT_U6_x_addr_0,
      ADR4 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_in1_14_Q
    );
  Node1_ACT_U6_x_addr_354 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y101",
      INIT => X"C0F040F0F0F0F0F0"
    )
    port map (
      ADR2 => Node1_ACT_U2_cnt(19),
      ADR5 => Node1_ACT_U2_cnt(18),
      ADR3 => Node1_ACT_U2_cnt(17),
      ADR0 => Node1_ACT_U2_cnt(12),
      ADR1 => Node1_ACT_U6_x_addr_35,
      ADR4 => Node1_ACT_U6_x_addr_352_22473,
      O => Node1_ACT_U6_x_addr_3
    );
  Node1_ACT_U6_x_addr_231 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y102",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Node1_ACT_U2_cnt(15),
      ADR2 => Node1_ACT_U2_cnt(16),
      ADR3 => Node1_ACT_U2_cnt(13),
      ADR5 => Node1_ACT_U2_cnt(14),
      O => Node1_ACT_U6_x_addr_23
    );
  Node1_ACT_Mmux_mult_in21 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y102",
      INIT => X"F0F0F0F0F0F0CCF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node1_ACT_U8_sum(10),
      ADR2 => Node1_ACT_U2_cnt(10),
      ADR3 => Node1_ACT_state_FSM_FFd1_19662,
      ADR4 => Node1_ACT_state_FSM_FFd4_19661,
      ADR5 => Node1_ACT_state_FSM_FFd3_19659,
      O => Node1_ACT_mult_in(10)
    );
  Node1_ACT_U7_fin_Node1_ACT_U7_fin_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N72,
      O => N72_0
    );
  Node1_ACT_U7_fin : X_FF
    generic map(
      LOC => "SLICE_X85Y103",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node1_ACT_U7_fin_CLK,
      I => Node1_ACT_U6_n0043,
      O => Node1_ACT_U7_fin_19727,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_U6_n00431 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y103",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_ACT_U7_cnt(1),
      ADR0 => Node1_ACT_U7_cnt(0),
      ADR5 => '1',
      O => Node1_ACT_U6_n0043
    );
  Node1_ACT_in1_10_1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X85Y103",
      INIT => X"00550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node1_ACT_U7_cnt(1),
      ADR0 => Node1_ACT_U7_cnt(0),
      O => N72
    );
  Node1_ACT_U6_x_addr_351 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y103",
      INIT => X"0000000000001111"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Node1_ACT_U2_cnt(15),
      ADR0 => Node1_ACT_U2_cnt(16),
      ADR1 => Node1_ACT_U2_cnt(14),
      ADR5 => Node1_ACT_U2_cnt(13),
      O => Node1_ACT_U6_x_addr_35
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y104",
      INIT => X"ACACACACAFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR2 => Node1_ACT_acc_f_reset0_0,
      ADR4 => Node1_ACT_U2_cnt(15),
      ADR5 => Node1_ACT_acc_f_reset1,
      ADR1 => Node1_ACT_omx_out_15_0,
      ADR0 => Node1_ACT_U4_weight_reg(15),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node1_ACT_U7_cnt_0_Node1_ACT_U7_cnt_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U7_cnt_1_pack_1,
      O => Node1_ACT_U7_cnt(1)
    );
  Node1_ACT_U7_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X85Y105",
      INIT => '0'
    )
    port map (
      CE => Node1_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node1_ACT_U7_cnt_0_CLK,
      I => Node1_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(0),
      O => Node1_ACT_U7_cnt(0),
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node1_ACT_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y105",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U7_cnt(0),
      ADR4 => Node1_ACT_U7_cnt(1),
      ADR5 => '1',
      O => Node1_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(0)
    );
  Node1_ACT_U7_Mmux_GND_108_o_PWR_26_o_mux_2_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X85Y105",
      INIT => X"F0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Node1_ACT_U7_cnt(0),
      ADR4 => Node1_ACT_U7_cnt(1),
      O => Node1_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(1)
    );
  Node1_ACT_U7_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X85Y105",
      INIT => '1'
    )
    port map (
      CE => Node1_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node1_ACT_U7_cnt_1_CLK,
      I => Node1_ACT_U7_GND_108_o_PWR_26_o_mux_2_OUT(1),
      O => Node1_ACT_U7_cnt_1_pack_1,
      SET => reset_IBUF_19597,
      RST => GND
    );
  Node3_ACT_U8_sum_6 : X_SFF
    generic map(
      LOC => "SLICE_X85Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_6_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q,
      O => Node3_ACT_U8_sum(6),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT171 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y125",
      INIT => X"FFFCFCFCFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node3_NL_acc_f_in(6),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342,
      ADR4 => Node3_ACT_U8_a_19_b_19_add_0_OUT_6_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_6_Q
    );
  Node3_ACT_U8_sum_5 : X_SFF
    generic map(
      LOC => "SLICE_X85Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_5_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q,
      O => Node3_ACT_U8_sum(5),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT161 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y125",
      INIT => X"FFFCFCFCFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Node3_NL_acc_f_in(5),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR4 => Node3_ACT_U8_a_19_b_19_add_0_OUT_5_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_5_Q
    );
  Node3_ACT_U8_sum_4 : X_SFF
    generic map(
      LOC => "SLICE_X85Y125",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_4_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q,
      O => Node3_ACT_U8_sum(4),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT15 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y125",
      INIT => X"FFD5D5D5FFC0C0C0"
    )
    port map (
      ADR3 => Node3_NL_acc_f_in(4),
      ADR1 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR0 => Node3_ACT_U6_x_addr_0,
      ADR5 => N20,
      ADR2 => Node3_ACT_U8_a_19_b_19_add_0_OUT_4_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_4_Q
    );
  Node3_ACT_Mmux_mult_w_in171 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y126",
      INIT => X"FFCCFCEF00CC0C40"
    )
    port map (
      ADR1 => Node3_ACT_U8_sum(6),
      ADR5 => Node3_ACT_U5_cnt(6),
      ADR4 => Node3_ACT_state_FSM_FFd2_19612,
      ADR0 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(6)
    );
  Node3_ACT_U8_sum_3 : X_SFF
    generic map(
      LOC => "SLICE_X85Y126",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_3_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q,
      O => Node3_ACT_U8_sum(3),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y126",
      INIT => X"FFFFFF88FF88FF88"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node3_NL_acc_f_in(3),
      ADR0 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT141_22342,
      ADR1 => Node3_ACT_U8_a_19_b_19_add_0_OUT_3_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_3_Q
    );
  Node3_ACT_Mmux_mult_w_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y127",
      INIT => X"FF00FA0AAAAAEF20"
    )
    port map (
      ADR0 => Node3_ACT_U8_sum(9),
      ADR3 => Node3_ACT_U5_cnt(9),
      ADR4 => Node3_ACT_state_FSM_FFd2_19612,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_w_in(9)
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y128",
      INIT => X"00000000E1E00000"
    )
    port map (
      ADR4 => Node3_ACT_state_FSM_FFd2_In1_0,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      ADR2 => Node3_ACT_U6_x_addr_1,
      ADR0 => Node3_ACT_U7_cnt(0),
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR3 => Node3_ACT_U6_x_addr_3,
      O => N20
    );
  Node3_ACT_U8_sum_11 : X_SFF
    generic map(
      LOC => "SLICE_X85Y128",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_11_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q,
      O => Node3_ACT_U8_sum(11),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT3 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y128",
      INIT => X"FFBAFF30BABA3030"
    )
    port map (
      ADR0 => Node3_NL_acc_f_in(11),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR1 => Node3_ACT_U6_x_addr_0,
      ADR2 => N20,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_11_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_11_Q
    );
  Node3_ACT_Mmux_mult_in31 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y128",
      INIT => X"FFFFFFCF000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_U8_sum(11),
      ADR5 => Node3_ACT_U2_cnt(11),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR4 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(11)
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1221 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y129",
      INIT => X"0020F000002000C0"
    )
    port map (
      ADR5 => Node3_ACT_U7_cnt(0),
      ADR4 => Node3_ACT_U7_cnt(1),
      ADR3 => Node3_ACT_U6_x_addr_1,
      ADR0 => Node3_ACT_U6_x_addr_2,
      ADR1 => Node3_ACT_U6_x_addr_3,
      ADR2 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22481,
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122
    );
  Node3_ACT_U8_sum_9 : X_SFF
    generic map(
      LOC => "SLICE_X85Y129",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U8_n0033_inv_0,
      CLK => NlwBufferSignal_Node3_ACT_U8_sum_9_CLK,
      I => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q,
      O => Node3_ACT_U8_sum(9),
      SRST => Node3_ACT_add_reset,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT201 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y129",
      INIT => X"FFFAFFAAFAFAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_NL_acc_f_in(9),
      ADR3 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT110_0,
      ADR4 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT152,
      ADR0 => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT122,
      ADR5 => Node3_ACT_U8_a_19_b_19_add_0_OUT_9_0,
      O => Node3_ACT_U8_sum_19_a_19_mux_3_OUT_9_Q
    );
  Node3_ACT_Mmux_mult_in151 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y129",
      INIT => X"FFFAFFFF05000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Node3_ACT_U8_sum(4),
      ADR5 => Node3_ACT_U2_cnt(4),
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(4)
    );
  Node3_ACT_Mmux_mult_in181 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y130",
      INIT => X"FFFF0000FFF500A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_ACT_U8_sum(7),
      ADR4 => Node3_ACT_U2_cnt(7),
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR5 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(7)
    );
  Node3_ACT_Mmux_mult_in191 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y130",
      INIT => X"FFFF0000FFCF00C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_U8_sum(8),
      ADR4 => Node3_ACT_U2_cnt(8),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(8)
    );
  Node3_ACT_mult_in_9_Node3_ACT_mult_in_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U8_n0033_inv,
      O => Node3_ACT_U8_n0033_inv_0
    );
  Node3_ACT_Mmux_mult_in201 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y131",
      INIT => X"FFFFFFCF000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_U8_sum(9),
      ADR5 => Node3_ACT_U2_cnt(9),
      ADR2 => Node3_ACT_state_FSM_FFd1_19609,
      ADR4 => Node3_ACT_state_FSM_FFd4_19611,
      ADR3 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(9)
    );
  Node3_ACT_Mmux_acc_f_reset0111 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y131",
      INIT => X"22AA221122AA2211"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      ADR5 => '1',
      O => Node3_ACT_add_reset
    );
  Node3_ACT_U8_n0033_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X85Y131",
      INIT => X"22227722"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => Node3_ACT_state_FSM_FFd2_19612,
      ADR4 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_U8_n0033_inv
    );
  Node3_ACT_U7_fin_Node3_ACT_U7_fin_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N76,
      O => N76_0
    );
  Node3_ACT_U7_fin : X_FF
    generic map(
      LOC => "SLICE_X85Y132",
      INIT => '0'
    )
    port map (
      CE => Node3_ACT_U7_n0025_inv,
      CLK => NlwBufferSignal_Node3_ACT_U7_fin_CLK,
      I => Node3_ACT_U6_n0043,
      O => Node3_ACT_U7_fin_19610,
      RST => reset_IBUF_19597,
      SET => GND
    );
  Node3_ACT_U6_n00431 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y132",
      INIT => X"3300330033003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR3 => Node3_ACT_U7_cnt(0),
      ADR5 => '1',
      O => Node3_ACT_U6_n0043
    );
  Node3_ACT_in1_10_1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X85Y132",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR3 => Node3_ACT_U7_cnt(0),
      O => N76
    );
  Node3_ACT_Mmux_mult_in91 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y134",
      INIT => X"FFFF0000FCFF3000"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_U8_sum(17),
      ADR4 => Node3_ACT_U2_cnt(17),
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR5 => Node3_ACT_state_FSM_FFd4_19611,
      ADR1 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(17)
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N24,
      O => N24_0
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT10311 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y138",
      INIT => X"0000000400000004"
    )
    port map (
      ADR3 => Node3_ACT_state_FSM_FFd2_19612,
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => Node3_ACT_state_FSM_FFd3_19606,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => Node3_ACT_U6_x_addr_0,
      ADR5 => '1',
      O => Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1031_22481
    );
  Node3_ACT_U8_Mmux_sum_19_a_19_mux_3_OUT1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X85Y138",
      INIT => X"BBBBBBBB"
    )
    port map (
      ADR3 => '1',
      ADR0 => Node3_ACT_state_FSM_FFd1_19609,
      ADR2 => '1',
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR4 => '1',
      O => N24
    );
  Node3_ACT_U6_x_addr_035 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y138",
      INIT => X"0F0F0F0A0F0E0F0A"
    )
    port map (
      ADR2 => Node3_ACT_U2_cnt(19),
      ADR0 => Node3_ACT_U2_cnt(18),
      ADR3 => Node3_ACT_U2_cnt(17),
      ADR1 => Node3_ACT_U2_cnt(12),
      ADR4 => Node3_ACT_U6_x_addr_03,
      ADR5 => Node3_ACT_U6_x_addr_033_22563,
      O => Node3_ACT_U6_x_addr_0
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A141 : X_LUT6
    generic map(
      LOC => "SLICE_X85Y144",
      INIT => X"F0CCF0CCF0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(3),
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_omx_out_3_0,
      ADR2 => Node3_ACT_U4_weight_reg(3),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q
    );
  Node1_ACT_U6_x_addr_132 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y101",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR5 => Node1_ACT_U2_cnt(2),
      ADR1 => Node1_ACT_U2_cnt(3),
      ADR0 => Node1_ACT_U2_cnt(18),
      ADR3 => Node1_ACT_U2_cnt(1),
      ADR4 => Node1_ACT_U2_cnt(16),
      ADR2 => Node1_ACT_U2_cnt(17),
      O => Node1_ACT_U6_x_addr_131_22607
    );
  Node1_ACT_U6_x_addr_134 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y101",
      INIT => X"0F0F0F0F0F0F0F0E"
    )
    port map (
      ADR2 => Node1_ACT_U2_cnt(19),
      ADR1 => Node1_ACT_U2_cnt(14),
      ADR0 => Node1_ACT_U2_cnt(15),
      ADR4 => Node1_ACT_U6_x_addr_13,
      ADR5 => Node1_ACT_U6_x_addr_132_22464,
      ADR3 => Node1_ACT_U6_x_addr_131_22607,
      O => Node1_ACT_U6_x_addr_1
    );
  Node3_ACT_Mmux_mult_in61 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y129",
      INIT => X"FFFFFAFF00000A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node3_ACT_U8_sum(14),
      ADR5 => Node3_ACT_U2_cnt(14),
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR4 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => Node3_ACT_state_FSM_FFd3_19606,
      O => Node3_ACT_mult_in(14)
    );
  N110_N110_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N111,
      O => N111_0
    );
  Node3_ACT_U6_Mmux_coeff11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y133",
      INIT => X"0033FFCC0033FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR4 => Node3_NL_acc_f_in(0),
      ADR3 => Node3_ACT_U7_cnt(0),
      ADR5 => '1',
      O => N110
    );
  Node3_ACT_U6_Mmux_coeff11_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X87Y133",
      INIT => X"CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR4 => Node3_NL_acc_f_in(0),
      ADR3 => '1',
      O => N111
    );
  Node3_ACT_in1_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y136",
      INIT => X"11111111EE00EE01"
    )
    port map (
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR0 => Node3_ACT_U7_cnt(0),
      ADR3 => Node3_ACT_U6_x_addr_1,
      ADR4 => Node3_ACT_U6_x_addr_2,
      ADR2 => Node3_ACT_U6_x_addr_3,
      ADR5 => Node3_ACT_U6_x_addr_0,
      O => Node3_ACT_in1_10_Q
    );
  Node3_ACT_in1_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y137",
      INIT => X"0C0C01000C0C0202"
    )
    port map (
      ADR5 => Node3_ACT_U7_cnt(0),
      ADR4 => Node3_ACT_U7_cnt(1),
      ADR1 => Node3_ACT_U6_x_addr_1,
      ADR3 => Node3_ACT_U6_x_addr_2,
      ADR2 => Node3_ACT_U6_x_addr_0,
      ADR0 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_in1_16_Q
    );
  Node3_ACT_in1_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y137",
      INIT => X"1140114A11401141"
    )
    port map (
      ADR1 => Node3_ACT_U7_cnt(0),
      ADR0 => Node3_ACT_U7_cnt(1),
      ADR2 => Node3_ACT_U6_x_addr_1,
      ADR5 => Node3_ACT_U6_x_addr_2,
      ADR3 => Node3_ACT_U6_x_addr_0,
      ADR4 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_in1_14_Q
    );
  Node3_ACT_U6_x_addr_354 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y137",
      INIT => X"AAAA0AAA2AAA0AAA"
    )
    port map (
      ADR0 => Node3_ACT_U2_cnt(19),
      ADR2 => Node3_ACT_U2_cnt(18),
      ADR3 => Node3_ACT_U2_cnt(17),
      ADR1 => Node3_ACT_U2_cnt(12),
      ADR4 => Node3_ACT_U6_x_addr_35,
      ADR5 => Node3_ACT_U6_x_addr_352_22451,
      O => Node3_ACT_U6_x_addr_3
    );
  Node3_ACT_state_FSM_FFd1_In_Node3_ACT_state_FSM_FFd1_In_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_acc_f_reset1_pack_1,
      O => Node3_ACT_acc_f_reset1
    );
  Node3_ACT_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y138",
      INIT => X"F7C0FFC0F7C0FFC0"
    )
    port map (
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR0 => CU_f_19574,
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      ADR2 => Node3_ACT_state_FSM_FFd2_19612,
      ADR5 => '1',
      O => Node3_ACT_state_FSM_FFd1_In
    );
  Node3_ACT_state_acc_f_reset11 : X_LUT5
    generic map(
      LOC => "SLICE_X87Y138",
      INIT => X"0000CC00"
    )
    port map (
      ADR3 => Node3_ACT_state_FSM_FFd1_19609,
      ADR1 => Node3_ACT_state_FSM_FFd4_19611,
      ADR2 => '1',
      ADR4 => Node3_ACT_state_FSM_FFd3_19606,
      ADR0 => '1',
      O => Node3_ACT_acc_f_reset1_pack_1
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A201 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y138",
      INIT => X"AACCAACCAAFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(9),
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_omx_out_9_0,
      ADR0 => Node3_ACT_U4_weight_reg(9),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q
    );
  Node3_ACT_in1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y138",
      INIT => X"0201020C02010200"
    )
    port map (
      ADR0 => Node3_ACT_U7_cnt(0),
      ADR1 => Node3_ACT_U7_cnt(1),
      ADR3 => Node3_ACT_U6_x_addr_1,
      ADR5 => Node3_ACT_U6_x_addr_2,
      ADR2 => Node3_ACT_U6_x_addr_0,
      ADR4 => Node3_ACT_U6_x_addr_3,
      O => Node3_ACT_in1_1_Q
    );
  Node3_ACT_U6_x_addr_133 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y139",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => Node3_ACT_U2_cnt(8),
      ADR3 => Node3_ACT_U2_cnt(9),
      ADR1 => Node3_ACT_U2_cnt(6),
      ADR2 => Node3_ACT_U2_cnt(7),
      ADR0 => Node3_ACT_U2_cnt(4),
      ADR5 => Node3_ACT_U2_cnt(5),
      O => Node3_ACT_U6_x_addr_132_22565
    );
  Node3_ACT_U6_x_addr_352 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y139",
      INIT => X"00FF07FFFFFFFFFF"
    )
    port map (
      ADR2 => Node3_ACT_U2_cnt(4),
      ADR4 => Node3_ACT_U2_cnt(3),
      ADR0 => Node3_ACT_U2_cnt(1),
      ADR1 => Node3_ACT_U2_cnt(2),
      ADR3 => Node3_ACT_U2_cnt(6),
      ADR5 => Node3_ACT_U2_cnt(5),
      O => Node3_ACT_U6_x_addr_351_22608
    );
  Node3_ACT_U6_x_addr_353 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y139",
      INIT => X"0303030703030303"
    )
    port map (
      ADR0 => Node3_ACT_U2_cnt(9),
      ADR3 => Node3_ACT_U2_cnt(8),
      ADR4 => Node3_ACT_U2_cnt(7),
      ADR1 => Node3_ACT_U2_cnt(10),
      ADR2 => Node3_ACT_U2_cnt(11),
      ADR5 => Node3_ACT_U6_x_addr_351_22608,
      O => Node3_ACT_U6_x_addr_352_22451
    );
  Node3_ACT_U6_x_addr_033 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y140",
      INIT => X"F000C000C000C000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_U2_cnt(4),
      ADR2 => Node3_ACT_U2_cnt(3),
      ADR4 => Node3_ACT_U2_cnt(0),
      ADR5 => Node3_ACT_U2_cnt(1),
      ADR1 => Node3_ACT_U2_cnt(2),
      O => Node3_ACT_U6_x_addr_032_22609
    );
  Node3_ACT_U6_x_addr_034 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y140",
      INIT => X"F0F0F0E0F000F000"
    )
    port map (
      ADR3 => Node3_ACT_U2_cnt(10),
      ADR1 => Node3_ACT_U2_cnt(6),
      ADR0 => Node3_ACT_U2_cnt(5),
      ADR2 => Node3_ACT_U2_cnt(11),
      ADR5 => Node3_ACT_U6_x_addr_031_22562,
      ADR4 => Node3_ACT_U6_x_addr_032_22609,
      O => Node3_ACT_U6_x_addr_033_22563
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A131 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y141",
      INIT => X"CCAACCAACCFFCC00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(2),
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_2_0,
      ADR1 => Node3_ACT_U4_weight_reg(2),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q
    );
  Node3_ACT_U6_x_addr_231 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y142",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Node3_ACT_U2_cnt(15),
      ADR4 => Node3_ACT_U2_cnt(16),
      ADR5 => Node3_ACT_U2_cnt(13),
      ADR3 => Node3_ACT_U2_cnt(14),
      O => Node3_ACT_U6_x_addr_23
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A101 : X_LUT6
    generic map(
      LOC => "SLICE_X87Y145",
      INIT => X"AAAAAAAAFFCC00CC"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_U2_cnt(18),
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR4 => Node3_ACT_omx_out_18_0,
      ADR0 => Node3_ACT_U4_weight_reg(18),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q
    );
  Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y100",
      INIT => X"FFFAAAFA55500050"
    )
    port map (
      ADR1 => '1',
      ADR0 => Node1_ACT_acc_f_reset0_0,
      ADR2 => Node1_ACT_U2_cnt(1),
      ADR3 => Node1_ACT_acc_f_reset1,
      ADR4 => Node1_ACT_omx_out_1_0,
      ADR5 => Node1_ACT_U4_weight_reg(1),
      O => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node1_ACT_in1_10_Node1_ACT_in1_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => N105,
      O => N105_0
    );
  Node1_ACT_in1_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y101",
      INIT => X"11E011E011E011E1"
    )
    port map (
      ADR1 => Node1_ACT_U7_cnt(1),
      ADR0 => Node1_ACT_U7_cnt(0),
      ADR2 => Node1_ACT_U6_x_addr_1,
      ADR5 => Node1_ACT_U6_x_addr_2,
      ADR4 => Node1_ACT_U6_x_addr_3,
      ADR3 => Node1_ACT_U6_x_addr_0,
      O => Node1_ACT_in1_10_Q
    );
  Node1_ACT_U6_Mmux_coeff11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y101",
      INIT => X"00FF55AA00FF55AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Node1_ACT_U7_cnt(1),
      ADR3 => Node1_NL_acc_f_in(0),
      ADR4 => Node1_ACT_U7_cnt(0),
      ADR5 => '1',
      O => N104
    );
  Node1_ACT_U6_Mmux_coeff11_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X86Y101",
      INIT => X"AA55AA55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Node1_ACT_U7_cnt(1),
      ADR3 => Node1_NL_acc_f_in(0),
      ADR4 => '1',
      O => N105
    );
  Node1_ACT_in1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y101",
      INIT => X"0041004A00410040"
    )
    port map (
      ADR1 => Node1_ACT_U7_cnt(0),
      ADR0 => Node1_ACT_U7_cnt(1),
      ADR2 => Node1_ACT_U6_x_addr_1,
      ADR5 => Node1_ACT_U6_x_addr_2,
      ADR3 => Node1_ACT_U6_x_addr_0,
      ADR4 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_in1_1_Q
    );
  Node1_ACT_in1_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y105",
      INIT => X"00A100A400A100A0"
    )
    port map (
      ADR1 => Node1_ACT_U7_cnt(0),
      ADR0 => Node1_ACT_U7_cnt(1),
      ADR2 => Node1_ACT_U6_x_addr_1,
      ADR5 => Node1_ACT_U6_x_addr_2,
      ADR3 => Node1_ACT_U6_x_addr_0,
      ADR4 => Node1_ACT_U6_x_addr_3,
      O => Node1_ACT_in1_16_Q
    );
  Node3_ACT_U6_x_addr_132 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y138",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR3 => Node3_ACT_U2_cnt(2),
      ADR0 => Node3_ACT_U2_cnt(3),
      ADR1 => Node3_ACT_U2_cnt(18),
      ADR5 => Node3_ACT_U2_cnt(1),
      ADR2 => Node3_ACT_U2_cnt(16),
      ADR4 => Node3_ACT_U2_cnt(17),
      O => Node3_ACT_U6_x_addr_131_22610
    );
  Node3_ACT_U6_x_addr_134 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y138",
      INIT => X"3333333333333332"
    )
    port map (
      ADR1 => Node3_ACT_U2_cnt(19),
      ADR2 => Node3_ACT_U2_cnt(14),
      ADR0 => Node3_ACT_U2_cnt(15),
      ADR3 => Node3_ACT_U6_x_addr_13,
      ADR5 => Node3_ACT_U6_x_addr_132_22565,
      ADR4 => Node3_ACT_U6_x_addr_131_22610,
      O => Node3_ACT_U6_x_addr_1
    );
  Node3_ACT_U6_x_addr_131 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y139",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_U2_cnt(12),
      ADR3 => Node3_ACT_U2_cnt(13),
      ADR1 => Node3_ACT_U2_cnt(0),
      ADR5 => Node3_ACT_U2_cnt(10),
      ADR4 => Node3_ACT_U2_cnt(11),
      O => Node3_ACT_U6_x_addr_13
    );
  Node3_ACT_U6_x_addr_234 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y140",
      INIT => X"FFF0F8F0FFF0F0F0"
    )
    port map (
      ADR2 => Node3_ACT_U2_cnt(11),
      ADR0 => Node3_ACT_U2_cnt(6),
      ADR1 => Node3_ACT_U2_cnt(5),
      ADR3 => Node3_ACT_U2_cnt(10),
      ADR4 => Node3_ACT_U6_x_addr_231_22445,
      ADR5 => Node3_ACT_U6_x_addr_232_22447,
      O => Node3_ACT_U6_x_addr_233_22611
    );
  Node3_ACT_U6_x_addr_235 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y140",
      INIT => X"F3B33333B3B33333"
    )
    port map (
      ADR1 => Node3_ACT_U2_cnt(19),
      ADR5 => Node3_ACT_U2_cnt(12),
      ADR4 => Node3_ACT_U2_cnt(17),
      ADR2 => Node3_ACT_U2_cnt(18),
      ADR0 => Node3_ACT_U6_x_addr_23,
      ADR3 => Node3_ACT_U6_x_addr_233_22611,
      O => Node3_ACT_U6_x_addr_2
    );
  Node3_ACT_U6_x_addr_032 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y141",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Node3_ACT_U2_cnt(7),
      ADR4 => Node3_ACT_U2_cnt(8),
      ADR3 => Node3_ACT_U2_cnt(9),
      O => Node3_ACT_U6_x_addr_031_22562
    );
  Node3_ACT_U6_x_addr_233 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y141",
      INIT => X"FFFCFFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_U2_cnt(3),
      ADR2 => Node3_ACT_U2_cnt(4),
      ADR4 => Node3_ACT_U2_cnt(0),
      ADR1 => Node3_ACT_U2_cnt(1),
      ADR5 => Node3_ACT_U2_cnt(2),
      O => Node3_ACT_U6_x_addr_232_22447
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A181 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y142",
      INIT => X"AAFFAA00AACCAACC"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_U2_cnt(7),
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR4 => Node3_ACT_omx_out_7_0,
      ADR0 => Node3_ACT_U4_weight_reg(7),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q
    );
  Node3_ACT_U6_x_addr_232 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y142",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Node3_ACT_U2_cnt(7),
      ADR4 => Node3_ACT_U2_cnt(8),
      ADR5 => Node3_ACT_U2_cnt(9),
      O => Node3_ACT_U6_x_addr_231_22445
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A41 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y144",
      INIT => X"F0CCF0CCF0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(12),
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_omx_out_12_0,
      ADR2 => Node3_ACT_U4_weight_reg(12),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A71 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y144",
      INIT => X"FFF3FCF00F030C00"
    )
    port map (
      ADR0 => '1',
      ADR2 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(15),
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_omx_out_15_0,
      ADR5 => Node3_ACT_U4_weight_reg(15),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A81 : X_LUT6
    generic map(
      LOC => "SLICE_X86Y145",
      INIT => X"F0F0F0F0AACCAACC"
    )
    port map (
      ADR4 => '1',
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR1 => Node3_ACT_U2_cnt(16),
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_16_0,
      ADR2 => Node3_ACT_U4_weight_reg(16),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A121 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y141",
      INIT => X"FFDDEECC33112200"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(1),
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_omx_out_1_0,
      ADR5 => Node3_ACT_U4_weight_reg(1),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A11 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y141",
      INIT => X"CCCCCCCCAFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(0),
      ADR2 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_0_0,
      ADR1 => Node3_ACT_U4_weight_reg(0),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A161 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y142",
      INIT => X"CCCCFF0FCCCCF000"
    )
    port map (
      ADR0 => '1',
      ADR4 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_U2_cnt(5),
      ADR2 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_omx_out_5_0,
      ADR1 => Node3_ACT_U4_weight_reg(5),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A171 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y142",
      INIT => X"EEFF4455EEAA4400"
    )
    port map (
      ADR2 => '1',
      ADR0 => Node3_ACT_acc_f_reset0_0,
      ADR5 => Node3_ACT_U2_cnt(6),
      ADR3 => Node3_ACT_acc_f_reset1,
      ADR1 => Node3_ACT_omx_out_6_0,
      ADR4 => Node3_ACT_U4_weight_reg(6),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A151 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y142",
      INIT => X"F5F5E4E4B1B1A0A0"
    )
    port map (
      ADR3 => '1',
      ADR0 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(4),
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR5 => Node3_ACT_omx_out_4_0,
      ADR2 => Node3_ACT_U4_weight_reg(4),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A21 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y143",
      INIT => X"FF0FF000FA0AFA0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_U2_cnt(10),
      ADR5 => Node3_ACT_acc_f_reset1,
      ADR4 => Node3_ACT_omx_out_10_0,
      ADR3 => Node3_ACT_U4_weight_reg(10),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A31 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y143",
      INIT => X"FFEEFF2200EE0022"
    )
    port map (
      ADR2 => '1',
      ADR3 => Node3_ACT_acc_f_reset0_0,
      ADR0 => Node3_ACT_U2_cnt(11),
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR4 => Node3_ACT_omx_out_11_0,
      ADR5 => Node3_ACT_U4_weight_reg(11),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A191 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y143",
      INIT => X"FF00FF00BBBB8888"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(8),
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_8_0,
      ADR3 => Node3_ACT_U4_weight_reg(8),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A51 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y144",
      INIT => X"FFDDEECC33112200"
    )
    port map (
      ADR2 => '1',
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(13),
      ADR0 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_omx_out_13_0,
      ADR5 => Node3_ACT_U4_weight_reg(13),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A61 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y144",
      INIT => X"FFCFFCCC33033000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Node3_ACT_acc_f_reset0_0,
      ADR4 => Node3_ACT_U2_cnt(14),
      ADR2 => Node3_ACT_acc_f_reset1,
      ADR3 => Node3_ACT_omx_out_14_0,
      ADR5 => Node3_ACT_U4_weight_reg(14),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q
    );
  Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_A91 : X_LUT6
    generic map(
      LOC => "SLICE_X88Y145",
      INIT => X"FFFF0000BB88BB88"
    )
    port map (
      ADR2 => '1',
      ADR5 => Node3_ACT_acc_f_reset0_0,
      ADR3 => Node3_ACT_U2_cnt(17),
      ADR1 => Node3_ACT_acc_f_reset1,
      ADR0 => Node3_ACT_omx_out_17_0,
      ADR4 => Node3_ACT_U4_weight_reg(17),
      O => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(0),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(1),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(2),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(3),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(4),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(5),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(6),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(7),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(8),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(9),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(10),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(11),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(12),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(13),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(14),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(15),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(16),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(17),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U4_weight_reg(18),
      O => NlwBufferSignal_Node1_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node1_NL_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node3_WL_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(0),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(1),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(2),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(3),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(4),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(5),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(6),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(7),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(8),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(9),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(10),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(11),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(12),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(13),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(14),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(15),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(16),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(17),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U5_cnt(18),
      O => NlwBufferSignal_Node3_NL_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node3_NL_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(0),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(1),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(2),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(3),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(4),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(5),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(6),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(7),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(8),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(9),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(10),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(11),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(12),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(13),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(14),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(15),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(16),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(17),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U4_weight_reg(18),
      O => NlwBufferSignal_Node3_EL_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node3_EL_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node4_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node4_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node4_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node4_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      O => NlwBufferSignal_Node4_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node4_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node4_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(0),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(1),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(2),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(3),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(4),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(5),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(6),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(7),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(8),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(9),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(10),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(11),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(12),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(13),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(14),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(15),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(16),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(17),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U5_cnt(18),
      O => NlwBufferSignal_Node1_ACT_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node1_ACT_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(0),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(1),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(2),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(3),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(4),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(5),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(6),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(7),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(8),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(9),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(10),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(11),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(12),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(13),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(14),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(15),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(16),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(17),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(18),
      O => NlwBufferSignal_Node4_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(0),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(1),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(2),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(3),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(4),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(5),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(6),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(7),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(8),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(9),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(10),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(11),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(12),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(13),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(14),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(15),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(16),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(17),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_U4_weight_reg(18),
      O => NlwBufferSignal_Node3_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node3_NL_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(0),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(1),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(2),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(3),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(4),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(5),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(6),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(7),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(8),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(9),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(10),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(11),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(12),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(13),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(14),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(15),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(16),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(17),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_acc_f_in(18),
      O => NlwBufferSignal_Node2_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node4_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(0),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(1),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(2),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(3),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node4_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(4),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(5),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(6),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(7),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node4_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(8),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(9),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(10),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(11),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node4_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(12),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(13),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(14),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(15),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node4_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(16),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(17),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node4_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U4_weight_reg(18),
      O => NlwBufferSignal_Node4_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node4_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node4_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(0),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(1),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(2),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(3),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(4),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(5),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(6),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(7),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(8),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(9),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(10),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(11),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(12),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(13),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(14),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(15),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(16),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(17),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U5_cnt(18),
      O => NlwBufferSignal_Node2_WL_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node2_WL_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node2_WL_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node1_WL_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      O => NlwBufferSignal_Node3_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node3_ACT_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(0),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(1),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(2),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(3),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(4),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(5),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(6),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(7),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(8),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(9),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(10),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(11),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(12),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(13),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(14),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(15),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(16),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(17),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U4_weight_reg(18),
      O => NlwBufferSignal_Node2_NL_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node2_NL_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_3_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_2_CLK
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(0),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(1),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(2),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(3),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_IL2_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_1_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_0_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_7_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_6_CLK
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(4),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(5),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(6),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(7),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_IL2_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_5_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_4_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_11_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_10_CLK
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(8),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(9),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(10),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(11),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_IL2_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_9_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_8_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_15_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_14_CLK
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(12),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(13),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(14),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(15),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_IL2_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_13_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_12_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_19_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_18_CLK
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(16),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(17),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_IL2_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U5_cnt(18),
      O => NlwBufferSignal_IL2_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_IL2_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_17_CLK
    );
  NlwBufferBlock_IL2_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      O => NlwBufferSignal_Node2_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node2_ACT_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(0),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(1),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(2),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(3),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(4),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(5),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(6),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(7),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(8),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(9),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(10),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(11),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(12),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(13),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(14),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(15),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(16),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(17),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U4_weight_reg(18),
      O => NlwBufferSignal_Node2_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node2_ACT_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(0),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(1),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(2),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(3),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(4),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(5),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(6),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(7),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(8),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(9),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(10),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(11),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(12),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(13),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(14),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(15),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(16),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(17),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U4_weight_reg(18),
      O => NlwBufferSignal_Node1_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node1_ACT_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(0),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(1),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(2),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(3),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(4),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(5),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(6),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(7),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(8),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(9),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(10),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(11),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(12),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(13),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(14),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(15),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(16),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(17),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U4_weight_reg(18),
      O => NlwBufferSignal_Node3_ACT_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node3_ACT_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_3_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_2_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_1_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_0_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_7_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_6_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_5_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_4_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_11_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_10_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_9_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_8_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_15_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_14_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_13_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_12_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_19_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_18_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_17_CLK
    );
  NlwBufferBlock_IL1_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(0),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(1),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(2),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(3),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node4_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(4),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(5),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(6),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(7),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node4_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(8),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(9),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(10),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(11),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node4_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(12),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(13),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(14),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(15),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node4_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(16),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(17),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node4_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_U5_cnt(18),
      O => NlwBufferSignal_Node4_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node4_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node4_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U5_cnt_16_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_3_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_2_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_1_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_0_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_7_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_6_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_5_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_4_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_11_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_10_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_9_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_8_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_15_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_14_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_13_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_12_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_19_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_18_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_17_CLK
    );
  NlwBufferBlock_IL2_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(0),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(1),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(2),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(3),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(4),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(5),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(6),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(7),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(8),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(9),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(10),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(11),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(12),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(13),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(14),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(15),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(16),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(17),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_ACT_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_U5_cnt(18),
      O => NlwBufferSignal_Node2_ACT_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node2_ACT_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(0),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(1),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(2),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(3),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(4),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(5),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(6),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(7),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(8),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(9),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(10),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(11),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(12),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(13),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(14),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(15),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(16),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(17),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U5_cnt(18),
      O => NlwBufferSignal_Node1_WL_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node1_WL_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(0),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(1),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(2),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(3),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(4),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(5),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(6),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(7),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(8),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(9),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(10),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(11),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(12),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(13),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(14),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(15),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_NL_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(16),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(17),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_NL_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U5_cnt(18),
      O => NlwBufferSignal_Node1_NL_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node1_NL_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node1_NL_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(0),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(1),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(2),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(3),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(4),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(5),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(6),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(7),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(8),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(9),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(10),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(11),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(12),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(13),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(14),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(15),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(16),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(17),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U5_cnt(18),
      O => NlwBufferSignal_Node3_WL_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node3_WL_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U5_cnt_16_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_3_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_2_CLK
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(0),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(1),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(2),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(3),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_IL1_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_1_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_0_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_7_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_6_CLK
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(4),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(5),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(6),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(7),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_IL1_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_5_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_4_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_11_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_10_CLK
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(8),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(9),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(10),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(11),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_IL1_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_9_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_8_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_15_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_14_CLK
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(12),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(13),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(14),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(15),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_IL1_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_13_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_12_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_19_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_18_CLK
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(16),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(17),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_IL1_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U5_cnt(18),
      O => NlwBufferSignal_IL1_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_IL1_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_17_CLK
    );
  NlwBufferBlock_IL1_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(0),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(1),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(2),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(3),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(4),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(5),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(6),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(7),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(8),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(9),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(10),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(11),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(12),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(13),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(14),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(15),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(16),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(17),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_f_in(18),
      O => NlwBufferSignal_Node1_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node3_EL_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(0),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(1),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(2),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(3),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(4),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(5),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(6),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(7),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(8),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(9),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(10),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(11),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(12),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(13),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(14),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(15),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_NL_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(16),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(17),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_NL_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U5_cnt(18),
      O => NlwBufferSignal_Node2_NL_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node2_NL_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node2_NL_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node3_NL_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(0),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(1),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(2),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(3),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(4),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(5),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(6),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(7),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(8),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(9),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(10),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(11),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(12),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(13),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(14),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(15),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_EL_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(16),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(17),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_EL_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_EL_U5_cnt(18),
      O => NlwBufferSignal_Node3_EL_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_EL_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node3_EL_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U5_cnt_16_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(0),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(1),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(2),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(3),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(4),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(5),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(6),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(7),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(8),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(9),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(10),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(11),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(12),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(13),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(14),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(15),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(16),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(17),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_WL_U4_weight_reg(18),
      O => NlwBufferSignal_Node1_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node1_WL_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(0),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(1),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(2),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(3),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(4),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(5),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(6),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(7),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(8),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(9),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(10),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(11),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(12),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(13),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(14),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(15),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(16),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(17),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_acc_f_in(18),
      O => NlwBufferSignal_Node3_ACT_U8_Madd_a_19_b_19_add_0_OUT_xor_19_DI_2_Q
    );
  NlwBufferBlock_IL2_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(0),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(1),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(2),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(3),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_IL2_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(4),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(5),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(6),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(7),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_IL2_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(8),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(9),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(10),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(11),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_IL2_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(12),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(13),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(14),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(15),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_IL2_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(16),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(17),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_IL2_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL2_U4_weight_reg(18),
      O => NlwBufferSignal_IL2_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_IL2_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_IL2_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_ERROR_err_val_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_3_CLK
    );
  NlwBufferBlock_ERROR_err_val_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_2_CLK
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_0_IBUF_21494,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_0_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_1_IBUF_21495,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_1_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_2_IBUF_21496,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_2_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_3_IBUF_21499,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_3_DI_3_Q
    );
  NlwBufferBlock_ERROR_err_val_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_1_CLK
    );
  NlwBufferBlock_ERROR_err_val_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_0_CLK
    );
  NlwBufferBlock_ERROR_err_val_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_7_CLK
    );
  NlwBufferBlock_ERROR_err_val_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_6_CLK
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_4_IBUF_21500,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_0_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_5_IBUF_21501,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_1_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_6_IBUF_21502,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_2_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_7_IBUF_21504,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_7_DI_3_Q
    );
  NlwBufferBlock_ERROR_err_val_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_5_CLK
    );
  NlwBufferBlock_ERROR_err_val_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_4_CLK
    );
  NlwBufferBlock_ERROR_err_val_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_11_CLK
    );
  NlwBufferBlock_ERROR_err_val_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_10_CLK
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_8_IBUF_21505,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_0_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_9_IBUF_21506,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_1_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_10_IBUF_21507,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_2_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_11_IBUF_21509,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_11_DI_3_Q
    );
  NlwBufferBlock_ERROR_err_val_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_9_CLK
    );
  NlwBufferBlock_ERROR_err_val_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_8_CLK
    );
  NlwBufferBlock_ERROR_err_val_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_15_CLK
    );
  NlwBufferBlock_ERROR_err_val_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_14_CLK
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_12_IBUF_21510,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_0_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_13_IBUF_21511,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_1_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_14_IBUF_21512,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_2_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_15_IBUF_21514,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_cy_15_DI_3_Q
    );
  NlwBufferBlock_ERROR_err_val_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_13_CLK
    );
  NlwBufferBlock_ERROR_err_val_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_12_CLK
    );
  NlwBufferBlock_ERROR_err_val_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_19_CLK
    );
  NlwBufferBlock_ERROR_err_val_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_18_CLK
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_16_IBUF_21515,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_0_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_17_IBUF_21516,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_1_Q
    );
  NlwBufferBlock_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => uart_cval_18_IBUF_21517,
      O => NlwBufferSignal_ERROR_Msub_c_val_19_rslt_19_sub_1_OUT_19_0_xor_19_DI_2_Q
    );
  NlwBufferBlock_ERROR_err_val_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_17_CLK
    );
  NlwBufferBlock_ERROR_err_val_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_val_16_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(0),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(1),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(2),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(3),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_IL1_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(4),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(5),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(6),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(7),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_IL1_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(8),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(9),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(10),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(11),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_IL1_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(12),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(13),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(14),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(15),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_IL1_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(16),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(17),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_IL1_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U4_weight_reg(18),
      O => NlwBufferSignal_IL1_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_IL1_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_IL1_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node1_NL_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(0),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(1),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(2),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(3),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(4),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(5),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(6),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(7),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(8),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(9),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(10),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(11),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(12),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(13),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(14),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(15),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(16),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(17),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U4_weight_reg(18),
      O => NlwBufferSignal_Node3_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node3_WL_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_3_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_2_CLK
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(0),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(1),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(2),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(3),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_1_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_0_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_7_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_6_CLK
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(4),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(5),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(6),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(7),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_5_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_4_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_11_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_10_CLK
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(8),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(9),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(10),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(11),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_9_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_8_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_15_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_14_CLK
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(12),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(13),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(14),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(15),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_13_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_12_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_19_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_18_CLK
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(16),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(17),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_WL_U4_weight_reg(18),
      O => NlwBufferSignal_Node2_WL_U4_Maccum_weight_reg_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_17_CLK
    );
  NlwBufferBlock_Node2_WL_U4_weight_reg_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U4_weight_reg_16_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_0_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_1_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_2_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_3_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_4_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_5_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_6_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_7_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_8_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_9_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_10_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_11_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_12_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_13_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_14_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_15_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_16_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_17_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_A_18_Q,
      O => NlwBufferSignal_Node1_ACT_U2_Mmux_cnt_19_init0_19_mux_6_OUT_rs_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node1_ACT_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_3_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_2_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_1_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_0_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_7_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_6_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_5_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_4_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_11_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_10_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_9_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_8_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_15_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_14_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_13_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_12_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_19_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_18_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_17_CLK
    );
  NlwBufferBlock_Node2_NL_U2_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U2_cnt_16_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_3_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_2_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(0),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(1),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(2),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(3),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_3_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_1_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_0_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_7_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_6_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(4),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(5),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(6),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(7),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_7_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_5_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_4_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_11_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_10_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(8),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(9),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(10),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(11),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_11_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_9_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_8_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_15_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_14_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(12),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(13),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(14),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(15),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_cy_15_DI_3_Q
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_13_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_12_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_19_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_18_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_xor_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(16),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_0_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_xor_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(17),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_1_Q
    );
  NlwBufferBlock_Node3_ACT_U5_Maccum_cnt_xor_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_U5_cnt(18),
      O => NlwBufferSignal_Node3_ACT_U5_Maccum_cnt_xor_19_DI_2_Q
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_17_CLK
    );
  NlwBufferBlock_Node3_ACT_U5_cnt_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U5_cnt_16_CLK
    );
  NlwBufferBlock_u_art_out_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(7),
      O => NlwBufferSignal_u_art_out_7_OBUF_I
    );
  NlwBufferBlock_u_art_out_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(8),
      O => NlwBufferSignal_u_art_out_8_OBUF_I
    );
  NlwBufferBlock_u_art_out_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(5),
      O => NlwBufferSignal_u_art_out_5_OBUF_I
    );
  NlwBufferBlock_u_art_out_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(6),
      O => NlwBufferSignal_u_art_out_6_OBUF_I
    );
  NlwBufferBlock_u_art_out_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(9),
      O => NlwBufferSignal_u_art_out_9_OBUF_I
    );
  NlwBufferBlock_u_art_out_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(0),
      O => NlwBufferSignal_u_art_out_0_OBUF_I
    );
  NlwBufferBlock_u_art_out_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(3),
      O => NlwBufferSignal_u_art_out_3_OBUF_I
    );
  NlwBufferBlock_u_art_out_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(4),
      O => NlwBufferSignal_u_art_out_4_OBUF_I
    );
  NlwBufferBlock_u_art_out_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(1),
      O => NlwBufferSignal_u_art_out_1_OBUF_I
    );
  NlwBufferBlock_u_art_out_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(2),
      O => NlwBufferSignal_u_art_out_2_OBUF_I
    );
  NlwBufferBlock_u_art_out_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(10),
      O => NlwBufferSignal_u_art_out_10_OBUF_I
    );
  NlwBufferBlock_u_art_out_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(14),
      O => NlwBufferSignal_u_art_out_14_OBUF_I
    );
  NlwBufferBlock_u_art_out_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(13),
      O => NlwBufferSignal_u_art_out_13_OBUF_I
    );
  NlwBufferBlock_u_art_out_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(12),
      O => NlwBufferSignal_u_art_out_12_OBUF_I
    );
  NlwBufferBlock_u_art_out_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(11),
      O => NlwBufferSignal_u_art_out_11_OBUF_I
    );
  NlwBufferBlock_u_art_out_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(18),
      O => NlwBufferSignal_u_art_out_18_OBUF_I
    );
  NlwBufferBlock_u_art_out_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(17),
      O => NlwBufferSignal_u_art_out_17_OBUF_I
    );
  NlwBufferBlock_u_art_out_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(16),
      O => NlwBufferSignal_u_art_out_16_OBUF_I
    );
  NlwBufferBlock_u_art_out_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(15),
      O => NlwBufferSignal_u_art_out_15_OBUF_I
    );
  NlwBufferBlock_u_art_out_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_acc_b_in(19),
      O => NlwBufferSignal_u_art_out_19_OBUF_I
    );
  NlwBufferBlock_clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_22102,
      O => NlwBufferSignal_clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_Node4_state_FSM_FFd2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd2_2_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd2_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd2_2_IN
    );
  NlwBufferBlock_Node4_state_FSM_FFd2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd2_1_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd2_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd2_1_IN
    );
  NlwBufferBlock_Node4_U8_sum_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_9_CLK
    );
  NlwBufferBlock_Node4_U8_sum_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_8_CLK
    );
  NlwBufferBlock_Node4_U8_sum_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_7_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd1_2_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd1_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd1_1_IN
    );
  NlwBufferBlock_Node4_state_FSM_FFd4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd4_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd4_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd4_IN
    );
  NlwBufferBlock_Node4_U8_sum_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_16_CLK
    );
  NlwBufferBlock_Node4_U8_sum_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_15_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd4_2_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd4_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd4_2_IN
    );
  NlwBufferBlock_Node4_state_FSM_FFd4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd4_1_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd4_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd4_1_IN
    );
  NlwBufferBlock_Node4_U8_sum_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_4_CLK
    );
  NlwBufferBlock_Node4_U8_sum_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_10_CLK
    );
  NlwBufferBlock_Node4_U8_sum_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_5_CLK
    );
  NlwBufferBlock_Node4_U8_sum_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_6_CLK
    );
  NlwBufferBlock_Node4_U8_sum_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_11_CLK
    );
  NlwBufferBlock_Node4_U8_sum_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_3_CLK
    );
  NlwBufferBlock_Node4_U8_sum_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_12_CLK
    );
  NlwBufferBlock_Node4_U8_sum_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_19_CLK
    );
  NlwBufferBlock_Node4_U8_sum_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_18_CLK
    );
  NlwBufferBlock_Node4_U8_sum_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_17_CLK
    );
  NlwBufferBlock_Node4_U8_sum_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_14_CLK
    );
  NlwBufferBlock_Node4_U8_sum_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_13_CLK
    );
  NlwBufferBlock_Node4_U7_fin_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U7_fin_CLK
    );
  NlwBufferBlock_Node4_U7_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U7_cnt_0_CLK
    );
  NlwBufferBlock_Node4_U7_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U7_cnt_1_CLK
    );
  NlwBufferBlock_Node4_U8_sum_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_2_CLK
    );
  NlwBufferBlock_Node4_U8_sum_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_1_CLK
    );
  NlwBufferBlock_Node4_U8_sum_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U8_sum_0_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd3_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd3_1_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd3_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd3_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd3_1_IN
    );
  NlwBufferBlock_Node4_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Node4_state_FSM_FFd1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node4_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node4_state_FSM_FFd1_IN
    );
  NlwBufferBlock_Node4_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U1_ready_CLK
    );
  NlwBufferBlock_Node2_ACT_U7_fin_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U7_fin_CLK
    );
  NlwBufferBlock_Node2_ACT_U7_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U7_cnt_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U7_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U7_cnt_1_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_17_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_19_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_18_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_16_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_15_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_IN
    );
  NlwBufferBlock_Node2_ACT_U8_sum_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_14_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_1_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_5_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_7_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_3_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_11_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_12_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_9_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_8_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_10_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_13_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_2_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd2_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_2_IN
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd4_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_IN
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_IN
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_2_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd1_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_2_IN
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_1_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd2_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd2_1_IN
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_1_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd4_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_1_IN
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_2_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd4_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd4_2_IN
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_Node2_ACT_state_FSM_FFd1_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node2_ACT_state_FSM_FFd1_1_IN
    );
  NlwBufferBlock_Node2_ACT_U8_sum_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_2_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_6_CLK
    );
  NlwBufferBlock_Node2_ACT_U8_sum_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U8_sum_4_CLK
    );
  NlwBufferBlock_Node2_ACT_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U9_res_d_CLK
    );
  NlwBufferBlock_Node2_ACT_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U1_ready_CLK
    );
  NlwBufferBlock_Node4_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U10_res_d_CLK
    );
  NlwBufferBlock_Node4_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U10_d_0_CLK
    );
  NlwBufferBlock_Node4_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U9_res_d_CLK
    );
  NlwBufferBlock_ERROR_err_valid_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_ERROR_err_valid_CLK
    );
  NlwBufferBlock_Node2_WL_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U1_ready_CLK
    );
  NlwBufferBlock_Node2_NL_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U1_ready_CLK
    );
  NlwBufferBlock_Node2_NL_U1_ready_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_mult_enable,
      O => NlwBufferSignal_Node2_NL_U1_ready_IN
    );
  NlwBufferBlock_Node2_NL_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U10_res_d_CLK
    );
  NlwBufferBlock_Node2_NL_U10_res_d_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node2_NL_U10_pre_res_forward_AND_20_o_0,
      O => NlwBufferSignal_Node2_NL_U10_res_d_IN
    );
  NlwBufferBlock_Node3_WL_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U9_d_0_CLK
    );
  NlwBufferBlock_Node4_U9_d_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U9_d_2_CLK
    );
  NlwBufferBlock_Node4_U9_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U9_d_1_CLK
    );
  NlwBufferBlock_Node4_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U9_d_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U10_d_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U10_res_d_CLK
    );
  NlwBufferBlock_Node3_NL_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U10_d_0_CLK
    );
  NlwBufferBlock_Node2_ACT_U9_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U9_d_1_CLK
    );
  NlwBufferBlock_Node2_ACT_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_ACT_U9_d_0_CLK
    );
  NlwBufferBlock_IL1_U12_req_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U12_req_cnt_2_CLK
    );
  NlwBufferBlock_IL1_U12_req_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U12_req_cnt_1_CLK
    );
  NlwBufferBlock_IL1_U12_req_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U12_req_cnt_0_CLK
    );
  NlwBufferBlock_IL2_U11_p0_r_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U11_p0_r_CLK
    );
  NlwBufferBlock_Node3_ACT_U11_p2_r_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U11_p2_r_CLK
    );
  NlwBufferBlock_Node1_NL_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U10_d_0_CLK
    );
  NlwBufferBlock_Node2_NL_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U9_res_d_CLK
    );
  NlwBufferBlock_Node3_WL_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U9_res_d_CLK
    );
  NlwBufferBlock_IL2_U10_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U10_d_1_CLK
    );
  NlwBufferBlock_IL2_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U10_d_0_CLK
    );
  NlwBufferBlock_Node4_U12_p0_r_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node4_U12_p0_r_CLK
    );
  NlwBufferBlock_IL1_U11_p0_r_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U11_p0_r_CLK
    );
  NlwBufferBlock_IL1_U11_p0_r_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_U11_p0_r_glue_set_0,
      O => NlwBufferSignal_IL1_U11_p0_r_IN
    );
  NlwBufferBlock_IL1_delay_foward_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_delay_foward_CLK
    );
  NlwBufferBlock_IL1_delay_foward_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => IL1_update_reg_0,
      O => NlwBufferSignal_IL1_delay_foward_IN
    );
  NlwBufferBlock_IL1_U12_p1_r_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U12_p1_r_CLK
    );
  NlwBufferBlock_Node2_NL_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U9_d_0_CLK
    );
  NlwBufferBlock_Node2_NL_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_NL_U10_d_0_CLK
    );
  NlwBufferBlock_Node2_WL_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U10_res_d_CLK
    );
  NlwBufferBlock_IL2_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U10_res_d_CLK
    );
  NlwBufferBlock_Node1_NL_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U10_res_d_CLK
    );
  NlwBufferBlock_Node1_NL_U10_res_d_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_U10_pre_res_forward_AND_20_o_0,
      O => NlwBufferSignal_Node1_NL_U10_res_d_IN
    );
  NlwBufferBlock_IL1_U12_p0_r_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U12_p0_r_CLK
    );
  NlwBufferBlock_Node3_EL_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U1_ready_CLK
    );
  NlwBufferBlock_Node3_NL_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U1_ready_CLK
    );
  NlwBufferBlock_Node3_NL_U1_ready_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_NL_mult_enable,
      O => NlwBufferSignal_Node3_NL_U1_ready_IN
    );
  NlwBufferBlock_IL1_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U9_d_0_CLK
    );
  NlwBufferBlock_IL2_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U1_ready_CLK
    );
  NlwBufferBlock_Node3_WL_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U1_ready_CLK
    );
  NlwBufferBlock_Node3_WL_U1_ready_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_mult_enable,
      O => NlwBufferSignal_Node3_WL_U1_ready_IN
    );
  NlwBufferBlock_Node3_EL_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U10_d_0_CLK
    );
  NlwBufferBlock_Node1_NL_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U9_res_d_CLK
    );
  NlwBufferBlock_Node3_NL_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U9_d_0_CLK
    );
  NlwBufferBlock_IL1_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U9_res_d_CLK
    );
  NlwBufferBlock_IL2_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U9_res_d_CLK
    );
  NlwBufferBlock_Node3_EL_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U9_res_d_CLK
    );
  NlwBufferBlock_Node3_NL_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U9_res_d_CLK
    );
  NlwBufferBlock_CU_bcast_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_bcast_CLK
    );
  NlwBufferBlock_IL1_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U10_res_d_CLK
    );
  NlwBufferBlock_Node3_EL_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U10_res_d_CLK
    );
  NlwBufferBlock_Node3_NL_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_NL_U10_res_d_CLK
    );
  NlwBufferBlock_Node3_WL_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U10_res_d_CLK
    );
  NlwBufferBlock_Node3_WL_U10_res_d_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_WL_U10_pre_res_forward_AND_20_o_0,
      O => NlwBufferSignal_Node3_WL_U10_res_d_IN
    );
  NlwBufferBlock_Node1_WL_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U10_res_d_CLK
    );
  NlwBufferBlock_Node1_ACT_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U10_d_0_CLK
    );
  NlwBufferBlock_Node1_WL_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U1_ready_CLK
    );
  NlwBufferBlock_Node1_NL_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U1_ready_CLK
    );
  NlwBufferBlock_Node1_NL_U1_ready_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_NL_mult_enable,
      O => NlwBufferSignal_Node1_NL_U1_ready_IN
    );
  NlwBufferBlock_IL1_U10_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U10_d_1_CLK
    );
  NlwBufferBlock_IL1_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U10_d_0_CLK
    );
  NlwBufferBlock_Node3_EL_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_EL_U9_d_0_CLK
    );
  NlwBufferBlock_Node2_WL_U9_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U9_d_1_CLK
    );
  NlwBufferBlock_CU_f_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_f_CLK
    );
  NlwBufferBlock_CU_u_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_u_CLK
    );
  NlwBufferBlock_CU_u_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_state_2_X_6_o_Mux_19_o,
      O => NlwBufferSignal_CU_u_IN
    );
  NlwBufferBlock_CU_b_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_b_CLK
    );
  NlwBufferBlock_CU_b_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_state_FSM_FFd1_19758,
      O => NlwBufferSignal_CU_b_IN
    );
  NlwBufferBlock_CU_b_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_b_1_CLK
    );
  NlwBufferBlock_CU_b_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_state_FSM_FFd1_19758,
      O => NlwBufferSignal_CU_b_1_IN
    );
  NlwBufferBlock_Node1_NL_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_NL_U9_d_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U10_res_d_CLK
    );
  NlwBufferBlock_Node1_WL_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U9_res_d_CLK
    );
  NlwBufferBlock_Node2_WL_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U9_res_d_CLK
    );
  NlwBufferBlock_Node2_WL_U10_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U10_d_1_CLK
    );
  NlwBufferBlock_Node2_WL_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node2_WL_U10_d_0_CLK
    );
  NlwBufferBlock_Node1_WL_U10_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U10_d_1_CLK
    );
  NlwBufferBlock_Node1_WL_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U10_d_0_CLK
    );
  NlwBufferBlock_Node1_WL_U9_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_WL_U9_d_1_CLK
    );
  NlwBufferBlock_CU_cnt_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_cnt_3_CLK
    );
  NlwBufferBlock_CU_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_cnt_1_CLK
    );
  NlwBufferBlock_CU_cnt_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_cnt_2_CLK
    );
  NlwBufferBlock_CU_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_cnt_0_CLK
    );
  NlwBufferBlock_CU_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_CU_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_CU_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_IL1_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_U1_ready_CLK
    );
  NlwBufferBlock_Node3_ACT_U10_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U10_res_d_CLK
    );
  NlwBufferBlock_IL2_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL2_U9_d_0_CLK
    );
  NlwBufferBlock_CU_io_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_io_CLK
    );
  NlwBufferBlock_CU_io_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_n0256_inv1_0,
      O => NlwBufferSignal_CU_io_IN
    );
  NlwBufferBlock_Node3_WL_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_WL_U10_d_0_CLK
    );
  NlwBufferBlock_IL1_update_reg_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_IL1_update_reg_CLK
    );
  NlwBufferBlock_IL1_update_reg_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_u_0,
      O => NlwBufferSignal_IL1_update_reg_IN
    );
  NlwBufferBlock_CU_u_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_u_3_CLK
    );
  NlwBufferBlock_CU_u_3_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_state_2_X_6_o_Mux_19_o,
      O => NlwBufferSignal_CU_u_3_IN
    );
  NlwBufferBlock_CU_u_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_u_2_CLK
    );
  NlwBufferBlock_CU_u_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_state_2_X_6_o_Mux_19_o,
      O => NlwBufferSignal_CU_u_2_IN
    );
  NlwBufferBlock_CU_u_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_CU_u_1_CLK
    );
  NlwBufferBlock_CU_u_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => CU_state_2_X_6_o_Mux_19_o,
      O => NlwBufferSignal_CU_u_1_IN
    );
  NlwBufferBlock_Node3_ACT_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U9_res_d_CLK
    );
  NlwBufferBlock_Node3_ACT_U9_d_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U9_d_2_CLK
    );
  NlwBufferBlock_Node3_ACT_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U9_d_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U9_d_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U9_d_1_CLK
    );
  NlwBufferBlock_Node1_ACT_U9_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U9_d_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U9_res_d_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U9_res_d_CLK
    );
  NlwBufferBlock_Node3_ACT_U10_d_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U10_d_0_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_2_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_1_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd2_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_1_IN
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_2_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd1_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_2_IN
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd1_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_1_IN
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_2_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_1_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd4_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_1_IN
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd4_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd4_IN
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Node1_ACT_state_FSM_FFd2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node1_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node1_ACT_state_FSM_FFd2_IN
    );
  NlwBufferBlock_Node1_ACT_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U1_ready_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_5_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_2_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_1_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_9_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_8_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_7_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_6_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_12_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_11_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_3_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_14_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_13_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_4_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_10_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_16_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_15_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_1_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_19_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_18_CLK
    );
  NlwBufferBlock_Node1_ACT_U8_sum_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U8_sum_17_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_10_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_10_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_1_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd2_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_1_IN
    );
  NlwBufferBlock_Node3_ACT_U8_sum_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_2_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_0_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_8_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_8_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_7_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_7_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_IN
    );
  NlwBufferBlock_Node3_ACT_U8_sum_16_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_16_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_15_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_15_CLK
    );
  NlwBufferBlock_Node3_ACT_U7_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U7_cnt_0_CLK
    );
  NlwBufferBlock_Node3_ACT_U7_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U7_cnt_1_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_2_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd2_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_2_IN
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_1_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd4_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_1_IN
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd1_1_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_1_IN
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_2_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd1_2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd1_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd1_2_IN
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd4_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd4_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_IN
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd4_2_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Node3_ACT_state_FSM_FFd2_IN : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => Node3_ACT_state_FSM_FFd2_In,
      O => NlwBufferSignal_Node3_ACT_state_FSM_FFd2_IN
    );
  NlwBufferBlock_Node3_ACT_U8_sum_12_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_12_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_14_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_14_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_13_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_13_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_19_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_19_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_17_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_17_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_18_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_18_CLK
    );
  NlwBufferBlock_Node3_ACT_U1_ready_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U1_ready_CLK
    );
  NlwBufferBlock_Node1_ACT_U7_fin_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U7_fin_CLK
    );
  NlwBufferBlock_Node1_ACT_U7_cnt_0_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U7_cnt_0_CLK
    );
  NlwBufferBlock_Node1_ACT_U7_cnt_1_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node1_ACT_U7_cnt_1_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_6_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_6_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_5_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_5_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_4_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_4_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_3_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_3_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_11_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_11_CLK
    );
  NlwBufferBlock_Node3_ACT_U8_sum_9_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U8_sum_9_CLK
    );
  NlwBufferBlock_Node3_ACT_U7_fin_CLK : X_BUF
    generic map(
      PATHPULSE => 50 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_Node3_ACT_U7_fin_CLK
    );
  NlwBlock_xor_net_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_xor_net_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

