#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 30 14:28:47 2023
# Process ID: 4444
# Current directory: C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28792 C:\Users\Loic\Desktop\S4\ProjetS4\Projet-S4\PPU\s4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/vivado.log
# Journal file: C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Travail/s4InfoAtelier4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1095.199 ; gain = 0.000
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Reading block design file <C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Successfully read diagram <atelier4> from block design file <C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
Upgrading 'C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Users\Loic\Desktop\S4\ProjetS4\Projet-S4\PPU\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
Wrote  : <C:/Users/Loic/Desktop/S4/ProjetS4/Projet-S4/PPU/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ui/bd_3fe9f658.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.559 ; gain = 317.621
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.559 ; gain = 318.980
update_compile_order -fileset sources_1
