#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 25 13:24:14 2019
# Process ID: 7856
# Current directory: E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12296 E:\WorkSpace\project\FPGA\prj_sc4210_lvds\prj_sc4210_lvds\prj_sc4210_lvds.xpr
# Log file: E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/vivado.log
# Journal file: E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to 'D:/Xilinx/Vivado/2018.1/data/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
start_gui
open_project E:/WorkSpace/project/FPGA/prj_sc4210_lvds/prj_sc4210_lvds/prj_sc4210_lvds.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/WorkSpace/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/WorkSpace/project/FPGA/prj_sc4210/prj_sc4210/ip_repo/ip_lvds'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 981.836 ; gain = 214.176
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 15:45:40 2019...
