Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,13
design__inferred_latch__count,0
design__instance__count,50939
design__instance__area,146753
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,15
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,192
design__max_cap_violation__count__corner:nom_tt_025C_1v80,43
power__internal__total,0.004316919483244419
power__switching__total,0.002326022135093808
power__leakage__total,2.922717214914883E-7
power__total,0.006643233820796013
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5448404104317003
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5566796070565333
timing__hold__ws__corner:nom_tt_025C_1v80,0.3150251260130924
timing__setup__ws__corner:nom_tt_025C_1v80,15.640870374907893
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315025
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,19.797653
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,497
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,192
design__max_cap_violation__count__corner:nom_ss_100C_1v60,43
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7626550717931291
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7763330198433498
timing__hold__ws__corner:nom_ss_100C_1v60,0.8931209358203366
timing__setup__ws__corner:nom_ss_100C_1v60,12.403335598558442
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.893121
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.655868
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,192
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,43
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4473649077809872
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.45895818999891086
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10919210289458466
timing__setup__ws__corner:nom_ff_n40C_1v95,16.98108368650454
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109192
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,22.517885
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,635
design__max_fanout_violation__count,192
design__max_cap_violation__count,57
clock__skew__worst_hold,-0.4398616873014574
clock__skew__worst_setup,0.4461340034787729
timing__hold__ws,0.10708756406958478
timing__setup__ws,12.107218681412501
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107088
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.517089
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1700.0 1700.0
design__core__bbox,5.52 10.88 1694.18 1689.12
design__io,2051
design__die__area,2.89E+6
design__core__area,2.83398E+6
design__instance__count__stdcell,50939
design__instance__area__stdcell,146753
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0517835
design__instance__utilization__stdcell,0.0517835
design__instance__count__class:buffer,512
design__instance__count__class:inverter,3
design__instance__count__class:sequential_cell,1057
design__instance__count__class:multi_input_combinational_cell,2657
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,239480
design__instance__count__class:tap_cell,40235
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,2049
design__io__hpwl,2007525146
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.2354E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,2939
design__instance__count__class:clock_buffer,538
design__instance__count__class:clock_inverter,82
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,283
antenna__violating__nets,133
antenna__violating__pins,137
route__antenna_violation__count,133
antenna_diodes_count,2916
design__instance__count__class:antenna_cell,2916
route__net,8541
route__net__special,2
route__drc_errors__iter:1,2433
route__wirelength__iter:1,1271821
route__drc_errors__iter:2,689
route__wirelength__iter:2,1270843
route__drc_errors__iter:3,508
route__wirelength__iter:3,1270779
route__drc_errors__iter:4,3
route__wirelength__iter:4,1270833
route__drc_errors__iter:5,0
route__wirelength__iter:5,1270831
route__drc_errors,0
route__wirelength,1270831
route__vias,52984
route__vias__singlecut,52984
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1982.16
timing__unannotated_net__count__corner:nom_tt_025C_1v80,273
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,273
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,273
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,192
design__max_cap_violation__count__corner:min_tt_025C_1v80,25
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5324755231898396
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5400395838928395
timing__hold__ws__corner:min_tt_025C_1v80,0.3113618340174343
timing__setup__ws__corner:min_tt_025C_1v80,15.868775187491694
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311362
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,19.906189
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,273
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,318
design__max_fanout_violation__count__corner:min_ss_100C_1v60,192
design__max_cap_violation__count__corner:min_ss_100C_1v60,27
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7427647596106182
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7524892033583359
timing__hold__ws__corner:min_ss_100C_1v60,0.8857421713453871
timing__setup__ws__corner:min_ss_100C_1v60,12.78445652194428
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.885742
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.791492
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,273
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,192
design__max_cap_violation__count__corner:min_ff_n40C_1v95,25
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4398616873014574
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4461340034787729
timing__hold__ws__corner:min_ff_n40C_1v95,0.10708756406958478
timing__setup__ws__corner:min_ff_n40C_1v95,17.144540494775345
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107088
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,22.541397
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,273
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,45
design__max_fanout_violation__count__corner:max_tt_025C_1v80,192
design__max_cap_violation__count__corner:max_tt_025C_1v80,57
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5606477663033758
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5769624941116545
timing__hold__ws__corner:max_tt_025C_1v80,0.3185509723944147
timing__setup__ws__corner:max_tt_025C_1v80,15.485837051007755
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318551
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,19.689911
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,273
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,635
design__max_fanout_violation__count__corner:max_ss_100C_1v60,192
design__max_cap_violation__count__corner:max_ss_100C_1v60,57
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7886225229397064
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8018481661169027
timing__hold__ws__corner:max_ss_100C_1v60,0.9004401923394831
timing__setup__ws__corner:max_ss_100C_1v60,12.107218681412501
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.900440
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.517089
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,273
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,192
design__max_cap_violation__count__corner:max_ff_n40C_1v95,57
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4684118780988407
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4737953496975031
timing__hold__ws__corner:max_ff_n40C_1v95,0.11119039337312299
timing__setup__ws__corner:max_ff_n40C_1v95,16.854237593729195
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111190
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,22.499670
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,273
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,273
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79957
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000425195
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000406344
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000595595
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000406344
design_powergrid__voltage__worst,0.000406344
design_powergrid__voltage__worst__net:VPWR,1.79957
design_powergrid__drop__worst,0.000425195
design_powergrid__drop__worst__net:VPWR,0.000425195
design_powergrid__voltage__worst__net:VGND,0.000406344
design_powergrid__drop__worst__net:VGND,0.000406344
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000057799999999999997172682626722650667261405033059418201446533203125
ir__drop__worst,0.0004249999999999999763210245529165831612772308290004730224609375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
