Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat May 14 09:37:11 2022
| Host         : LAPTOP-CKTU0LNJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov7670_blk_design_wrapper_control_sets_placed.rpt
| Design       : ov7670_blk_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           15 |
| Yes          | No                    | No                     |              67 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                             Enable Signal                             |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 | ov7670_blk_design_i/ov7670_controller_0/U0/Inst_i2c_sender/taken      | resend_0_IBUF                                                                  |                2 |              8 |         4.00 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 | ov7670_blk_design_i/ov7670_controller_0/U0/Inst_ov7670_registers/E[0] |                                                                                |                3 |              8 |         2.67 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 | ov7670_blk_design_i/ov7670_vga_0/U0/vCounter_1                        |                                                                                |                3 |             10 |         3.33 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 | ov7670_blk_design_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0   | ov7670_blk_design_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0 |                3 |             11 |         3.67 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                       | ov7670_blk_design_i/ov7670_vga_0/U0/blank                                      |                8 |             12 |         1.50 |
|  pclk_0_IBUF_BUFG                                        | ov7670_blk_design_i/ov7670_capture_0/U0/p_1_in                        | vsync_0_IBUF                                                                   |                5 |             19 |         3.80 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 | ov7670_blk_design_i/ov7670_vga_0/U0/sel                               | ov7670_blk_design_i/ov7670_vga_0/U0/clear                                      |                5 |             19 |         3.80 |
|  pclk_0_IBUF_BUFG                                        |                                                                       | vsync_0_IBUF                                                                   |                7 |             20 |         2.86 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 | ov7670_blk_design_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0   |                                                                                |                6 |             21 |         3.50 |
|  pclk_0_IBUF_BUFG                                        | ov7670_blk_design_i/ov7670_capture_0/U0/p_0_in                        |                                                                                |               12 |             28 |         2.33 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 | ov7670_blk_design_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0   | ov7670_blk_design_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0 |                6 |             31 |         5.17 |
|  ov7670_blk_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                       |                                                                                |               17 |             34 |         2.00 |
+----------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


