{
    "CH_ALIGNER_0_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x0", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_0_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x0", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_0_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "config", "patt_sel"], "addr": "0x0", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_0_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "config", "prbs28_en"], "addr": "0x0", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_0_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "config", "patt_en"], "addr": "0x0", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_0_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "config", "sel_override_en"], "addr": "0x0", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_0_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x0", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_0_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "sel_override_val"], "addr": "0x1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_0_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "seed_in"], "addr": "0x2", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_0_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "user_word_0"], "addr": "0x4", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_0_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "user_word_1"], "addr": "0x8", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_0_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "user_word_2"], "addr": "0xc", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_0_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_0INPUT_ALL", "user_word_3"], "addr": "0x10", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_1_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x40", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_1_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x40", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_1_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "config", "patt_sel"], "addr": "0x40", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_1_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "config", "prbs28_en"], "addr": "0x40", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_1_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "config", "patt_en"], "addr": "0x40", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_1_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "config", "sel_override_en"], "addr": "0x40", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_1_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x40", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_1_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "sel_override_val"], "addr": "0x41", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_1_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "seed_in"], "addr": "0x42", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_1_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "user_word_0"], "addr": "0x44", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_1_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "user_word_1"], "addr": "0x48", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_1_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "user_word_2"], "addr": "0x4c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_1_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_1INPUT_ALL", "user_word_3"], "addr": "0x50", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_2_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x80", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_2_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x80", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_2_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "config", "patt_sel"], "addr": "0x80", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_2_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "config", "prbs28_en"], "addr": "0x80", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_2_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "config", "patt_en"], "addr": "0x80", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_2_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "config", "sel_override_en"], "addr": "0x80", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_2_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x80", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_2_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "sel_override_val"], "addr": "0x81", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_2_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "seed_in"], "addr": "0x82", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_2_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "user_word_0"], "addr": "0x84", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_2_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "user_word_1"], "addr": "0x88", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_2_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "user_word_2"], "addr": "0x8c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_2_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_2INPUT_ALL", "user_word_3"], "addr": "0x90", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_3_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "config", "force_ch_outputs"], "addr": "0xc0", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_3_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "config", "prbs_chk_en"], "addr": "0xc0", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_3_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "config", "patt_sel"], "addr": "0xc0", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_3_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "config", "prbs28_en"], "addr": "0xc0", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_3_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "config", "patt_en"], "addr": "0xc0", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_3_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "config", "sel_override_en"], "addr": "0xc0", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_3_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "config", "per_ch_align_en"], "addr": "0xc0", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_3_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "sel_override_val"], "addr": "0xc1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_3_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "seed_in"], "addr": "0xc2", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_3_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "user_word_0"], "addr": "0xc4", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_3_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "user_word_1"], "addr": "0xc8", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_3_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "user_word_2"], "addr": "0xcc", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_3_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_3INPUT_ALL", "user_word_3"], "addr": "0xd0", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_4_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x100", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_4_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x100", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_4_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "config", "patt_sel"], "addr": "0x100", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_4_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "config", "prbs28_en"], "addr": "0x100", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_4_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "config", "patt_en"], "addr": "0x100", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_4_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "config", "sel_override_en"], "addr": "0x100", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_4_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x100", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_4_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "sel_override_val"], "addr": "0x101", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_4_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "seed_in"], "addr": "0x102", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_4_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "user_word_0"], "addr": "0x104", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_4_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "user_word_1"], "addr": "0x108", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_4_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "user_word_2"], "addr": "0x10c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_4_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_4INPUT_ALL", "user_word_3"], "addr": "0x110", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_5_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x140", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_5_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x140", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_5_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "config", "patt_sel"], "addr": "0x140", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_5_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "config", "prbs28_en"], "addr": "0x140", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_5_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "config", "patt_en"], "addr": "0x140", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_5_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "config", "sel_override_en"], "addr": "0x140", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_5_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x140", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_5_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "sel_override_val"], "addr": "0x141", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_5_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "seed_in"], "addr": "0x142", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_5_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "user_word_0"], "addr": "0x144", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_5_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "user_word_1"], "addr": "0x148", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_5_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "user_word_2"], "addr": "0x14c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_5_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_5INPUT_ALL", "user_word_3"], "addr": "0x150", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_6_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x180", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_6_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x180", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_6_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "config", "patt_sel"], "addr": "0x180", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_6_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "config", "prbs28_en"], "addr": "0x180", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_6_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "config", "patt_en"], "addr": "0x180", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_6_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "config", "sel_override_en"], "addr": "0x180", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_6_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x180", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_6_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "sel_override_val"], "addr": "0x181", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_6_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "seed_in"], "addr": "0x182", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_6_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "user_word_0"], "addr": "0x184", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_6_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "user_word_1"], "addr": "0x188", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_6_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "user_word_2"], "addr": "0x18c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_6_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_6INPUT_ALL", "user_word_3"], "addr": "0x190", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_7_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x1c0", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_7_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x1c0", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_7_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "config", "patt_sel"], "addr": "0x1c0", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_7_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "config", "prbs28_en"], "addr": "0x1c0", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_7_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "config", "patt_en"], "addr": "0x1c0", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_7_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "config", "sel_override_en"], "addr": "0x1c0", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_7_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x1c0", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_7_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "sel_override_val"], "addr": "0x1c1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_7_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "seed_in"], "addr": "0x1c2", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_7_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "user_word_0"], "addr": "0x1c4", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_7_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "user_word_1"], "addr": "0x1c8", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_7_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "user_word_2"], "addr": "0x1cc", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_7_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_7INPUT_ALL", "user_word_3"], "addr": "0x1d0", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_8_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x200", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_8_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x200", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_8_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "config", "patt_sel"], "addr": "0x200", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_8_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "config", "prbs28_en"], "addr": "0x200", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_8_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "config", "patt_en"], "addr": "0x200", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_8_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "config", "sel_override_en"], "addr": "0x200", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_8_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x200", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_8_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "sel_override_val"], "addr": "0x201", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_8_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "seed_in"], "addr": "0x202", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_8_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "user_word_0"], "addr": "0x204", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_8_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "user_word_1"], "addr": "0x208", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_8_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "user_word_2"], "addr": "0x20c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_8_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_8INPUT_ALL", "user_word_3"], "addr": "0x210", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_9_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x240", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_9_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x240", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_9_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "config", "patt_sel"], "addr": "0x240", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_9_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "config", "prbs28_en"], "addr": "0x240", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_9_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "config", "patt_en"], "addr": "0x240", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_9_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "config", "sel_override_en"], "addr": "0x240", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_9_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x240", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_9_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "sel_override_val"], "addr": "0x241", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_9_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "seed_in"], "addr": "0x242", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_9_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "user_word_0"], "addr": "0x244", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_9_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "user_word_1"], "addr": "0x248", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_9_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "user_word_2"], "addr": "0x24c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_9_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_9INPUT_ALL", "user_word_3"], "addr": "0x250", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_10_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x280", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_10_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x280", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_10_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "config", "patt_sel"], "addr": "0x280", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_10_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "config", "prbs28_en"], "addr": "0x280", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_10_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "config", "patt_en"], "addr": "0x280", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_10_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "config", "sel_override_en"], "addr": "0x280", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_10_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x280", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_10_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "sel_override_val"], "addr": "0x281", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_10_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "seed_in"], "addr": "0x282", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_10_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "user_word_0"], "addr": "0x284", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_10_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "user_word_1"], "addr": "0x288", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_10_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "user_word_2"], "addr": "0x28c", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_10_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_10INPUT_ALL", "user_word_3"], "addr": "0x290", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_ALIGNER_11_force_ch_outputs": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "config", "force_ch_outputs"], "addr": "0x2c0", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_force_ch_outputs"},
    "CH_ALIGNER_11_prbs_chk_en": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "config", "prbs_chk_en"], "addr": "0x2c0", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_prbs_chk_en"},
    "CH_ALIGNER_11_patt_sel": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "config", "patt_sel"], "addr": "0x2c0", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_patt_sel"},
    "CH_ALIGNER_11_prbs28_en": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "config", "prbs28_en"], "addr": "0x2c0", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_prbs28_en"},
    "CH_ALIGNER_11_patt_en": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "config", "patt_en"], "addr": "0x2c0", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_patt_en"},
    "CH_ALIGNER_11_sel_override_en": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "config", "sel_override_en"], "addr": "0x2c0", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_sel_override_en"},
    "CH_ALIGNER_11_per_ch_align_en": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "config", "per_ch_align_en"], "addr": "0x2c0", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_per_ch_align_en"},
    "CH_ALIGNER_11_sel_override_val": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "sel_override_val"], "addr": "0x2c1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_sel_override_val"},
    "CH_ALIGNER_11_seed_in": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "seed_in"], "addr": "0x2c2", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_seed_in"},
    "CH_ALIGNER_11_user_word_0": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "user_word_0"], "addr": "0x2c4", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_0"},
    "CH_ALIGNER_11_user_word_1": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "user_word_1"], "addr": "0x2c8", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_1"},
    "CH_ALIGNER_11_user_word_2": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "user_word_2"], "addr": "0x2cc", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_2"},
    "CH_ALIGNER_11_user_word_3": {"i2cInfo": ["RW", "CH_ALIGNER_11INPUT_ALL", "user_word_3"], "addr": "0x2d0", "size": 32, "default": 0, "bits": "x[31:0]", "docName": "CH_ALIGNER_[N]_user_word_3"},
    "CH_EPRXGRP_0_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_0INPUT_ALL", "config", "phaseSelect"], "addr": "0x340", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_0_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_0INPUT_ALL", "config", "trainChannel"], "addr": "0x340", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_0_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_0INPUT_ALL", "config", "resetChannels"], "addr": "0x340", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_0_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_0INPUT_ALL", "config", "dllResetReq"], "addr": "0x340", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_1_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_1INPUT_ALL", "config", "phaseSelect"], "addr": "0x344", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_1_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_1INPUT_ALL", "config", "trainChannel"], "addr": "0x344", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_1_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_1INPUT_ALL", "config", "resetChannels"], "addr": "0x344", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_1_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_1INPUT_ALL", "config", "dllResetReq"], "addr": "0x344", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_2_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_2INPUT_ALL", "config", "phaseSelect"], "addr": "0x348", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_2_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_2INPUT_ALL", "config", "trainChannel"], "addr": "0x348", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_2_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_2INPUT_ALL", "config", "resetChannels"], "addr": "0x348", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_2_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_2INPUT_ALL", "config", "dllResetReq"], "addr": "0x348", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_3_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_3INPUT_ALL", "config", "phaseSelect"], "addr": "0x34c", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_3_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_3INPUT_ALL", "config", "trainChannel"], "addr": "0x34c", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_3_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_3INPUT_ALL", "config", "resetChannels"], "addr": "0x34c", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_3_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_3INPUT_ALL", "config", "dllResetReq"], "addr": "0x34c", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_4_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_4INPUT_ALL", "config", "phaseSelect"], "addr": "0x350", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_4_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_4INPUT_ALL", "config", "trainChannel"], "addr": "0x350", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_4_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_4INPUT_ALL", "config", "resetChannels"], "addr": "0x350", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_4_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_4INPUT_ALL", "config", "dllResetReq"], "addr": "0x350", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_5_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_5INPUT_ALL", "config", "phaseSelect"], "addr": "0x354", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_5_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_5INPUT_ALL", "config", "trainChannel"], "addr": "0x354", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_5_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_5INPUT_ALL", "config", "resetChannels"], "addr": "0x354", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_5_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_5INPUT_ALL", "config", "dllResetReq"], "addr": "0x354", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_6_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_6INPUT_ALL", "config", "phaseSelect"], "addr": "0x358", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_6_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_6INPUT_ALL", "config", "trainChannel"], "addr": "0x358", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_6_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_6INPUT_ALL", "config", "resetChannels"], "addr": "0x358", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_6_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_6INPUT_ALL", "config", "dllResetReq"], "addr": "0x358", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_7_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_7INPUT_ALL", "config", "phaseSelect"], "addr": "0x35c", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_7_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_7INPUT_ALL", "config", "trainChannel"], "addr": "0x35c", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_7_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_7INPUT_ALL", "config", "resetChannels"], "addr": "0x35c", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_7_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_7INPUT_ALL", "config", "dllResetReq"], "addr": "0x35c", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_8_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_8INPUT_ALL", "config", "phaseSelect"], "addr": "0x360", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_8_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_8INPUT_ALL", "config", "trainChannel"], "addr": "0x360", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_8_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_8INPUT_ALL", "config", "resetChannels"], "addr": "0x360", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_8_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_8INPUT_ALL", "config", "dllResetReq"], "addr": "0x360", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_9_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_9INPUT_ALL", "config", "phaseSelect"], "addr": "0x364", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_9_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_9INPUT_ALL", "config", "trainChannel"], "addr": "0x364", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_9_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_9INPUT_ALL", "config", "resetChannels"], "addr": "0x364", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_9_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_9INPUT_ALL", "config", "dllResetReq"], "addr": "0x364", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_10_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_10INPUT_ALL", "config", "phaseSelect"], "addr": "0x368", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_10_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_10INPUT_ALL", "config", "trainChannel"], "addr": "0x368", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_10_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_10INPUT_ALL", "config", "resetChannels"], "addr": "0x368", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_10_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_10INPUT_ALL", "config", "dllResetReq"], "addr": "0x368", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "CH_EPRXGRP_11_phaseSelect": {"i2cInfo": ["RW", "CH_EPRXGRP_11INPUT_ALL", "config", "phaseSelect"], "addr": "0x36c", "size": 4, "default": 0, "bits": "x[6:3]", "docName": "CH_EPRXGRP_[N]_phaseSelect"},
    "CH_EPRXGRP_11_trainChannel": {"i2cInfo": ["RW", "CH_EPRXGRP_11INPUT_ALL", "config", "trainChannel"], "addr": "0x36c", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_EPRXGRP_[N]_trainChannel"},
    "CH_EPRXGRP_11_resetChannels": {"i2cInfo": ["RW", "CH_EPRXGRP_11INPUT_ALL", "config", "resetChannels"], "addr": "0x36c", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_EPRXGRP_[N]_resetChannels"},
    "CH_EPRXGRP_11_dllResetReq": {"i2cInfo": ["RW", "CH_EPRXGRP_11INPUT_ALL", "config", "dllResetReq"], "addr": "0x36c", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllResetReq"},
    "ALIGNER_dbg_fc_cnt_clr": {"i2cInfo": ["RW", "ALIGNER_ALL", "config", "dbg_fc_cnt_clr"], "addr": "0x380", "size": 1, "default": 0, "bits": "x[3]", "docName": "ALIGNER_dbg_fc_cnt_clr"},
    "ALIGNER_i2c_snapshot_en": {"i2cInfo": ["RW", "ALIGNER_ALL", "config", "i2c_snapshot_en"], "addr": "0x380", "size": 1, "default": 0, "bits": "x[2]", "docName": "ALIGNER_i2c_snapshot_en"},
    "ALIGNER_snapshot_en": {"i2cInfo": ["RW", "ALIGNER_ALL", "config", "snapshot_en"], "addr": "0x380", "size": 1, "default": 1, "bits": "x[1]", "docName": "ALIGNER_snapshot_en"},
    "ALIGNER_snapshot_arm": {"i2cInfo": ["RW", "ALIGNER_ALL", "config", "snapshot_arm"], "addr": "0x380", "size": 1, "default": 0, "bits": "x[0]", "docName": "ALIGNER_snapshot_arm"},
    "ALIGNER_match_pattern_val": {"i2cInfo": ["RW", "ALIGNER_ALL", "match_pattern_val"], "addr": "0x381", "size": 64, "default": 2630667468, "bits": "x[63:0]", "docName": "ALIGNER_match_pattern_val"},
    "ALIGNER_match_mask_val": {"i2cInfo": ["RW", "ALIGNER_ALL", "match_mask_val"], "addr": "0x389", "size": 64, "default": 18446744069414584320, "bits": "x[63:0]", "docName": "ALIGNER_match_mask_val"},
    "ALIGNER_orbsyn_hdr_mask": {"i2cInfo": ["RW", "ALIGNER_ALL", "orbsyn_hdr", "mask"], "addr": "0x391", "size": 4, "default": 0, "bits": "x[7:4]", "docName": "ALIGNER_orbsyn_hdr_mask"},
    "ALIGNER_orbsyn_hdr_val": {"i2cInfo": ["RW", "ALIGNER_ALL", "orbsyn_hdr", "val"], "addr": "0x391", "size": 4, "default": 9, "bits": "x[3:0]", "docName": "ALIGNER_orbsyn_hdr_val"},
    "ALIGNER_orbsyn_cnt_max_val": {"i2cInfo": ["RW", "ALIGNER_ALL", "orbsyn_cnt_max_val"], "addr": "0x392", "size": 16, "default": 3563, "bits": "x[15:0]", "docName": "ALIGNER_orbsyn_cnt_max_val"},
    "ALIGNER_orbsyn_cnt_load_val": {"i2cInfo": ["RW", "ALIGNER_ALL", "orbsyn_cnt_load_val"], "addr": "0x394", "size": 16, "default": 3513, "bits": "x[15:0]", "docName": "ALIGNER_orbsyn_cnt_load_val"},
    "ALIGNER_orbsyn_cnt_snapshot": {"i2cInfo": ["RW", "ALIGNER_ALL", "orbsyn_cnt_snapshot"], "addr": "0x396", "size": 16, "default": 2, "bits": "x[15:0]", "docName": "ALIGNER_orbsyn_cnt_snapshot"},
    "ALIGNER_idle_hdr_mask": {"i2cInfo": ["RW", "ALIGNER_ALL", "idle_hdr", "mask"], "addr": "0x398", "size": 4, "default": 0, "bits": "x[7:4]", "docName": "ALIGNER_idle_hdr_mask"},
    "ALIGNER_idle_hdr_val": {"i2cInfo": ["RW", "ALIGNER_ALL", "idle_hdr", "val"], "addr": "0x398", "size": 4, "default": 10, "bits": "x[3:0]", "docName": "ALIGNER_idle_hdr_val"},
    "ERRTOP_wren_msk_top": {"i2cInfo": ["RW", "ERRTOP_ALL", "config", "wren_msk_top"], "addr": "0x39a", "size": 1, "default": 0, "bits": "x[2]", "docName": "ERRTOP_wren_msk_top"},
    "ERRTOP_wren_err_top": {"i2cInfo": ["RW", "ERRTOP_ALL", "config", "wren_err_top"], "addr": "0x39a", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERRTOP_wren_err_top"},
    "ERRTOP_clr_on_read_top": {"i2cInfo": ["RW", "ERRTOP_ALL", "config", "clr_on_read_top"], "addr": "0x39a", "size": 1, "default": 0, "bits": "x[0]", "docName": "ERRTOP_clr_on_read_top"},
    "ERRTOP_wr_data_top": {"i2cInfo": ["RW", "ERRTOP_ALL", "wr_data_top"], "addr": "0x39b", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "ERRTOP_wr_data_top"},
    "ERRTOP_err_wr_data": {"i2cInfo": ["RW", "ERRTOP_ALL", "err_wr_data"], "addr": "0x39d", "size": 64, "default": 1, "bits": "x[63:0]", "docName": "ERRTOP_err_wr_data"},
    "EPRXGRP_TOP_enableReInit": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "enableReInit"], "addr": "0x3a2", "size": 1, "default": 0, "bits": "x[18]", "docName": "EPRXGRP_TOP_enableReInit"},
    "EPRXGRP_TOP_dllInitSMForceClockEnable": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dllInitSMForceClockEnable"], "addr": "0x3a2", "size": 1, "default": 0, "bits": "x[17]", "docName": "EPRXGRP_TOP_dllInitSMForceClockEnable"},
    "EPRXGRP_TOP_dllConfirmCountSelect": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dllConfirmCountSelect"], "addr": "0x3a2", "size": 2, "default": 1, "bits": "x[16:15]", "docName": "EPRXGRP_TOP_dllConfirmCountSelect"},
    "EPRXGRP_TOP_dllUnLockThreshold": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dllUnLockThreshold"], "addr": "0x3a2", "size": 3, "default": 2, "bits": "x[14:12]", "docName": "EPRXGRP_TOP_dllUnLockThreshold"},
    "EPRXGRP_TOP_dllReLockThreshold": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dllReLockThreshold"], "addr": "0x3a2", "size": 3, "default": 2, "bits": "x[11:9]", "docName": "EPRXGRP_TOP_dllReLockThreshold"},
    "EPRXGRP_TOP_dllLockThreshold": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dllLockThreshold"], "addr": "0x3a2", "size": 3, "default": 2, "bits": "x[8:6]", "docName": "EPRXGRP_TOP_dllLockThreshold"},
    "EPRXGRP_TOP_trackMode": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "trackMode"], "addr": "0x3a2", "size": 2, "default": 1, "bits": "x[5:4]", "docName": "EPRXGRP_TOP_trackMode"},
    "EPRXGRP_TOP_dataGatingEnable": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dataGatingEnable"], "addr": "0x3a2", "size": 1, "default": 1, "bits": "x[3]", "docName": "EPRXGRP_TOP_dataGatingEnable"},
    "EPRXGRP_TOP_dllCoarseLockDetection": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dllCoarseLockDetection"], "addr": "0x3a2", "size": 1, "default": 0, "bits": "x[2]", "docName": "EPRXGRP_TOP_dllCoarseLockDetection"},
    "EPRXGRP_TOP_dllCurrentSet": {"i2cInfo": ["RW", "EPRXGRP_TOP_ALL", "config", "dllCurrentSet"], "addr": "0x3a2", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "EPRXGRP_TOP_dllCurrentSet"},
    "FCTRL_reset_b_fc_counters": {"i2cInfo": ["RW", "FCTRL_ALL", "config", "reset_b_fc_counters"], "addr": "0x3a5", "size": 1, "default": 1, "bits": "x[5]", "docName": "FCTRL_reset_b_fc_counters"},
    "FCTRL_force_fc_error": {"i2cInfo": ["RW", "FCTRL_ALL", "config", "force_fc_error"], "addr": "0x3a5", "size": 1, "default": 0, "bits": "x[4]", "docName": "FCTRL_force_fc_error"},
    "FCTRL_invert_command_rx": {"i2cInfo": ["RW", "FCTRL_ALL", "config", "invert_command_rx"], "addr": "0x3a5", "size": 1, "default": 0, "bits": "x[3]", "docName": "FCTRL_invert_command_rx"},
    "FCTRL_PreL1AOffset": {"i2cInfo": ["RW", "FCTRL_ALL", "config", "PreL1AOffset"], "addr": "0x3a5", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "FCTRL_PreL1AOffset"},
    "FCTRL_EdgeSel_T1": {"i2cInfo": ["RW", "FCTRL_ALL", "config", "EdgeSel_T1"], "addr": "0x3a5", "size": 1, "default": 1, "bits": "x[0]", "docName": "FCTRL_EdgeSel_T1"},
    "FMTBUF_tx_sync_word": {"i2cInfo": ["RW", "FMTBUF_ALL", "tx_sync_word"], "addr": "0x3a9", "size": 16, "default": 1807, "bits": "x[15:0]", "docName": "FMTBUF_tx_sync_word"},
    "FMTBUF_buff_t1": {"i2cInfo": ["RW", "FMTBUF_ALL", "buff_t1"], "addr": "0x3ab", "size": 16, "default": 48, "bits": "x[15:0]", "docName": "FMTBUF_buff_t1"},
    "FMTBUF_buff_t2": {"i2cInfo": ["RW", "FMTBUF_ALL", "buff_t2"], "addr": "0x3ad", "size": 16, "default": 511, "bits": "x[15:0]", "docName": "FMTBUF_buff_t2"},
    "FMTBUF_buff_t3": {"i2cInfo": ["RW", "FMTBUF_ALL", "buff_t3"], "addr": "0x3af", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "FMTBUF_buff_t3"},
    "FMTBUF_eporttx_numen": {"i2cInfo": ["RW", "FMTBUF_ALL", "config", "eporttx_numen"], "addr": "0x3b0", "size": 4, "default": 2, "bits": "x[7:4]", "docName": "FMTBUF_eporttx_numen"},
    "FMTBUF_use_sum": {"i2cInfo": ["RW", "FMTBUF_ALL", "config", "use_sum"], "addr": "0x3b0", "size": 1, "default": 1, "bits": "x[2]", "docName": "FMTBUF_use_sum"},
    "FMTBUF_stc_type": {"i2cInfo": ["RW", "FMTBUF_ALL", "config", "stc_type"], "addr": "0x3b0", "size": 2, "default": 1, "bits": "x[1:0]", "docName": "FMTBUF_stc_type"},
    "FMTBUF_mask_ae": {"i2cInfo": ["RW", "FMTBUF_ALL", "mask_ae"], "addr": "0x3b1", "size": 128, "default": 340282366920938463463374607431768211455, "bits": "x[127:0]", "docName": "FMTBUF_mask_ae"},
    "FMTBUF_mask_ae2": {"i2cInfo": ["RW", "FMTBUF_ALL", "mask_ae2"], "addr": "0x3c1", "size": 16, "default": 65535, "bits": "x[15:0]", "docName": "FMTBUF_mask_ae2"},
    "MFC_mux_select_0": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_0"], "addr": "0x3c4", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_1": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_1"], "addr": "0x3c5", "size": 6, "default": 1, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_2": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_2"], "addr": "0x3c6", "size": 6, "default": 2, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_3": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_3"], "addr": "0x3c7", "size": 6, "default": 3, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_4": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_4"], "addr": "0x3c8", "size": 6, "default": 4, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_5": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_5"], "addr": "0x3c9", "size": 6, "default": 5, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_6": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_6"], "addr": "0x3ca", "size": 6, "default": 6, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_7": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_7"], "addr": "0x3cb", "size": 6, "default": 7, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_8": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_8"], "addr": "0x3cc", "size": 6, "default": 8, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_9": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_9"], "addr": "0x3cd", "size": 6, "default": 9, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_10": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_10"], "addr": "0x3ce", "size": 6, "default": 10, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_11": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_11"], "addr": "0x3cf", "size": 6, "default": 11, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_12": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_12"], "addr": "0x3d0", "size": 6, "default": 12, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_13": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_13"], "addr": "0x3d1", "size": 6, "default": 13, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_14": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_14"], "addr": "0x3d2", "size": 6, "default": 14, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_15": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_15"], "addr": "0x3d3", "size": 6, "default": 15, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_16": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_16"], "addr": "0x3d4", "size": 6, "default": 16, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_17": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_17"], "addr": "0x3d5", "size": 6, "default": 17, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_18": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_18"], "addr": "0x3d6", "size": 6, "default": 18, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_19": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_19"], "addr": "0x3d7", "size": 6, "default": 19, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_20": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_20"], "addr": "0x3d8", "size": 6, "default": 20, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_21": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_21"], "addr": "0x3d9", "size": 6, "default": 21, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_22": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_22"], "addr": "0x3da", "size": 6, "default": 22, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_23": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_23"], "addr": "0x3db", "size": 6, "default": 23, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_24": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_24"], "addr": "0x3dc", "size": 6, "default": 24, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_25": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_25"], "addr": "0x3dd", "size": 6, "default": 25, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_26": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_26"], "addr": "0x3de", "size": 6, "default": 26, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_27": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_27"], "addr": "0x3df", "size": 6, "default": 27, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_28": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_28"], "addr": "0x3e0", "size": 6, "default": 28, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_29": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_29"], "addr": "0x3e1", "size": 6, "default": 29, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_30": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_30"], "addr": "0x3e2", "size": 6, "default": 30, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_31": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_31"], "addr": "0x3e3", "size": 6, "default": 31, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_32": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_32"], "addr": "0x3e4", "size": 6, "default": 32, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_33": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_33"], "addr": "0x3e5", "size": 6, "default": 33, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_34": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_34"], "addr": "0x3e6", "size": 6, "default": 34, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_35": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_35"], "addr": "0x3e7", "size": 6, "default": 35, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_36": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_36"], "addr": "0x3e8", "size": 6, "default": 36, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_37": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_37"], "addr": "0x3e9", "size": 6, "default": 37, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_38": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_38"], "addr": "0x3ea", "size": 6, "default": 38, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_39": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_39"], "addr": "0x3eb", "size": 6, "default": 39, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_40": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_40"], "addr": "0x3ec", "size": 6, "default": 40, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_41": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_41"], "addr": "0x3ed", "size": 6, "default": 41, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_42": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_42"], "addr": "0x3ee", "size": 6, "default": 42, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_43": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_43"], "addr": "0x3ef", "size": 6, "default": 43, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_44": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_44"], "addr": "0x3f0", "size": 6, "default": 44, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_45": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_45"], "addr": "0x3f1", "size": 6, "default": 45, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_46": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_46"], "addr": "0x3f2", "size": 6, "default": 46, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_mux_select_47": {"i2cInfo": ["RW", "MFC_MUX_SELECT", "mux_select_47"], "addr": "0x3f3", "size": 6, "default": 47, "bits": "x[5:0]", "docName": "MFC_mux_select_[N]"},
    "MFC_cal_0": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_0"], "addr": "0x3f4", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_1": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_1"], "addr": "0x3f6", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_2": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_2"], "addr": "0x3f8", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_3": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_3"], "addr": "0x3fa", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_4": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_4"], "addr": "0x3fc", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_5": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_5"], "addr": "0x3fe", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_6": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_6"], "addr": "0x400", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_7": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_7"], "addr": "0x402", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_8": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_8"], "addr": "0x404", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_9": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_9"], "addr": "0x406", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_10": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_10"], "addr": "0x408", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_11": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_11"], "addr": "0x40a", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_12": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_12"], "addr": "0x40c", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_13": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_13"], "addr": "0x40e", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_14": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_14"], "addr": "0x410", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_15": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_15"], "addr": "0x412", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_16": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_16"], "addr": "0x414", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_17": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_17"], "addr": "0x416", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_18": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_18"], "addr": "0x418", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_19": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_19"], "addr": "0x41a", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_20": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_20"], "addr": "0x41c", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_21": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_21"], "addr": "0x41e", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_22": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_22"], "addr": "0x420", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_23": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_23"], "addr": "0x422", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_24": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_24"], "addr": "0x424", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_25": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_25"], "addr": "0x426", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_26": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_26"], "addr": "0x428", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_27": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_27"], "addr": "0x42a", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_28": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_28"], "addr": "0x42c", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_29": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_29"], "addr": "0x42e", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_30": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_30"], "addr": "0x430", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_31": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_31"], "addr": "0x432", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_32": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_32"], "addr": "0x434", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_33": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_33"], "addr": "0x436", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_34": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_34"], "addr": "0x438", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_35": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_35"], "addr": "0x43a", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_36": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_36"], "addr": "0x43c", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_37": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_37"], "addr": "0x43e", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_38": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_38"], "addr": "0x440", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_39": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_39"], "addr": "0x442", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_40": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_40"], "addr": "0x444", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_41": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_41"], "addr": "0x446", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_42": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_42"], "addr": "0x448", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_43": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_43"], "addr": "0x44a", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_44": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_44"], "addr": "0x44c", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_45": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_45"], "addr": "0x44e", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_46": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_46"], "addr": "0x450", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_cal_47": {"i2cInfo": ["RW", "MFC_CAL_VAL", "cal_47"], "addr": "0x452", "size": 12, "default": 2048, "bits": "x[11:0]", "docName": "MFC_cal_[N]"},
    "MFC_ALGORITHM_SEL_DENSITY_algo_select": {"i2cInfo": ["RW", "MFC_ALGORITHM_SEL_DENSITY", "algo", "select"], "addr": "0x454", "size": 3, "default": 0, "bits": "x[2:0]", "docName": "MFC_ALGORITHM_SEL_DENSITY_algo_select"},
    "MFC_ALGORITHM_SEL_DENSITY_algo_density": {"i2cInfo": ["RW", "MFC_ALGORITHM_SEL_DENSITY", "algo", "density"], "addr": "0x454", "size": 1, "default": 0, "bits": "x[3]", "docName": "MFC_ALGORITHM_SEL_DENSITY_algo_density"},
    "ALGO_threshold_val_0": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_0"], "addr": "0x455", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_1": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_1"], "addr": "0x458", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_2": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_2"], "addr": "0x45b", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_3": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_3"], "addr": "0x45e", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_4": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_4"], "addr": "0x461", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_5": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_5"], "addr": "0x464", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_6": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_6"], "addr": "0x467", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_7": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_7"], "addr": "0x46a", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_8": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_8"], "addr": "0x46d", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_9": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_9"], "addr": "0x470", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_10": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_10"], "addr": "0x473", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_11": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_11"], "addr": "0x476", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_12": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_12"], "addr": "0x479", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_13": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_13"], "addr": "0x47c", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_14": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_14"], "addr": "0x47f", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_15": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_15"], "addr": "0x482", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_16": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_16"], "addr": "0x485", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_17": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_17"], "addr": "0x488", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_18": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_18"], "addr": "0x48b", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_19": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_19"], "addr": "0x48e", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_20": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_20"], "addr": "0x491", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_21": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_21"], "addr": "0x494", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_22": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_22"], "addr": "0x497", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_23": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_23"], "addr": "0x49a", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_24": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_24"], "addr": "0x49d", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_25": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_25"], "addr": "0x4a0", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_26": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_26"], "addr": "0x4a3", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_27": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_27"], "addr": "0x4a6", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_28": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_28"], "addr": "0x4a9", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_29": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_29"], "addr": "0x4ac", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_30": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_30"], "addr": "0x4af", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_31": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_31"], "addr": "0x4b2", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_32": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_32"], "addr": "0x4b5", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_33": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_33"], "addr": "0x4b8", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_34": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_34"], "addr": "0x4bb", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_35": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_35"], "addr": "0x4be", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_36": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_36"], "addr": "0x4c1", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_37": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_37"], "addr": "0x4c4", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_38": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_38"], "addr": "0x4c7", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_39": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_39"], "addr": "0x4ca", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_40": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_40"], "addr": "0x4cd", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_41": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_41"], "addr": "0x4d0", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_42": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_42"], "addr": "0x4d3", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_43": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_43"], "addr": "0x4d6", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_44": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_44"], "addr": "0x4d9", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_45": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_45"], "addr": "0x4dc", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_46": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_46"], "addr": "0x4df", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_threshold_val_47": {"i2cInfo": ["RW", "ALGO_THRESHOLD_VAL", "threshold_val_47"], "addr": "0x4e2", "size": 24, "default": 0, "bits": "x[23:0]", "docName": "ALGO_threshold_val_[N]"},
    "ALGO_drop_lsb": {"i2cInfo": ["RW", "ALGO_DROPLSB", "drop_lsb"], "addr": "0x4e5", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "ALGO_drop_lsb"},
    "ERX_ch_0_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_0", "set_common_mode"], "addr": "0x4e6", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_0_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_0", "ch_equalizer"], "addr": "0x4e6", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_0_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_0", "enable_termination"], "addr": "0x4e6", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_0_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_0", "invert_data"], "addr": "0x4e6", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_0_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_0", "enable"], "addr": "0x4e6", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_1_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_1", "set_common_mode"], "addr": "0x4e7", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_1_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_1", "ch_equalizer"], "addr": "0x4e7", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_1_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_1", "enable_termination"], "addr": "0x4e7", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_1_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_1", "invert_data"], "addr": "0x4e7", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_1_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_1", "enable"], "addr": "0x4e7", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_2_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_2", "set_common_mode"], "addr": "0x4e8", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_2_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_2", "ch_equalizer"], "addr": "0x4e8", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_2_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_2", "enable_termination"], "addr": "0x4e8", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_2_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_2", "invert_data"], "addr": "0x4e8", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_2_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_2", "enable"], "addr": "0x4e8", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_3_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_3", "set_common_mode"], "addr": "0x4e9", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_3_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_3", "ch_equalizer"], "addr": "0x4e9", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_3_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_3", "enable_termination"], "addr": "0x4e9", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_3_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_3", "invert_data"], "addr": "0x4e9", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_3_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_3", "enable"], "addr": "0x4e9", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_4_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_4", "set_common_mode"], "addr": "0x4ea", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_4_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_4", "ch_equalizer"], "addr": "0x4ea", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_4_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_4", "enable_termination"], "addr": "0x4ea", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_4_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_4", "invert_data"], "addr": "0x4ea", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_4_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_4", "enable"], "addr": "0x4ea", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_5_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_5", "set_common_mode"], "addr": "0x4eb", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_5_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_5", "ch_equalizer"], "addr": "0x4eb", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_5_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_5", "enable_termination"], "addr": "0x4eb", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_5_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_5", "invert_data"], "addr": "0x4eb", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_5_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_5", "enable"], "addr": "0x4eb", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_6_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_6", "set_common_mode"], "addr": "0x4ec", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_6_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_6", "ch_equalizer"], "addr": "0x4ec", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_6_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_6", "enable_termination"], "addr": "0x4ec", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_6_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_6", "invert_data"], "addr": "0x4ec", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_6_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_6", "enable"], "addr": "0x4ec", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_7_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_7", "set_common_mode"], "addr": "0x4ed", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_7_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_7", "ch_equalizer"], "addr": "0x4ed", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_7_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_7", "enable_termination"], "addr": "0x4ed", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_7_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_7", "invert_data"], "addr": "0x4ed", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_7_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_7", "enable"], "addr": "0x4ed", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_8_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_8", "set_common_mode"], "addr": "0x4ee", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_8_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_8", "ch_equalizer"], "addr": "0x4ee", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_8_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_8", "enable_termination"], "addr": "0x4ee", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_8_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_8", "invert_data"], "addr": "0x4ee", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_8_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_8", "enable"], "addr": "0x4ee", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_9_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_9", "set_common_mode"], "addr": "0x4ef", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_9_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_9", "ch_equalizer"], "addr": "0x4ef", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_9_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_9", "enable_termination"], "addr": "0x4ef", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_9_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_9", "invert_data"], "addr": "0x4ef", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_9_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_9", "enable"], "addr": "0x4ef", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_10_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_10", "set_common_mode"], "addr": "0x4f0", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_10_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_10", "ch_equalizer"], "addr": "0x4f0", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_10_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_10", "enable_termination"], "addr": "0x4f0", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_10_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_10", "invert_data"], "addr": "0x4f0", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_10_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_10", "enable"], "addr": "0x4f0", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_ch_11_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_11", "set_common_mode"], "addr": "0x4f1", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_ch_[N]_set_common_mode"},
    "ERX_ch_11_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_11", "ch_equalizer"], "addr": "0x4f1", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_ch_[N]_ch_equalizer"},
    "ERX_ch_11_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_11", "enable_termination"], "addr": "0x4f1", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_ch_[N]_enable_termination"},
    "ERX_ch_11_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_11", "invert_data"], "addr": "0x4f1", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_ch_[N]_invert_data"},
    "ERX_ch_11_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_ch_11", "enable"], "addr": "0x4f1", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_ch_[N]_enable"},
    "ERX_mux_0_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_0", "set_common_mode"], "addr": "0x4f2", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_mux_[N]_set_common_mode"},
    "ERX_mux_0_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_0", "ch_equalizer"], "addr": "0x4f2", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_mux_[N]_ch_equalizer"},
    "ERX_mux_0_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_0", "enable_termination"], "addr": "0x4f2", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_mux_[N]_enable_termination"},
    "ERX_mux_0_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_0", "invert_data"], "addr": "0x4f2", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_mux_[N]_invert_data"},
    "ERX_mux_0_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_0", "enable"], "addr": "0x4f2", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_mux_[N]_enable"},
    "ERX_mux_1_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_1", "set_common_mode"], "addr": "0x4f3", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_mux_[N]_set_common_mode"},
    "ERX_mux_1_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_1", "ch_equalizer"], "addr": "0x4f3", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_mux_[N]_ch_equalizer"},
    "ERX_mux_1_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_1", "enable_termination"], "addr": "0x4f3", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_mux_[N]_enable_termination"},
    "ERX_mux_1_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_1", "invert_data"], "addr": "0x4f3", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_mux_[N]_invert_data"},
    "ERX_mux_1_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_1", "enable"], "addr": "0x4f3", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_mux_[N]_enable"},
    "ERX_mux_2_set_common_mode": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_2", "set_common_mode"], "addr": "0x4f4", "size": 1, "default": 0, "bits": "x[5]", "docName": "ERX_mux_[N]_set_common_mode"},
    "ERX_mux_2_ch_equalizer": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_2", "ch_equalizer"], "addr": "0x4f4", "size": 2, "default": 0, "bits": "x[4:3]", "docName": "ERX_mux_[N]_ch_equalizer"},
    "ERX_mux_2_enable_termination": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_2", "enable_termination"], "addr": "0x4f4", "size": 1, "default": 1, "bits": "x[2]", "docName": "ERX_mux_[N]_enable_termination"},
    "ERX_mux_2_invert_data": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_2", "invert_data"], "addr": "0x4f4", "size": 1, "default": 0, "bits": "x[1]", "docName": "ERX_mux_[N]_invert_data"},
    "ERX_mux_2_enable": {"i2cInfo": ["RW", "ERX_ALL", "config_mux_2", "enable"], "addr": "0x4f4", "size": 1, "default": 1, "bits": "x[0]", "docName": "ERX_mux_[N]_enable"},
    "ETX_ch_0_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_0", "pre_emphasis_strength"], "addr": "0x4f5", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_0_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_0", "pre_emphasis_width"], "addr": "0x4f5", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_0_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_0", "pre_emphasis_mode"], "addr": "0x4f5", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_0_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_0", "drive_strength"], "addr": "0x4f5", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_0_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_0", "invert_data"], "addr": "0x4f5", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_1_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_1", "pre_emphasis_strength"], "addr": "0x4f7", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_1_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_1", "pre_emphasis_width"], "addr": "0x4f7", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_1_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_1", "pre_emphasis_mode"], "addr": "0x4f7", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_1_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_1", "drive_strength"], "addr": "0x4f7", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_1_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_1", "invert_data"], "addr": "0x4f7", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_2_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_2", "pre_emphasis_strength"], "addr": "0x4f9", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_2_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_2", "pre_emphasis_width"], "addr": "0x4f9", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_2_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_2", "pre_emphasis_mode"], "addr": "0x4f9", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_2_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_2", "drive_strength"], "addr": "0x4f9", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_2_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_2", "invert_data"], "addr": "0x4f9", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_3_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_3", "pre_emphasis_strength"], "addr": "0x4fb", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_3_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_3", "pre_emphasis_width"], "addr": "0x4fb", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_3_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_3", "pre_emphasis_mode"], "addr": "0x4fb", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_3_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_3", "drive_strength"], "addr": "0x4fb", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_3_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_3", "invert_data"], "addr": "0x4fb", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_4_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_4", "pre_emphasis_strength"], "addr": "0x4fd", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_4_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_4", "pre_emphasis_width"], "addr": "0x4fd", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_4_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_4", "pre_emphasis_mode"], "addr": "0x4fd", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_4_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_4", "drive_strength"], "addr": "0x4fd", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_4_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_4", "invert_data"], "addr": "0x4fd", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_5_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_5", "pre_emphasis_strength"], "addr": "0x4ff", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_5_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_5", "pre_emphasis_width"], "addr": "0x4ff", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_5_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_5", "pre_emphasis_mode"], "addr": "0x4ff", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_5_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_5", "drive_strength"], "addr": "0x4ff", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_5_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_5", "invert_data"], "addr": "0x4ff", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_6_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_6", "pre_emphasis_strength"], "addr": "0x501", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_6_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_6", "pre_emphasis_width"], "addr": "0x501", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_6_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_6", "pre_emphasis_mode"], "addr": "0x501", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_6_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_6", "drive_strength"], "addr": "0x501", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_6_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_6", "invert_data"], "addr": "0x501", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_7_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_7", "pre_emphasis_strength"], "addr": "0x503", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_7_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_7", "pre_emphasis_width"], "addr": "0x503", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_7_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_7", "pre_emphasis_mode"], "addr": "0x503", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_7_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_7", "drive_strength"], "addr": "0x503", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_7_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_7", "invert_data"], "addr": "0x503", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_8_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_8", "pre_emphasis_strength"], "addr": "0x505", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_8_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_8", "pre_emphasis_width"], "addr": "0x505", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_8_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_8", "pre_emphasis_mode"], "addr": "0x505", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_8_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_8", "drive_strength"], "addr": "0x505", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_8_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_8", "invert_data"], "addr": "0x505", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_9_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_9", "pre_emphasis_strength"], "addr": "0x507", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_9_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_9", "pre_emphasis_width"], "addr": "0x507", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_9_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_9", "pre_emphasis_mode"], "addr": "0x507", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_9_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_9", "drive_strength"], "addr": "0x507", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_9_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_9", "invert_data"], "addr": "0x507", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_10_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_10", "pre_emphasis_strength"], "addr": "0x509", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_10_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_10", "pre_emphasis_width"], "addr": "0x509", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_10_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_10", "pre_emphasis_mode"], "addr": "0x509", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_10_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_10", "drive_strength"], "addr": "0x509", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_10_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_10", "invert_data"], "addr": "0x509", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_11_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_11", "pre_emphasis_strength"], "addr": "0x50b", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_11_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_11", "pre_emphasis_width"], "addr": "0x50b", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_11_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_11", "pre_emphasis_mode"], "addr": "0x50b", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_11_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_11", "drive_strength"], "addr": "0x50b", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_11_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_11", "invert_data"], "addr": "0x50b", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_ch_12_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_12", "pre_emphasis_strength"], "addr": "0x50d", "size": 3, "default": 6, "bits": "x[10:8]", "docName": "ETX_ch_[N]_pre_emphasis_strength"},
    "ETX_ch_12_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_12", "pre_emphasis_width"], "addr": "0x50d", "size": 3, "default": 0, "bits": "x[8:6]", "docName": "ETX_ch_[N]_pre_emphasis_width"},
    "ETX_ch_12_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_12", "pre_emphasis_mode"], "addr": "0x50d", "size": 2, "default": 0, "bits": "x[5:4]", "docName": "ETX_ch_[N]_pre_emphasis_mode"},
    "ETX_ch_12_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_12", "drive_strength"], "addr": "0x50d", "size": 3, "default": 3, "bits": "x[3:1]", "docName": "ETX_ch_[N]_drive_strength"},
    "ETX_ch_12_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_ch_12", "invert_data"], "addr": "0x50d", "size": 1, "default": 0, "bits": "x[0]", "docName": "ETX_ch_[N]_invert_data"},
    "ETX_mux_0_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_0", "pre_emphasis_strength"], "addr": "0x50f", "size": 3, "default": 6, "bits": "x[11:9]", "docName": "ETX_mux_[N]_pre_emphasis_strength"},
    "ETX_mux_0_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_0", "pre_emphasis_width"], "addr": "0x50f", "size": 3, "default": 0, "bits": "x[9:7]", "docName": "ETX_mux_[N]_pre_emphasis_width"},
    "ETX_mux_0_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_0", "pre_emphasis_mode"], "addr": "0x50f", "size": 2, "default": 0, "bits": "x[6:5]", "docName": "ETX_mux_[N]_pre_emphasis_mode"},
    "ETX_mux_0_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_0", "drive_strength"], "addr": "0x50f", "size": 3, "default": 3, "bits": "x[4:2]", "docName": "ETX_mux_[N]_drive_strength"},
    "ETX_mux_0_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_0", "invert_data"], "addr": "0x50f", "size": 1, "default": 0, "bits": "x[1]", "docName": "ETX_mux_[N]_invert_data"},
    "ETX_mux_0_enable": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_0", "enable"], "addr": "0x50f", "size": 1, "default": 1, "bits": "x[0]", "docName": "ETX_mux_[N]_enable"},
    "ETX_mux_1_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_1", "pre_emphasis_strength"], "addr": "0x511", "size": 3, "default": 6, "bits": "x[11:9]", "docName": "ETX_mux_[N]_pre_emphasis_strength"},
    "ETX_mux_1_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_1", "pre_emphasis_width"], "addr": "0x511", "size": 3, "default": 0, "bits": "x[9:7]", "docName": "ETX_mux_[N]_pre_emphasis_width"},
    "ETX_mux_1_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_1", "pre_emphasis_mode"], "addr": "0x511", "size": 2, "default": 0, "bits": "x[6:5]", "docName": "ETX_mux_[N]_pre_emphasis_mode"},
    "ETX_mux_1_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_1", "drive_strength"], "addr": "0x511", "size": 3, "default": 3, "bits": "x[4:2]", "docName": "ETX_mux_[N]_drive_strength"},
    "ETX_mux_1_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_1", "invert_data"], "addr": "0x511", "size": 1, "default": 0, "bits": "x[1]", "docName": "ETX_mux_[N]_invert_data"},
    "ETX_mux_1_enable": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_1", "enable"], "addr": "0x511", "size": 1, "default": 1, "bits": "x[0]", "docName": "ETX_mux_[N]_enable"},
    "ETX_mux_2_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_2", "pre_emphasis_strength"], "addr": "0x513", "size": 3, "default": 6, "bits": "x[11:9]", "docName": "ETX_mux_[N]_pre_emphasis_strength"},
    "ETX_mux_2_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_2", "pre_emphasis_width"], "addr": "0x513", "size": 3, "default": 0, "bits": "x[9:7]", "docName": "ETX_mux_[N]_pre_emphasis_width"},
    "ETX_mux_2_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_2", "pre_emphasis_mode"], "addr": "0x513", "size": 2, "default": 0, "bits": "x[6:5]", "docName": "ETX_mux_[N]_pre_emphasis_mode"},
    "ETX_mux_2_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_2", "drive_strength"], "addr": "0x513", "size": 3, "default": 3, "bits": "x[4:2]", "docName": "ETX_mux_[N]_drive_strength"},
    "ETX_mux_2_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_2", "invert_data"], "addr": "0x513", "size": 1, "default": 0, "bits": "x[1]", "docName": "ETX_mux_[N]_invert_data"},
    "ETX_mux_2_enable": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_2", "enable"], "addr": "0x513", "size": 1, "default": 1, "bits": "x[0]", "docName": "ETX_mux_[N]_enable"},
    "ETX_mux_3_pre_emphasis_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_3", "pre_emphasis_strength"], "addr": "0x515", "size": 3, "default": 6, "bits": "x[11:9]", "docName": "ETX_mux_[N]_pre_emphasis_strength"},
    "ETX_mux_3_pre_emphasis_width": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_3", "pre_emphasis_width"], "addr": "0x515", "size": 3, "default": 0, "bits": "x[9:7]", "docName": "ETX_mux_[N]_pre_emphasis_width"},
    "ETX_mux_3_pre_emphasis_mode": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_3", "pre_emphasis_mode"], "addr": "0x515", "size": 2, "default": 0, "bits": "x[6:5]", "docName": "ETX_mux_[N]_pre_emphasis_mode"},
    "ETX_mux_3_drive_strength": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_3", "drive_strength"], "addr": "0x515", "size": 3, "default": 3, "bits": "x[4:2]", "docName": "ETX_mux_[N]_drive_strength"},
    "ETX_mux_3_invert_data": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_3", "invert_data"], "addr": "0x515", "size": 1, "default": 0, "bits": "x[1]", "docName": "ETX_mux_[N]_invert_data"},
    "ETX_mux_3_enable": {"i2cInfo": ["RW", "ETX_ALL", "config_mux_3", "enable"], "addr": "0x515", "size": 1, "default": 1, "bits": "x[0]", "docName": "ETX_mux_[N]_enable"},
    "PLL_enableDes": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_1to0", "enableDes"], "addr": "0x517", "size": 1, "default": 1, "bits": "x[9]", "docName": "PLL_enableDes"},
    "PLL_enableSer": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_1to0", "enableSer"], "addr": "0x517", "size": 1, "default": 0, "bits": "x[7]", "docName": "PLL_enableSer"},
    "PLL_clktreeCdisable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_1to0", "clktreeCdisable"], "addr": "0x517", "size": 1, "default": 0, "bits": "x[5]", "docName": "PLL_clktreeCdisable"},
    "PLL_clktreeBdisable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_1to0", "clktreeBdisable"], "addr": "0x517", "size": 1, "default": 0, "bits": "x[3]", "docName": "PLL_clktreeBdisable"},
    "PLL_clktreeAdisable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_1to0", "clktreeAdisable"], "addr": "0x517", "size": 1, "default": 0, "bits": "x[0]", "docName": "PLL_clktreeAdisable"},
    "PLL_clk2G56enable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "clk2G56enable"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[15]", "docName": "PLL_clk2G56enable"},
    "PLL_clk1G28enable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "clk1G28enable"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[13]", "docName": "PLL_clk1G28enable"},
    "PLL_clk640Menable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "clk640Menable"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[11]", "docName": "PLL_clk640Menable"},
    "PLL_clk320Menable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "clk320Menable"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[9]", "docName": "PLL_clk320Menable"},
    "PLL_clk160Menable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "clk160Menable"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[7]", "docName": "PLL_clk160Menable"},
    "PLL_clk80Menable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "clk80Menable"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[5]", "docName": "PLL_clk80Menable"},
    "PLL_clk40Menable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "clk40Menable"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[3]", "docName": "PLL_clk40Menable"},
    "PLL_enablePhaseShifter": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_4to2", "enablePhaseShifter"], "addr": "0x519", "size": 1, "default": 1, "bits": "x[0]", "docName": "PLL_enablePhaseShifter"},
    "PLL_COenableFD": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_COenableFD"], "addr": "0x51c", "size": 1, "default": 0, "bits": "x[31]", "docName": "PLL_COenableFD"},
    "PLL_COenableCDR": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_COenableCDR"], "addr": "0x51c", "size": 1, "default": 0, "bits": "x[30]", "docName": "PLL_COenableCDR"},
    "PLL_COdisDataCounterRef": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_COdisDataCounterRef"], "addr": "0x51c", "size": 1, "default": 1, "bits": "x[29]", "docName": "PLL_COdisDataCounterRef"},
    "PLL_COdisDESvbiasgen": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_COdisDESvbiasgen"], "addr": "0x51c", "size": 1, "default": 1, "bits": "x[26]", "docName": "PLL_COdisDESvbiasgen"},
    "PLL_ENABLE_CDR_R": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_ENABLE_CDR_R"], "addr": "0x51c", "size": 1, "default": 0, "bits": "x[25]", "docName": "PLL_ENABLE_CDR_R"},
    "PLL_dataMuxCfg": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_dataMuxCfg"], "addr": "0x51c", "size": 2, "default": 3, "bits": "x[20:19]", "docName": "PLL_dataMuxCfg"},
    "PLL_CONFIG_P_FF_CDR": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_CONFIG_P_FF_CDR"], "addr": "0x51c", "size": 4, "default": 5, "bits": "x[18:15]", "docName": "PLL_CONFIG_P_FF_CDR"},
    "PLL_CONFIG_P_CDR": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_CONFIG_P_CDR"], "addr": "0x51c", "size": 4, "default": 5, "bits": "x[14:11]", "docName": "PLL_CONFIG_P_CDR"},
    "PLL_CONFIG_I_FLL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_CONFIG_I_FLL"], "addr": "0x51c", "size": 4, "default": 5, "bits": "x[10:7]", "docName": "PLL_CONFIG_I_FLL"},
    "PLL_CONFIG_I_CDR": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_CONFIG_I_CDR"], "addr": "0x51c", "size": 4, "default": 5, "bits": "x[6:3]", "docName": "PLL_CONFIG_I_CDR"},
    "PLL_CONFIG_FF_CAP": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_8to5", "fromMemToLJCDR_CONFIG_FF_CAP"], "addr": "0x51c", "size": 3, "default": 6, "bits": "x[2:0]", "docName": "PLL_CONFIG_FF_CAP"},
    "PLL_CONFIG_FF_CAP_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_CONFIG_FF_CAP_WL"], "addr": "0x520", "size": 3, "default": 3, "bits": "x[30:28]", "docName": "PLL_CONFIG_FF_CAP_WL"},
    "PLL_PLL_R_CONFIG_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_PLL_R_CONFIG_WL"], "addr": "0x520", "size": 4, "default": 4, "bits": "x[27:24]", "docName": "PLL_PLL_R_CONFIG_WL"},
    "PLL_CONFIG_P_PLL_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_CONFIG_P_PLL_WL"], "addr": "0x520", "size": 4, "default": 5, "bits": "x[23:20]", "docName": "PLL_CONFIG_P_PLL_WL"},
    "PLL_CONFIG_I_PLL_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_CONFIG_I_PLL_WL"], "addr": "0x520", "size": 4, "default": 5, "bits": "x[19:16]", "docName": "PLL_CONFIG_I_PLL_WL"},
    "PLL_CONFIG_I_FLL_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_CONFIG_I_FLL_WL"], "addr": "0x520", "size": 4, "default": 0, "bits": "x[15:12]", "docName": "PLL_CONFIG_I_FLL_WL"},
    "PLL_CONFIG_P_FF_CDR_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_CONFIG_P_FF_CDR_WL"], "addr": "0x520", "size": 4, "default": 5, "bits": "x[11:8]", "docName": "PLL_CONFIG_P_FF_CDR_WL"},
    "PLL_CONFIG_P_CDR_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_CONFIG_P_CDR_WL"], "addr": "0x520", "size": 4, "default": 5, "bits": "x[7:4]", "docName": "PLL_CONFIG_P_CDR_WL"},
    "PLL_CONFIG_I_CDR_WL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_12to9", "fromMemToLJCDR_CONFIG_I_CDR_WL"], "addr": "0x520", "size": 4, "default": 5, "bits": "x[3:0]", "docName": "PLL_CONFIG_I_CDR_WL"},
    "PLL_CBOvcoCapSelect": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_CBOvcoCapSelect"], "addr": "0x524", "size": 9, "default": 248, "bits": "x[39:31]", "docName": "PLL_CBOvcoCapSelect"},
    "PLL_COrefClkSel": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_COrefClkSel"], "addr": "0x524", "size": 1, "default": 1, "bits": "x[28]", "docName": "PLL_COrefClkSel"},
    "PLL_COoverrideVc": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_COoverrideVc"], "addr": "0x524", "size": 1, "default": 0, "bits": "x[25]", "docName": "PLL_COoverrideVc"},
    "PLL_VCObypass": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "VCObypass"], "addr": "0x524", "size": 1, "default": 0, "bits": "x[24]", "docName": "PLL_VCObypass"},
    "PLL_COenablePLL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_COenablePLL"], "addr": "0x524", "size": 1, "default": 1, "bits": "x[23]", "docName": "PLL_COenablePLL"},
    "PLL_COconnectPLL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_COconnectPLL"], "addr": "0x524", "size": 1, "default": 1, "bits": "x[22]", "docName": "PLL_COconnectPLL"},
    "PLL_COconnectCDR": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_COconnectCDR"], "addr": "0x524", "size": 1, "default": 0, "bits": "x[21]", "docName": "PLL_COconnectCDR"},
    "PLL_vcoRailMode": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_vcoRailMode"], "addr": "0x524", "size": 1, "default": 1, "bits": "x[20]", "docName": "PLL_vcoRailMode"},
    "PLL_vcoDAC": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_vcoDAC"], "addr": "0x524", "size": 4, "default": 8, "bits": "x[19:16]", "docName": "PLL_vcoDAC"},
    "PLL_PLL_R_CONFIG": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_PLL_R_CONFIG"], "addr": "0x524", "size": 4, "default": 4, "bits": "x[15:12]", "docName": "PLL_PLL_R_CONFIG"},
    "PLL_CONFIG_P_PLL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_CONFIG_P_PLL"], "addr": "0x524", "size": 4, "default": 5, "bits": "x[11:8]", "docName": "PLL_CONFIG_P_PLL"},
    "PLL_CONFIG_I_PLL": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_CONFIG_I_PLL"], "addr": "0x524", "size": 4, "default": 5, "bits": "x[7:4]", "docName": "PLL_CONFIG_I_PLL"},
    "PLL_BIASGEN_CONFIG": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_17to13", "fromMemToLJCDR_BIASGEN_CONFIG"], "addr": "0x524", "size": 4, "default": 8, "bits": "x[3:0]", "docName": "PLL_BIASGEN_CONFIG"},
    "PLL_FrameAlignerIsLocked": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromFrameAligner_FrameAlignerIsLocked"], "addr": "0x529", "size": 1, "default": 0, "bits": "x[30]", "docName": "PLL_FrameAlignerIsLocked"},
    "PLL_disableFrameAlignerLockControl": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_disableFrameAlignerLockControl"], "addr": "0x529", "size": 1, "default": 0, "bits": "x[29]", "docName": "PLL_disableFrameAlignerLockControl"},
    "PLL_enableControlOverride": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_enableControlOverride"], "addr": "0x529", "size": 1, "default": 0, "bits": "x[28]", "docName": "PLL_enableControlOverride"},
    "PLL_enableCapBankOverride": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_enableCapBankOverride"], "addr": "0x529", "size": 1, "default": 0, "bits": "x[27]", "docName": "PLL_enableCapBankOverride"},
    "PLL_rxLockMode": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "rxLockMode"], "addr": "0x529", "size": 1, "default": 0, "bits": "x[26]", "docName": "PLL_rxLockMode"},
    "PLL_mode": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "mode"], "addr": "0x529", "size": 1, "default": 0, "bits": "x[25]", "docName": "PLL_mode"},
    "PLL_lfEnable": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_lfEnable"], "addr": "0x529", "size": 1, "default": 1, "bits": "x[24]", "docName": "PLL_lfEnable"},
    "PLL_waitPLLTime": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_waitPLLTime"], "addr": "0x529", "size": 4, "default": 8, "bits": "x[23:20]", "docName": "PLL_waitPLLTime"},
    "PLL_waitCDRTime": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_waitCDRTime"], "addr": "0x529", "size": 4, "default": 8, "bits": "x[19:16]", "docName": "PLL_waitCDRTime"},
    "PLL_selEndOfCount": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_selEndOfCount"], "addr": "0x529", "size": 4, "default": 12, "bits": "x[15:12]", "docName": "PLL_selEndOfCount"},
    "PLL_lfUnLockThrCounter": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_lfUnLockThrCounter"], "addr": "0x529", "size": 4, "default": 8, "bits": "x[11:8]", "docName": "PLL_lfUnLockThrCounter"},
    "PLL_lfReLockThrCounter": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_lfReLockThrCounter"], "addr": "0x529", "size": 4, "default": 8, "bits": "x[7:4]", "docName": "PLL_lfReLockThrCounter"},
    "PLL_lfLockThrCounter": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_21to18", "fromMemToLJCDR_lfLockThrCounter"], "addr": "0x529", "size": 4, "default": 8, "bits": "x[3:0]", "docName": "PLL_lfLockThrCounter"},
    "PLL_phase_of_enable_1G28": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_24to22", "phase_of_enable_1G28"], "addr": "0x52d", "size": 5, "default": 0, "bits": "x[22:18]", "docName": "PLL_phase_of_enable_1G28"},
    "PLL_toclkgen_disVCO": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_24to22", "toclkgen_disVCO"], "addr": "0x52d", "size": 1, "default": 0, "bits": "x[15]", "docName": "PLL_toclkgen_disVCO"},
    "PLL_toclkgen_disSER": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_24to22", "toclkgen_disSER"], "addr": "0x52d", "size": 1, "default": 0, "bits": "x[12]", "docName": "PLL_toclkgen_disSER"},
    "PLL_toclkgen_disEXT": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_24to22", "toclkgen_disEXT"], "addr": "0x52d", "size": 1, "default": 1, "bits": "x[9]", "docName": "PLL_toclkgen_disEXT"},
    "PLL_toclkgen_disEOM": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_24to22", "toclkgen_disEOM"], "addr": "0x52d", "size": 1, "default": 0, "bits": "x[6]", "docName": "PLL_toclkgen_disEOM"},
    "PLL_toclkgen_disDES": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_24to22", "toclkgen_disDES"], "addr": "0x52d", "size": 1, "default": 0, "bits": "x[3]", "docName": "PLL_toclkgen_disDES"},
    "PLL_toclkgen_disCLK": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_24to22", "toclkgen_disCLK"], "addr": "0x52d", "size": 1, "default": 0, "bits": "x[0]", "docName": "PLL_toclkgen_disCLK"},
    "PLL_ref_clk_sel": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_26to25", "ref_clk_sel"], "addr": "0x530", "size": 1, "default": 1, "bits": "x[15]", "docName": "PLL_ref_clk_sel"},
    "PLL_output_clk_sel": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_26to25", "output_clk_sel"], "addr": "0x530", "size": 3, "default": 0, "bits": "x[14:12]", "docName": "PLL_output_clk_sel"},
    "PLL_refClk_setCommonMode": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_26to25", "refClk_setCommonMode"], "addr": "0x530", "size": 1, "default": 0, "bits": "x[9]", "docName": "PLL_refClk_setCommonMode"},
    "PLL_refClk_enableTermination": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_26to25", "refClk_enableTermination"], "addr": "0x530", "size": 1, "default": 0, "bits": "x[6]", "docName": "PLL_refClk_enableTermination"},
    "PLL_refClk_enableRx": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_26to25", "refClk_enableRx"], "addr": "0x530", "size": 1, "default": 1, "bits": "x[3]", "docName": "PLL_refClk_enableRx"},
    "PLL_tofbDiv_skip": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_26to25", "tofbDiv_skip"], "addr": "0x530", "size": 1, "default": 0, "bits": "x[0]", "docName": "PLL_tofbDiv_skip"},
    "PLL_reset_eTx_par_enable_intr": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_27", "reset_eTx_par_enable_intr"], "addr": "0x532", "size": 1, "default": 0, "bits": "x[3]", "docName": "PLL_reset_eTx_par_enable_intr"},
    "PLL_reset_pll_not_locked_intr": {"i2cInfo": ["RW", "PLL_ALL", "pll_bytes_27", "reset_pll_not_locked_intr"], "addr": "0x532", "size": 1, "default": 0, "bits": "x[2]", "docName": "PLL_reset_pll_not_locked_intr"},
    "AUTOENCODER_weights_0_0": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte0"], "addr": "0x538", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_16": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte16"], "addr": "0x548", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_32": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte32"], "addr": "0x558", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_48": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte48"], "addr": "0x568", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_64": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte64"], "addr": "0x578", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_80": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte80"], "addr": "0x588", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_96": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte96"], "addr": "0x598", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_112": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte112"], "addr": "0x5a8", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_0_128": {"i2cInfo": ["RW", "AUTOENCODER_0INPUT", "weights_byte128"], "addr": "0x5b8", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_0": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte0"], "addr": "0x5c7", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_16": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte16"], "addr": "0x5d7", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_32": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte32"], "addr": "0x5e7", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_48": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte48"], "addr": "0x5f7", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_64": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte64"], "addr": "0x607", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_80": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte80"], "addr": "0x617", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_96": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte96"], "addr": "0x627", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_112": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte112"], "addr": "0x637", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_1_128": {"i2cInfo": ["RW", "AUTOENCODER_1INPUT", "weights_byte128"], "addr": "0x647", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_0": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte0"], "addr": "0x656", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_16": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte16"], "addr": "0x666", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_32": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte32"], "addr": "0x676", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_48": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte48"], "addr": "0x686", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_64": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte64"], "addr": "0x696", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_80": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte80"], "addr": "0x6a6", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_96": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte96"], "addr": "0x6b6", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_112": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte112"], "addr": "0x6c6", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_2_128": {"i2cInfo": ["RW", "AUTOENCODER_2INPUT", "weights_byte128"], "addr": "0x6d6", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_0": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte0"], "addr": "0x6e5", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_16": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte16"], "addr": "0x6f5", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_32": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte32"], "addr": "0x705", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_48": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte48"], "addr": "0x715", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_64": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte64"], "addr": "0x725", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_80": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte80"], "addr": "0x735", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_96": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte96"], "addr": "0x745", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_112": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte112"], "addr": "0x755", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_3_128": {"i2cInfo": ["RW", "AUTOENCODER_3INPUT", "weights_byte128"], "addr": "0x765", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_0": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte0"], "addr": "0x774", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_16": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte16"], "addr": "0x784", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_32": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte32"], "addr": "0x794", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_48": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte48"], "addr": "0x7a4", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_64": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte64"], "addr": "0x7b4", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_80": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte80"], "addr": "0x7c4", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_96": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte96"], "addr": "0x7d4", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_112": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte112"], "addr": "0x7e4", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_4_128": {"i2cInfo": ["RW", "AUTOENCODER_4INPUT", "weights_byte128"], "addr": "0x7f4", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_0": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte0"], "addr": "0x803", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_16": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte16"], "addr": "0x813", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_32": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte32"], "addr": "0x823", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_48": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte48"], "addr": "0x833", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_64": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte64"], "addr": "0x843", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_80": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte80"], "addr": "0x853", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_96": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte96"], "addr": "0x863", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_112": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte112"], "addr": "0x873", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_5_128": {"i2cInfo": ["RW", "AUTOENCODER_5INPUT", "weights_byte128"], "addr": "0x883", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_0": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte0"], "addr": "0x892", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_16": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte16"], "addr": "0x8a2", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_32": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte32"], "addr": "0x8b2", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_48": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte48"], "addr": "0x8c2", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_64": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte64"], "addr": "0x8d2", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_80": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte80"], "addr": "0x8e2", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_96": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte96"], "addr": "0x8f2", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_112": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte112"], "addr": "0x902", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_6_128": {"i2cInfo": ["RW", "AUTOENCODER_6INPUT", "weights_byte128"], "addr": "0x912", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_0": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte0"], "addr": "0x921", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_16": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte16"], "addr": "0x931", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_32": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte32"], "addr": "0x941", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_48": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte48"], "addr": "0x951", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_64": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte64"], "addr": "0x961", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_80": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte80"], "addr": "0x971", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_96": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte96"], "addr": "0x981", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_112": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte112"], "addr": "0x991", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_7_128": {"i2cInfo": ["RW", "AUTOENCODER_7INPUT", "weights_byte128"], "addr": "0x9a1", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_0": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte0"], "addr": "0x9b0", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_16": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte16"], "addr": "0x9c0", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_32": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte32"], "addr": "0x9d0", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_48": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte48"], "addr": "0x9e0", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_64": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte64"], "addr": "0x9f0", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_80": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte80"], "addr": "0xa00", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_96": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte96"], "addr": "0xa10", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_112": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte112"], "addr": "0xa20", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_8_128": {"i2cInfo": ["RW", "AUTOENCODER_8INPUT", "weights_byte128"], "addr": "0xa30", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_0": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte0"], "addr": "0xa3f", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_16": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte16"], "addr": "0xa4f", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_32": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte32"], "addr": "0xa5f", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_48": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte48"], "addr": "0xa6f", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_64": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte64"], "addr": "0xa7f", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_80": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte80"], "addr": "0xa8f", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_96": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte96"], "addr": "0xa9f", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_112": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte112"], "addr": "0xaaf", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_9_128": {"i2cInfo": ["RW", "AUTOENCODER_9INPUT", "weights_byte128"], "addr": "0xabf", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_0": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte0"], "addr": "0xace", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_16": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte16"], "addr": "0xade", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_32": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte32"], "addr": "0xaee", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_48": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte48"], "addr": "0xafe", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_64": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte64"], "addr": "0xb0e", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_80": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte80"], "addr": "0xb1e", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_96": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte96"], "addr": "0xb2e", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_112": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte112"], "addr": "0xb3e", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_10_128": {"i2cInfo": ["RW", "AUTOENCODER_10INPUT", "weights_byte128"], "addr": "0xb4e", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_0": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte0"], "addr": "0xb5d", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_16": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte16"], "addr": "0xb6d", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_32": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte32"], "addr": "0xb7d", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_48": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte48"], "addr": "0xb8d", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_64": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte64"], "addr": "0xb9d", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_80": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte80"], "addr": "0xbad", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_96": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte96"], "addr": "0xbbd", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_112": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte112"], "addr": "0xbcd", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "AUTOENCODER_weights_11_128": {"i2cInfo": ["RW", "AUTOENCODER_11INPUT", "weights_byte128"], "addr": "0xbdd", "size": 48, "default": 0, "bits": "x[47:0]", "docName": "AUTOENCODER_weights_[M]_[N]"},
    "MISC_run": {"i2cInfo": ["RW", "MISC_ALL", "misc_rw_0", "run"], "addr": "0xbec", "size": 1, "default": 0, "bits": "x[1]", "docName": "MISC_run"},
    "MISC_rw_ecc_err_clr": {"i2cInfo": ["RW", "MISC_ALL", "misc_rw_0", "rw_ecc_err_clr"], "addr": "0xbec", "size": 1, "default": 0, "bits": "x[0]", "docName": "MISC_rw_ecc_err_clr"},
    "CH_ALIGNER_0_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_0_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_0_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_0_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_0_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "align_seu_err"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_0_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_0_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "snapshot_dv"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_0_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "status", "pattern_match"], "addr": "0x14", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_0_select": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "select"], "addr": "0x15", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_0_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "snapshot"], "addr": "0x16", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_0_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "snapshot2"], "addr": "0x26", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_0_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "hdr_mm_cntr"], "addr": "0x2e", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_0_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x30", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_0_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x31", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_0_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x32", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_0_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_0INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x33", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_1_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_1_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_1_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_1_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_1_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "align_seu_err"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_1_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_1_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "snapshot_dv"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_1_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "status", "pattern_match"], "addr": "0x54", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_1_select": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "select"], "addr": "0x55", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_1_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "snapshot"], "addr": "0x56", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_1_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "snapshot2"], "addr": "0x66", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_1_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "hdr_mm_cntr"], "addr": "0x6e", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_1_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x70", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_1_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x71", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_1_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x72", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_1_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_1INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x73", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_2_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_2_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_2_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_2_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_2_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "align_seu_err"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_2_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_2_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "snapshot_dv"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_2_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "status", "pattern_match"], "addr": "0x94", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_2_select": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "select"], "addr": "0x95", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_2_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "snapshot"], "addr": "0x96", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_2_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "snapshot2"], "addr": "0xa6", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_2_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "hdr_mm_cntr"], "addr": "0xae", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_2_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0xb0", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_2_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0xb1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_2_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0xb2", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_2_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_2INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0xb3", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_3_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "prbs_chk_err"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_3_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_3_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_3_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_3_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "align_seu_err"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_3_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "hdr_mm_err"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_3_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "snapshot_dv"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_3_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "status", "pattern_match"], "addr": "0xd4", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_3_select": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "select"], "addr": "0xd5", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_3_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "snapshot"], "addr": "0xd6", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_3_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "snapshot2"], "addr": "0xe6", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_3_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "hdr_mm_cntr"], "addr": "0xee", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_3_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0xf0", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_3_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0xf1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_3_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0xf2", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_3_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_3INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0xf3", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_4_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_4_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_4_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_4_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_4_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "align_seu_err"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_4_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_4_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "snapshot_dv"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_4_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "status", "pattern_match"], "addr": "0x114", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_4_select": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "select"], "addr": "0x115", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_4_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "snapshot"], "addr": "0x116", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_4_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "snapshot2"], "addr": "0x126", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_4_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "hdr_mm_cntr"], "addr": "0x12e", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_4_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x130", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_4_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x131", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_4_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x132", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_4_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_4INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x133", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_5_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_5_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_5_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_5_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_5_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "align_seu_err"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_5_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_5_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "snapshot_dv"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_5_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "status", "pattern_match"], "addr": "0x154", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_5_select": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "select"], "addr": "0x155", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_5_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "snapshot"], "addr": "0x156", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_5_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "snapshot2"], "addr": "0x166", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_5_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "hdr_mm_cntr"], "addr": "0x16e", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_5_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x170", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_5_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x171", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_5_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x172", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_5_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_5INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x173", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_6_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_6_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_6_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_6_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_6_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "align_seu_err"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_6_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_6_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "snapshot_dv"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_6_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "status", "pattern_match"], "addr": "0x194", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_6_select": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "select"], "addr": "0x195", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_6_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "snapshot"], "addr": "0x196", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_6_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "snapshot2"], "addr": "0x1a6", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_6_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "hdr_mm_cntr"], "addr": "0x1ae", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_6_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x1b0", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_6_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x1b1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_6_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x1b2", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_6_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_6INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x1b3", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_7_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_7_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_7_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_7_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_7_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "align_seu_err"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_7_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_7_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "snapshot_dv"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_7_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "status", "pattern_match"], "addr": "0x1d4", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_7_select": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "select"], "addr": "0x1d5", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_7_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "snapshot"], "addr": "0x1d6", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_7_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "snapshot2"], "addr": "0x1e6", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_7_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "hdr_mm_cntr"], "addr": "0x1ee", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_7_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x1f0", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_7_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x1f1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_7_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x1f2", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_7_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_7INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x1f3", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_8_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_8_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_8_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_8_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_8_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "align_seu_err"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_8_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_8_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "snapshot_dv"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_8_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "status", "pattern_match"], "addr": "0x214", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_8_select": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "select"], "addr": "0x215", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_8_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "snapshot"], "addr": "0x216", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_8_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "snapshot2"], "addr": "0x226", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_8_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "hdr_mm_cntr"], "addr": "0x22e", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_8_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x230", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_8_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x231", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_8_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x232", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_8_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_8INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x233", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_9_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_9_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_9_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_9_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_9_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "align_seu_err"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_9_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_9_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "snapshot_dv"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_9_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "status", "pattern_match"], "addr": "0x254", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_9_select": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "select"], "addr": "0x255", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_9_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "snapshot"], "addr": "0x256", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_9_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "snapshot2"], "addr": "0x266", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_9_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "hdr_mm_cntr"], "addr": "0x26e", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_9_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x270", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_9_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x271", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_9_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x272", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_9_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_9INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x273", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_10_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_10_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_10_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_10_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_10_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "align_seu_err"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_10_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_10_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "snapshot_dv"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_10_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "status", "pattern_match"], "addr": "0x294", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_10_select": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "select"], "addr": "0x295", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_10_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "snapshot"], "addr": "0x296", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_10_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "snapshot2"], "addr": "0x2a6", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_10_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "hdr_mm_cntr"], "addr": "0x2ae", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_10_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x2b0", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_10_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x2b1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_10_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x2b2", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_10_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_10INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x2b3", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ALIGNER_11_prbs_chk_err": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "prbs_chk_err"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_ALIGNER_[N]_prbs_chk_err"},
    "CH_ALIGNER_11_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "orbsyn_fc_err"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err"},
    "CH_ALIGNER_11_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "orbsyn_arr_err"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err"},
    "CH_ALIGNER_11_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "orbsyn_hdr_err"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err"},
    "CH_ALIGNER_11_align_seu_err": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "align_seu_err"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ALIGNER_[N]_align_seu_err"},
    "CH_ALIGNER_11_hdr_mm_err": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "hdr_mm_err"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ALIGNER_[N]_hdr_mm_err"},
    "CH_ALIGNER_11_snapshot_dv": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "snapshot_dv"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ALIGNER_[N]_snapshot_dv"},
    "CH_ALIGNER_11_pattern_match": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "status", "pattern_match"], "addr": "0x2d4", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ALIGNER_[N]_pattern_match"},
    "CH_ALIGNER_11_select": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "select"], "addr": "0x2d5", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_select"},
    "CH_ALIGNER_11_snapshot": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "snapshot"], "addr": "0x2d6", "size": 128, "default": 0, "bits": "x[127:0]", "docName": "CH_ALIGNER_[N]_snapshot"},
    "CH_ALIGNER_11_snapshot2": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "snapshot2"], "addr": "0x2e6", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_snapshot2"},
    "CH_ALIGNER_11_hdr_mm_cntr": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "hdr_mm_cntr"], "addr": "0x2ee", "size": 16, "default": 0, "bits": "x[15:0]", "docName": "CH_ALIGNER_[N]_hdr_mm_cntr"},
    "CH_ALIGNER_11_orbsyn_hdr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "orbsyn_hdr_err_cnt"], "addr": "0x2f0", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_hdr_err_cnt"},
    "CH_ALIGNER_11_orbsyn_arr_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "orbsyn_arr_err_cnt"], "addr": "0x2f1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_arr_err_cnt"},
    "CH_ALIGNER_11_orbsyn_fc_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "orbsyn_fc_err_cnt"], "addr": "0x2f2", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_orbsyn_fc_err_cnt"},
    "CH_ALIGNER_11_prbs_chk_err_cnt": {"i2cInfo": ["RO", "CH_ALIGNER_11INPUT_ALL", "prbs_chk_err_cnt"], "addr": "0x2f3", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "CH_ALIGNER_[N]_prbs_chk_err_cnt"},
    "CH_ERR_0_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x301", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_0_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x301", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_0_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x301", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_0_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x301", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_0_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x301", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_0_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x301", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_0_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x301", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_0_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x302", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_0_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "error_data", "err_out"], "addr": "0x303", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_0_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_0INPUT_ALL", "error_data", "err_dat"], "addr": "0x303", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_1_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x305", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_1_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x305", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_1_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x305", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_1_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x305", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_1_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x305", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_1_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x305", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_1_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x305", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_1_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x306", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_1_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "error_data", "err_out"], "addr": "0x307", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_1_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_1INPUT_ALL", "error_data", "err_dat"], "addr": "0x307", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_2_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x309", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_2_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x309", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_2_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x309", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_2_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x309", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_2_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x309", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_2_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x309", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_2_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x309", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_2_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x30a", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_2_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "error_data", "err_out"], "addr": "0x30b", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_2_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_2INPUT_ALL", "error_data", "err_dat"], "addr": "0x30b", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_3_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x30d", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_3_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x30d", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_3_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x30d", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_3_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x30d", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_3_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x30d", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_3_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x30d", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_3_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x30d", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_3_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x30e", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_3_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "error_data", "err_out"], "addr": "0x30f", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_3_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_3INPUT_ALL", "error_data", "err_dat"], "addr": "0x30f", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_4_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x311", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_4_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x311", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_4_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x311", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_4_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x311", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_4_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x311", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_4_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x311", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_4_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x311", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_4_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x312", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_4_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "error_data", "err_out"], "addr": "0x313", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_4_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_4INPUT_ALL", "error_data", "err_dat"], "addr": "0x313", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_5_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x315", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_5_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x315", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_5_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x315", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_5_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x315", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_5_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x315", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_5_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x315", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_5_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x315", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_5_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x316", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_5_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "error_data", "err_out"], "addr": "0x317", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_5_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_5INPUT_ALL", "error_data", "err_dat"], "addr": "0x317", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_6_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x319", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_6_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x319", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_6_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x319", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_6_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x319", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_6_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x319", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_6_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x319", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_6_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x319", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_6_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x31a", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_6_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "error_data", "err_out"], "addr": "0x31b", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_6_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_6INPUT_ALL", "error_data", "err_dat"], "addr": "0x31b", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_7_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x31d", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_7_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x31d", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_7_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x31d", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_7_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x31d", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_7_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x31d", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_7_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x31d", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_7_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x31d", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_7_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x31e", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_7_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "error_data", "err_out"], "addr": "0x31f", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_7_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_7INPUT_ALL", "error_data", "err_dat"], "addr": "0x31f", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_8_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x321", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_8_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x321", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_8_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x321", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_8_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x321", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_8_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x321", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_8_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x321", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_8_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x321", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_8_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x322", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_8_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "error_data", "err_out"], "addr": "0x323", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_8_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_8INPUT_ALL", "error_data", "err_dat"], "addr": "0x323", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_9_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x325", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_9_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x325", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_9_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x325", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_9_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x325", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_9_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x325", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_9_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x325", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_9_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x325", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_9_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x326", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_9_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "error_data", "err_out"], "addr": "0x327", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_9_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_9INPUT_ALL", "error_data", "err_dat"], "addr": "0x327", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_10_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x329", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_10_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x329", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_10_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x329", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_10_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x329", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_10_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x329", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_10_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x329", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_10_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x329", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_10_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x32a", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_10_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "error_data", "err_out"], "addr": "0x32b", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_10_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_10INPUT_ALL", "error_data", "err_dat"], "addr": "0x32b", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_ERR_11_raw_error_err_raw_dat": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "raw_error", "err_raw_dat"], "addr": "0x32d", "size": 6, "default": 0, "bits": "x[11:6]", "docName": "CH_ERR_[N]_raw_error_err_raw_dat"},
    "CH_ERR_11_raw_error_hdr_mm_err": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "raw_error", "hdr_mm_err"], "addr": "0x32d", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_[N]_raw_error_hdr_mm_err"},
    "CH_ERR_11_raw_error_align_seu_err": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "raw_error", "align_seu_err"], "addr": "0x32d", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_[N]_raw_error_align_seu_err"},
    "CH_ERR_11_raw_error_orbsyn_hdr_err": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "raw_error", "orbsyn_hdr_err"], "addr": "0x32d", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_[N]_raw_error_orbsyn_hdr_err"},
    "CH_ERR_11_raw_error_orbsyn_arr_err": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "raw_error", "orbsyn_arr_err"], "addr": "0x32d", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_raw_error_orbsyn_arr_err"},
    "CH_ERR_11_raw_error_orbsyn_fc_err": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "raw_error", "orbsyn_fc_err"], "addr": "0x32d", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_raw_error_orbsyn_fc_err"},
    "CH_ERR_11_raw_error_prbs_chk_err": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "raw_error", "prbs_chk_err"], "addr": "0x32d", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_raw_error_prbs_chk_err"},
    "CH_ERR_11_error_mask_msk_dat": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "error_mask", "msk_dat"], "addr": "0x32e", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_mask_msk_dat"},
    "CH_ERR_11_error_data_err_out": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "error_data", "err_out"], "addr": "0x32f", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_ERR_[N]_error_data_err_out"},
    "CH_ERR_11_error_data_err_dat": {"i2cInfo": ["RO", "CH_ERR_11INPUT_ALL", "error_data", "err_dat"], "addr": "0x32f", "size": 6, "default": 0, "bits": "x[5:0]", "docName": "CH_ERR_[N]_error_data_err_dat"},
    "CH_EPRXGRP_0_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_0INPUT_ALL", "status", "channelLocked"], "addr": "0x341", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_0_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_0INPUT_ALL", "status", "dllInstantLock"], "addr": "0x341", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_0_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_0INPUT_ALL", "status", "phaseSelect"], "addr": "0x341", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_0_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_0INPUT_ALL", "status", "dllState"], "addr": "0x341", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_0_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_0INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x342", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_0_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_0INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x342", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_0_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_0INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x342", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_1_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_1INPUT_ALL", "status", "channelLocked"], "addr": "0x345", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_1_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_1INPUT_ALL", "status", "dllInstantLock"], "addr": "0x345", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_1_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_1INPUT_ALL", "status", "phaseSelect"], "addr": "0x345", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_1_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_1INPUT_ALL", "status", "dllState"], "addr": "0x345", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_1_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_1INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x346", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_1_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_1INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x346", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_1_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_1INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x346", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_2_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_2INPUT_ALL", "status", "channelLocked"], "addr": "0x349", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_2_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_2INPUT_ALL", "status", "dllInstantLock"], "addr": "0x349", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_2_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_2INPUT_ALL", "status", "phaseSelect"], "addr": "0x349", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_2_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_2INPUT_ALL", "status", "dllState"], "addr": "0x349", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_2_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_2INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x34a", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_2_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_2INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x34a", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_2_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_2INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x34a", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_3_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_3INPUT_ALL", "status", "channelLocked"], "addr": "0x34d", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_3_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_3INPUT_ALL", "status", "dllInstantLock"], "addr": "0x34d", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_3_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_3INPUT_ALL", "status", "phaseSelect"], "addr": "0x34d", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_3_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_3INPUT_ALL", "status", "dllState"], "addr": "0x34d", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_3_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_3INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x34e", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_3_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_3INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x34e", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_3_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_3INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x34e", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_4_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_4INPUT_ALL", "status", "channelLocked"], "addr": "0x351", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_4_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_4INPUT_ALL", "status", "dllInstantLock"], "addr": "0x351", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_4_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_4INPUT_ALL", "status", "phaseSelect"], "addr": "0x351", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_4_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_4INPUT_ALL", "status", "dllState"], "addr": "0x351", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_4_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_4INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x352", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_4_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_4INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x352", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_4_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_4INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x352", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_5_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_5INPUT_ALL", "status", "channelLocked"], "addr": "0x355", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_5_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_5INPUT_ALL", "status", "dllInstantLock"], "addr": "0x355", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_5_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_5INPUT_ALL", "status", "phaseSelect"], "addr": "0x355", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_5_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_5INPUT_ALL", "status", "dllState"], "addr": "0x355", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_5_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_5INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x356", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_5_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_5INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x356", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_5_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_5INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x356", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_6_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_6INPUT_ALL", "status", "channelLocked"], "addr": "0x359", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_6_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_6INPUT_ALL", "status", "dllInstantLock"], "addr": "0x359", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_6_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_6INPUT_ALL", "status", "phaseSelect"], "addr": "0x359", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_6_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_6INPUT_ALL", "status", "dllState"], "addr": "0x359", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_6_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_6INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x35a", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_6_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_6INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x35a", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_6_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_6INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x35a", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_7_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_7INPUT_ALL", "status", "channelLocked"], "addr": "0x35d", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_7_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_7INPUT_ALL", "status", "dllInstantLock"], "addr": "0x35d", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_7_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_7INPUT_ALL", "status", "phaseSelect"], "addr": "0x35d", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_7_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_7INPUT_ALL", "status", "dllState"], "addr": "0x35d", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_7_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_7INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x35e", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_7_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_7INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x35e", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_7_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_7INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x35e", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_8_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_8INPUT_ALL", "status", "channelLocked"], "addr": "0x361", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_8_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_8INPUT_ALL", "status", "dllInstantLock"], "addr": "0x361", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_8_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_8INPUT_ALL", "status", "phaseSelect"], "addr": "0x361", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_8_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_8INPUT_ALL", "status", "dllState"], "addr": "0x361", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_8_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_8INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x362", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_8_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_8INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x362", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_8_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_8INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x362", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_9_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_9INPUT_ALL", "status", "channelLocked"], "addr": "0x365", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_9_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_9INPUT_ALL", "status", "dllInstantLock"], "addr": "0x365", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_9_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_9INPUT_ALL", "status", "phaseSelect"], "addr": "0x365", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_9_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_9INPUT_ALL", "status", "dllState"], "addr": "0x365", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_9_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_9INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x366", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_9_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_9INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x366", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_9_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_9INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x366", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_10_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_10INPUT_ALL", "status", "channelLocked"], "addr": "0x369", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_10_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_10INPUT_ALL", "status", "dllInstantLock"], "addr": "0x369", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_10_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_10INPUT_ALL", "status", "phaseSelect"], "addr": "0x369", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_10_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_10INPUT_ALL", "status", "dllState"], "addr": "0x369", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_10_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_10INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x36a", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_10_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_10INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x36a", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_10_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_10INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x36a", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "CH_EPRXGRP_11_channelLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_11INPUT_ALL", "status", "channelLocked"], "addr": "0x36d", "size": 1, "default": 0, "bits": "x[7]", "docName": "CH_EPRXGRP_[N]_channelLocked"},
    "CH_EPRXGRP_11_dllInstantLock": {"i2cInfo": ["RO", "CH_EPRXGRP_11INPUT_ALL", "status", "dllInstantLock"], "addr": "0x36d", "size": 1, "default": 0, "bits": "x[6]", "docName": "CH_EPRXGRP_[N]_dllInstantLock"},
    "CH_EPRXGRP_11_status_phaseSelect": {"i2cInfo": ["RO", "CH_EPRXGRP_11INPUT_ALL", "status", "phaseSelect"], "addr": "0x36d", "size": 4, "default": 0, "bits": "x[5:2]", "docName": "CH_EPRXGRP_[N]_status_phaseSelect"},
    "CH_EPRXGRP_11_dllState": {"i2cInfo": ["RO", "CH_EPRXGRP_11INPUT_ALL", "status", "dllState"], "addr": "0x36d", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "CH_EPRXGRP_[N]_dllState"},
    "CH_EPRXGRP_11_dllstatus_dllLossOfLockCount": {"i2cInfo": ["RO", "CH_EPRXGRP_11INPUT_ALL", "dllstatus", "dllLossOfLockCount"], "addr": "0x36e", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLossOfLockCount"},
    "CH_EPRXGRP_11_dllstatus_dllLockFilterState": {"i2cInfo": ["RO", "CH_EPRXGRP_11INPUT_ALL", "dllstatus", "dllLockFilterState"], "addr": "0x36e", "size": 2, "default": 0, "bits": "x[2:1]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLockFilterState"},
    "CH_EPRXGRP_11_dllstatus_dllLocked": {"i2cInfo": ["RO", "CH_EPRXGRP_11INPUT_ALL", "dllstatus", "dllLocked"], "addr": "0x36e", "size": 1, "default": 1, "bits": "x[0]", "docName": "CH_EPRXGRP_[N]_dllstatus_dllLocked"},
    "ALIGNER_dbg_fc_cnt": {"i2cInfo": ["RO", "ALIGNER_ALL", "status", "dbg_fc_cnt"], "addr": "0x399", "size": 5, "default": 0, "bits": "x[7:3]", "docName": "ALIGNER_dbg_fc_cnt"},
    "ALIGNER_dbg_orbsyn_rcvd": {"i2cInfo": ["RO", "ALIGNER_ALL", "status", "dbg_orbsyn_rcvd"], "addr": "0x399", "size": 1, "default": 0, "bits": "x[2]", "docName": "ALIGNER_dbg_orbsyn_rcvd"},
    "ALIGNER_dbg_lreset_rcvd": {"i2cInfo": ["RO", "ALIGNER_ALL", "status", "dbg_lreset_rcvd"], "addr": "0x399", "size": 1, "default": 0, "bits": "x[1]", "docName": "ALIGNER_dbg_lreset_rcvd"},
    "ALIGNER_done": {"i2cInfo": ["RO", "ALIGNER_ALL", "status", "done"], "addr": "0x399", "size": 1, "default": 0, "bits": "x[0]", "docName": "ALIGNER_done"},
    "ERRTOP_msk_dat_top": {"i2cInfo": ["RO", "ERRTOP_ALL", "msk_dat_top"], "addr": "0x39e", "size": 13, "default": 0, "bits": "x[12:0]", "docName": "ERRTOP_msk_dat_top"},
    "ERRTOP_err_dat_top_err_out_top": {"i2cInfo": ["RO", "ERRTOP_ALL", "err_dat_top", "err_out_top"], "addr": "0x3a0", "size": 1, "default": 0, "bits": "x[14]", "docName": "ERRTOP_err_dat_top_err_out_top"},
    "ERRTOP_err_dat_top_err_dat_top": {"i2cInfo": ["RO", "ERRTOP_ALL", "err_dat_top", "err_dat_top"], "addr": "0x3a0", "size": 13, "default": 0, "bits": "x[12:0]", "docName": "ERRTOP_err_dat_top_err_dat_top"},
    "FCTRL_locked": {"i2cInfo": ["RO", "FCTRL_ALL", "status", "locked"], "addr": "0x3a6", "size": 1, "default": 0, "bits": "x[2]", "docName": "FCTRL_locked"},
    "FCTRL_fc_error": {"i2cInfo": ["RO", "FCTRL_ALL", "status", "fc_error"], "addr": "0x3a6", "size": 1, "default": 0, "bits": "x[1]", "docName": "FCTRL_fc_error"},
    "FCTRL_command_rx_inverted": {"i2cInfo": ["RO", "FCTRL_ALL", "status", "command_rx_inverted"], "addr": "0x3a6", "size": 1, "default": 0, "bits": "x[0]", "docName": "FCTRL_command_rx_inverted"},
    "FCTRL_fc_error_count": {"i2cInfo": ["RO", "FCTRL_ALL", "fc_error_count"], "addr": "0x3a7", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "FCTRL_fc_error_count"},
    "FCTRL_lock_count": {"i2cInfo": ["RO", "FCTRL_ALL", "lock_count"], "addr": "0x3a8", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "FCTRL_lock_count"},
    "FMTBUF_buffer_out_err": {"i2cInfo": ["RO", "FMTBUF_ALL", "buffer_out_err"], "addr": "0x3c3", "size": 1, "default": 0, "bits": "x[0]", "docName": "FMTBUF_buffer_out_err"},
    "PLL_ljCDRCapBankSearchActive": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "ljCDRCapBankSearchActive"], "addr": "0x533", "size": 1, "default": 0, "bits": "x[19]", "docName": "PLL_ljCDRCapBankSearchActive"},
    "PLL_smLocked": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "smLocked"], "addr": "0x533", "size": 1, "default": 0, "bits": "x[18]", "docName": "PLL_smLocked"},
    "PLL_smState": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "smState"], "addr": "0x533", "size": 4, "default": 0, "bits": "x[17:14]", "docName": "PLL_smState"},
    "PLL_endCounterRefClk": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "endCounterRefClk"], "addr": "0x533", "size": 1, "default": 0, "bits": "x[13]", "docName": "PLL_endCounterRefClk"},
    "PLL_endCounterVCO": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "endCounterVCO"], "addr": "0x533", "size": 1, "default": 0, "bits": "x[12]", "docName": "PLL_endCounterVCO"},
    "PLL_lfLossOfLockCount": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "lfLossOfLockCount"], "addr": "0x533", "size": 8, "default": 0, "bits": "x[11:4]", "docName": "PLL_lfLossOfLockCount"},
    "PLL_lfLocked": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "lfLocked"], "addr": "0x533", "size": 1, "default": 0, "bits": "x[3]", "docName": "PLL_lfLocked"},
    "PLL_lfInstLock": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "lfInstLock"], "addr": "0x533", "size": 1, "default": 0, "bits": "x[2]", "docName": "PLL_lfInstLock"},
    "PLL_lfState": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_2to0", "lfState"], "addr": "0x533", "size": 2, "default": 0, "bits": "x[1:0]", "docName": "PLL_lfState"},
    "PLL_pll_not_locked_timeout": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_4to3", "pll_not_locked_timeout"], "addr": "0x536", "size": 1, "default": 0, "bits": "x[3]", "docName": "PLL_pll_not_locked_timeout"},
    "PLL_parallel_enable_intrA": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_4to3", "parallel_enable_intrA"], "addr": "0x536", "size": 1, "default": 0, "bits": "x[2]", "docName": "PLL_parallel_enable_intrA"},
    "PLL_parallel_enable_intrB": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_4to3", "parallel_enable_intrB"], "addr": "0x536", "size": 1, "default": 0, "bits": "x[1]", "docName": "PLL_parallel_enable_intrB"},
    "PLL_parallel_enable_intrC": {"i2cInfo": ["RO", "PLL_ALL", "pll_read_bytes_4to3", "parallel_enable_intrC"], "addr": "0x536", "size": 1, "default": 0, "bits": "x[0]", "docName": "PLL_parallel_enable_intrC"},
    "PUSM_state": {"i2cInfo": ["RO", "MISC_ALL", "misc_ro_0", "PUSM_state"], "addr": "0xbed", "size": 4, "default": 0, "bits": "x[3:0]", "docName": "PUSM_state"},
    "MISC_ecc_err_cnt_single_chan_aligner_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_0"], "addr": "0xbee", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_1"], "addr": "0xbf1", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_2"], "addr": "0xbf4", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_3"], "addr": "0xbf7", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_4"], "addr": "0xbfa", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_5"], "addr": "0xbfd", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_6"], "addr": "0xc00", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_7"], "addr": "0xc03", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_8"], "addr": "0xc06", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_9"], "addr": "0xc09", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_10"], "addr": "0xc0c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_aligner_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_aligner_11"], "addr": "0xc0f", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_0"], "addr": "0xbef", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_1"], "addr": "0xbf2", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_2"], "addr": "0xbf5", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_3"], "addr": "0xbf8", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_4"], "addr": "0xbfb", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_5"], "addr": "0xbfe", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_6"], "addr": "0xc01", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_7"], "addr": "0xc04", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_8"], "addr": "0xc07", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_9"], "addr": "0xc0a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_10"], "addr": "0xc0d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_11"], "addr": "0xc10", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_0"], "addr": "0xbf0", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_1"], "addr": "0xbf3", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_2"], "addr": "0xbf6", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_3"], "addr": "0xbf9", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_4"], "addr": "0xbfc", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_5"], "addr": "0xbff", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_6"], "addr": "0xc02", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_7"], "addr": "0xc05", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_8"], "addr": "0xc08", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_9"], "addr": "0xc0b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_10"], "addr": "0xc0e", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_eprxgrp_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_eprxgrp_11"], "addr": "0xc11", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_single_chan_err_12": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_chan_err_12"], "addr": "0xc12", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_chan_err_12"},
    "MISC_ecc_err_cnt_single_aligner": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_aligner"], "addr": "0xc13", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_aligner"},
    "MISC_ecc_err_cnt_single_err_top": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_err_top"], "addr": "0xc14", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_err_top"},
    "MISC_ecc_err_cnt_single_eprxgrp_top": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_eprxgrp_top"], "addr": "0xc15", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_eprxgrp_top"},
    "MISC_ecc_err_cnt_single_fast_ctrl_decoder": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_fast_ctrl_decoder"], "addr": "0xc16", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_fast_ctrl_decoder"},
    "MISC_ecc_err_cnt_single_formatter_buffer": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_formatter_buffer"], "addr": "0xc17", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_formatter_buffer"},
    "MISC_ecc_err_cnt_single_mux_fix_calib": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_mux_fix_calib"], "addr": "0xc18", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_mux_fix_calib"},
    "MISC_ecc_err_cnt_single_algorithm": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_algorithm"], "addr": "0xc19", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_algorithm"},
    "MISC_ecc_err_cnt_single_erx": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_erx"], "addr": "0xc1a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_erx"},
    "MISC_ecc_err_cnt_single_etx": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_etx"], "addr": "0xc1b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_etx"},
    "MISC_ecc_err_cnt_single_pll": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_pll"], "addr": "0xc1c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_pll"},
    "MISC_ecc_err_cnt_single_misc": {"i2cInfo": ["RO", "MISC_ERR_CNT_SINGLE", "rw_ecc_err_in_re_cnt_single_misc"], "addr": "0xc1d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_single_misc"},
    "MISC_ecc_err_cnt_double_chan_aligner_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_0"], "addr": "0xc1e", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_1"], "addr": "0xc21", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_2"], "addr": "0xc24", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_3"], "addr": "0xc27", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_4"], "addr": "0xc2a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_5"], "addr": "0xc2d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_6"], "addr": "0xc30", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_7"], "addr": "0xc33", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_8"], "addr": "0xc36", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_9"], "addr": "0xc39", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_10"], "addr": "0xc3c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_aligner_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_aligner_11"], "addr": "0xc3f", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_0"], "addr": "0xc1f", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_1"], "addr": "0xc22", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_2"], "addr": "0xc25", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_3"], "addr": "0xc28", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_4"], "addr": "0xc2b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_5"], "addr": "0xc2e", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_6"], "addr": "0xc31", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_7"], "addr": "0xc34", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_8"], "addr": "0xc37", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_9"], "addr": "0xc3a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_10"], "addr": "0xc3d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_11"], "addr": "0xc40", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_0"], "addr": "0xc20", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_1"], "addr": "0xc23", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_2"], "addr": "0xc26", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_3"], "addr": "0xc29", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_4"], "addr": "0xc2c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_5"], "addr": "0xc2f", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_6"], "addr": "0xc32", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_7"], "addr": "0xc35", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_8"], "addr": "0xc38", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_9"], "addr": "0xc3b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_10"], "addr": "0xc3e", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_eprxgrp_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_eprxgrp_11"], "addr": "0xc41", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_double_chan_err_12": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_chan_err_12"], "addr": "0xc42", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_chan_err_12"},
    "MISC_ecc_err_cnt_double_aligner": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_aligner"], "addr": "0xc43", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_aligner"},
    "MISC_ecc_err_cnt_double_err_top": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_err_top"], "addr": "0xc44", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_err_top"},
    "MISC_ecc_err_cnt_double_eprxgrp_top": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_eprxgrp_top"], "addr": "0xc45", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_eprxgrp_top"},
    "MISC_ecc_err_cnt_double_fast_ctrl_decoder": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_fast_ctrl_decoder"], "addr": "0xc46", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_fast_ctrl_decoder"},
    "MISC_ecc_err_cnt_double_formatter_buffer": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_formatter_buffer"], "addr": "0xc47", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_formatter_buffer"},
    "MISC_ecc_err_cnt_double_mux_fix_calib": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_mux_fix_calib"], "addr": "0xc48", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_mux_fix_calib"},
    "MISC_ecc_err_cnt_double_algorithm": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_algorithm"], "addr": "0xc49", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_algorithm"},
    "MISC_ecc_err_cnt_double_erx": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_erx"], "addr": "0xc4a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_erx"},
    "MISC_ecc_err_cnt_double_etx": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_etx"], "addr": "0xc4b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_etx"},
    "MISC_ecc_err_cnt_double_pll": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_pll"], "addr": "0xc4c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_pll"},
    "MISC_ecc_err_cnt_double_misc": {"i2cInfo": ["RO", "MISC_ERR_CNT_DOUBLE", "rw_ecc_err_in_re_cnt_double_misc"], "addr": "0xc4d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_double_misc"},
    "MISC_ecc_err_cnt_parity_chan_aligner_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_0"], "addr": "0xc4e", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_1"], "addr": "0xc51", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_2"], "addr": "0xc54", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_3"], "addr": "0xc57", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_4"], "addr": "0xc5a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_5"], "addr": "0xc5d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_6"], "addr": "0xc60", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_7"], "addr": "0xc63", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_8"], "addr": "0xc66", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_9"], "addr": "0xc69", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_10"], "addr": "0xc6c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_aligner_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_aligner_11"], "addr": "0xc6f", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_aligner_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_0"], "addr": "0xc4f", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_1"], "addr": "0xc52", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_2"], "addr": "0xc55", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_3"], "addr": "0xc58", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_4"], "addr": "0xc5b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_5"], "addr": "0xc5e", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_6"], "addr": "0xc61", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_7"], "addr": "0xc64", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_8"], "addr": "0xc67", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_9"], "addr": "0xc6a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_10"], "addr": "0xc6d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_11"], "addr": "0xc70", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_0": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_0"], "addr": "0xc50", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_1": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_1"], "addr": "0xc53", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_2": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_2"], "addr": "0xc56", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_3": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_3"], "addr": "0xc59", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_4": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_4"], "addr": "0xc5c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_5": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_5"], "addr": "0xc5f", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_6": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_6"], "addr": "0xc62", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_7": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_7"], "addr": "0xc65", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_8": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_8"], "addr": "0xc68", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_9": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_9"], "addr": "0xc6b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_10": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_10"], "addr": "0xc6e", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_eprxgrp_11": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_11"], "addr": "0xc71", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_eprxgrp_[N]"},
    "MISC_ecc_err_cnt_parity_chan_err_12": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_chan_err_12"], "addr": "0xc72", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_chan_err_12"},
    "MISC_ecc_err_cnt_parity_aligner": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_aligner"], "addr": "0xc73", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_aligner"},
    "MISC_ecc_err_cnt_parity_err_top": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_err_top"], "addr": "0xc74", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_err_top"},
    "MISC_ecc_err_cnt_parity_eprxgrp_top": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_eprxgrp_top"], "addr": "0xc75", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_eprxgrp_top"},
    "MISC_ecc_err_cnt_parity_fast_ctrl_decoder": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_fast_ctrl_decoder"], "addr": "0xc76", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_fast_ctrl_decoder"},
    "MISC_ecc_err_cnt_parity_formatter_buffer": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_formatter_buffer"], "addr": "0xc77", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_formatter_buffer"},
    "MISC_ecc_err_cnt_parity_mux_fix_calib": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_mux_fix_calib"], "addr": "0xc78", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_mux_fix_calib"},
    "MISC_ecc_err_cnt_parity_algorithm": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_algorithm"], "addr": "0xc79", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_algorithm"},
    "MISC_ecc_err_cnt_parity_erx": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_erx"], "addr": "0xc7a", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_erx"},
    "MISC_ecc_err_cnt_parity_etx": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_etx"], "addr": "0xc7b", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_etx"},
    "MISC_ecc_err_cnt_parity_pll": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_pll"], "addr": "0xc7c", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_pll"},
    "MISC_ecc_err_cnt_parity_misc": {"i2cInfo": ["RO", "MISC_ERR_CNT_PARITY", "rw_ecc_err_in_re_cnt_parity_misc"], "addr": "0xc7d", "size": 64, "default": 0, "bits": "x[63:0]", "docName": "MISC_ecc_err_cnt_parity_misc"},
    "CH_ERR_0_wren_mask": {"i2cInfo": ["WO", "CH_ERR_0INPUT_ALL", "config", "wren_mask"], "addr": "0x300", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_0_wren_err": {"i2cInfo": ["WO", "CH_ERR_0INPUT_ALL", "config", "wren_err"], "addr": "0x300", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_0_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_0INPUT_ALL", "config", "clr_on_read"], "addr": "0x300", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_1_wren_mask": {"i2cInfo": ["WO", "CH_ERR_1INPUT_ALL", "config", "wren_mask"], "addr": "0x304", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_1_wren_err": {"i2cInfo": ["WO", "CH_ERR_1INPUT_ALL", "config", "wren_err"], "addr": "0x304", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_1_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_1INPUT_ALL", "config", "clr_on_read"], "addr": "0x304", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_2_wren_mask": {"i2cInfo": ["WO", "CH_ERR_2INPUT_ALL", "config", "wren_mask"], "addr": "0x308", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_2_wren_err": {"i2cInfo": ["WO", "CH_ERR_2INPUT_ALL", "config", "wren_err"], "addr": "0x308", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_2_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_2INPUT_ALL", "config", "clr_on_read"], "addr": "0x308", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_3_wren_mask": {"i2cInfo": ["WO", "CH_ERR_3INPUT_ALL", "config", "wren_mask"], "addr": "0x30c", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_3_wren_err": {"i2cInfo": ["WO", "CH_ERR_3INPUT_ALL", "config", "wren_err"], "addr": "0x30c", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_3_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_3INPUT_ALL", "config", "clr_on_read"], "addr": "0x30c", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_4_wren_mask": {"i2cInfo": ["WO", "CH_ERR_4INPUT_ALL", "config", "wren_mask"], "addr": "0x310", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_4_wren_err": {"i2cInfo": ["WO", "CH_ERR_4INPUT_ALL", "config", "wren_err"], "addr": "0x310", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_4_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_4INPUT_ALL", "config", "clr_on_read"], "addr": "0x310", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_5_wren_mask": {"i2cInfo": ["WO", "CH_ERR_5INPUT_ALL", "config", "wren_mask"], "addr": "0x314", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_5_wren_err": {"i2cInfo": ["WO", "CH_ERR_5INPUT_ALL", "config", "wren_err"], "addr": "0x314", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_5_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_5INPUT_ALL", "config", "clr_on_read"], "addr": "0x314", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_6_wren_mask": {"i2cInfo": ["WO", "CH_ERR_6INPUT_ALL", "config", "wren_mask"], "addr": "0x318", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_6_wren_err": {"i2cInfo": ["WO", "CH_ERR_6INPUT_ALL", "config", "wren_err"], "addr": "0x318", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_6_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_6INPUT_ALL", "config", "clr_on_read"], "addr": "0x318", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_7_wren_mask": {"i2cInfo": ["WO", "CH_ERR_7INPUT_ALL", "config", "wren_mask"], "addr": "0x31c", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_7_wren_err": {"i2cInfo": ["WO", "CH_ERR_7INPUT_ALL", "config", "wren_err"], "addr": "0x31c", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_7_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_7INPUT_ALL", "config", "clr_on_read"], "addr": "0x31c", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_8_wren_mask": {"i2cInfo": ["WO", "CH_ERR_8INPUT_ALL", "config", "wren_mask"], "addr": "0x320", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_8_wren_err": {"i2cInfo": ["WO", "CH_ERR_8INPUT_ALL", "config", "wren_err"], "addr": "0x320", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_8_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_8INPUT_ALL", "config", "clr_on_read"], "addr": "0x320", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_9_wren_mask": {"i2cInfo": ["WO", "CH_ERR_9INPUT_ALL", "config", "wren_mask"], "addr": "0x324", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_9_wren_err": {"i2cInfo": ["WO", "CH_ERR_9INPUT_ALL", "config", "wren_err"], "addr": "0x324", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_9_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_9INPUT_ALL", "config", "clr_on_read"], "addr": "0x324", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_10_wren_mask": {"i2cInfo": ["WO", "CH_ERR_10INPUT_ALL", "config", "wren_mask"], "addr": "0x328", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_10_wren_err": {"i2cInfo": ["WO", "CH_ERR_10INPUT_ALL", "config", "wren_err"], "addr": "0x328", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_10_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_10INPUT_ALL", "config", "clr_on_read"], "addr": "0x328", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_11_wren_mask": {"i2cInfo": ["WO", "CH_ERR_11INPUT_ALL", "config", "wren_mask"], "addr": "0x32c", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_[N]_wren_mask"},
    "CH_ERR_11_wren_err": {"i2cInfo": ["WO", "CH_ERR_11INPUT_ALL", "config", "wren_err"], "addr": "0x32c", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_[N]_wren_err"},
    "CH_ERR_11_clr_on_read": {"i2cInfo": ["WO", "CH_ERR_11INPUT_ALL", "config", "clr_on_read"], "addr": "0x32c", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_[N]_clr_on_read"},
    "CH_ERR_12_misc_interrupts": {"i2cInfo": ["WO", "CH_ERR_12_ALL", "config", "misc_interrupts"], "addr": "0x330", "size": 2, "default": 0, "bits": "x[7:6]", "docName": "CH_ERR_12_misc_interrupts"},
    "CH_ERR_12_pll_not_locked": {"i2cInfo": ["WO", "CH_ERR_12_ALL", "config", "pll_not_locked"], "addr": "0x330", "size": 1, "default": 0, "bits": "x[5]", "docName": "CH_ERR_12_pll_not_locked"},
    "CH_ERR_12_dll_not_locked": {"i2cInfo": ["WO", "CH_ERR_12_ALL", "config", "dll_not_locked"], "addr": "0x330", "size": 1, "default": 0, "bits": "x[4]", "docName": "CH_ERR_12_dll_not_locked"},
    "CH_ERR_12_chns_not_locked": {"i2cInfo": ["WO", "CH_ERR_12_ALL", "config", "chns_not_locked"], "addr": "0x330", "size": 1, "default": 0, "bits": "x[3]", "docName": "CH_ERR_12_chns_not_locked"},
    "CH_ERR_12_buffer_wr_ptr_overflow_err": {"i2cInfo": ["WO", "CH_ERR_12_ALL", "config", "buffer_wr_ptr_overflow_err"], "addr": "0x330", "size": 1, "default": 0, "bits": "x[2]", "docName": "CH_ERR_12_buffer_wr_ptr_overflow_err"},
    "CH_ERR_12_fc_error_count_ne_zero": {"i2cInfo": ["WO", "CH_ERR_12_ALL", "config", "fc_error_count_ne_zero"], "addr": "0x330", "size": 1, "default": 0, "bits": "x[1]", "docName": "CH_ERR_12_fc_error_count_ne_zero"},
    "CH_ERR_12_command_rx_inverted": {"i2cInfo": ["WO", "CH_ERR_12_ALL", "config", "command_rx_inverted"], "addr": "0x330", "size": 1, "default": 0, "bits": "x[0]", "docName": "CH_ERR_12_command_rx_inverted"}
}
