

================================================================
== Vitis HLS Report for 'pe_Pipeline_VITIS_LOOP_76_173'
================================================================
* Date:           Thu Sep 11 18:20:12 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      130|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      255|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      255|      273|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U169  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_368_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln78_1_fu_414_p2  |         +|   0|  0|  10|           3|           3|
    |add_ln78_2_fu_420_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln78_3_fu_436_p2  |         +|   0|  0|  10|           3|           3|
    |add_ln78_fu_386_p2    |         +|   0|  0|  27|          20|          20|
    |icmp_ln76_fu_362_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 130|         106|          77|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |i_fu_98                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln78_1_reg_535                |   3|   0|    3|          0|
    |add_ln78_3_reg_545                |   3|   0|    3|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_98                           |  31|   0|   31|          0|
    |i_op_assign_1_reg_549             |  32|   0|   32|          0|
    |lshr_ln78_3_reg_540               |  13|   0|   13|          0|
    |mul_i_i1_reg_554                  |  32|   0|   32|          0|
    |add_ln78_3_reg_545                |  64|  32|    3|          0|
    |lshr_ln78_3_reg_540               |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 255|  64|  143|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|grp_fu_1241_p_din0    |  out|   32|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|grp_fu_1241_p_din1    |  out|   32|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|grp_fu_1241_p_dout0   |   in|   32|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|grp_fu_1241_p_ce      |  out|    1|  ap_ctrl_hs|  pe_Pipeline_VITIS_LOOP_76_173|  return value|
|len_1                 |   in|   32|     ap_none|                          len_1|        scalar|
|out_buf_7_address0    |  out|   13|   ap_memory|                      out_buf_7|         array|
|out_buf_7_ce0         |  out|    1|   ap_memory|                      out_buf_7|         array|
|out_buf_7_we0         |  out|    1|   ap_memory|                      out_buf_7|         array|
|out_buf_7_d0          |  out|   32|   ap_memory|                      out_buf_7|         array|
|out_buf_6_address0    |  out|   13|   ap_memory|                      out_buf_6|         array|
|out_buf_6_ce0         |  out|    1|   ap_memory|                      out_buf_6|         array|
|out_buf_6_we0         |  out|    1|   ap_memory|                      out_buf_6|         array|
|out_buf_6_d0          |  out|   32|   ap_memory|                      out_buf_6|         array|
|out_buf_5_address0    |  out|   13|   ap_memory|                      out_buf_5|         array|
|out_buf_5_ce0         |  out|    1|   ap_memory|                      out_buf_5|         array|
|out_buf_5_we0         |  out|    1|   ap_memory|                      out_buf_5|         array|
|out_buf_5_d0          |  out|   32|   ap_memory|                      out_buf_5|         array|
|out_buf_4_address0    |  out|   13|   ap_memory|                      out_buf_4|         array|
|out_buf_4_ce0         |  out|    1|   ap_memory|                      out_buf_4|         array|
|out_buf_4_we0         |  out|    1|   ap_memory|                      out_buf_4|         array|
|out_buf_4_d0          |  out|   32|   ap_memory|                      out_buf_4|         array|
|out_buf_3_address0    |  out|   13|   ap_memory|                      out_buf_3|         array|
|out_buf_3_ce0         |  out|    1|   ap_memory|                      out_buf_3|         array|
|out_buf_3_we0         |  out|    1|   ap_memory|                      out_buf_3|         array|
|out_buf_3_d0          |  out|   32|   ap_memory|                      out_buf_3|         array|
|out_buf_2_address0    |  out|   13|   ap_memory|                      out_buf_2|         array|
|out_buf_2_ce0         |  out|    1|   ap_memory|                      out_buf_2|         array|
|out_buf_2_we0         |  out|    1|   ap_memory|                      out_buf_2|         array|
|out_buf_2_d0          |  out|   32|   ap_memory|                      out_buf_2|         array|
|out_buf_1_address0    |  out|   13|   ap_memory|                      out_buf_1|         array|
|out_buf_1_ce0         |  out|    1|   ap_memory|                      out_buf_1|         array|
|out_buf_1_we0         |  out|    1|   ap_memory|                      out_buf_1|         array|
|out_buf_1_d0          |  out|   32|   ap_memory|                      out_buf_1|         array|
|out_buf_0_address0    |  out|   13|   ap_memory|                      out_buf_0|         array|
|out_buf_0_ce0         |  out|    1|   ap_memory|                      out_buf_0|         array|
|out_buf_0_we0         |  out|    1|   ap_memory|                      out_buf_0|         array|
|out_buf_0_d0          |  out|   32|   ap_memory|                      out_buf_0|         array|
|add_ln97              |   in|   20|     ap_none|                       add_ln97|        scalar|
|dense_buf_0_address0  |  out|   17|   ap_memory|                    dense_buf_0|         array|
|dense_buf_0_ce0       |  out|    1|   ap_memory|                    dense_buf_0|         array|
|dense_buf_0_q0        |   in|   32|   ap_memory|                    dense_buf_0|         array|
|dense_buf_1_address0  |  out|   17|   ap_memory|                    dense_buf_1|         array|
|dense_buf_1_ce0       |  out|    1|   ap_memory|                    dense_buf_1|         array|
|dense_buf_1_q0        |   in|   32|   ap_memory|                    dense_buf_1|         array|
|dense_buf_2_address0  |  out|   17|   ap_memory|                    dense_buf_2|         array|
|dense_buf_2_ce0       |  out|    1|   ap_memory|                    dense_buf_2|         array|
|dense_buf_2_q0        |   in|   32|   ap_memory|                    dense_buf_2|         array|
|dense_buf_3_address0  |  out|   17|   ap_memory|                    dense_buf_3|         array|
|dense_buf_3_ce0       |  out|    1|   ap_memory|                    dense_buf_3|         array|
|dense_buf_3_q0        |   in|   32|   ap_memory|                    dense_buf_3|         array|
|dense_buf_4_address0  |  out|   17|   ap_memory|                    dense_buf_4|         array|
|dense_buf_4_ce0       |  out|    1|   ap_memory|                    dense_buf_4|         array|
|dense_buf_4_q0        |   in|   32|   ap_memory|                    dense_buf_4|         array|
|dense_buf_5_address0  |  out|   17|   ap_memory|                    dense_buf_5|         array|
|dense_buf_5_ce0       |  out|    1|   ap_memory|                    dense_buf_5|         array|
|dense_buf_5_q0        |   in|   32|   ap_memory|                    dense_buf_5|         array|
|dense_buf_6_address0  |  out|   17|   ap_memory|                    dense_buf_6|         array|
|dense_buf_6_ce0       |  out|    1|   ap_memory|                    dense_buf_6|         array|
|dense_buf_6_q0        |   in|   32|   ap_memory|                    dense_buf_6|         array|
|dense_buf_7_address0  |  out|   17|   ap_memory|                    dense_buf_7|         array|
|dense_buf_7_ce0       |  out|    1|   ap_memory|                    dense_buf_7|         array|
|dense_buf_7_q0        |   in|   32|   ap_memory|                    dense_buf_7|         array|
|add_ln78_8            |   in|    3|     ap_none|                     add_ln78_8|        scalar|
|conv_i_i              |   in|   32|     ap_none|                       conv_i_i|        scalar|
|add_ln97_1            |   in|   16|     ap_none|                     add_ln97_1|        scalar|
|add_ln78_9            |   in|    3|     ap_none|                     add_ln78_9|        scalar|
+----------------------+-----+-----+------------+-------------------------------+--------------+

