Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : shiftextend
Version: J-2014.09-SP4
Date   : Fri Mar 11 00:01:25 2016
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.04
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 67
  Buf/Inv Cell Count:               6
  Buf Cell Count:                   1
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        35
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       80.563648
  Noncombinational Area:   162.652161
  Buf/Inv Area:              8.895040
  Total Buffer Area:             2.54
  Total Inverter Area:           6.35
  Macro/Black Box Area:      0.000000
  Net Area:                 46.421697
  -----------------------------------
  Cell Area:               243.215809
  Design Area:             289.637506


  Design Rules
  -----------------------------------
  Total Number of Nets:           102
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  0.10
  Mapping Optimization:                0.66
  -----------------------------------------
  Overall Compile Time:                6.28
  Overall Compile Wall Clock Time:     8.66

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
