{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683264610258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683264610258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 17:30:09 2023 " "Processing started: Fri May 05 17:30:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683264610258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264610258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264610258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683264610756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683264610756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bdf_type " "Found design unit 1: top-bdf_type" {  } { { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617692 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behaviour " "Found design unit 1: Max-behaviour" {  } { { "MAX.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/MAX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617696 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "MAX.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/MAX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ALU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617700 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/sys_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/sys_clock/synthesis/sys_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clock-rtl " "Found design unit 1: sys_clock-rtl" {  } { { "clock/sys_clock/synthesis/sys_clock.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617703 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clock " "Found entity 1: sys_clock" {  } { { "clock/sys_clock/synthesis/sys_clock.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/submodules/verbosity_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verbosity_pkg (SystemVerilog) (sys_clock) " "Found design unit 1: verbosity_pkg (SystemVerilog) (sys_clock)" {  } { { "clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_clock_source " "Found entity 1: altera_avalon_clock_source" {  } { { "clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile_tb-sim " "Found design unit 1: regfile_tb-sim" {  } { { "RegFile_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/RegFile_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617713 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "RegFile_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/RegFile_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behaviour " "Found design unit 1: regfile-behaviour" {  } { { "RegFile.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/RegFile.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617717 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RegFile.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/RegFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoptypes.vhd 0 0 " "Found 0 design units, including 0 entities, in source file recoptypes.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOP-structure " "Found design unit 1: ReCOP-structure" {  } { { "ReCOP.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ReCOP.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617723 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOP " "Found entity 1: ReCOP" {  } { { "ReCOP.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ReCOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_TB-behavior " "Found design unit 1: PC_TB-behavior" {  } { { "PC_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/PC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617727 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_TB " "Found entity 1: PC_TB" {  } { { "PC_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/PC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behaviour " "Found design unit 1: PC-behaviour" {  } { { "PC.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/PC.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617730 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdec.vhd 0 0 " "Found 0 design units, including 0 entities, in source file opdec.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_tb-sim " "Found design unit 1: memory_interface_tb-sim" {  } { { "memory_interface_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617740 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_tb " "Found entity 1: memory_interface_tb" {  } { { "memory_interface_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-behaviour " "Found design unit 1: memory_interface-behaviour" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617744 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behaviour " "Found design unit 1: IR-behaviour" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/IR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617748 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-structure " "Found design unit 1: DataPath-structure" {  } { { "Datapath.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/Datapath.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617751 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "Datapath.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_tb-sim " "Found design unit 1: ControlUnit_tb-sim" {  } { { "ControlUnit_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617755 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "ControlUnit_tb.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behaviour " "Found design unit 1: ControlUnit-behaviour" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617758 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block/memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block/memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617762 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zRegister-behaviour " "Found design unit 1: zRegister-behaviour" {  } { { "zRegister.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/zRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617765 ""} { "Info" "ISGN_ENTITY_NAME" "1 zRegister " "Found entity 1: zRegister" {  } { { "zRegister.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/zRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683264617873 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset top.vhd(185) " "VHDL Signal Declaration warning at top.vhd(185): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 185 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683264617874 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sip_hold top.vhd(186) " "VHDL Signal Declaration warning at top.vhd(186): used explicit default value for signal \"sip_hold\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 186 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683264617874 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "er_temp top.vhd(187) " "VHDL Signal Declaration warning at top.vhd(187): used explicit default value for signal \"er_temp\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 187 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683264617874 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_hp_low top.vhd(188) " "VHDL Signal Declaration warning at top.vhd(188): used explicit default value for signal \"mem_hp_low\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 188 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683264617874 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:b2v_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:b2v_inst\"" {  } { { "top.vhd" "b2v_inst" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in_control ControlUnit.vhd(13) " "VHDL Signal Declaration warning at ControlUnit.vhd(13): used implicit default value for signal \"data_in_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_b ControlUnit.vhd(16) " "VHDL Signal Declaration warning at ControlUnit.vhd(16): used implicit default value for signal \"wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cu_selx ControlUnit.vhd(20) " "VHDL Signal Declaration warning at ControlUnit.vhd(20): used implicit default value for signal \"cu_selx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cu_selz ControlUnit.vhd(21) " "VHDL Signal Declaration warning at ControlUnit.vhd(21): used implicit default value for signal \"cu_selz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z_control ControlUnit.vhd(22) " "VHDL Signal Declaration warning at ControlUnit.vhd(22): used implicit default value for signal \"z_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selz_control ControlUnit.vhd(23) " "VHDL Signal Declaration warning at ControlUnit.vhd(23): used implicit default value for signal \"selz_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selx_control ControlUnit.vhd(24) " "VHDL Signal Declaration warning at ControlUnit.vhd(24): used implicit default value for signal \"selx_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_Opcode ControlUnit.vhd(26) " "VHDL Signal Declaration warning at ControlUnit.vhd(26): used implicit default value for signal \"ALU_Opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CarryIn ControlUnit.vhd(27) " "VHDL Signal Declaration warning at ControlUnit.vhd(27): used implicit default value for signal \"CarryIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state ControlUnit.vhd(38) " "Verilog HDL or VHDL warning at ControlUnit.vhd(38): object \"next_state\" assigned a value but never read" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state_op ControlUnit.vhd(83) " "VHDL Process Statement warning at ControlUnit.vhd(83): inferring latch(es) for signal or variable \"next_state_op\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_mux_select ControlUnit.vhd(83) " "VHDL Process Statement warning at ControlUnit.vhd(83): inferring latch(es) for signal or variable \"pc_mux_select\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_select\[0\] ControlUnit.vhd(83) " "Inferred latch for \"pc_mux_select\[0\]\" at ControlUnit.vhd(83)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_select\[1\] ControlUnit.vhd(83) " "Inferred latch for \"pc_mux_select\[1\]\" at ControlUnit.vhd(83)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617877 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.R_HOLD ControlUnit.vhd(83) " "Inferred latch for \"next_state_op.R_HOLD\" at ControlUnit.vhd(83)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617878 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.R ControlUnit.vhd(83) " "Inferred latch for \"next_state_op.R\" at ControlUnit.vhd(83)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617878 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T2 ControlUnit.vhd(83) " "Inferred latch for \"next_state_op.T2\" at ControlUnit.vhd(83)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617878 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T1 ControlUnit.vhd(83) " "Inferred latch for \"next_state_op.T1\" at ControlUnit.vhd(83)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617878 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T0 ControlUnit.vhd(83) " "Inferred latch for \"next_state_op.T0\" at ControlUnit.vhd(83)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617878 "|GRP-ReCOP|ControlUnit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:b2v_inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:b2v_inst2\"" {  } { { "top.vhd" "b2v_inst2" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:b2v_inst3 " "Elaborating entity \"IR\" for hierarchy \"IR:b2v_inst3\"" {  } { { "top.vhd" "b2v_inst3" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:b2v_inst4 " "Elaborating entity \"regfile\" for hierarchy \"regfile:b2v_inst4\"" {  } { { "top.vhd" "b2v_inst4" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface memory_interface:b2v_inst5 " "Elaborating entity \"memory_interface\" for hierarchy \"memory_interface:b2v_inst5\"" {  } { { "top.vhd" "b2v_inst5" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617887 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[0\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[0\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[1\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[1\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[2\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[2\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[3\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[3\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[4\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[4\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[5\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[5\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[6\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[6\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[7\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[7\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[8\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[8\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[9\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[9\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[10\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[10\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[11\] memory_interface.vhd(56) " "Inferred latch for \"address_b_temp\[11\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[0\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[0\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[1\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[1\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[2\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[2\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[3\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[3\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[4\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[4\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[5\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[5\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[6\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[6\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[7\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[7\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[8\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[8\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[9\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[9\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[10\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[10\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[11\] memory_interface.vhd(55) " "Inferred latch for \"address_a_temp\[11\]\" at memory_interface.vhd(55)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[0\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[0\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617888 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[1\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[1\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[2\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[2\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[3\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[3\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[4\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[4\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[5\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[5\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[6\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[6\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[7\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[7\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[8\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[8\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[9\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[9\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[10\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[10\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[11\] memory_interface.vhd(50) " "Inferred latch for \"temp_address\[11\]\" at memory_interface.vhd(50)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617889 "|GRP-ReCOP|memory_interface:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_interface:b2v_inst5\|memory_block:memory_test " "Elaborating entity \"memory_block\" for hierarchy \"memory_interface:b2v_inst5\|memory_block:memory_test\"" {  } { { "memory_interface.vhd" "memory_test" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\"" {  } { { "memory_block/memory_block.vhd" "altsyncram_component" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\"" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264617955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file testing.mif " "Parameter \"init_file\" = \"testing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683264617955 ""}  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683264617955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3224 " "Found entity 1: altsyncram_3224" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683264617998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264617998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3224 memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated " "Elaborating entity \"altsyncram_3224\" for hierarchy \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264618000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clock sys_clock:b2v_inst6 " "Elaborating entity \"sys_clock\" for hierarchy \"sys_clock:b2v_inst6\"" {  } { { "top.vhd" "b2v_inst6" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264618023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_clock_source sys_clock:b2v_inst6\|altera_avalon_clock_source:clock_source_0 " "Elaborating entity \"altera_avalon_clock_source\" for hierarchy \"sys_clock:b2v_inst6\|altera_avalon_clock_source:clock_source_0\"" {  } { { "clock/sys_clock/synthesis/sys_clock.vhd" "clock_source_0" { Text "C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264618025 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk altera_avalon_clock_source.sv(24) " "Output port \"clk\" at altera_avalon_clock_source.sv(24) has no driver" {  } { { "clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683264618026 "|GRP-ReCOP|sys_clock:inst6|altera_avalon_clock_source:clock_source_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst7\"" {  } { { "top.vhd" "b2v_inst7" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264618027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zRegister zRegister:b2v_inst8 " "Elaborating entity \"zRegister\" for hierarchy \"zRegister:b2v_inst8\"" {  } { { "top.vhd" "b2v_inst8" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264618029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max Max:b2v_inst9 " "Elaborating entity \"Max\" for hierarchy \"Max:b2v_inst9\"" {  } { { "top.vhd" "b2v_inst9" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683264618031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[5\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[5\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[4\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[4\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[3\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[3\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[2\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[2\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[1\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[1\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[0\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[0\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[7\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[7\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[8\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[8\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[9\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[9\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[10\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[10\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[11\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[11\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[0\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[0\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[1\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[1\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[2\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[2\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[3\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[3\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[4\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[4\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[5\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[5\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[6\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[6\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[7\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[7\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[8\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[8\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[9\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[9\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[10\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[10\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|address_a_temp\[11\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_a_temp\[11\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_interface:b2v_inst5\|address_b_temp\[6\] " "LATCH primitive \"memory_interface:b2v_inst5\|address_b_temp\[6\]\" is permanently disabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683264618109 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[0\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[1\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[2\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[3\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[4\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[5\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[6\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[7\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[8\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[9\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[10\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[11\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[12\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[13\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[14\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[15\] " "Synthesized away node \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_3224:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3224.tdf" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/epik990/Documents/v2/ReCOP/top.vhd" 263 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683264618122 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683264618122 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683264618122 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1683264618378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683264618500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 05 17:30:18 2023 " "Processing ended: Fri May 05 17:30:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683264618500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683264618500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683264618500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683264618500 ""}
