----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :179
-----Sub :
               Total_Num :69
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|Module Name                                       |Type     |Count    |Number   |Location/Inst Name                                                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|hdmi_ddr_ov5640_top                               |Add      |25       |1        |../source/rtl/hdmi_ddr_ov5640_top.v:1491                                                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|hdmi_ddr_ov5640_top                               |Add      |14       |1        |../source/rtl/hdmi_ddr_ov5640_top.v:688                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|AUTO_MODE.ipml_hsst_lane_powerup                  |Add      |13       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v:211                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Add      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:187                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:190                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N88_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N91_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE2_ENABLE.rxlane_fsm2                        |Add      |13       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:321                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE2_ENABLE.rxlane_fsm2                        |Add      |8        |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:333                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE2_ENABLE.rxlane_fsm2                        |Add      |15       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:352                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE2_ENABLE.rxlane_fsm2                        |Add      |11       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:364                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE2_ENABLE.rxlane_fsm2                        |Add      |16       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:381                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE2_ENABLE.rxlane_fsm2                        |Add      |6        |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:396                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE3_ENABLE.rxlane_fsm3                        |Add      |13       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:321                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE3_ENABLE.rxlane_fsm3                        |Add      |8        |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:333                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE3_ENABLE.rxlane_fsm3                        |Add      |15       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:352                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE3_ENABLE.rxlane_fsm3                        |Add      |11       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:364                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|RXLANE3_ENABLE.rxlane_fsm3                        |Add      |16       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v:381                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|SYNC_RXLANE[2].cdr_align_deb                      |Add      |12       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v:57                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|SYNC_RXLANE[2].sigdet_deb                         |Add      |12       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v:57                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|SYNC_RXLANE[3].cdr_align_deb                      |Add      |12       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v:57                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|SYNC_RXLANE[3].sigdet_deb                         |Add      |12       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v:57                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                  |Add      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:122                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[1].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[2].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[3].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[4].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[5].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[6].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[7].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[0].twra2act_timing                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:122                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[0].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[1].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[2].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[3].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[4].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[5].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[6].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[7].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N31_8                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TXLANE2_ENABLE.txlane_rst_fsm2                    |Add      |14       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v:234                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TXLANE2_ENABLE.txlane_rst_fsm2                    |Add      |8        |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v:255                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TXLANE2_ENABLE.txlane_rst_fsm2                    |Add      |8        |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v:270                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|TXLANE2_ENABLE.txlane_rst_fsm2                    |Add      |8        |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v:292                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |10       |1        |../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |13       |1        |../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |14       |2        |../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |15       |1        |../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |10       |1        |../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96                                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |14       |4        |../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96                                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |10       |1        |frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N283_5                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |10       |1        |frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N319_5                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |14       |1        |u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/N338_6                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |14       |1        |u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/N338_7                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |14       |1        |u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/N338_8                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |14       |1        |video_packet_rec_m0/fifo_2048_32i_16o_m0/U_ipml_fifo_fifo_2048_32i_16o/U_ipml_fifo_ctrl/N343_6                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |12       |1        |video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|color_bar_m0                                      |Add      |12       |1        |../source/frame_hdmi/color_bar.v:183                                                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|color_bar_m0                                      |Sub      |12       |1        |../source/frame_hdmi/color_bar.v:191                                                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|color_bar_m0                                      |Add      |11       |1        |../source/frame_hdmi/color_bar.v:204                                                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|coms1_reg_config                                  |Add      |12       |1        |../source/rtl/reg_config.v:58                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|coms1_reg_config                                  |Add      |9        |1        |../source/rtl/reg_config.v:91                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|coms2_reg_config                                  |Add      |9        |1        |../source/rtl/reg_config.v:91                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Sub      |5        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |16       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |16       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_pll_lock_debounce                          |Add      |19       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_reset_ctrl                                 |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_slice_top                                  |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_wrlvl                                      |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Sub      |7        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Sub      |8        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |6        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:448                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |9        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |10       |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |10       |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[0].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[1].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[2].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[3].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|frame_fifo_read_m0                                |Add      |9        |1        |../source/frame_ddr3/frame_fifo_read.v:143                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|frame_fifo_read_m0                                |Add      |21       |1        |../source/frame_ddr3/frame_fifo_read.v:171                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|frame_fifo_read_m0                                |Add      |21       |1        |../source/frame_ddr3/frame_fifo_read.v:173                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|frame_fifo_write_m0                               |Add      |21       |1        |../source/frame_ddr3/frame_fifo_write.v:156                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|frame_fifo_write_m0                               |Add      |21       |1        |../source/frame_ddr3/frame_fifo_write.v:158                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |5        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:552                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:559                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:575                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_cfg_apb                                      |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp:1182                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_cfg_apb                                      |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr3_mc_al_6                                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_bm                                       |Add      |13       |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_sm                                       |Add      |8        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_6                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                      |Add      |7        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                      |Add      |7        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:549                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_mrs                                          |Sub      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp:456                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_mrs                                          |Add      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/N255_7                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_timing_rd_pass                               |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N110_8                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                       |Add      |9        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:441                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                       |Add      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N59_1                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                       |Add      |26       |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mem_read_arbi_m0                                  |Add      |16       |1        |../source/frame_ddr3/mem_read_arbi.v:89                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|mem_write_arbi_m0                                 |Add      |16       |1        |../source/frame_ddr3/mem_write_arbi.v:97                                                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ms7200_ctl                                        |Add      |9        |1        |../source/rtl/ms7200_ctl.v:487                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ms7200_ctl                                        |Add      |9        |1        |../source/rtl/ms7200_ctl.v:629                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ms7210_ctl                                        |Add      |22       |1        |../source/rtl/ms7210_ctl.v:225                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|ms7210_ctl                                        |Add      |6        |1        |../source/rtl/ms7210_ctl.v:291                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|pll0_lock_deb                                     |Add      |12       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v:57                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|pll0_lock_wtchdg                                  |Add      |10       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v:48                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|pll0_lock_wtchdg                                  |Add      |10       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v:64                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|pll_rst_fsm_0                                     |Add      |14       |1        |../ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v:105                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                               |Add      |19       |1        |../source/rtl/power_on_delay.v:48                                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                               |Add      |16       |1        |../source/rtl/power_on_delay.v:62                                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|rdcal                                             |Add      |18       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_act_pass                                   |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_gen_xy_m0                                  |Add      |12       |1        |../source/frame_hdmi/timing_gen_xy.v:52                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_gen_xy_m0                                  |Add      |12       |1        |../source/frame_hdmi/timing_gen_xy.v:63                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N88_8                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N91_8                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                   |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:120                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                   |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_12                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                   |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_13                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_wr_pass                                    |Add      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:166                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|timing_wr_pass                                    |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N110_8                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u1                                                |Add      |6        |2        |../source/rtl/i2c_com.v:62                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_aq_axi_master                                   |Add      |32       |1        |../source/frame_ddr3/aq_axi_master_256.v:120                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_aq_axi_master                                   |Sub      |21       |1        |../source/frame_ddr3/aq_axi_master_256.v:180                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_aq_axi_master                                   |Sub      |8        |1        |../source/frame_ddr3/aq_axi_master_256.v:205                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_aq_axi_master                                   |Add      |21       |1        |../source/frame_ddr3/aq_axi_master_256.v:216                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_aq_axi_master                                   |Sub      |21       |1        |../source/frame_ddr3/aq_axi_master_256.v:298                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_aq_axi_master                                   |Add      |21       |1        |../source/frame_ddr3/aq_axi_master_256.v:320                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_aq_axi_master                                   |Sub      |8        |1        |../source/frame_ddr3/aq_axi_master_256.v:323                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:842                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:844                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:849                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Sub      |7        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/N32_2                                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |3        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/N32_3                                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/N6_2                                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |6        |3        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |7        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |6        |3        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |7        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Sub      |7        |2        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Sub      |7        |2        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_scale_eth_1                               |Add      |32       |1        |../source/video_scale_down.v:48                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_scale_eth_1                               |Add      |32       |1        |../source/video_scale_down.v:49                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_scale_eth_1                               |Add      |16       |1        |../source/video_scale_down.v:61                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_scale_eth_1                               |Add      |16       |1        |../source/video_scale_down.v:65                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_scale_eth_1                               |Add      |33       |1        |../source/video_scale_down.v:84                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_scale_eth_1                               |Add      |33       |1        |../source/video_scale_down.v:91                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_arp_tx                          |Add      |6        |1        |../source/eth_video/video_trans_eth_arp_tx.v:230                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_rx                          |Sub      |13       |1        |../source/eth_video/video_trans_eth_udp_rx.v:222                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_rx                          |Add      |16       |1        |../source/eth_video/video_trans_eth_udp_rx.v:231                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_rx                          |Sub      |16       |1        |../source/eth_video/video_trans_eth_udp_rx.v:239                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |16       |1        |../source/eth_video/video_trans_eth_udp_tx.v:228                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |3        |1        |../source/eth_video/video_trans_eth_udp_tx.v:259                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |17       |3        |../source/eth_video/video_trans_eth_udp_tx.v:259                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |18       |1        |../source/eth_video/video_trans_eth_udp_tx.v:259                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |20       |1        |../source/eth_video/video_trans_eth_udp_tx.v:259                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |16       |1        |../source/eth_video/video_trans_eth_udp_tx.v:327                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |17       |1        |../source/eth_video/video_trans_eth_udp_tx.v:332                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|u_video_trans_eth_udp_tx                          |Add      |21       |1        |u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N917_5                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|upcal                                             |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp:634                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|video_packet_rec_m0                               |Add      |16       |1        |../source/spf/video_packet_rec.v:21                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|video_packet_rec_m0                               |Add      |16       |1        |../source/spf/video_packet_rec.v:88                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|video_packet_rec_m0                               |Add      |16       |1        |../source/spf/video_packet_rec.v:98                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|
|video_packet_send_m0                              |Add      |16       |1        |../source/spf/video_packet_send.v:86                                                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------|

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

