LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
library STD;
use STD.textio.all;  

-- entity declaration for your testbench.Dont declare any ports here
ENTITY my_counter IS 
		PORT ( 	
			EN : in std_logic; 
			clk : in std_logic;
			clear : in std_logic;
			count : out STD_LOGIC_VECTOR(15 DOWNTO 0)
				);
END my_counter;

ARCHITECTURE behavior OF my_counter IS

	COMPONENT my_TFF
		PORT ( 	
			T : in std_logic; 
			clk : in std_logic;
			clear_in : in std_logic;
			Q : out std_logic
				);
	END COMPONENT;
	
	--Intermediate signals. You may or may not want to use them
	signal q_out : STD_LOGIC_VECTOR(15 DOWNTO 0);
	signal temp_T : STD_LOGIC_VECTOR(15 DOWNTO 0);
BEGIN
	

  
END;
