Running in Lattice mode

Starting:    G:\lattice\radiant\synpbase\bin64\mbin\synbatch.exe
Install:     G:\lattice\radiant\synpbase
Hostname:    LAPTOP-IDFM759S
Date:        Thu Feb 10 19:02:34 2022
Version:     M-2017.03LR-SP1-1

Arguments:   -product synplify_pro -batch DDS_simple_DDS_simple_synplify.tcl
ProductType: synplify_pro




"force_gsr" is unrecognized option for current device
log file: "C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srr"
Running: DDS_simple in foreground

Running proj_1|DDS_simple

Running: compile (Compile) on proj_1|DDS_simple
# Thu Feb 10 19:02:34 2022

Running: compile_flow (Compile Process) on proj_1|DDS_simple
# Thu Feb 10 19:02:34 2022

Running: compiler (Compile Input) on proj_1|DDS_simple
# Thu Feb 10 19:02:34 2022
Copied C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synwork\DDS_simple_DDS_simple_comp.srs to C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srs

compiler completed
# Thu Feb 10 19:02:40 2022

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|DDS_simple
# Thu Feb 10 19:02:40 2022

multi_srs_gen completed
# Thu Feb 10 19:02:40 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synwork\DDS_simple_DDS_simple_mult.srs to C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srs
Copied C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srr to C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srf
Complete: Compile Process on proj_1|DDS_simple

Running: premap (Pre-mapping) on proj_1|DDS_simple
# Thu Feb 10 19:02:40 2022

premap completed with warnings
# Thu Feb 10 19:02:41 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|DDS_simple

Running: map (Map) on proj_1|DDS_simple
# Thu Feb 10 19:02:41 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|DDS_simple
# Thu Feb 10 19:02:41 2022
Copied C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synwork\DDS_simple_DDS_simple_m.srm to C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srm

fpga_mapper completed with warnings
# Thu Feb 10 19:02:54 2022

Return Code: 1
Run Time:00h:00m:13s
Complete: Map on proj_1|DDS_simple
Copied C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srr to C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srf
Complete: Logic Synthesis on proj_1|DDS_simple
TCL script complete: "DDS_simple_DDS_simple_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\proj_1.prj
batch mode default:no
