|mips
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
CLOCK_50 => count[20].CLK
CLOCK_50 => count[21].CLK
CLOCK_50 => count[22].CLK
CLOCK_50 => count[23].CLK
CLOCK_50 => count[24].CLK
CLOCK_50 => count[25].CLK
CLOCK_50 => count[26].CLK
CLOCK_50 => count[27].CLK
CLOCK_50 => count[28].CLK
CLOCK_50 => count[29].CLK
CLOCK_50 => count[30].CLK
CLOCK_50 => count[31].CLK
KEY[0] => rst.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDG[0] <= fsm[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= fsm[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= fsm[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= fsm[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= halted.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= tic_toc.DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= rdy.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= displayDecoder:hex0.saida
HEX0[5] <= displayDecoder:hex0.saida
HEX0[4] <= displayDecoder:hex0.saida
HEX0[3] <= displayDecoder:hex0.saida
HEX0[2] <= displayDecoder:hex0.saida
HEX0[1] <= displayDecoder:hex0.saida
HEX0[0] <= displayDecoder:hex0.saida
HEX1[6] <= displayDecoder:hex1.saida
HEX1[5] <= displayDecoder:hex1.saida
HEX1[4] <= displayDecoder:hex1.saida
HEX1[3] <= displayDecoder:hex1.saida
HEX1[2] <= displayDecoder:hex1.saida
HEX1[1] <= displayDecoder:hex1.saida
HEX1[0] <= displayDecoder:hex1.saida
HEX2[6] <= displayDecoder:hex2.saida
HEX2[5] <= displayDecoder:hex2.saida
HEX2[4] <= displayDecoder:hex2.saida
HEX2[3] <= displayDecoder:hex2.saida
HEX2[2] <= displayDecoder:hex2.saida
HEX2[1] <= displayDecoder:hex2.saida
HEX2[0] <= displayDecoder:hex2.saida
HEX3[6] <= displayDecoder:hex3.saida
HEX3[5] <= displayDecoder:hex3.saida
HEX3[4] <= displayDecoder:hex3.saida
HEX3[3] <= displayDecoder:hex3.saida
HEX3[2] <= displayDecoder:hex3.saida
HEX3[1] <= displayDecoder:hex3.saida
HEX3[0] <= displayDecoder:hex3.saida
HEX4[6] <= displayDecoder:hex4.saida
HEX4[5] <= displayDecoder:hex4.saida
HEX4[4] <= displayDecoder:hex4.saida
HEX4[3] <= displayDecoder:hex4.saida
HEX4[2] <= displayDecoder:hex4.saida
HEX4[1] <= displayDecoder:hex4.saida
HEX4[0] <= displayDecoder:hex4.saida
HEX5[6] <= displayDecoder:hex5.saida
HEX5[5] <= displayDecoder:hex5.saida
HEX5[4] <= displayDecoder:hex5.saida
HEX5[3] <= displayDecoder:hex5.saida
HEX5[2] <= displayDecoder:hex5.saida
HEX5[1] <= displayDecoder:hex5.saida
HEX5[0] <= displayDecoder:hex5.saida
HEX6[6] <= displayDecoder:hex6.saida
HEX6[5] <= displayDecoder:hex6.saida
HEX6[4] <= displayDecoder:hex6.saida
HEX6[3] <= displayDecoder:hex6.saida
HEX6[2] <= displayDecoder:hex6.saida
HEX6[1] <= displayDecoder:hex6.saida
HEX6[0] <= displayDecoder:hex6.saida
HEX7[6] <= displayDecoder:hex7.saida
HEX7[5] <= displayDecoder:hex7.saida
HEX7[4] <= displayDecoder:hex7.saida
HEX7[3] <= displayDecoder:hex7.saida
HEX7[2] <= displayDecoder:hex7.saida
HEX7[1] <= displayDecoder:hex7.saida
HEX7[0] <= displayDecoder:hex7.saida
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT
SW[17] => decodeData.OUTPUTSELECT


|mips|alucontrol:alucontrol
opcode[0] => Decoder1.IN5
opcode[1] => Decoder1.IN4
opcode[2] => Decoder1.IN3
opcode[3] => Decoder1.IN2
opcode[4] => Decoder1.IN1
opcode[5] => Decoder1.IN0
funct[0] => Decoder0.IN5
funct[1] => Decoder0.IN4
funct[2] => Decoder0.IN3
funct[3] => Decoder0.IN2
funct[4] => Decoder0.IN1
funct[5] => Decoder0.IN0
alu_func[0] <= alu_func[0].DB_MAX_OUTPUT_PORT_TYPE
alu_func[1] <= alu_func[1].DB_MAX_OUTPUT_PORT_TYPE
alu_func[2] <= alu_func[2].DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu
op1[0] => Add0.IN32
op1[0] => Add1.IN64
op1[0] => result.IN0
op1[0] => result.IN0
op1[0] => result.IN0
op1[1] => Add0.IN31
op1[1] => Add1.IN63
op1[1] => result.IN0
op1[1] => result.IN0
op1[1] => result.IN0
op1[2] => Add0.IN30
op1[2] => Add1.IN62
op1[2] => result.IN0
op1[2] => result.IN0
op1[2] => result.IN0
op1[3] => Add0.IN29
op1[3] => Add1.IN61
op1[3] => result.IN0
op1[3] => result.IN0
op1[3] => result.IN0
op1[4] => Add0.IN28
op1[4] => Add1.IN60
op1[4] => result.IN0
op1[4] => result.IN0
op1[4] => result.IN0
op1[5] => Add0.IN27
op1[5] => Add1.IN59
op1[5] => result.IN0
op1[5] => result.IN0
op1[5] => result.IN0
op1[6] => Add0.IN26
op1[6] => Add1.IN58
op1[6] => result.IN0
op1[6] => result.IN0
op1[6] => result.IN0
op1[7] => Add0.IN25
op1[7] => Add1.IN57
op1[7] => result.IN0
op1[7] => result.IN0
op1[7] => result.IN0
op1[8] => Add0.IN24
op1[8] => Add1.IN56
op1[8] => result.IN0
op1[8] => result.IN0
op1[8] => result.IN0
op1[9] => Add0.IN23
op1[9] => Add1.IN55
op1[9] => result.IN0
op1[9] => result.IN0
op1[9] => result.IN0
op1[10] => Add0.IN22
op1[10] => Add1.IN54
op1[10] => result.IN0
op1[10] => result.IN0
op1[10] => result.IN0
op1[11] => Add0.IN21
op1[11] => Add1.IN53
op1[11] => result.IN0
op1[11] => result.IN0
op1[11] => result.IN0
op1[12] => Add0.IN20
op1[12] => Add1.IN52
op1[12] => result.IN0
op1[12] => result.IN0
op1[12] => result.IN0
op1[13] => Add0.IN19
op1[13] => Add1.IN51
op1[13] => result.IN0
op1[13] => result.IN0
op1[13] => result.IN0
op1[14] => Add0.IN18
op1[14] => Add1.IN50
op1[14] => result.IN0
op1[14] => result.IN0
op1[14] => result.IN0
op1[15] => Add0.IN17
op1[15] => Add1.IN49
op1[15] => result.IN0
op1[15] => result.IN0
op1[15] => result.IN0
op1[16] => Add0.IN16
op1[16] => Add1.IN48
op1[16] => result.IN0
op1[16] => result.IN0
op1[16] => result.IN0
op1[17] => Add0.IN15
op1[17] => Add1.IN47
op1[17] => result.IN0
op1[17] => result.IN0
op1[17] => result.IN0
op1[18] => Add0.IN14
op1[18] => Add1.IN46
op1[18] => result.IN0
op1[18] => result.IN0
op1[18] => result.IN0
op1[19] => Add0.IN13
op1[19] => Add1.IN45
op1[19] => result.IN0
op1[19] => result.IN0
op1[19] => result.IN0
op1[20] => Add0.IN12
op1[20] => Add1.IN44
op1[20] => result.IN0
op1[20] => result.IN0
op1[20] => result.IN0
op1[21] => Add0.IN11
op1[21] => Add1.IN43
op1[21] => result.IN0
op1[21] => result.IN0
op1[21] => result.IN0
op1[22] => Add0.IN10
op1[22] => Add1.IN42
op1[22] => result.IN0
op1[22] => result.IN0
op1[22] => result.IN0
op1[23] => Add0.IN9
op1[23] => Add1.IN41
op1[23] => result.IN0
op1[23] => result.IN0
op1[23] => result.IN0
op1[24] => Add0.IN8
op1[24] => Add1.IN40
op1[24] => result.IN0
op1[24] => result.IN0
op1[24] => result.IN0
op1[25] => Add0.IN7
op1[25] => Add1.IN39
op1[25] => result.IN0
op1[25] => result.IN0
op1[25] => result.IN0
op1[26] => Add0.IN6
op1[26] => Add1.IN38
op1[26] => result.IN0
op1[26] => result.IN0
op1[26] => result.IN0
op1[27] => Add0.IN5
op1[27] => Add1.IN37
op1[27] => result.IN0
op1[27] => result.IN0
op1[27] => result.IN0
op1[28] => Add0.IN4
op1[28] => Add1.IN36
op1[28] => result.IN0
op1[28] => result.IN0
op1[28] => result.IN0
op1[29] => Add0.IN3
op1[29] => Add1.IN35
op1[29] => result.IN0
op1[29] => result.IN0
op1[29] => result.IN0
op1[30] => Add0.IN2
op1[30] => Add1.IN34
op1[30] => result.IN0
op1[30] => result.IN0
op1[30] => result.IN0
op1[31] => Add0.IN1
op1[31] => Add1.IN33
op1[31] => result.IN0
op1[31] => result.IN0
op1[31] => result.IN0
op2[0] => Add0.IN64
op2[0] => result.IN1
op2[0] => result.IN1
op2[0] => result.IN1
op2[0] => ShiftLeft0.IN32
op2[0] => ShiftRight0.IN32
op2[0] => Add1.IN32
op2[1] => Add0.IN63
op2[1] => result.IN1
op2[1] => result.IN1
op2[1] => result.IN1
op2[1] => ShiftLeft0.IN31
op2[1] => ShiftRight0.IN31
op2[1] => Add1.IN31
op2[2] => Add0.IN62
op2[2] => result.IN1
op2[2] => result.IN1
op2[2] => result.IN1
op2[2] => ShiftLeft0.IN30
op2[2] => ShiftRight0.IN30
op2[2] => Add1.IN30
op2[3] => Add0.IN61
op2[3] => result.IN1
op2[3] => result.IN1
op2[3] => result.IN1
op2[3] => ShiftLeft0.IN29
op2[3] => ShiftRight0.IN29
op2[3] => Add1.IN29
op2[4] => Add0.IN60
op2[4] => result.IN1
op2[4] => result.IN1
op2[4] => result.IN1
op2[4] => ShiftLeft0.IN28
op2[4] => ShiftRight0.IN28
op2[4] => Add1.IN28
op2[5] => Add0.IN59
op2[5] => result.IN1
op2[5] => result.IN1
op2[5] => result.IN1
op2[5] => ShiftLeft0.IN27
op2[5] => ShiftRight0.IN27
op2[5] => Add1.IN27
op2[6] => Add0.IN58
op2[6] => result.IN1
op2[6] => result.IN1
op2[6] => result.IN1
op2[6] => ShiftLeft0.IN26
op2[6] => ShiftRight0.IN26
op2[6] => Add1.IN26
op2[7] => Add0.IN57
op2[7] => result.IN1
op2[7] => result.IN1
op2[7] => result.IN1
op2[7] => ShiftLeft0.IN25
op2[7] => ShiftRight0.IN25
op2[7] => Add1.IN25
op2[8] => Add0.IN56
op2[8] => result.IN1
op2[8] => result.IN1
op2[8] => result.IN1
op2[8] => ShiftLeft0.IN24
op2[8] => ShiftRight0.IN24
op2[8] => Add1.IN24
op2[9] => Add0.IN55
op2[9] => result.IN1
op2[9] => result.IN1
op2[9] => result.IN1
op2[9] => ShiftLeft0.IN23
op2[9] => ShiftRight0.IN23
op2[9] => Add1.IN23
op2[10] => Add0.IN54
op2[10] => result.IN1
op2[10] => result.IN1
op2[10] => result.IN1
op2[10] => ShiftLeft0.IN22
op2[10] => ShiftRight0.IN22
op2[10] => Add1.IN22
op2[11] => Add0.IN53
op2[11] => result.IN1
op2[11] => result.IN1
op2[11] => result.IN1
op2[11] => ShiftLeft0.IN21
op2[11] => ShiftRight0.IN21
op2[11] => Add1.IN21
op2[12] => Add0.IN52
op2[12] => result.IN1
op2[12] => result.IN1
op2[12] => result.IN1
op2[12] => ShiftLeft0.IN20
op2[12] => ShiftRight0.IN20
op2[12] => Add1.IN20
op2[13] => Add0.IN51
op2[13] => result.IN1
op2[13] => result.IN1
op2[13] => result.IN1
op2[13] => ShiftLeft0.IN19
op2[13] => ShiftRight0.IN19
op2[13] => Add1.IN19
op2[14] => Add0.IN50
op2[14] => result.IN1
op2[14] => result.IN1
op2[14] => result.IN1
op2[14] => ShiftLeft0.IN18
op2[14] => ShiftRight0.IN18
op2[14] => Add1.IN18
op2[15] => Add0.IN49
op2[15] => result.IN1
op2[15] => result.IN1
op2[15] => result.IN1
op2[15] => ShiftLeft0.IN17
op2[15] => ShiftRight0.IN17
op2[15] => Add1.IN17
op2[16] => Add0.IN48
op2[16] => result.IN1
op2[16] => result.IN1
op2[16] => result.IN1
op2[16] => ShiftLeft0.IN16
op2[16] => ShiftRight0.IN16
op2[16] => Add1.IN16
op2[17] => Add0.IN47
op2[17] => result.IN1
op2[17] => result.IN1
op2[17] => result.IN1
op2[17] => ShiftLeft0.IN15
op2[17] => ShiftRight0.IN15
op2[17] => Add1.IN15
op2[18] => Add0.IN46
op2[18] => result.IN1
op2[18] => result.IN1
op2[18] => result.IN1
op2[18] => ShiftLeft0.IN14
op2[18] => ShiftRight0.IN14
op2[18] => Add1.IN14
op2[19] => Add0.IN45
op2[19] => result.IN1
op2[19] => result.IN1
op2[19] => result.IN1
op2[19] => ShiftLeft0.IN13
op2[19] => ShiftRight0.IN13
op2[19] => Add1.IN13
op2[20] => Add0.IN44
op2[20] => result.IN1
op2[20] => result.IN1
op2[20] => result.IN1
op2[20] => ShiftLeft0.IN12
op2[20] => ShiftRight0.IN12
op2[20] => Add1.IN12
op2[21] => Add0.IN43
op2[21] => result.IN1
op2[21] => result.IN1
op2[21] => result.IN1
op2[21] => ShiftLeft0.IN11
op2[21] => ShiftRight0.IN11
op2[21] => Add1.IN11
op2[22] => Add0.IN42
op2[22] => result.IN1
op2[22] => result.IN1
op2[22] => result.IN1
op2[22] => ShiftLeft0.IN10
op2[22] => ShiftRight0.IN10
op2[22] => Add1.IN10
op2[23] => Add0.IN41
op2[23] => result.IN1
op2[23] => result.IN1
op2[23] => result.IN1
op2[23] => ShiftLeft0.IN9
op2[23] => ShiftRight0.IN9
op2[23] => Add1.IN9
op2[24] => Add0.IN40
op2[24] => result.IN1
op2[24] => result.IN1
op2[24] => result.IN1
op2[24] => ShiftLeft0.IN8
op2[24] => ShiftRight0.IN8
op2[24] => Add1.IN8
op2[25] => Add0.IN39
op2[25] => result.IN1
op2[25] => result.IN1
op2[25] => result.IN1
op2[25] => ShiftLeft0.IN7
op2[25] => ShiftRight0.IN7
op2[25] => Add1.IN7
op2[26] => Add0.IN38
op2[26] => result.IN1
op2[26] => result.IN1
op2[26] => result.IN1
op2[26] => ShiftLeft0.IN6
op2[26] => ShiftRight0.IN6
op2[26] => Add1.IN6
op2[27] => Add0.IN37
op2[27] => result.IN1
op2[27] => result.IN1
op2[27] => result.IN1
op2[27] => ShiftLeft0.IN5
op2[27] => ShiftRight0.IN5
op2[27] => Add1.IN5
op2[28] => Add0.IN36
op2[28] => result.IN1
op2[28] => result.IN1
op2[28] => result.IN1
op2[28] => ShiftLeft0.IN4
op2[28] => ShiftRight0.IN4
op2[28] => Add1.IN4
op2[29] => Add0.IN35
op2[29] => result.IN1
op2[29] => result.IN1
op2[29] => result.IN1
op2[29] => ShiftLeft0.IN3
op2[29] => ShiftRight0.IN3
op2[29] => Add1.IN3
op2[30] => Add0.IN34
op2[30] => result.IN1
op2[30] => result.IN1
op2[30] => result.IN1
op2[30] => ShiftLeft0.IN2
op2[30] => ShiftRight0.IN2
op2[30] => Add1.IN2
op2[31] => Add0.IN33
op2[31] => result.IN1
op2[31] => result.IN1
op2[31] => result.IN1
op2[31] => ShiftLeft0.IN1
op2[31] => ShiftRight0.IN1
op2[31] => Add1.IN1
func[0] => Mux0.IN10
func[0] => Mux1.IN10
func[0] => Mux2.IN10
func[0] => Mux3.IN10
func[0] => Mux4.IN10
func[0] => Mux5.IN10
func[0] => Mux6.IN10
func[0] => Mux7.IN10
func[0] => Mux8.IN10
func[0] => Mux9.IN10
func[0] => Mux10.IN10
func[0] => Mux11.IN10
func[0] => Mux12.IN10
func[0] => Mux13.IN10
func[0] => Mux14.IN10
func[0] => Mux15.IN10
func[0] => Mux16.IN10
func[0] => Mux17.IN10
func[0] => Mux18.IN10
func[0] => Mux19.IN10
func[0] => Mux20.IN10
func[0] => Mux21.IN10
func[0] => Mux22.IN10
func[0] => Mux23.IN10
func[0] => Mux24.IN10
func[0] => Mux25.IN10
func[0] => Mux26.IN10
func[0] => Mux27.IN10
func[0] => Mux28.IN10
func[0] => Mux29.IN10
func[0] => Mux30.IN10
func[0] => Mux31.IN10
func[1] => Mux0.IN9
func[1] => Mux1.IN9
func[1] => Mux2.IN9
func[1] => Mux3.IN9
func[1] => Mux4.IN9
func[1] => Mux5.IN9
func[1] => Mux6.IN9
func[1] => Mux7.IN9
func[1] => Mux8.IN9
func[1] => Mux9.IN9
func[1] => Mux10.IN9
func[1] => Mux11.IN9
func[1] => Mux12.IN9
func[1] => Mux13.IN9
func[1] => Mux14.IN9
func[1] => Mux15.IN9
func[1] => Mux16.IN9
func[1] => Mux17.IN9
func[1] => Mux18.IN9
func[1] => Mux19.IN9
func[1] => Mux20.IN9
func[1] => Mux21.IN9
func[1] => Mux22.IN9
func[1] => Mux23.IN9
func[1] => Mux24.IN9
func[1] => Mux25.IN9
func[1] => Mux26.IN9
func[1] => Mux27.IN9
func[1] => Mux28.IN9
func[1] => Mux29.IN9
func[1] => Mux30.IN9
func[1] => Mux31.IN9
func[2] => Mux0.IN8
func[2] => Mux1.IN8
func[2] => Mux2.IN8
func[2] => Mux3.IN8
func[2] => Mux4.IN8
func[2] => Mux5.IN8
func[2] => Mux6.IN8
func[2] => Mux7.IN8
func[2] => Mux8.IN8
func[2] => Mux9.IN8
func[2] => Mux10.IN8
func[2] => Mux11.IN8
func[2] => Mux12.IN8
func[2] => Mux13.IN8
func[2] => Mux14.IN8
func[2] => Mux15.IN8
func[2] => Mux16.IN8
func[2] => Mux17.IN8
func[2] => Mux18.IN8
func[2] => Mux19.IN8
func[2] => Mux20.IN8
func[2] => Mux21.IN8
func[2] => Mux22.IN8
func[2] => Mux23.IN8
func[2] => Mux24.IN8
func[2] => Mux25.IN8
func[2] => Mux26.IN8
func[2] => Mux27.IN8
func[2] => Mux28.IN8
func[2] => Mux29.IN8
func[2] => Mux30.IN8
func[2] => Mux31.IN8
shamt[0] => ShiftLeft0.IN37
shamt[0] => ShiftRight0.IN37
shamt[1] => ShiftLeft0.IN36
shamt[1] => ShiftRight0.IN36
shamt[2] => ShiftLeft0.IN35
shamt[2] => ShiftRight0.IN35
shamt[3] => ShiftLeft0.IN34
shamt[3] => ShiftRight0.IN34
shamt[4] => ShiftLeft0.IN33
shamt[4] => ShiftRight0.IN33
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux32:alu_mux
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst
address[0] => comb.DATAA
address[1] => comb.DATAA
address[2] => comb.DATAA
address[3] => comb.DATAA
address[4] => comb.DATAA
address[5] => comb.DATAA
address[6] => comb.DATAA
address[7] => comb.DATAA
address[8] => comb.DATAA
address[9] => comb.DATAA
address[10] => comb.DATAA
address[11] => comb.DATAA
address[12] => comb.DATAA
address[13] => comb.DATAA
address[14] => comb.DATAA
address[15] => comb.DATAA
clock => clock.IN2
data[0] => comb.DATAA
data[1] => comb.DATAA
data[2] => comb.DATAA
data[3] => comb.DATAA
data[4] => comb.DATAA
data[5] => comb.DATAA
data[6] => comb.DATAA
data[7] => comb.DATAA
data[8] => comb.DATAA
data[9] => comb.DATAA
data[10] => comb.DATAA
data[11] => comb.DATAA
data[12] => comb.DATAA
data[13] => comb.DATAA
data[14] => comb.DATAA
data[15] => comb.DATAA
data[16] => comb.DATAA
data[17] => comb.DATAA
data[18] => comb.DATAA
data[19] => comb.DATAA
data[20] => comb.DATAA
data[21] => comb.DATAA
data[22] => comb.DATAA
data[23] => comb.DATAA
data[24] => comb.DATAA
data[25] => comb.DATAA
data[26] => comb.DATAA
data[27] => comb.DATAA
data[28] => comb.DATAA
data[29] => comb.DATAA
data[30] => comb.DATAA
data[31] => comb.DATAA
wren => comb.DATAA
q[0] <= mem32:mem32.q
q[1] <= mem32:mem32.q
q[2] <= mem32:mem32.q
q[3] <= mem32:mem32.q
q[4] <= mem32:mem32.q
q[5] <= mem32:mem32.q
q[6] <= mem32:mem32.q
q[7] <= mem32:mem32.q
q[8] <= mem32:mem32.q
q[9] <= mem32:mem32.q
q[10] <= mem32:mem32.q
q[11] <= mem32:mem32.q
q[12] <= mem32:mem32.q
q[13] <= mem32:mem32.q
q[14] <= mem32:mem32.q
q[15] <= mem32:mem32.q
q[16] <= mem32:mem32.q
q[17] <= mem32:mem32.q
q[18] <= mem32:mem32.q
q[19] <= mem32:mem32.q
q[20] <= mem32:mem32.q
q[21] <= mem32:mem32.q
q[22] <= mem32:mem32.q
q[23] <= mem32:mem32.q
q[24] <= mem32:mem32.q
q[25] <= mem32:mem32.q
q[26] <= mem32:mem32.q
q[27] <= mem32:mem32.q
q[28] <= mem32:mem32.q
q[29] <= mem32:mem32.q
q[30] <= mem32:mem32.q
q[31] <= mem32:mem32.q
rst => initializing.DATAIN
rdy <= ram_initializer:ram_initializer.init_busy


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32
address[0] => address[0].IN4
address[1] => address[1].IN4
address[2] => addr[3][0].IN1
address[3] => addr[3][1].IN1
address[4] => addr[3][2].IN1
address[5] => addr[3][3].IN1
address[6] => addr[3][4].IN1
address[7] => addr[3][5].IN1
address[8] => addr[3][6].IN1
address[9] => addr[3][7].IN1
address[10] => addr[3][8].IN1
address[11] => addr[3][9].IN1
address[12] => addr[3][10].IN1
address[13] => addr[3][11].IN1
address[14] => addr[3][12].IN1
address[15] => addr[3][13].IN1
clock => clock.IN4
data[0] => data[0].IN4
data[1] => data[1].IN4
data[2] => data[2].IN4
data[3] => data[3].IN4
data[4] => data[4].IN4
data[5] => data[5].IN4
data[6] => data[6].IN4
data[7] => data[7].IN4
data[8] => data[8].IN4
data[9] => data[9].IN4
data[10] => data[10].IN4
data[11] => data[11].IN4
data[12] => data[12].IN4
data[13] => data[13].IN4
data[14] => data[14].IN4
data[15] => data[15].IN4
data[16] => data[16].IN4
data[17] => data[17].IN4
data[18] => data[18].IN4
data[19] => data[19].IN4
data[20] => data[20].IN4
data[21] => data[21].IN4
data[22] => data[22].IN4
data[23] => data[23].IN4
data[24] => data[24].IN4
data[25] => data[25].IN4
data[26] => data[26].IN4
data[27] => data[27].IN4
data[28] => data[28].IN4
data[29] => data[29].IN4
data[30] => data[30].IN4
data[31] => data[31].IN4
wren => wren.IN4
q[0] <= mux8_4:mux_out3.out
q[1] <= mux8_4:mux_out3.out
q[2] <= mux8_4:mux_out3.out
q[3] <= mux8_4:mux_out3.out
q[4] <= mux8_4:mux_out3.out
q[5] <= mux8_4:mux_out3.out
q[6] <= mux8_4:mux_out3.out
q[7] <= mux8_4:mux_out3.out
q[8] <= mux8_4:mux_out2.out
q[9] <= mux8_4:mux_out2.out
q[10] <= mux8_4:mux_out2.out
q[11] <= mux8_4:mux_out2.out
q[12] <= mux8_4:mux_out2.out
q[13] <= mux8_4:mux_out2.out
q[14] <= mux8_4:mux_out2.out
q[15] <= mux8_4:mux_out2.out
q[16] <= mux8_4:mux_out1.out
q[17] <= mux8_4:mux_out1.out
q[18] <= mux8_4:mux_out1.out
q[19] <= mux8_4:mux_out1.out
q[20] <= mux8_4:mux_out1.out
q[21] <= mux8_4:mux_out1.out
q[22] <= mux8_4:mux_out1.out
q[23] <= mux8_4:mux_out1.out
q[24] <= mux8_4:mux_out0.out
q[25] <= mux8_4:mux_out0.out
q[26] <= mux8_4:mux_out0.out
q[27] <= mux8_4:mux_out0.out
q[28] <= mux8_4:mux_out0.out
q[29] <= mux8_4:mux_out0.out
q[30] <= mux8_4:mux_out0.out
q[31] <= mux8_4:mux_out0.out


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_in0
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_in1
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_in2
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_in3
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_out0
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_out1
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_out2
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_out3
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer
clock => clock.IN1
init => init.IN1
dataout[0] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[1] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[2] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[3] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[4] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[5] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[6] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[7] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[8] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[9] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[10] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[11] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[12] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[13] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[14] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[15] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[16] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[17] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[18] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[19] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[20] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[21] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[22] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[23] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[24] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[25] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[26] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[27] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[28] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[29] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[30] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
dataout[31] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.dataout
init_busy <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.init_busy
ram_address[0] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[1] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[2] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[3] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[4] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[5] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[6] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[7] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[8] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[9] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[10] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[11] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[12] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_address[13] <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_address
ram_wren <= ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component.ram_wren


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component
clock => clock.IN3
dataout[0] <= altsyncram:int_rom.q_a
dataout[1] <= altsyncram:int_rom.q_a
dataout[2] <= altsyncram:int_rom.q_a
dataout[3] <= altsyncram:int_rom.q_a
dataout[4] <= altsyncram:int_rom.q_a
dataout[5] <= altsyncram:int_rom.q_a
dataout[6] <= altsyncram:int_rom.q_a
dataout[7] <= altsyncram:int_rom.q_a
dataout[8] <= altsyncram:int_rom.q_a
dataout[9] <= altsyncram:int_rom.q_a
dataout[10] <= altsyncram:int_rom.q_a
dataout[11] <= altsyncram:int_rom.q_a
dataout[12] <= altsyncram:int_rom.q_a
dataout[13] <= altsyncram:int_rom.q_a
dataout[14] <= altsyncram:int_rom.q_a
dataout[15] <= altsyncram:int_rom.q_a
dataout[16] <= altsyncram:int_rom.q_a
dataout[17] <= altsyncram:int_rom.q_a
dataout[18] <= altsyncram:int_rom.q_a
dataout[19] <= altsyncram:int_rom.q_a
dataout[20] <= altsyncram:int_rom.q_a
dataout[21] <= altsyncram:int_rom.q_a
dataout[22] <= altsyncram:int_rom.q_a
dataout[23] <= altsyncram:int_rom.q_a
dataout[24] <= altsyncram:int_rom.q_a
dataout[25] <= altsyncram:int_rom.q_a
dataout[26] <= altsyncram:int_rom.q_a
dataout[27] <= altsyncram:int_rom.q_a
dataout[28] <= altsyncram:int_rom.q_a
dataout[29] <= altsyncram:int_rom.q_a
dataout[30] <= altsyncram:int_rom.q_a
dataout[31] <= altsyncram:int_rom.q_a
init => capture_init.IN1
init_busy <= capture_init[0].DB_MAX_OUTPUT_PORT_TYPE
ram_address[0] <= delay_addr[0].DB_MAX_OUTPUT_PORT_TYPE
ram_address[1] <= delay_addr[1].DB_MAX_OUTPUT_PORT_TYPE
ram_address[2] <= delay_addr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_address[3] <= delay_addr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_address[4] <= delay_addr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_address[5] <= delay_addr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_address[6] <= delay_addr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_address[7] <= delay_addr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_address[8] <= delay_addr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_address[9] <= delay_addr[9].DB_MAX_OUTPUT_PORT_TYPE
ram_address[10] <= delay_addr[10].DB_MAX_OUTPUT_PORT_TYPE
ram_address[11] <= delay_addr[11].DB_MAX_OUTPUT_PORT_TYPE
ram_address[12] <= delay_addr[12].DB_MAX_OUTPUT_PORT_TYPE
ram_address[13] <= delay_addr[13].DB_MAX_OUTPUT_PORT_TYPE
ram_wren <= ram_write_state[0].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom
wren_a => ~NO_FANOUT~
rden_a => altsyncram_t4q:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t4q:auto_generated.address_a[0]
address_a[1] => altsyncram_t4q:auto_generated.address_a[1]
address_a[2] => altsyncram_t4q:auto_generated.address_a[2]
address_a[3] => altsyncram_t4q:auto_generated.address_a[3]
address_a[4] => altsyncram_t4q:auto_generated.address_a[4]
address_a[5] => altsyncram_t4q:auto_generated.address_a[5]
address_a[6] => altsyncram_t4q:auto_generated.address_a[6]
address_a[7] => altsyncram_t4q:auto_generated.address_a[7]
address_a[8] => altsyncram_t4q:auto_generated.address_a[8]
address_a[9] => altsyncram_t4q:auto_generated.address_a[9]
address_a[10] => altsyncram_t4q:auto_generated.address_a[10]
address_a[11] => altsyncram_t4q:auto_generated.address_a[11]
address_a[12] => altsyncram_t4q:auto_generated.address_a[12]
address_a[13] => altsyncram_t4q:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t4q:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t4q:auto_generated.q_a[0]
q_a[1] <= altsyncram_t4q:auto_generated.q_a[1]
q_a[2] <= altsyncram_t4q:auto_generated.q_a[2]
q_a[3] <= altsyncram_t4q:auto_generated.q_a[3]
q_a[4] <= altsyncram_t4q:auto_generated.q_a[4]
q_a[5] <= altsyncram_t4q:auto_generated.q_a[5]
q_a[6] <= altsyncram_t4q:auto_generated.q_a[6]
q_a[7] <= altsyncram_t4q:auto_generated.q_a[7]
q_a[8] <= altsyncram_t4q:auto_generated.q_a[8]
q_a[9] <= altsyncram_t4q:auto_generated.q_a[9]
q_a[10] <= altsyncram_t4q:auto_generated.q_a[10]
q_a[11] <= altsyncram_t4q:auto_generated.q_a[11]
q_a[12] <= altsyncram_t4q:auto_generated.q_a[12]
q_a[13] <= altsyncram_t4q:auto_generated.q_a[13]
q_a[14] <= altsyncram_t4q:auto_generated.q_a[14]
q_a[15] <= altsyncram_t4q:auto_generated.q_a[15]
q_a[16] <= altsyncram_t4q:auto_generated.q_a[16]
q_a[17] <= altsyncram_t4q:auto_generated.q_a[17]
q_a[18] <= altsyncram_t4q:auto_generated.q_a[18]
q_a[19] <= altsyncram_t4q:auto_generated.q_a[19]
q_a[20] <= altsyncram_t4q:auto_generated.q_a[20]
q_a[21] <= altsyncram_t4q:auto_generated.q_a[21]
q_a[22] <= altsyncram_t4q:auto_generated.q_a[22]
q_a[23] <= altsyncram_t4q:auto_generated.q_a[23]
q_a[24] <= altsyncram_t4q:auto_generated.q_a[24]
q_a[25] <= altsyncram_t4q:auto_generated.q_a[25]
q_a[26] <= altsyncram_t4q:auto_generated.q_a[26]
q_a[27] <= altsyncram_t4q:auto_generated.q_a[27]
q_a[28] <= altsyncram_t4q:auto_generated.q_a[28]
q_a[29] <= altsyncram_t4q:auto_generated.q_a[29]
q_a[30] <= altsyncram_t4q:auto_generated.q_a[30]
q_a[31] <= altsyncram_t4q:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
q_a[0] <= mux_gob:mux2.result[0]
q_a[1] <= mux_gob:mux2.result[1]
q_a[2] <= mux_gob:mux2.result[2]
q_a[3] <= mux_gob:mux2.result[3]
q_a[4] <= mux_gob:mux2.result[4]
q_a[5] <= mux_gob:mux2.result[5]
q_a[6] <= mux_gob:mux2.result[6]
q_a[7] <= mux_gob:mux2.result[7]
q_a[8] <= mux_gob:mux2.result[8]
q_a[9] <= mux_gob:mux2.result[9]
q_a[10] <= mux_gob:mux2.result[10]
q_a[11] <= mux_gob:mux2.result[11]
q_a[12] <= mux_gob:mux2.result[12]
q_a[13] <= mux_gob:mux2.result[13]
q_a[14] <= mux_gob:mux2.result[14]
q_a[15] <= mux_gob:mux2.result[15]
q_a[16] <= mux_gob:mux2.result[16]
q_a[17] <= mux_gob:mux2.result[17]
q_a[18] <= mux_gob:mux2.result[18]
q_a[19] <= mux_gob:mux2.result[19]
q_a[20] <= mux_gob:mux2.result[20]
q_a[21] <= mux_gob:mux2.result[21]
q_a[22] <= mux_gob:mux2.result[22]
q_a[23] <= mux_gob:mux2.result[23]
q_a[24] <= mux_gob:mux2.result[24]
q_a[25] <= mux_gob:mux2.result[25]
q_a[26] <= mux_gob:mux2.result[26]
q_a[27] <= mux_gob:mux2.result[27]
q_a[28] <= mux_gob:mux2.result[28]
q_a[29] <= mux_gob:mux2.result[29]
q_a[30] <= mux_gob:mux2.result[30]
q_a[31] <= mux_gob:mux2.result[31]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated|decode_jsa:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated|mux_gob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr
dataa[0] => cmpr_25e:auto_generated.dataa[0]
dataa[1] => cmpr_25e:auto_generated.dataa[1]
dataa[2] => cmpr_25e:auto_generated.dataa[2]
dataa[3] => cmpr_25e:auto_generated.dataa[3]
dataa[4] => cmpr_25e:auto_generated.dataa[4]
dataa[5] => cmpr_25e:auto_generated.dataa[5]
dataa[6] => cmpr_25e:auto_generated.dataa[6]
dataa[7] => cmpr_25e:auto_generated.dataa[7]
dataa[8] => cmpr_25e:auto_generated.dataa[8]
dataa[9] => cmpr_25e:auto_generated.dataa[9]
dataa[10] => cmpr_25e:auto_generated.dataa[10]
dataa[11] => cmpr_25e:auto_generated.dataa[11]
dataa[12] => cmpr_25e:auto_generated.dataa[12]
dataa[13] => cmpr_25e:auto_generated.dataa[13]
datab[0] => cmpr_25e:auto_generated.datab[0]
datab[1] => cmpr_25e:auto_generated.datab[1]
datab[2] => cmpr_25e:auto_generated.datab[2]
datab[3] => cmpr_25e:auto_generated.datab[3]
datab[4] => cmpr_25e:auto_generated.datab[4]
datab[5] => cmpr_25e:auto_generated.datab[5]
datab[6] => cmpr_25e:auto_generated.datab[6]
datab[7] => cmpr_25e:auto_generated.datab[7]
datab[8] => cmpr_25e:auto_generated.datab[8]
datab[9] => cmpr_25e:auto_generated.datab[9]
datab[10] => cmpr_25e:auto_generated.datab[10]
datab[11] => cmpr_25e:auto_generated.datab[11]
datab[12] => cmpr_25e:auto_generated.datab[12]
datab[13] => cmpr_25e:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_25e:auto_generated.alb
aeb <= cmpr_25e:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr|cmpr_25e:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN27
dataa[1] => _.IN0
dataa[1] => op_1.IN25
dataa[2] => _.IN0
dataa[2] => op_1.IN23
dataa[3] => _.IN0
dataa[3] => op_1.IN21
dataa[4] => _.IN0
dataa[4] => op_1.IN19
dataa[5] => _.IN0
dataa[5] => op_1.IN17
dataa[6] => _.IN0
dataa[6] => op_1.IN15
dataa[7] => _.IN0
dataa[7] => op_1.IN13
dataa[8] => _.IN0
dataa[8] => op_1.IN11
dataa[9] => _.IN0
dataa[9] => op_1.IN9
dataa[10] => _.IN0
dataa[10] => op_1.IN7
dataa[11] => _.IN0
dataa[11] => op_1.IN5
dataa[12] => _.IN0
dataa[12] => op_1.IN3
dataa[13] => _.IN0
dataa[13] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN28
datab[1] => _.IN1
datab[1] => op_1.IN26
datab[2] => _.IN1
datab[2] => op_1.IN24
datab[3] => _.IN1
datab[3] => op_1.IN22
datab[4] => _.IN1
datab[4] => op_1.IN20
datab[5] => _.IN1
datab[5] => op_1.IN18
datab[6] => _.IN1
datab[6] => op_1.IN16
datab[7] => _.IN1
datab[7] => op_1.IN14
datab[8] => _.IN1
datab[8] => op_1.IN12
datab[9] => _.IN1
datab[9] => op_1.IN10
datab[10] => _.IN1
datab[10] => op_1.IN8
datab[11] => _.IN1
datab[11] => op_1.IN6
datab[12] => _.IN1
datab[12] => op_1.IN4
datab[13] => _.IN1
datab[13] => op_1.IN2


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr
dataa[0] => cmpr_iid:auto_generated.dataa[0]
datab[0] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_iid:auto_generated.alb
aeb <= cmpr_iid:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr|cmpr_iid:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr
clock => cntr_qek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qek:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_qek:auto_generated.q[0]
q[1] <= cntr_qek:auto_generated.q[1]
q[2] <= cntr_qek:auto_generated.q[2]
q[3] <= cntr_qek:auto_generated.q[3]
q[4] <= cntr_qek:auto_generated.q[4]
q[5] <= cntr_qek:auto_generated.q[5]
q[6] <= cntr_qek:auto_generated.q[6]
q[7] <= cntr_qek:auto_generated.q[7]
q[8] <= cntr_qek:auto_generated.q[8]
q[9] <= cntr_qek:auto_generated.q[9]
q[10] <= cntr_qek:auto_generated.q[10]
q[11] <= cntr_qek:auto_generated.q[11]
q[12] <= cntr_qek:auto_generated.q[12]
q[13] <= cntr_qek:auto_generated.q[13]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr|cntr_qek:auto_generated
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr
clock => cntr_h6k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_h6k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_h6k:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_h6k:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated|cmpr_ngc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mips|mem32_with_rst_data:mem32_with_rst_data
address[0] => comb.DATAA
address[1] => comb.DATAA
address[2] => comb.DATAA
address[3] => comb.DATAA
address[4] => comb.DATAA
address[5] => comb.DATAA
address[6] => comb.DATAA
address[7] => comb.DATAA
address[8] => comb.DATAA
address[9] => comb.DATAA
address[10] => comb.DATAA
address[11] => comb.DATAA
address[12] => comb.DATAA
address[13] => comb.DATAA
address[14] => comb.DATAA
address[15] => comb.DATAA
clock => clock.IN2
data[0] => comb.DATAA
data[1] => comb.DATAA
data[2] => comb.DATAA
data[3] => comb.DATAA
data[4] => comb.DATAA
data[5] => comb.DATAA
data[6] => comb.DATAA
data[7] => comb.DATAA
data[8] => comb.DATAA
data[9] => comb.DATAA
data[10] => comb.DATAA
data[11] => comb.DATAA
data[12] => comb.DATAA
data[13] => comb.DATAA
data[14] => comb.DATAA
data[15] => comb.DATAA
data[16] => comb.DATAA
data[17] => comb.DATAA
data[18] => comb.DATAA
data[19] => comb.DATAA
data[20] => comb.DATAA
data[21] => comb.DATAA
data[22] => comb.DATAA
data[23] => comb.DATAA
data[24] => comb.DATAA
data[25] => comb.DATAA
data[26] => comb.DATAA
data[27] => comb.DATAA
data[28] => comb.DATAA
data[29] => comb.DATAA
data[30] => comb.DATAA
data[31] => comb.DATAA
wren => comb.DATAA
q[0] <= mem32:mem32.q
q[1] <= mem32:mem32.q
q[2] <= mem32:mem32.q
q[3] <= mem32:mem32.q
q[4] <= mem32:mem32.q
q[5] <= mem32:mem32.q
q[6] <= mem32:mem32.q
q[7] <= mem32:mem32.q
q[8] <= mem32:mem32.q
q[9] <= mem32:mem32.q
q[10] <= mem32:mem32.q
q[11] <= mem32:mem32.q
q[12] <= mem32:mem32.q
q[13] <= mem32:mem32.q
q[14] <= mem32:mem32.q
q[15] <= mem32:mem32.q
q[16] <= mem32:mem32.q
q[17] <= mem32:mem32.q
q[18] <= mem32:mem32.q
q[19] <= mem32:mem32.q
q[20] <= mem32:mem32.q
q[21] <= mem32:mem32.q
q[22] <= mem32:mem32.q
q[23] <= mem32:mem32.q
q[24] <= mem32:mem32.q
q[25] <= mem32:mem32.q
q[26] <= mem32:mem32.q
q[27] <= mem32:mem32.q
q[28] <= mem32:mem32.q
q[29] <= mem32:mem32.q
q[30] <= mem32:mem32.q
q[31] <= mem32:mem32.q
rst => initializing.DATAIN
rdy <= ram_initializer2:ram_initializer2.init_busy


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32
address[0] => address[0].IN4
address[1] => address[1].IN4
address[2] => addr[3][0].IN1
address[3] => addr[3][1].IN1
address[4] => addr[3][2].IN1
address[5] => addr[3][3].IN1
address[6] => addr[3][4].IN1
address[7] => addr[3][5].IN1
address[8] => addr[3][6].IN1
address[9] => addr[3][7].IN1
address[10] => addr[3][8].IN1
address[11] => addr[3][9].IN1
address[12] => addr[3][10].IN1
address[13] => addr[3][11].IN1
address[14] => addr[3][12].IN1
address[15] => addr[3][13].IN1
clock => clock.IN4
data[0] => data[0].IN4
data[1] => data[1].IN4
data[2] => data[2].IN4
data[3] => data[3].IN4
data[4] => data[4].IN4
data[5] => data[5].IN4
data[6] => data[6].IN4
data[7] => data[7].IN4
data[8] => data[8].IN4
data[9] => data[9].IN4
data[10] => data[10].IN4
data[11] => data[11].IN4
data[12] => data[12].IN4
data[13] => data[13].IN4
data[14] => data[14].IN4
data[15] => data[15].IN4
data[16] => data[16].IN4
data[17] => data[17].IN4
data[18] => data[18].IN4
data[19] => data[19].IN4
data[20] => data[20].IN4
data[21] => data[21].IN4
data[22] => data[22].IN4
data[23] => data[23].IN4
data[24] => data[24].IN4
data[25] => data[25].IN4
data[26] => data[26].IN4
data[27] => data[27].IN4
data[28] => data[28].IN4
data[29] => data[29].IN4
data[30] => data[30].IN4
data[31] => data[31].IN4
wren => wren.IN4
q[0] <= mux8_4:mux_out3.out
q[1] <= mux8_4:mux_out3.out
q[2] <= mux8_4:mux_out3.out
q[3] <= mux8_4:mux_out3.out
q[4] <= mux8_4:mux_out3.out
q[5] <= mux8_4:mux_out3.out
q[6] <= mux8_4:mux_out3.out
q[7] <= mux8_4:mux_out3.out
q[8] <= mux8_4:mux_out2.out
q[9] <= mux8_4:mux_out2.out
q[10] <= mux8_4:mux_out2.out
q[11] <= mux8_4:mux_out2.out
q[12] <= mux8_4:mux_out2.out
q[13] <= mux8_4:mux_out2.out
q[14] <= mux8_4:mux_out2.out
q[15] <= mux8_4:mux_out2.out
q[16] <= mux8_4:mux_out1.out
q[17] <= mux8_4:mux_out1.out
q[18] <= mux8_4:mux_out1.out
q[19] <= mux8_4:mux_out1.out
q[20] <= mux8_4:mux_out1.out
q[21] <= mux8_4:mux_out1.out
q[22] <= mux8_4:mux_out1.out
q[23] <= mux8_4:mux_out1.out
q[24] <= mux8_4:mux_out0.out
q[25] <= mux8_4:mux_out0.out
q[26] <= mux8_4:mux_out0.out
q[27] <= mux8_4:mux_out0.out
q[28] <= mux8_4:mux_out0.out
q[29] <= mux8_4:mux_out0.out
q[30] <= mux8_4:mux_out0.out
q[31] <= mux8_4:mux_out0.out


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component
wren_a => altsyncram_t9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_t9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_t9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_t9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_t9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_t9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_t9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_t9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_t9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_t9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_t9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_t9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_t9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_t9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_t9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_t9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_t9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_t9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_t9g1:auto_generated.address_a[11]
address_a[12] => altsyncram_t9g1:auto_generated.address_a[12]
address_a[13] => altsyncram_t9g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in0
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in1
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in2
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in3
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_out0
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_out1
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_out2
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_out3
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2
clock => clock.IN1
init => init.IN1
dataout[0] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[1] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[2] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[3] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[4] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[5] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[6] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[7] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[8] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[9] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[10] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[11] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[12] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[13] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[14] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[15] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[16] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[17] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[18] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[19] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[20] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[21] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[22] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[23] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[24] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[25] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[26] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[27] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[28] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[29] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[30] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
dataout[31] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.dataout
init_busy <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.init_busy
ram_address[0] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[1] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[2] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[3] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[4] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[5] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[6] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[7] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[8] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[9] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[10] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[11] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[12] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_address[13] <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_address
ram_wren <= ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component.ram_wren


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component
clock => clock.IN3
dataout[0] <= altsyncram:int_rom.q_a
dataout[1] <= altsyncram:int_rom.q_a
dataout[2] <= altsyncram:int_rom.q_a
dataout[3] <= altsyncram:int_rom.q_a
dataout[4] <= altsyncram:int_rom.q_a
dataout[5] <= altsyncram:int_rom.q_a
dataout[6] <= altsyncram:int_rom.q_a
dataout[7] <= altsyncram:int_rom.q_a
dataout[8] <= altsyncram:int_rom.q_a
dataout[9] <= altsyncram:int_rom.q_a
dataout[10] <= altsyncram:int_rom.q_a
dataout[11] <= altsyncram:int_rom.q_a
dataout[12] <= altsyncram:int_rom.q_a
dataout[13] <= altsyncram:int_rom.q_a
dataout[14] <= altsyncram:int_rom.q_a
dataout[15] <= altsyncram:int_rom.q_a
dataout[16] <= altsyncram:int_rom.q_a
dataout[17] <= altsyncram:int_rom.q_a
dataout[18] <= altsyncram:int_rom.q_a
dataout[19] <= altsyncram:int_rom.q_a
dataout[20] <= altsyncram:int_rom.q_a
dataout[21] <= altsyncram:int_rom.q_a
dataout[22] <= altsyncram:int_rom.q_a
dataout[23] <= altsyncram:int_rom.q_a
dataout[24] <= altsyncram:int_rom.q_a
dataout[25] <= altsyncram:int_rom.q_a
dataout[26] <= altsyncram:int_rom.q_a
dataout[27] <= altsyncram:int_rom.q_a
dataout[28] <= altsyncram:int_rom.q_a
dataout[29] <= altsyncram:int_rom.q_a
dataout[30] <= altsyncram:int_rom.q_a
dataout[31] <= altsyncram:int_rom.q_a
init => capture_init.IN1
init_busy <= capture_init[0].DB_MAX_OUTPUT_PORT_TYPE
ram_address[0] <= delay_addr[0].DB_MAX_OUTPUT_PORT_TYPE
ram_address[1] <= delay_addr[1].DB_MAX_OUTPUT_PORT_TYPE
ram_address[2] <= delay_addr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_address[3] <= delay_addr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_address[4] <= delay_addr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_address[5] <= delay_addr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_address[6] <= delay_addr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_address[7] <= delay_addr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_address[8] <= delay_addr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_address[9] <= delay_addr[9].DB_MAX_OUTPUT_PORT_TYPE
ram_address[10] <= delay_addr[10].DB_MAX_OUTPUT_PORT_TYPE
ram_address[11] <= delay_addr[11].DB_MAX_OUTPUT_PORT_TYPE
ram_address[12] <= delay_addr[12].DB_MAX_OUTPUT_PORT_TYPE
ram_address[13] <= delay_addr[13].DB_MAX_OUTPUT_PORT_TYPE
ram_wren <= ram_write_state[0].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom
wren_a => ~NO_FANOUT~
rden_a => altsyncram_f6q:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f6q:auto_generated.address_a[0]
address_a[1] => altsyncram_f6q:auto_generated.address_a[1]
address_a[2] => altsyncram_f6q:auto_generated.address_a[2]
address_a[3] => altsyncram_f6q:auto_generated.address_a[3]
address_a[4] => altsyncram_f6q:auto_generated.address_a[4]
address_a[5] => altsyncram_f6q:auto_generated.address_a[5]
address_a[6] => altsyncram_f6q:auto_generated.address_a[6]
address_a[7] => altsyncram_f6q:auto_generated.address_a[7]
address_a[8] => altsyncram_f6q:auto_generated.address_a[8]
address_a[9] => altsyncram_f6q:auto_generated.address_a[9]
address_a[10] => altsyncram_f6q:auto_generated.address_a[10]
address_a[11] => altsyncram_f6q:auto_generated.address_a[11]
address_a[12] => altsyncram_f6q:auto_generated.address_a[12]
address_a[13] => altsyncram_f6q:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f6q:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f6q:auto_generated.q_a[0]
q_a[1] <= altsyncram_f6q:auto_generated.q_a[1]
q_a[2] <= altsyncram_f6q:auto_generated.q_a[2]
q_a[3] <= altsyncram_f6q:auto_generated.q_a[3]
q_a[4] <= altsyncram_f6q:auto_generated.q_a[4]
q_a[5] <= altsyncram_f6q:auto_generated.q_a[5]
q_a[6] <= altsyncram_f6q:auto_generated.q_a[6]
q_a[7] <= altsyncram_f6q:auto_generated.q_a[7]
q_a[8] <= altsyncram_f6q:auto_generated.q_a[8]
q_a[9] <= altsyncram_f6q:auto_generated.q_a[9]
q_a[10] <= altsyncram_f6q:auto_generated.q_a[10]
q_a[11] <= altsyncram_f6q:auto_generated.q_a[11]
q_a[12] <= altsyncram_f6q:auto_generated.q_a[12]
q_a[13] <= altsyncram_f6q:auto_generated.q_a[13]
q_a[14] <= altsyncram_f6q:auto_generated.q_a[14]
q_a[15] <= altsyncram_f6q:auto_generated.q_a[15]
q_a[16] <= altsyncram_f6q:auto_generated.q_a[16]
q_a[17] <= altsyncram_f6q:auto_generated.q_a[17]
q_a[18] <= altsyncram_f6q:auto_generated.q_a[18]
q_a[19] <= altsyncram_f6q:auto_generated.q_a[19]
q_a[20] <= altsyncram_f6q:auto_generated.q_a[20]
q_a[21] <= altsyncram_f6q:auto_generated.q_a[21]
q_a[22] <= altsyncram_f6q:auto_generated.q_a[22]
q_a[23] <= altsyncram_f6q:auto_generated.q_a[23]
q_a[24] <= altsyncram_f6q:auto_generated.q_a[24]
q_a[25] <= altsyncram_f6q:auto_generated.q_a[25]
q_a[26] <= altsyncram_f6q:auto_generated.q_a[26]
q_a[27] <= altsyncram_f6q:auto_generated.q_a[27]
q_a[28] <= altsyncram_f6q:auto_generated.q_a[28]
q_a[29] <= altsyncram_f6q:auto_generated.q_a[29]
q_a[30] <= altsyncram_f6q:auto_generated.q_a[30]
q_a[31] <= altsyncram_f6q:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
q_a[0] <= mux_gob:mux2.result[0]
q_a[1] <= mux_gob:mux2.result[1]
q_a[2] <= mux_gob:mux2.result[2]
q_a[3] <= mux_gob:mux2.result[3]
q_a[4] <= mux_gob:mux2.result[4]
q_a[5] <= mux_gob:mux2.result[5]
q_a[6] <= mux_gob:mux2.result[6]
q_a[7] <= mux_gob:mux2.result[7]
q_a[8] <= mux_gob:mux2.result[8]
q_a[9] <= mux_gob:mux2.result[9]
q_a[10] <= mux_gob:mux2.result[10]
q_a[11] <= mux_gob:mux2.result[11]
q_a[12] <= mux_gob:mux2.result[12]
q_a[13] <= mux_gob:mux2.result[13]
q_a[14] <= mux_gob:mux2.result[14]
q_a[15] <= mux_gob:mux2.result[15]
q_a[16] <= mux_gob:mux2.result[16]
q_a[17] <= mux_gob:mux2.result[17]
q_a[18] <= mux_gob:mux2.result[18]
q_a[19] <= mux_gob:mux2.result[19]
q_a[20] <= mux_gob:mux2.result[20]
q_a[21] <= mux_gob:mux2.result[21]
q_a[22] <= mux_gob:mux2.result[22]
q_a[23] <= mux_gob:mux2.result[23]
q_a[24] <= mux_gob:mux2.result[24]
q_a[25] <= mux_gob:mux2.result[25]
q_a[26] <= mux_gob:mux2.result[26]
q_a[27] <= mux_gob:mux2.result[27]
q_a[28] <= mux_gob:mux2.result[28]
q_a[29] <= mux_gob:mux2.result[29]
q_a[30] <= mux_gob:mux2.result[30]
q_a[31] <= mux_gob:mux2.result[31]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated|decode_jsa:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated|mux_gob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:addr_cmpr
dataa[0] => cmpr_25e:auto_generated.dataa[0]
dataa[1] => cmpr_25e:auto_generated.dataa[1]
dataa[2] => cmpr_25e:auto_generated.dataa[2]
dataa[3] => cmpr_25e:auto_generated.dataa[3]
dataa[4] => cmpr_25e:auto_generated.dataa[4]
dataa[5] => cmpr_25e:auto_generated.dataa[5]
dataa[6] => cmpr_25e:auto_generated.dataa[6]
dataa[7] => cmpr_25e:auto_generated.dataa[7]
dataa[8] => cmpr_25e:auto_generated.dataa[8]
dataa[9] => cmpr_25e:auto_generated.dataa[9]
dataa[10] => cmpr_25e:auto_generated.dataa[10]
dataa[11] => cmpr_25e:auto_generated.dataa[11]
dataa[12] => cmpr_25e:auto_generated.dataa[12]
dataa[13] => cmpr_25e:auto_generated.dataa[13]
datab[0] => cmpr_25e:auto_generated.datab[0]
datab[1] => cmpr_25e:auto_generated.datab[1]
datab[2] => cmpr_25e:auto_generated.datab[2]
datab[3] => cmpr_25e:auto_generated.datab[3]
datab[4] => cmpr_25e:auto_generated.datab[4]
datab[5] => cmpr_25e:auto_generated.datab[5]
datab[6] => cmpr_25e:auto_generated.datab[6]
datab[7] => cmpr_25e:auto_generated.datab[7]
datab[8] => cmpr_25e:auto_generated.datab[8]
datab[9] => cmpr_25e:auto_generated.datab[9]
datab[10] => cmpr_25e:auto_generated.datab[10]
datab[11] => cmpr_25e:auto_generated.datab[11]
datab[12] => cmpr_25e:auto_generated.datab[12]
datab[13] => cmpr_25e:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_25e:auto_generated.alb
aeb <= cmpr_25e:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:addr_cmpr|cmpr_25e:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN27
dataa[1] => _.IN0
dataa[1] => op_1.IN25
dataa[2] => _.IN0
dataa[2] => op_1.IN23
dataa[3] => _.IN0
dataa[3] => op_1.IN21
dataa[4] => _.IN0
dataa[4] => op_1.IN19
dataa[5] => _.IN0
dataa[5] => op_1.IN17
dataa[6] => _.IN0
dataa[6] => op_1.IN15
dataa[7] => _.IN0
dataa[7] => op_1.IN13
dataa[8] => _.IN0
dataa[8] => op_1.IN11
dataa[9] => _.IN0
dataa[9] => op_1.IN9
dataa[10] => _.IN0
dataa[10] => op_1.IN7
dataa[11] => _.IN0
dataa[11] => op_1.IN5
dataa[12] => _.IN0
dataa[12] => op_1.IN3
dataa[13] => _.IN0
dataa[13] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN28
datab[1] => _.IN1
datab[1] => op_1.IN26
datab[2] => _.IN1
datab[2] => op_1.IN24
datab[3] => _.IN1
datab[3] => op_1.IN22
datab[4] => _.IN1
datab[4] => op_1.IN20
datab[5] => _.IN1
datab[5] => op_1.IN18
datab[6] => _.IN1
datab[6] => op_1.IN16
datab[7] => _.IN1
datab[7] => op_1.IN14
datab[8] => _.IN1
datab[8] => op_1.IN12
datab[9] => _.IN1
datab[9] => op_1.IN10
datab[10] => _.IN1
datab[10] => op_1.IN8
datab[11] => _.IN1
datab[11] => op_1.IN6
datab[12] => _.IN1
datab[12] => op_1.IN4
datab[13] => _.IN1
datab[13] => op_1.IN2


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:wait_cmpr
dataa[0] => cmpr_iid:auto_generated.dataa[0]
datab[0] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_iid:auto_generated.alb
aeb <= cmpr_iid:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:wait_cmpr|cmpr_iid:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN3


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:addr_ctr
clock => cntr_qek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qek:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_qek:auto_generated.q[0]
q[1] <= cntr_qek:auto_generated.q[1]
q[2] <= cntr_qek:auto_generated.q[2]
q[3] <= cntr_qek:auto_generated.q[3]
q[4] <= cntr_qek:auto_generated.q[4]
q[5] <= cntr_qek:auto_generated.q[5]
q[6] <= cntr_qek:auto_generated.q[6]
q[7] <= cntr_qek:auto_generated.q[7]
q[8] <= cntr_qek:auto_generated.q[8]
q[9] <= cntr_qek:auto_generated.q[9]
q[10] <= cntr_qek:auto_generated.q[10]
q[11] <= cntr_qek:auto_generated.q[11]
q[12] <= cntr_qek:auto_generated.q[12]
q[13] <= cntr_qek:auto_generated.q[13]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:addr_ctr|cntr_qek:auto_generated
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:wait_ctr
clock => cntr_h6k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_h6k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_h6k:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_h6k:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated|cmpr_ngc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mips|regfile:regfile
reg1[0] => Mux0.IN4
reg1[0] => Mux1.IN4
reg1[0] => Mux2.IN4
reg1[0] => Mux3.IN4
reg1[0] => Mux4.IN4
reg1[0] => Mux5.IN4
reg1[0] => Mux6.IN4
reg1[0] => Mux7.IN4
reg1[0] => Mux8.IN4
reg1[0] => Mux9.IN4
reg1[0] => Mux10.IN4
reg1[0] => Mux11.IN4
reg1[0] => Mux12.IN4
reg1[0] => Mux13.IN4
reg1[0] => Mux14.IN4
reg1[0] => Mux15.IN4
reg1[0] => Mux16.IN4
reg1[0] => Mux17.IN4
reg1[0] => Mux18.IN4
reg1[0] => Mux19.IN4
reg1[0] => Mux20.IN4
reg1[0] => Mux21.IN4
reg1[0] => Mux22.IN4
reg1[0] => Mux23.IN4
reg1[0] => Mux24.IN4
reg1[0] => Mux25.IN4
reg1[0] => Mux26.IN4
reg1[0] => Mux27.IN4
reg1[0] => Mux28.IN4
reg1[0] => Mux29.IN4
reg1[0] => Mux30.IN4
reg1[0] => Mux31.IN4
reg1[1] => Mux0.IN3
reg1[1] => Mux1.IN3
reg1[1] => Mux2.IN3
reg1[1] => Mux3.IN3
reg1[1] => Mux4.IN3
reg1[1] => Mux5.IN3
reg1[1] => Mux6.IN3
reg1[1] => Mux7.IN3
reg1[1] => Mux8.IN3
reg1[1] => Mux9.IN3
reg1[1] => Mux10.IN3
reg1[1] => Mux11.IN3
reg1[1] => Mux12.IN3
reg1[1] => Mux13.IN3
reg1[1] => Mux14.IN3
reg1[1] => Mux15.IN3
reg1[1] => Mux16.IN3
reg1[1] => Mux17.IN3
reg1[1] => Mux18.IN3
reg1[1] => Mux19.IN3
reg1[1] => Mux20.IN3
reg1[1] => Mux21.IN3
reg1[1] => Mux22.IN3
reg1[1] => Mux23.IN3
reg1[1] => Mux24.IN3
reg1[1] => Mux25.IN3
reg1[1] => Mux26.IN3
reg1[1] => Mux27.IN3
reg1[1] => Mux28.IN3
reg1[1] => Mux29.IN3
reg1[1] => Mux30.IN3
reg1[1] => Mux31.IN3
reg1[2] => Mux0.IN2
reg1[2] => Mux1.IN2
reg1[2] => Mux2.IN2
reg1[2] => Mux3.IN2
reg1[2] => Mux4.IN2
reg1[2] => Mux5.IN2
reg1[2] => Mux6.IN2
reg1[2] => Mux7.IN2
reg1[2] => Mux8.IN2
reg1[2] => Mux9.IN2
reg1[2] => Mux10.IN2
reg1[2] => Mux11.IN2
reg1[2] => Mux12.IN2
reg1[2] => Mux13.IN2
reg1[2] => Mux14.IN2
reg1[2] => Mux15.IN2
reg1[2] => Mux16.IN2
reg1[2] => Mux17.IN2
reg1[2] => Mux18.IN2
reg1[2] => Mux19.IN2
reg1[2] => Mux20.IN2
reg1[2] => Mux21.IN2
reg1[2] => Mux22.IN2
reg1[2] => Mux23.IN2
reg1[2] => Mux24.IN2
reg1[2] => Mux25.IN2
reg1[2] => Mux26.IN2
reg1[2] => Mux27.IN2
reg1[2] => Mux28.IN2
reg1[2] => Mux29.IN2
reg1[2] => Mux30.IN2
reg1[2] => Mux31.IN2
reg1[3] => Mux0.IN1
reg1[3] => Mux1.IN1
reg1[3] => Mux2.IN1
reg1[3] => Mux3.IN1
reg1[3] => Mux4.IN1
reg1[3] => Mux5.IN1
reg1[3] => Mux6.IN1
reg1[3] => Mux7.IN1
reg1[3] => Mux8.IN1
reg1[3] => Mux9.IN1
reg1[3] => Mux10.IN1
reg1[3] => Mux11.IN1
reg1[3] => Mux12.IN1
reg1[3] => Mux13.IN1
reg1[3] => Mux14.IN1
reg1[3] => Mux15.IN1
reg1[3] => Mux16.IN1
reg1[3] => Mux17.IN1
reg1[3] => Mux18.IN1
reg1[3] => Mux19.IN1
reg1[3] => Mux20.IN1
reg1[3] => Mux21.IN1
reg1[3] => Mux22.IN1
reg1[3] => Mux23.IN1
reg1[3] => Mux24.IN1
reg1[3] => Mux25.IN1
reg1[3] => Mux26.IN1
reg1[3] => Mux27.IN1
reg1[3] => Mux28.IN1
reg1[3] => Mux29.IN1
reg1[3] => Mux30.IN1
reg1[3] => Mux31.IN1
reg1[4] => Mux0.IN0
reg1[4] => Mux1.IN0
reg1[4] => Mux2.IN0
reg1[4] => Mux3.IN0
reg1[4] => Mux4.IN0
reg1[4] => Mux5.IN0
reg1[4] => Mux6.IN0
reg1[4] => Mux7.IN0
reg1[4] => Mux8.IN0
reg1[4] => Mux9.IN0
reg1[4] => Mux10.IN0
reg1[4] => Mux11.IN0
reg1[4] => Mux12.IN0
reg1[4] => Mux13.IN0
reg1[4] => Mux14.IN0
reg1[4] => Mux15.IN0
reg1[4] => Mux16.IN0
reg1[4] => Mux17.IN0
reg1[4] => Mux18.IN0
reg1[4] => Mux19.IN0
reg1[4] => Mux20.IN0
reg1[4] => Mux21.IN0
reg1[4] => Mux22.IN0
reg1[4] => Mux23.IN0
reg1[4] => Mux24.IN0
reg1[4] => Mux25.IN0
reg1[4] => Mux26.IN0
reg1[4] => Mux27.IN0
reg1[4] => Mux28.IN0
reg1[4] => Mux29.IN0
reg1[4] => Mux30.IN0
reg1[4] => Mux31.IN0
reg2[0] => Mux32.IN4
reg2[0] => Mux33.IN4
reg2[0] => Mux34.IN4
reg2[0] => Mux35.IN4
reg2[0] => Mux36.IN4
reg2[0] => Mux37.IN4
reg2[0] => Mux38.IN4
reg2[0] => Mux39.IN4
reg2[0] => Mux40.IN4
reg2[0] => Mux41.IN4
reg2[0] => Mux42.IN4
reg2[0] => Mux43.IN4
reg2[0] => Mux44.IN4
reg2[0] => Mux45.IN4
reg2[0] => Mux46.IN4
reg2[0] => Mux47.IN4
reg2[0] => Mux48.IN4
reg2[0] => Mux49.IN4
reg2[0] => Mux50.IN4
reg2[0] => Mux51.IN4
reg2[0] => Mux52.IN4
reg2[0] => Mux53.IN4
reg2[0] => Mux54.IN4
reg2[0] => Mux55.IN4
reg2[0] => Mux56.IN4
reg2[0] => Mux57.IN4
reg2[0] => Mux58.IN4
reg2[0] => Mux59.IN4
reg2[0] => Mux60.IN4
reg2[0] => Mux61.IN4
reg2[0] => Mux62.IN4
reg2[0] => Mux63.IN4
reg2[1] => Mux32.IN3
reg2[1] => Mux33.IN3
reg2[1] => Mux34.IN3
reg2[1] => Mux35.IN3
reg2[1] => Mux36.IN3
reg2[1] => Mux37.IN3
reg2[1] => Mux38.IN3
reg2[1] => Mux39.IN3
reg2[1] => Mux40.IN3
reg2[1] => Mux41.IN3
reg2[1] => Mux42.IN3
reg2[1] => Mux43.IN3
reg2[1] => Mux44.IN3
reg2[1] => Mux45.IN3
reg2[1] => Mux46.IN3
reg2[1] => Mux47.IN3
reg2[1] => Mux48.IN3
reg2[1] => Mux49.IN3
reg2[1] => Mux50.IN3
reg2[1] => Mux51.IN3
reg2[1] => Mux52.IN3
reg2[1] => Mux53.IN3
reg2[1] => Mux54.IN3
reg2[1] => Mux55.IN3
reg2[1] => Mux56.IN3
reg2[1] => Mux57.IN3
reg2[1] => Mux58.IN3
reg2[1] => Mux59.IN3
reg2[1] => Mux60.IN3
reg2[1] => Mux61.IN3
reg2[1] => Mux62.IN3
reg2[1] => Mux63.IN3
reg2[2] => Mux32.IN2
reg2[2] => Mux33.IN2
reg2[2] => Mux34.IN2
reg2[2] => Mux35.IN2
reg2[2] => Mux36.IN2
reg2[2] => Mux37.IN2
reg2[2] => Mux38.IN2
reg2[2] => Mux39.IN2
reg2[2] => Mux40.IN2
reg2[2] => Mux41.IN2
reg2[2] => Mux42.IN2
reg2[2] => Mux43.IN2
reg2[2] => Mux44.IN2
reg2[2] => Mux45.IN2
reg2[2] => Mux46.IN2
reg2[2] => Mux47.IN2
reg2[2] => Mux48.IN2
reg2[2] => Mux49.IN2
reg2[2] => Mux50.IN2
reg2[2] => Mux51.IN2
reg2[2] => Mux52.IN2
reg2[2] => Mux53.IN2
reg2[2] => Mux54.IN2
reg2[2] => Mux55.IN2
reg2[2] => Mux56.IN2
reg2[2] => Mux57.IN2
reg2[2] => Mux58.IN2
reg2[2] => Mux59.IN2
reg2[2] => Mux60.IN2
reg2[2] => Mux61.IN2
reg2[2] => Mux62.IN2
reg2[2] => Mux63.IN2
reg2[3] => Mux32.IN1
reg2[3] => Mux33.IN1
reg2[3] => Mux34.IN1
reg2[3] => Mux35.IN1
reg2[3] => Mux36.IN1
reg2[3] => Mux37.IN1
reg2[3] => Mux38.IN1
reg2[3] => Mux39.IN1
reg2[3] => Mux40.IN1
reg2[3] => Mux41.IN1
reg2[3] => Mux42.IN1
reg2[3] => Mux43.IN1
reg2[3] => Mux44.IN1
reg2[3] => Mux45.IN1
reg2[3] => Mux46.IN1
reg2[3] => Mux47.IN1
reg2[3] => Mux48.IN1
reg2[3] => Mux49.IN1
reg2[3] => Mux50.IN1
reg2[3] => Mux51.IN1
reg2[3] => Mux52.IN1
reg2[3] => Mux53.IN1
reg2[3] => Mux54.IN1
reg2[3] => Mux55.IN1
reg2[3] => Mux56.IN1
reg2[3] => Mux57.IN1
reg2[3] => Mux58.IN1
reg2[3] => Mux59.IN1
reg2[3] => Mux60.IN1
reg2[3] => Mux61.IN1
reg2[3] => Mux62.IN1
reg2[3] => Mux63.IN1
reg2[4] => Mux32.IN0
reg2[4] => Mux33.IN0
reg2[4] => Mux34.IN0
reg2[4] => Mux35.IN0
reg2[4] => Mux36.IN0
reg2[4] => Mux37.IN0
reg2[4] => Mux38.IN0
reg2[4] => Mux39.IN0
reg2[4] => Mux40.IN0
reg2[4] => Mux41.IN0
reg2[4] => Mux42.IN0
reg2[4] => Mux43.IN0
reg2[4] => Mux44.IN0
reg2[4] => Mux45.IN0
reg2[4] => Mux46.IN0
reg2[4] => Mux47.IN0
reg2[4] => Mux48.IN0
reg2[4] => Mux49.IN0
reg2[4] => Mux50.IN0
reg2[4] => Mux51.IN0
reg2[4] => Mux52.IN0
reg2[4] => Mux53.IN0
reg2[4] => Mux54.IN0
reg2[4] => Mux55.IN0
reg2[4] => Mux56.IN0
reg2[4] => Mux57.IN0
reg2[4] => Mux58.IN0
reg2[4] => Mux59.IN0
reg2[4] => Mux60.IN0
reg2[4] => Mux61.IN0
reg2[4] => Mux62.IN0
reg2[4] => Mux63.IN0
regDisplay[0] => Mux64.IN4
regDisplay[0] => Mux65.IN4
regDisplay[0] => Mux66.IN4
regDisplay[0] => Mux67.IN4
regDisplay[0] => Mux68.IN4
regDisplay[0] => Mux69.IN4
regDisplay[0] => Mux70.IN4
regDisplay[0] => Mux71.IN4
regDisplay[0] => Mux72.IN4
regDisplay[0] => Mux73.IN4
regDisplay[0] => Mux74.IN4
regDisplay[0] => Mux75.IN4
regDisplay[0] => Mux76.IN4
regDisplay[0] => Mux77.IN4
regDisplay[0] => Mux78.IN4
regDisplay[0] => Mux79.IN4
regDisplay[0] => Mux80.IN4
regDisplay[0] => Mux81.IN4
regDisplay[0] => Mux82.IN4
regDisplay[0] => Mux83.IN4
regDisplay[0] => Mux84.IN4
regDisplay[0] => Mux85.IN4
regDisplay[0] => Mux86.IN4
regDisplay[0] => Mux87.IN4
regDisplay[0] => Mux88.IN4
regDisplay[0] => Mux89.IN4
regDisplay[0] => Mux90.IN4
regDisplay[0] => Mux91.IN4
regDisplay[0] => Mux92.IN4
regDisplay[0] => Mux93.IN4
regDisplay[0] => Mux94.IN4
regDisplay[0] => Mux95.IN4
regDisplay[1] => Mux64.IN3
regDisplay[1] => Mux65.IN3
regDisplay[1] => Mux66.IN3
regDisplay[1] => Mux67.IN3
regDisplay[1] => Mux68.IN3
regDisplay[1] => Mux69.IN3
regDisplay[1] => Mux70.IN3
regDisplay[1] => Mux71.IN3
regDisplay[1] => Mux72.IN3
regDisplay[1] => Mux73.IN3
regDisplay[1] => Mux74.IN3
regDisplay[1] => Mux75.IN3
regDisplay[1] => Mux76.IN3
regDisplay[1] => Mux77.IN3
regDisplay[1] => Mux78.IN3
regDisplay[1] => Mux79.IN3
regDisplay[1] => Mux80.IN3
regDisplay[1] => Mux81.IN3
regDisplay[1] => Mux82.IN3
regDisplay[1] => Mux83.IN3
regDisplay[1] => Mux84.IN3
regDisplay[1] => Mux85.IN3
regDisplay[1] => Mux86.IN3
regDisplay[1] => Mux87.IN3
regDisplay[1] => Mux88.IN3
regDisplay[1] => Mux89.IN3
regDisplay[1] => Mux90.IN3
regDisplay[1] => Mux91.IN3
regDisplay[1] => Mux92.IN3
regDisplay[1] => Mux93.IN3
regDisplay[1] => Mux94.IN3
regDisplay[1] => Mux95.IN3
regDisplay[2] => Mux64.IN2
regDisplay[2] => Mux65.IN2
regDisplay[2] => Mux66.IN2
regDisplay[2] => Mux67.IN2
regDisplay[2] => Mux68.IN2
regDisplay[2] => Mux69.IN2
regDisplay[2] => Mux70.IN2
regDisplay[2] => Mux71.IN2
regDisplay[2] => Mux72.IN2
regDisplay[2] => Mux73.IN2
regDisplay[2] => Mux74.IN2
regDisplay[2] => Mux75.IN2
regDisplay[2] => Mux76.IN2
regDisplay[2] => Mux77.IN2
regDisplay[2] => Mux78.IN2
regDisplay[2] => Mux79.IN2
regDisplay[2] => Mux80.IN2
regDisplay[2] => Mux81.IN2
regDisplay[2] => Mux82.IN2
regDisplay[2] => Mux83.IN2
regDisplay[2] => Mux84.IN2
regDisplay[2] => Mux85.IN2
regDisplay[2] => Mux86.IN2
regDisplay[2] => Mux87.IN2
regDisplay[2] => Mux88.IN2
regDisplay[2] => Mux89.IN2
regDisplay[2] => Mux90.IN2
regDisplay[2] => Mux91.IN2
regDisplay[2] => Mux92.IN2
regDisplay[2] => Mux93.IN2
regDisplay[2] => Mux94.IN2
regDisplay[2] => Mux95.IN2
regDisplay[3] => Mux64.IN1
regDisplay[3] => Mux65.IN1
regDisplay[3] => Mux66.IN1
regDisplay[3] => Mux67.IN1
regDisplay[3] => Mux68.IN1
regDisplay[3] => Mux69.IN1
regDisplay[3] => Mux70.IN1
regDisplay[3] => Mux71.IN1
regDisplay[3] => Mux72.IN1
regDisplay[3] => Mux73.IN1
regDisplay[3] => Mux74.IN1
regDisplay[3] => Mux75.IN1
regDisplay[3] => Mux76.IN1
regDisplay[3] => Mux77.IN1
regDisplay[3] => Mux78.IN1
regDisplay[3] => Mux79.IN1
regDisplay[3] => Mux80.IN1
regDisplay[3] => Mux81.IN1
regDisplay[3] => Mux82.IN1
regDisplay[3] => Mux83.IN1
regDisplay[3] => Mux84.IN1
regDisplay[3] => Mux85.IN1
regDisplay[3] => Mux86.IN1
regDisplay[3] => Mux87.IN1
regDisplay[3] => Mux88.IN1
regDisplay[3] => Mux89.IN1
regDisplay[3] => Mux90.IN1
regDisplay[3] => Mux91.IN1
regDisplay[3] => Mux92.IN1
regDisplay[3] => Mux93.IN1
regDisplay[3] => Mux94.IN1
regDisplay[3] => Mux95.IN1
regDisplay[4] => Mux64.IN0
regDisplay[4] => Mux65.IN0
regDisplay[4] => Mux66.IN0
regDisplay[4] => Mux67.IN0
regDisplay[4] => Mux68.IN0
regDisplay[4] => Mux69.IN0
regDisplay[4] => Mux70.IN0
regDisplay[4] => Mux71.IN0
regDisplay[4] => Mux72.IN0
regDisplay[4] => Mux73.IN0
regDisplay[4] => Mux74.IN0
regDisplay[4] => Mux75.IN0
regDisplay[4] => Mux76.IN0
regDisplay[4] => Mux77.IN0
regDisplay[4] => Mux78.IN0
regDisplay[4] => Mux79.IN0
regDisplay[4] => Mux80.IN0
regDisplay[4] => Mux81.IN0
regDisplay[4] => Mux82.IN0
regDisplay[4] => Mux83.IN0
regDisplay[4] => Mux84.IN0
regDisplay[4] => Mux85.IN0
regDisplay[4] => Mux86.IN0
regDisplay[4] => Mux87.IN0
regDisplay[4] => Mux88.IN0
regDisplay[4] => Mux89.IN0
regDisplay[4] => Mux90.IN0
regDisplay[4] => Mux91.IN0
regDisplay[4] => Mux92.IN0
regDisplay[4] => Mux93.IN0
regDisplay[4] => Mux94.IN0
regDisplay[4] => Mux95.IN0
out1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
outDisplay[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[0] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[1] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[2] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[3] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[4] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[5] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[6] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[7] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[8] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[9] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[10] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[11] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[12] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[13] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[14] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[15] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[16] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[17] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[18] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[19] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[20] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[21] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[22] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[23] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[24] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[25] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[26] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[27] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[28] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[29] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[30] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
data[31] => file.DATAB
reg_wr[0] => Decoder0.IN4
reg_wr[0] => Equal0.IN4
reg_wr[1] => Decoder0.IN3
reg_wr[1] => Equal0.IN3
reg_wr[2] => Decoder0.IN2
reg_wr[2] => Equal0.IN2
reg_wr[3] => Decoder0.IN1
reg_wr[3] => Equal0.IN1
reg_wr[4] => Decoder0.IN0
reg_wr[4] => Equal0.IN0
wr_enable => file[0][0].CLK
wr_enable => file[0][1].CLK
wr_enable => file[0][2].CLK
wr_enable => file[0][3].CLK
wr_enable => file[0][4].CLK
wr_enable => file[0][5].CLK
wr_enable => file[0][6].CLK
wr_enable => file[0][7].CLK
wr_enable => file[0][8].CLK
wr_enable => file[0][9].CLK
wr_enable => file[0][10].CLK
wr_enable => file[0][11].CLK
wr_enable => file[0][12].CLK
wr_enable => file[0][13].CLK
wr_enable => file[0][14].CLK
wr_enable => file[0][15].CLK
wr_enable => file[0][16].CLK
wr_enable => file[0][17].CLK
wr_enable => file[0][18].CLK
wr_enable => file[0][19].CLK
wr_enable => file[0][20].CLK
wr_enable => file[0][21].CLK
wr_enable => file[0][22].CLK
wr_enable => file[0][23].CLK
wr_enable => file[0][24].CLK
wr_enable => file[0][25].CLK
wr_enable => file[0][26].CLK
wr_enable => file[0][27].CLK
wr_enable => file[0][28].CLK
wr_enable => file[0][29].CLK
wr_enable => file[0][30].CLK
wr_enable => file[0][31].CLK
wr_enable => file[1][0].CLK
wr_enable => file[1][1].CLK
wr_enable => file[1][2].CLK
wr_enable => file[1][3].CLK
wr_enable => file[1][4].CLK
wr_enable => file[1][5].CLK
wr_enable => file[1][6].CLK
wr_enable => file[1][7].CLK
wr_enable => file[1][8].CLK
wr_enable => file[1][9].CLK
wr_enable => file[1][10].CLK
wr_enable => file[1][11].CLK
wr_enable => file[1][12].CLK
wr_enable => file[1][13].CLK
wr_enable => file[1][14].CLK
wr_enable => file[1][15].CLK
wr_enable => file[1][16].CLK
wr_enable => file[1][17].CLK
wr_enable => file[1][18].CLK
wr_enable => file[1][19].CLK
wr_enable => file[1][20].CLK
wr_enable => file[1][21].CLK
wr_enable => file[1][22].CLK
wr_enable => file[1][23].CLK
wr_enable => file[1][24].CLK
wr_enable => file[1][25].CLK
wr_enable => file[1][26].CLK
wr_enable => file[1][27].CLK
wr_enable => file[1][28].CLK
wr_enable => file[1][29].CLK
wr_enable => file[1][30].CLK
wr_enable => file[1][31].CLK
wr_enable => file[2][0].CLK
wr_enable => file[2][1].CLK
wr_enable => file[2][2].CLK
wr_enable => file[2][3].CLK
wr_enable => file[2][4].CLK
wr_enable => file[2][5].CLK
wr_enable => file[2][6].CLK
wr_enable => file[2][7].CLK
wr_enable => file[2][8].CLK
wr_enable => file[2][9].CLK
wr_enable => file[2][10].CLK
wr_enable => file[2][11].CLK
wr_enable => file[2][12].CLK
wr_enable => file[2][13].CLK
wr_enable => file[2][14].CLK
wr_enable => file[2][15].CLK
wr_enable => file[2][16].CLK
wr_enable => file[2][17].CLK
wr_enable => file[2][18].CLK
wr_enable => file[2][19].CLK
wr_enable => file[2][20].CLK
wr_enable => file[2][21].CLK
wr_enable => file[2][22].CLK
wr_enable => file[2][23].CLK
wr_enable => file[2][24].CLK
wr_enable => file[2][25].CLK
wr_enable => file[2][26].CLK
wr_enable => file[2][27].CLK
wr_enable => file[2][28].CLK
wr_enable => file[2][29].CLK
wr_enable => file[2][30].CLK
wr_enable => file[2][31].CLK
wr_enable => file[3][0].CLK
wr_enable => file[3][1].CLK
wr_enable => file[3][2].CLK
wr_enable => file[3][3].CLK
wr_enable => file[3][4].CLK
wr_enable => file[3][5].CLK
wr_enable => file[3][6].CLK
wr_enable => file[3][7].CLK
wr_enable => file[3][8].CLK
wr_enable => file[3][9].CLK
wr_enable => file[3][10].CLK
wr_enable => file[3][11].CLK
wr_enable => file[3][12].CLK
wr_enable => file[3][13].CLK
wr_enable => file[3][14].CLK
wr_enable => file[3][15].CLK
wr_enable => file[3][16].CLK
wr_enable => file[3][17].CLK
wr_enable => file[3][18].CLK
wr_enable => file[3][19].CLK
wr_enable => file[3][20].CLK
wr_enable => file[3][21].CLK
wr_enable => file[3][22].CLK
wr_enable => file[3][23].CLK
wr_enable => file[3][24].CLK
wr_enable => file[3][25].CLK
wr_enable => file[3][26].CLK
wr_enable => file[3][27].CLK
wr_enable => file[3][28].CLK
wr_enable => file[3][29].CLK
wr_enable => file[3][30].CLK
wr_enable => file[3][31].CLK
wr_enable => file[4][0].CLK
wr_enable => file[4][1].CLK
wr_enable => file[4][2].CLK
wr_enable => file[4][3].CLK
wr_enable => file[4][4].CLK
wr_enable => file[4][5].CLK
wr_enable => file[4][6].CLK
wr_enable => file[4][7].CLK
wr_enable => file[4][8].CLK
wr_enable => file[4][9].CLK
wr_enable => file[4][10].CLK
wr_enable => file[4][11].CLK
wr_enable => file[4][12].CLK
wr_enable => file[4][13].CLK
wr_enable => file[4][14].CLK
wr_enable => file[4][15].CLK
wr_enable => file[4][16].CLK
wr_enable => file[4][17].CLK
wr_enable => file[4][18].CLK
wr_enable => file[4][19].CLK
wr_enable => file[4][20].CLK
wr_enable => file[4][21].CLK
wr_enable => file[4][22].CLK
wr_enable => file[4][23].CLK
wr_enable => file[4][24].CLK
wr_enable => file[4][25].CLK
wr_enable => file[4][26].CLK
wr_enable => file[4][27].CLK
wr_enable => file[4][28].CLK
wr_enable => file[4][29].CLK
wr_enable => file[4][30].CLK
wr_enable => file[4][31].CLK
wr_enable => file[5][0].CLK
wr_enable => file[5][1].CLK
wr_enable => file[5][2].CLK
wr_enable => file[5][3].CLK
wr_enable => file[5][4].CLK
wr_enable => file[5][5].CLK
wr_enable => file[5][6].CLK
wr_enable => file[5][7].CLK
wr_enable => file[5][8].CLK
wr_enable => file[5][9].CLK
wr_enable => file[5][10].CLK
wr_enable => file[5][11].CLK
wr_enable => file[5][12].CLK
wr_enable => file[5][13].CLK
wr_enable => file[5][14].CLK
wr_enable => file[5][15].CLK
wr_enable => file[5][16].CLK
wr_enable => file[5][17].CLK
wr_enable => file[5][18].CLK
wr_enable => file[5][19].CLK
wr_enable => file[5][20].CLK
wr_enable => file[5][21].CLK
wr_enable => file[5][22].CLK
wr_enable => file[5][23].CLK
wr_enable => file[5][24].CLK
wr_enable => file[5][25].CLK
wr_enable => file[5][26].CLK
wr_enable => file[5][27].CLK
wr_enable => file[5][28].CLK
wr_enable => file[5][29].CLK
wr_enable => file[5][30].CLK
wr_enable => file[5][31].CLK
wr_enable => file[6][0].CLK
wr_enable => file[6][1].CLK
wr_enable => file[6][2].CLK
wr_enable => file[6][3].CLK
wr_enable => file[6][4].CLK
wr_enable => file[6][5].CLK
wr_enable => file[6][6].CLK
wr_enable => file[6][7].CLK
wr_enable => file[6][8].CLK
wr_enable => file[6][9].CLK
wr_enable => file[6][10].CLK
wr_enable => file[6][11].CLK
wr_enable => file[6][12].CLK
wr_enable => file[6][13].CLK
wr_enable => file[6][14].CLK
wr_enable => file[6][15].CLK
wr_enable => file[6][16].CLK
wr_enable => file[6][17].CLK
wr_enable => file[6][18].CLK
wr_enable => file[6][19].CLK
wr_enable => file[6][20].CLK
wr_enable => file[6][21].CLK
wr_enable => file[6][22].CLK
wr_enable => file[6][23].CLK
wr_enable => file[6][24].CLK
wr_enable => file[6][25].CLK
wr_enable => file[6][26].CLK
wr_enable => file[6][27].CLK
wr_enable => file[6][28].CLK
wr_enable => file[6][29].CLK
wr_enable => file[6][30].CLK
wr_enable => file[6][31].CLK
wr_enable => file[7][0].CLK
wr_enable => file[7][1].CLK
wr_enable => file[7][2].CLK
wr_enable => file[7][3].CLK
wr_enable => file[7][4].CLK
wr_enable => file[7][5].CLK
wr_enable => file[7][6].CLK
wr_enable => file[7][7].CLK
wr_enable => file[7][8].CLK
wr_enable => file[7][9].CLK
wr_enable => file[7][10].CLK
wr_enable => file[7][11].CLK
wr_enable => file[7][12].CLK
wr_enable => file[7][13].CLK
wr_enable => file[7][14].CLK
wr_enable => file[7][15].CLK
wr_enable => file[7][16].CLK
wr_enable => file[7][17].CLK
wr_enable => file[7][18].CLK
wr_enable => file[7][19].CLK
wr_enable => file[7][20].CLK
wr_enable => file[7][21].CLK
wr_enable => file[7][22].CLK
wr_enable => file[7][23].CLK
wr_enable => file[7][24].CLK
wr_enable => file[7][25].CLK
wr_enable => file[7][26].CLK
wr_enable => file[7][27].CLK
wr_enable => file[7][28].CLK
wr_enable => file[7][29].CLK
wr_enable => file[7][30].CLK
wr_enable => file[7][31].CLK
wr_enable => file[8][0].CLK
wr_enable => file[8][1].CLK
wr_enable => file[8][2].CLK
wr_enable => file[8][3].CLK
wr_enable => file[8][4].CLK
wr_enable => file[8][5].CLK
wr_enable => file[8][6].CLK
wr_enable => file[8][7].CLK
wr_enable => file[8][8].CLK
wr_enable => file[8][9].CLK
wr_enable => file[8][10].CLK
wr_enable => file[8][11].CLK
wr_enable => file[8][12].CLK
wr_enable => file[8][13].CLK
wr_enable => file[8][14].CLK
wr_enable => file[8][15].CLK
wr_enable => file[8][16].CLK
wr_enable => file[8][17].CLK
wr_enable => file[8][18].CLK
wr_enable => file[8][19].CLK
wr_enable => file[8][20].CLK
wr_enable => file[8][21].CLK
wr_enable => file[8][22].CLK
wr_enable => file[8][23].CLK
wr_enable => file[8][24].CLK
wr_enable => file[8][25].CLK
wr_enable => file[8][26].CLK
wr_enable => file[8][27].CLK
wr_enable => file[8][28].CLK
wr_enable => file[8][29].CLK
wr_enable => file[8][30].CLK
wr_enable => file[8][31].CLK
wr_enable => file[9][0].CLK
wr_enable => file[9][1].CLK
wr_enable => file[9][2].CLK
wr_enable => file[9][3].CLK
wr_enable => file[9][4].CLK
wr_enable => file[9][5].CLK
wr_enable => file[9][6].CLK
wr_enable => file[9][7].CLK
wr_enable => file[9][8].CLK
wr_enable => file[9][9].CLK
wr_enable => file[9][10].CLK
wr_enable => file[9][11].CLK
wr_enable => file[9][12].CLK
wr_enable => file[9][13].CLK
wr_enable => file[9][14].CLK
wr_enable => file[9][15].CLK
wr_enable => file[9][16].CLK
wr_enable => file[9][17].CLK
wr_enable => file[9][18].CLK
wr_enable => file[9][19].CLK
wr_enable => file[9][20].CLK
wr_enable => file[9][21].CLK
wr_enable => file[9][22].CLK
wr_enable => file[9][23].CLK
wr_enable => file[9][24].CLK
wr_enable => file[9][25].CLK
wr_enable => file[9][26].CLK
wr_enable => file[9][27].CLK
wr_enable => file[9][28].CLK
wr_enable => file[9][29].CLK
wr_enable => file[9][30].CLK
wr_enable => file[9][31].CLK
wr_enable => file[10][0].CLK
wr_enable => file[10][1].CLK
wr_enable => file[10][2].CLK
wr_enable => file[10][3].CLK
wr_enable => file[10][4].CLK
wr_enable => file[10][5].CLK
wr_enable => file[10][6].CLK
wr_enable => file[10][7].CLK
wr_enable => file[10][8].CLK
wr_enable => file[10][9].CLK
wr_enable => file[10][10].CLK
wr_enable => file[10][11].CLK
wr_enable => file[10][12].CLK
wr_enable => file[10][13].CLK
wr_enable => file[10][14].CLK
wr_enable => file[10][15].CLK
wr_enable => file[10][16].CLK
wr_enable => file[10][17].CLK
wr_enable => file[10][18].CLK
wr_enable => file[10][19].CLK
wr_enable => file[10][20].CLK
wr_enable => file[10][21].CLK
wr_enable => file[10][22].CLK
wr_enable => file[10][23].CLK
wr_enable => file[10][24].CLK
wr_enable => file[10][25].CLK
wr_enable => file[10][26].CLK
wr_enable => file[10][27].CLK
wr_enable => file[10][28].CLK
wr_enable => file[10][29].CLK
wr_enable => file[10][30].CLK
wr_enable => file[10][31].CLK
wr_enable => file[11][0].CLK
wr_enable => file[11][1].CLK
wr_enable => file[11][2].CLK
wr_enable => file[11][3].CLK
wr_enable => file[11][4].CLK
wr_enable => file[11][5].CLK
wr_enable => file[11][6].CLK
wr_enable => file[11][7].CLK
wr_enable => file[11][8].CLK
wr_enable => file[11][9].CLK
wr_enable => file[11][10].CLK
wr_enable => file[11][11].CLK
wr_enable => file[11][12].CLK
wr_enable => file[11][13].CLK
wr_enable => file[11][14].CLK
wr_enable => file[11][15].CLK
wr_enable => file[11][16].CLK
wr_enable => file[11][17].CLK
wr_enable => file[11][18].CLK
wr_enable => file[11][19].CLK
wr_enable => file[11][20].CLK
wr_enable => file[11][21].CLK
wr_enable => file[11][22].CLK
wr_enable => file[11][23].CLK
wr_enable => file[11][24].CLK
wr_enable => file[11][25].CLK
wr_enable => file[11][26].CLK
wr_enable => file[11][27].CLK
wr_enable => file[11][28].CLK
wr_enable => file[11][29].CLK
wr_enable => file[11][30].CLK
wr_enable => file[11][31].CLK
wr_enable => file[12][0].CLK
wr_enable => file[12][1].CLK
wr_enable => file[12][2].CLK
wr_enable => file[12][3].CLK
wr_enable => file[12][4].CLK
wr_enable => file[12][5].CLK
wr_enable => file[12][6].CLK
wr_enable => file[12][7].CLK
wr_enable => file[12][8].CLK
wr_enable => file[12][9].CLK
wr_enable => file[12][10].CLK
wr_enable => file[12][11].CLK
wr_enable => file[12][12].CLK
wr_enable => file[12][13].CLK
wr_enable => file[12][14].CLK
wr_enable => file[12][15].CLK
wr_enable => file[12][16].CLK
wr_enable => file[12][17].CLK
wr_enable => file[12][18].CLK
wr_enable => file[12][19].CLK
wr_enable => file[12][20].CLK
wr_enable => file[12][21].CLK
wr_enable => file[12][22].CLK
wr_enable => file[12][23].CLK
wr_enable => file[12][24].CLK
wr_enable => file[12][25].CLK
wr_enable => file[12][26].CLK
wr_enable => file[12][27].CLK
wr_enable => file[12][28].CLK
wr_enable => file[12][29].CLK
wr_enable => file[12][30].CLK
wr_enable => file[12][31].CLK
wr_enable => file[13][0].CLK
wr_enable => file[13][1].CLK
wr_enable => file[13][2].CLK
wr_enable => file[13][3].CLK
wr_enable => file[13][4].CLK
wr_enable => file[13][5].CLK
wr_enable => file[13][6].CLK
wr_enable => file[13][7].CLK
wr_enable => file[13][8].CLK
wr_enable => file[13][9].CLK
wr_enable => file[13][10].CLK
wr_enable => file[13][11].CLK
wr_enable => file[13][12].CLK
wr_enable => file[13][13].CLK
wr_enable => file[13][14].CLK
wr_enable => file[13][15].CLK
wr_enable => file[13][16].CLK
wr_enable => file[13][17].CLK
wr_enable => file[13][18].CLK
wr_enable => file[13][19].CLK
wr_enable => file[13][20].CLK
wr_enable => file[13][21].CLK
wr_enable => file[13][22].CLK
wr_enable => file[13][23].CLK
wr_enable => file[13][24].CLK
wr_enable => file[13][25].CLK
wr_enable => file[13][26].CLK
wr_enable => file[13][27].CLK
wr_enable => file[13][28].CLK
wr_enable => file[13][29].CLK
wr_enable => file[13][30].CLK
wr_enable => file[13][31].CLK
wr_enable => file[14][0].CLK
wr_enable => file[14][1].CLK
wr_enable => file[14][2].CLK
wr_enable => file[14][3].CLK
wr_enable => file[14][4].CLK
wr_enable => file[14][5].CLK
wr_enable => file[14][6].CLK
wr_enable => file[14][7].CLK
wr_enable => file[14][8].CLK
wr_enable => file[14][9].CLK
wr_enable => file[14][10].CLK
wr_enable => file[14][11].CLK
wr_enable => file[14][12].CLK
wr_enable => file[14][13].CLK
wr_enable => file[14][14].CLK
wr_enable => file[14][15].CLK
wr_enable => file[14][16].CLK
wr_enable => file[14][17].CLK
wr_enable => file[14][18].CLK
wr_enable => file[14][19].CLK
wr_enable => file[14][20].CLK
wr_enable => file[14][21].CLK
wr_enable => file[14][22].CLK
wr_enable => file[14][23].CLK
wr_enable => file[14][24].CLK
wr_enable => file[14][25].CLK
wr_enable => file[14][26].CLK
wr_enable => file[14][27].CLK
wr_enable => file[14][28].CLK
wr_enable => file[14][29].CLK
wr_enable => file[14][30].CLK
wr_enable => file[14][31].CLK
wr_enable => file[15][0].CLK
wr_enable => file[15][1].CLK
wr_enable => file[15][2].CLK
wr_enable => file[15][3].CLK
wr_enable => file[15][4].CLK
wr_enable => file[15][5].CLK
wr_enable => file[15][6].CLK
wr_enable => file[15][7].CLK
wr_enable => file[15][8].CLK
wr_enable => file[15][9].CLK
wr_enable => file[15][10].CLK
wr_enable => file[15][11].CLK
wr_enable => file[15][12].CLK
wr_enable => file[15][13].CLK
wr_enable => file[15][14].CLK
wr_enable => file[15][15].CLK
wr_enable => file[15][16].CLK
wr_enable => file[15][17].CLK
wr_enable => file[15][18].CLK
wr_enable => file[15][19].CLK
wr_enable => file[15][20].CLK
wr_enable => file[15][21].CLK
wr_enable => file[15][22].CLK
wr_enable => file[15][23].CLK
wr_enable => file[15][24].CLK
wr_enable => file[15][25].CLK
wr_enable => file[15][26].CLK
wr_enable => file[15][27].CLK
wr_enable => file[15][28].CLK
wr_enable => file[15][29].CLK
wr_enable => file[15][30].CLK
wr_enable => file[15][31].CLK
wr_enable => file[16][0].CLK
wr_enable => file[16][1].CLK
wr_enable => file[16][2].CLK
wr_enable => file[16][3].CLK
wr_enable => file[16][4].CLK
wr_enable => file[16][5].CLK
wr_enable => file[16][6].CLK
wr_enable => file[16][7].CLK
wr_enable => file[16][8].CLK
wr_enable => file[16][9].CLK
wr_enable => file[16][10].CLK
wr_enable => file[16][11].CLK
wr_enable => file[16][12].CLK
wr_enable => file[16][13].CLK
wr_enable => file[16][14].CLK
wr_enable => file[16][15].CLK
wr_enable => file[16][16].CLK
wr_enable => file[16][17].CLK
wr_enable => file[16][18].CLK
wr_enable => file[16][19].CLK
wr_enable => file[16][20].CLK
wr_enable => file[16][21].CLK
wr_enable => file[16][22].CLK
wr_enable => file[16][23].CLK
wr_enable => file[16][24].CLK
wr_enable => file[16][25].CLK
wr_enable => file[16][26].CLK
wr_enable => file[16][27].CLK
wr_enable => file[16][28].CLK
wr_enable => file[16][29].CLK
wr_enable => file[16][30].CLK
wr_enable => file[16][31].CLK
wr_enable => file[17][0].CLK
wr_enable => file[17][1].CLK
wr_enable => file[17][2].CLK
wr_enable => file[17][3].CLK
wr_enable => file[17][4].CLK
wr_enable => file[17][5].CLK
wr_enable => file[17][6].CLK
wr_enable => file[17][7].CLK
wr_enable => file[17][8].CLK
wr_enable => file[17][9].CLK
wr_enable => file[17][10].CLK
wr_enable => file[17][11].CLK
wr_enable => file[17][12].CLK
wr_enable => file[17][13].CLK
wr_enable => file[17][14].CLK
wr_enable => file[17][15].CLK
wr_enable => file[17][16].CLK
wr_enable => file[17][17].CLK
wr_enable => file[17][18].CLK
wr_enable => file[17][19].CLK
wr_enable => file[17][20].CLK
wr_enable => file[17][21].CLK
wr_enable => file[17][22].CLK
wr_enable => file[17][23].CLK
wr_enable => file[17][24].CLK
wr_enable => file[17][25].CLK
wr_enable => file[17][26].CLK
wr_enable => file[17][27].CLK
wr_enable => file[17][28].CLK
wr_enable => file[17][29].CLK
wr_enable => file[17][30].CLK
wr_enable => file[17][31].CLK
wr_enable => file[18][0].CLK
wr_enable => file[18][1].CLK
wr_enable => file[18][2].CLK
wr_enable => file[18][3].CLK
wr_enable => file[18][4].CLK
wr_enable => file[18][5].CLK
wr_enable => file[18][6].CLK
wr_enable => file[18][7].CLK
wr_enable => file[18][8].CLK
wr_enable => file[18][9].CLK
wr_enable => file[18][10].CLK
wr_enable => file[18][11].CLK
wr_enable => file[18][12].CLK
wr_enable => file[18][13].CLK
wr_enable => file[18][14].CLK
wr_enable => file[18][15].CLK
wr_enable => file[18][16].CLK
wr_enable => file[18][17].CLK
wr_enable => file[18][18].CLK
wr_enable => file[18][19].CLK
wr_enable => file[18][20].CLK
wr_enable => file[18][21].CLK
wr_enable => file[18][22].CLK
wr_enable => file[18][23].CLK
wr_enable => file[18][24].CLK
wr_enable => file[18][25].CLK
wr_enable => file[18][26].CLK
wr_enable => file[18][27].CLK
wr_enable => file[18][28].CLK
wr_enable => file[18][29].CLK
wr_enable => file[18][30].CLK
wr_enable => file[18][31].CLK
wr_enable => file[19][0].CLK
wr_enable => file[19][1].CLK
wr_enable => file[19][2].CLK
wr_enable => file[19][3].CLK
wr_enable => file[19][4].CLK
wr_enable => file[19][5].CLK
wr_enable => file[19][6].CLK
wr_enable => file[19][7].CLK
wr_enable => file[19][8].CLK
wr_enable => file[19][9].CLK
wr_enable => file[19][10].CLK
wr_enable => file[19][11].CLK
wr_enable => file[19][12].CLK
wr_enable => file[19][13].CLK
wr_enable => file[19][14].CLK
wr_enable => file[19][15].CLK
wr_enable => file[19][16].CLK
wr_enable => file[19][17].CLK
wr_enable => file[19][18].CLK
wr_enable => file[19][19].CLK
wr_enable => file[19][20].CLK
wr_enable => file[19][21].CLK
wr_enable => file[19][22].CLK
wr_enable => file[19][23].CLK
wr_enable => file[19][24].CLK
wr_enable => file[19][25].CLK
wr_enable => file[19][26].CLK
wr_enable => file[19][27].CLK
wr_enable => file[19][28].CLK
wr_enable => file[19][29].CLK
wr_enable => file[19][30].CLK
wr_enable => file[19][31].CLK
wr_enable => file[20][0].CLK
wr_enable => file[20][1].CLK
wr_enable => file[20][2].CLK
wr_enable => file[20][3].CLK
wr_enable => file[20][4].CLK
wr_enable => file[20][5].CLK
wr_enable => file[20][6].CLK
wr_enable => file[20][7].CLK
wr_enable => file[20][8].CLK
wr_enable => file[20][9].CLK
wr_enable => file[20][10].CLK
wr_enable => file[20][11].CLK
wr_enable => file[20][12].CLK
wr_enable => file[20][13].CLK
wr_enable => file[20][14].CLK
wr_enable => file[20][15].CLK
wr_enable => file[20][16].CLK
wr_enable => file[20][17].CLK
wr_enable => file[20][18].CLK
wr_enable => file[20][19].CLK
wr_enable => file[20][20].CLK
wr_enable => file[20][21].CLK
wr_enable => file[20][22].CLK
wr_enable => file[20][23].CLK
wr_enable => file[20][24].CLK
wr_enable => file[20][25].CLK
wr_enable => file[20][26].CLK
wr_enable => file[20][27].CLK
wr_enable => file[20][28].CLK
wr_enable => file[20][29].CLK
wr_enable => file[20][30].CLK
wr_enable => file[20][31].CLK
wr_enable => file[21][0].CLK
wr_enable => file[21][1].CLK
wr_enable => file[21][2].CLK
wr_enable => file[21][3].CLK
wr_enable => file[21][4].CLK
wr_enable => file[21][5].CLK
wr_enable => file[21][6].CLK
wr_enable => file[21][7].CLK
wr_enable => file[21][8].CLK
wr_enable => file[21][9].CLK
wr_enable => file[21][10].CLK
wr_enable => file[21][11].CLK
wr_enable => file[21][12].CLK
wr_enable => file[21][13].CLK
wr_enable => file[21][14].CLK
wr_enable => file[21][15].CLK
wr_enable => file[21][16].CLK
wr_enable => file[21][17].CLK
wr_enable => file[21][18].CLK
wr_enable => file[21][19].CLK
wr_enable => file[21][20].CLK
wr_enable => file[21][21].CLK
wr_enable => file[21][22].CLK
wr_enable => file[21][23].CLK
wr_enable => file[21][24].CLK
wr_enable => file[21][25].CLK
wr_enable => file[21][26].CLK
wr_enable => file[21][27].CLK
wr_enable => file[21][28].CLK
wr_enable => file[21][29].CLK
wr_enable => file[21][30].CLK
wr_enable => file[21][31].CLK
wr_enable => file[22][0].CLK
wr_enable => file[22][1].CLK
wr_enable => file[22][2].CLK
wr_enable => file[22][3].CLK
wr_enable => file[22][4].CLK
wr_enable => file[22][5].CLK
wr_enable => file[22][6].CLK
wr_enable => file[22][7].CLK
wr_enable => file[22][8].CLK
wr_enable => file[22][9].CLK
wr_enable => file[22][10].CLK
wr_enable => file[22][11].CLK
wr_enable => file[22][12].CLK
wr_enable => file[22][13].CLK
wr_enable => file[22][14].CLK
wr_enable => file[22][15].CLK
wr_enable => file[22][16].CLK
wr_enable => file[22][17].CLK
wr_enable => file[22][18].CLK
wr_enable => file[22][19].CLK
wr_enable => file[22][20].CLK
wr_enable => file[22][21].CLK
wr_enable => file[22][22].CLK
wr_enable => file[22][23].CLK
wr_enable => file[22][24].CLK
wr_enable => file[22][25].CLK
wr_enable => file[22][26].CLK
wr_enable => file[22][27].CLK
wr_enable => file[22][28].CLK
wr_enable => file[22][29].CLK
wr_enable => file[22][30].CLK
wr_enable => file[22][31].CLK
wr_enable => file[23][0].CLK
wr_enable => file[23][1].CLK
wr_enable => file[23][2].CLK
wr_enable => file[23][3].CLK
wr_enable => file[23][4].CLK
wr_enable => file[23][5].CLK
wr_enable => file[23][6].CLK
wr_enable => file[23][7].CLK
wr_enable => file[23][8].CLK
wr_enable => file[23][9].CLK
wr_enable => file[23][10].CLK
wr_enable => file[23][11].CLK
wr_enable => file[23][12].CLK
wr_enable => file[23][13].CLK
wr_enable => file[23][14].CLK
wr_enable => file[23][15].CLK
wr_enable => file[23][16].CLK
wr_enable => file[23][17].CLK
wr_enable => file[23][18].CLK
wr_enable => file[23][19].CLK
wr_enable => file[23][20].CLK
wr_enable => file[23][21].CLK
wr_enable => file[23][22].CLK
wr_enable => file[23][23].CLK
wr_enable => file[23][24].CLK
wr_enable => file[23][25].CLK
wr_enable => file[23][26].CLK
wr_enable => file[23][27].CLK
wr_enable => file[23][28].CLK
wr_enable => file[23][29].CLK
wr_enable => file[23][30].CLK
wr_enable => file[23][31].CLK
wr_enable => file[24][0].CLK
wr_enable => file[24][1].CLK
wr_enable => file[24][2].CLK
wr_enable => file[24][3].CLK
wr_enable => file[24][4].CLK
wr_enable => file[24][5].CLK
wr_enable => file[24][6].CLK
wr_enable => file[24][7].CLK
wr_enable => file[24][8].CLK
wr_enable => file[24][9].CLK
wr_enable => file[24][10].CLK
wr_enable => file[24][11].CLK
wr_enable => file[24][12].CLK
wr_enable => file[24][13].CLK
wr_enable => file[24][14].CLK
wr_enable => file[24][15].CLK
wr_enable => file[24][16].CLK
wr_enable => file[24][17].CLK
wr_enable => file[24][18].CLK
wr_enable => file[24][19].CLK
wr_enable => file[24][20].CLK
wr_enable => file[24][21].CLK
wr_enable => file[24][22].CLK
wr_enable => file[24][23].CLK
wr_enable => file[24][24].CLK
wr_enable => file[24][25].CLK
wr_enable => file[24][26].CLK
wr_enable => file[24][27].CLK
wr_enable => file[24][28].CLK
wr_enable => file[24][29].CLK
wr_enable => file[24][30].CLK
wr_enable => file[24][31].CLK
wr_enable => file[25][0].CLK
wr_enable => file[25][1].CLK
wr_enable => file[25][2].CLK
wr_enable => file[25][3].CLK
wr_enable => file[25][4].CLK
wr_enable => file[25][5].CLK
wr_enable => file[25][6].CLK
wr_enable => file[25][7].CLK
wr_enable => file[25][8].CLK
wr_enable => file[25][9].CLK
wr_enable => file[25][10].CLK
wr_enable => file[25][11].CLK
wr_enable => file[25][12].CLK
wr_enable => file[25][13].CLK
wr_enable => file[25][14].CLK
wr_enable => file[25][15].CLK
wr_enable => file[25][16].CLK
wr_enable => file[25][17].CLK
wr_enable => file[25][18].CLK
wr_enable => file[25][19].CLK
wr_enable => file[25][20].CLK
wr_enable => file[25][21].CLK
wr_enable => file[25][22].CLK
wr_enable => file[25][23].CLK
wr_enable => file[25][24].CLK
wr_enable => file[25][25].CLK
wr_enable => file[25][26].CLK
wr_enable => file[25][27].CLK
wr_enable => file[25][28].CLK
wr_enable => file[25][29].CLK
wr_enable => file[25][30].CLK
wr_enable => file[25][31].CLK
wr_enable => file[26][0].CLK
wr_enable => file[26][1].CLK
wr_enable => file[26][2].CLK
wr_enable => file[26][3].CLK
wr_enable => file[26][4].CLK
wr_enable => file[26][5].CLK
wr_enable => file[26][6].CLK
wr_enable => file[26][7].CLK
wr_enable => file[26][8].CLK
wr_enable => file[26][9].CLK
wr_enable => file[26][10].CLK
wr_enable => file[26][11].CLK
wr_enable => file[26][12].CLK
wr_enable => file[26][13].CLK
wr_enable => file[26][14].CLK
wr_enable => file[26][15].CLK
wr_enable => file[26][16].CLK
wr_enable => file[26][17].CLK
wr_enable => file[26][18].CLK
wr_enable => file[26][19].CLK
wr_enable => file[26][20].CLK
wr_enable => file[26][21].CLK
wr_enable => file[26][22].CLK
wr_enable => file[26][23].CLK
wr_enable => file[26][24].CLK
wr_enable => file[26][25].CLK
wr_enable => file[26][26].CLK
wr_enable => file[26][27].CLK
wr_enable => file[26][28].CLK
wr_enable => file[26][29].CLK
wr_enable => file[26][30].CLK
wr_enable => file[26][31].CLK
wr_enable => file[27][0].CLK
wr_enable => file[27][1].CLK
wr_enable => file[27][2].CLK
wr_enable => file[27][3].CLK
wr_enable => file[27][4].CLK
wr_enable => file[27][5].CLK
wr_enable => file[27][6].CLK
wr_enable => file[27][7].CLK
wr_enable => file[27][8].CLK
wr_enable => file[27][9].CLK
wr_enable => file[27][10].CLK
wr_enable => file[27][11].CLK
wr_enable => file[27][12].CLK
wr_enable => file[27][13].CLK
wr_enable => file[27][14].CLK
wr_enable => file[27][15].CLK
wr_enable => file[27][16].CLK
wr_enable => file[27][17].CLK
wr_enable => file[27][18].CLK
wr_enable => file[27][19].CLK
wr_enable => file[27][20].CLK
wr_enable => file[27][21].CLK
wr_enable => file[27][22].CLK
wr_enable => file[27][23].CLK
wr_enable => file[27][24].CLK
wr_enable => file[27][25].CLK
wr_enable => file[27][26].CLK
wr_enable => file[27][27].CLK
wr_enable => file[27][28].CLK
wr_enable => file[27][29].CLK
wr_enable => file[27][30].CLK
wr_enable => file[27][31].CLK
wr_enable => file[28][0].CLK
wr_enable => file[28][1].CLK
wr_enable => file[28][2].CLK
wr_enable => file[28][3].CLK
wr_enable => file[28][4].CLK
wr_enable => file[28][5].CLK
wr_enable => file[28][6].CLK
wr_enable => file[28][7].CLK
wr_enable => file[28][8].CLK
wr_enable => file[28][9].CLK
wr_enable => file[28][10].CLK
wr_enable => file[28][11].CLK
wr_enable => file[28][12].CLK
wr_enable => file[28][13].CLK
wr_enable => file[28][14].CLK
wr_enable => file[28][15].CLK
wr_enable => file[28][16].CLK
wr_enable => file[28][17].CLK
wr_enable => file[28][18].CLK
wr_enable => file[28][19].CLK
wr_enable => file[28][20].CLK
wr_enable => file[28][21].CLK
wr_enable => file[28][22].CLK
wr_enable => file[28][23].CLK
wr_enable => file[28][24].CLK
wr_enable => file[28][25].CLK
wr_enable => file[28][26].CLK
wr_enable => file[28][27].CLK
wr_enable => file[28][28].CLK
wr_enable => file[28][29].CLK
wr_enable => file[28][30].CLK
wr_enable => file[28][31].CLK
wr_enable => file[29][0].CLK
wr_enable => file[29][1].CLK
wr_enable => file[29][2].CLK
wr_enable => file[29][3].CLK
wr_enable => file[29][4].CLK
wr_enable => file[29][5].CLK
wr_enable => file[29][6].CLK
wr_enable => file[29][7].CLK
wr_enable => file[29][8].CLK
wr_enable => file[29][9].CLK
wr_enable => file[29][10].CLK
wr_enable => file[29][11].CLK
wr_enable => file[29][12].CLK
wr_enable => file[29][13].CLK
wr_enable => file[29][14].CLK
wr_enable => file[29][15].CLK
wr_enable => file[29][16].CLK
wr_enable => file[29][17].CLK
wr_enable => file[29][18].CLK
wr_enable => file[29][19].CLK
wr_enable => file[29][20].CLK
wr_enable => file[29][21].CLK
wr_enable => file[29][22].CLK
wr_enable => file[29][23].CLK
wr_enable => file[29][24].CLK
wr_enable => file[29][25].CLK
wr_enable => file[29][26].CLK
wr_enable => file[29][27].CLK
wr_enable => file[29][28].CLK
wr_enable => file[29][29].CLK
wr_enable => file[29][30].CLK
wr_enable => file[29][31].CLK
wr_enable => file[30][0].CLK
wr_enable => file[30][1].CLK
wr_enable => file[30][2].CLK
wr_enable => file[30][3].CLK
wr_enable => file[30][4].CLK
wr_enable => file[30][5].CLK
wr_enable => file[30][6].CLK
wr_enable => file[30][7].CLK
wr_enable => file[30][8].CLK
wr_enable => file[30][9].CLK
wr_enable => file[30][10].CLK
wr_enable => file[30][11].CLK
wr_enable => file[30][12].CLK
wr_enable => file[30][13].CLK
wr_enable => file[30][14].CLK
wr_enable => file[30][15].CLK
wr_enable => file[30][16].CLK
wr_enable => file[30][17].CLK
wr_enable => file[30][18].CLK
wr_enable => file[30][19].CLK
wr_enable => file[30][20].CLK
wr_enable => file[30][21].CLK
wr_enable => file[30][22].CLK
wr_enable => file[30][23].CLK
wr_enable => file[30][24].CLK
wr_enable => file[30][25].CLK
wr_enable => file[30][26].CLK
wr_enable => file[30][27].CLK
wr_enable => file[30][28].CLK
wr_enable => file[30][29].CLK
wr_enable => file[30][30].CLK
wr_enable => file[30][31].CLK
wr_enable => file[31][0].CLK
wr_enable => file[31][1].CLK
wr_enable => file[31][2].CLK
wr_enable => file[31][3].CLK
wr_enable => file[31][4].CLK
wr_enable => file[31][5].CLK
wr_enable => file[31][6].CLK
wr_enable => file[31][7].CLK
wr_enable => file[31][8].CLK
wr_enable => file[31][9].CLK
wr_enable => file[31][10].CLK
wr_enable => file[31][11].CLK
wr_enable => file[31][12].CLK
wr_enable => file[31][13].CLK
wr_enable => file[31][14].CLK
wr_enable => file[31][15].CLK
wr_enable => file[31][16].CLK
wr_enable => file[31][17].CLK
wr_enable => file[31][18].CLK
wr_enable => file[31][19].CLK
wr_enable => file[31][20].CLK
wr_enable => file[31][21].CLK
wr_enable => file[31][22].CLK
wr_enable => file[31][23].CLK
wr_enable => file[31][24].CLK
wr_enable => file[31][25].CLK
wr_enable => file[31][26].CLK
wr_enable => file[31][27].CLK
wr_enable => file[31][28].CLK
wr_enable => file[31][29].CLK
wr_enable => file[31][30].CLK
wr_enable => file[31][31].CLK
rst => file[0][0].ACLR
rst => file[0][1].ACLR
rst => file[0][2].ACLR
rst => file[0][3].ACLR
rst => file[0][4].ACLR
rst => file[0][5].ACLR
rst => file[0][6].ACLR
rst => file[0][7].ACLR
rst => file[0][8].ACLR
rst => file[0][9].ACLR
rst => file[0][10].ACLR
rst => file[0][11].ACLR
rst => file[0][12].ACLR
rst => file[0][13].ACLR
rst => file[0][14].ACLR
rst => file[0][15].ACLR
rst => file[0][16].ACLR
rst => file[0][17].ACLR
rst => file[0][18].ACLR
rst => file[0][19].ACLR
rst => file[0][20].ACLR
rst => file[0][21].ACLR
rst => file[0][22].ACLR
rst => file[0][23].ACLR
rst => file[0][24].ACLR
rst => file[0][25].ACLR
rst => file[0][26].ACLR
rst => file[0][27].ACLR
rst => file[0][28].ACLR
rst => file[0][29].ACLR
rst => file[0][30].ACLR
rst => file[0][31].ACLR
rst => file[1][0].ACLR
rst => file[1][1].ACLR
rst => file[1][2].ACLR
rst => file[1][3].ACLR
rst => file[1][4].ACLR
rst => file[1][5].ACLR
rst => file[1][6].ACLR
rst => file[1][7].ACLR
rst => file[1][8].ACLR
rst => file[1][9].ACLR
rst => file[1][10].ACLR
rst => file[1][11].ACLR
rst => file[1][12].ACLR
rst => file[1][13].ACLR
rst => file[1][14].ACLR
rst => file[1][15].ACLR
rst => file[1][16].ACLR
rst => file[1][17].ACLR
rst => file[1][18].ACLR
rst => file[1][19].ACLR
rst => file[1][20].ACLR
rst => file[1][21].ACLR
rst => file[1][22].ACLR
rst => file[1][23].ACLR
rst => file[1][24].ACLR
rst => file[1][25].ACLR
rst => file[1][26].ACLR
rst => file[1][27].ACLR
rst => file[1][28].ACLR
rst => file[1][29].ACLR
rst => file[1][30].ACLR
rst => file[1][31].ACLR
rst => file[2][0].ACLR
rst => file[2][1].ACLR
rst => file[2][2].ACLR
rst => file[2][3].ACLR
rst => file[2][4].ACLR
rst => file[2][5].ACLR
rst => file[2][6].ACLR
rst => file[2][7].ACLR
rst => file[2][8].ACLR
rst => file[2][9].ACLR
rst => file[2][10].ACLR
rst => file[2][11].ACLR
rst => file[2][12].ACLR
rst => file[2][13].ACLR
rst => file[2][14].ACLR
rst => file[2][15].ACLR
rst => file[2][16].ACLR
rst => file[2][17].ACLR
rst => file[2][18].ACLR
rst => file[2][19].ACLR
rst => file[2][20].ACLR
rst => file[2][21].ACLR
rst => file[2][22].ACLR
rst => file[2][23].ACLR
rst => file[2][24].ACLR
rst => file[2][25].ACLR
rst => file[2][26].ACLR
rst => file[2][27].ACLR
rst => file[2][28].ACLR
rst => file[2][29].ACLR
rst => file[2][30].ACLR
rst => file[2][31].ACLR
rst => file[3][0].ACLR
rst => file[3][1].ACLR
rst => file[3][2].ACLR
rst => file[3][3].ACLR
rst => file[3][4].ACLR
rst => file[3][5].ACLR
rst => file[3][6].ACLR
rst => file[3][7].ACLR
rst => file[3][8].ACLR
rst => file[3][9].ACLR
rst => file[3][10].ACLR
rst => file[3][11].ACLR
rst => file[3][12].ACLR
rst => file[3][13].ACLR
rst => file[3][14].ACLR
rst => file[3][15].ACLR
rst => file[3][16].ACLR
rst => file[3][17].ACLR
rst => file[3][18].ACLR
rst => file[3][19].ACLR
rst => file[3][20].ACLR
rst => file[3][21].ACLR
rst => file[3][22].ACLR
rst => file[3][23].ACLR
rst => file[3][24].ACLR
rst => file[3][25].ACLR
rst => file[3][26].ACLR
rst => file[3][27].ACLR
rst => file[3][28].ACLR
rst => file[3][29].ACLR
rst => file[3][30].ACLR
rst => file[3][31].ACLR
rst => file[4][0].ACLR
rst => file[4][1].ACLR
rst => file[4][2].ACLR
rst => file[4][3].ACLR
rst => file[4][4].ACLR
rst => file[4][5].ACLR
rst => file[4][6].ACLR
rst => file[4][7].ACLR
rst => file[4][8].ACLR
rst => file[4][9].ACLR
rst => file[4][10].ACLR
rst => file[4][11].ACLR
rst => file[4][12].ACLR
rst => file[4][13].ACLR
rst => file[4][14].ACLR
rst => file[4][15].ACLR
rst => file[4][16].ACLR
rst => file[4][17].ACLR
rst => file[4][18].ACLR
rst => file[4][19].ACLR
rst => file[4][20].ACLR
rst => file[4][21].ACLR
rst => file[4][22].ACLR
rst => file[4][23].ACLR
rst => file[4][24].ACLR
rst => file[4][25].ACLR
rst => file[4][26].ACLR
rst => file[4][27].ACLR
rst => file[4][28].ACLR
rst => file[4][29].ACLR
rst => file[4][30].ACLR
rst => file[4][31].ACLR
rst => file[5][0].ACLR
rst => file[5][1].ACLR
rst => file[5][2].ACLR
rst => file[5][3].ACLR
rst => file[5][4].ACLR
rst => file[5][5].ACLR
rst => file[5][6].ACLR
rst => file[5][7].ACLR
rst => file[5][8].ACLR
rst => file[5][9].ACLR
rst => file[5][10].ACLR
rst => file[5][11].ACLR
rst => file[5][12].ACLR
rst => file[5][13].ACLR
rst => file[5][14].ACLR
rst => file[5][15].ACLR
rst => file[5][16].ACLR
rst => file[5][17].ACLR
rst => file[5][18].ACLR
rst => file[5][19].ACLR
rst => file[5][20].ACLR
rst => file[5][21].ACLR
rst => file[5][22].ACLR
rst => file[5][23].ACLR
rst => file[5][24].ACLR
rst => file[5][25].ACLR
rst => file[5][26].ACLR
rst => file[5][27].ACLR
rst => file[5][28].ACLR
rst => file[5][29].ACLR
rst => file[5][30].ACLR
rst => file[5][31].ACLR
rst => file[6][0].ACLR
rst => file[6][1].ACLR
rst => file[6][2].ACLR
rst => file[6][3].ACLR
rst => file[6][4].ACLR
rst => file[6][5].ACLR
rst => file[6][6].ACLR
rst => file[6][7].ACLR
rst => file[6][8].ACLR
rst => file[6][9].ACLR
rst => file[6][10].ACLR
rst => file[6][11].ACLR
rst => file[6][12].ACLR
rst => file[6][13].ACLR
rst => file[6][14].ACLR
rst => file[6][15].ACLR
rst => file[6][16].ACLR
rst => file[6][17].ACLR
rst => file[6][18].ACLR
rst => file[6][19].ACLR
rst => file[6][20].ACLR
rst => file[6][21].ACLR
rst => file[6][22].ACLR
rst => file[6][23].ACLR
rst => file[6][24].ACLR
rst => file[6][25].ACLR
rst => file[6][26].ACLR
rst => file[6][27].ACLR
rst => file[6][28].ACLR
rst => file[6][29].ACLR
rst => file[6][30].ACLR
rst => file[6][31].ACLR
rst => file[7][0].ACLR
rst => file[7][1].ACLR
rst => file[7][2].ACLR
rst => file[7][3].ACLR
rst => file[7][4].ACLR
rst => file[7][5].ACLR
rst => file[7][6].ACLR
rst => file[7][7].ACLR
rst => file[7][8].ACLR
rst => file[7][9].ACLR
rst => file[7][10].ACLR
rst => file[7][11].ACLR
rst => file[7][12].ACLR
rst => file[7][13].ACLR
rst => file[7][14].ACLR
rst => file[7][15].ACLR
rst => file[7][16].ACLR
rst => file[7][17].ACLR
rst => file[7][18].ACLR
rst => file[7][19].ACLR
rst => file[7][20].ACLR
rst => file[7][21].ACLR
rst => file[7][22].ACLR
rst => file[7][23].ACLR
rst => file[7][24].ACLR
rst => file[7][25].ACLR
rst => file[7][26].ACLR
rst => file[7][27].ACLR
rst => file[7][28].ACLR
rst => file[7][29].ACLR
rst => file[7][30].ACLR
rst => file[7][31].ACLR
rst => file[8][0].ACLR
rst => file[8][1].ACLR
rst => file[8][2].ACLR
rst => file[8][3].ACLR
rst => file[8][4].ACLR
rst => file[8][5].ACLR
rst => file[8][6].ACLR
rst => file[8][7].ACLR
rst => file[8][8].ACLR
rst => file[8][9].ACLR
rst => file[8][10].ACLR
rst => file[8][11].ACLR
rst => file[8][12].ACLR
rst => file[8][13].ACLR
rst => file[8][14].ACLR
rst => file[8][15].ACLR
rst => file[8][16].ACLR
rst => file[8][17].ACLR
rst => file[8][18].ACLR
rst => file[8][19].ACLR
rst => file[8][20].ACLR
rst => file[8][21].ACLR
rst => file[8][22].ACLR
rst => file[8][23].ACLR
rst => file[8][24].ACLR
rst => file[8][25].ACLR
rst => file[8][26].ACLR
rst => file[8][27].ACLR
rst => file[8][28].ACLR
rst => file[8][29].ACLR
rst => file[8][30].ACLR
rst => file[8][31].ACLR
rst => file[9][0].ACLR
rst => file[9][1].ACLR
rst => file[9][2].ACLR
rst => file[9][3].ACLR
rst => file[9][4].ACLR
rst => file[9][5].ACLR
rst => file[9][6].ACLR
rst => file[9][7].ACLR
rst => file[9][8].ACLR
rst => file[9][9].ACLR
rst => file[9][10].ACLR
rst => file[9][11].ACLR
rst => file[9][12].ACLR
rst => file[9][13].ACLR
rst => file[9][14].ACLR
rst => file[9][15].ACLR
rst => file[9][16].ACLR
rst => file[9][17].ACLR
rst => file[9][18].ACLR
rst => file[9][19].ACLR
rst => file[9][20].ACLR
rst => file[9][21].ACLR
rst => file[9][22].ACLR
rst => file[9][23].ACLR
rst => file[9][24].ACLR
rst => file[9][25].ACLR
rst => file[9][26].ACLR
rst => file[9][27].ACLR
rst => file[9][28].ACLR
rst => file[9][29].ACLR
rst => file[9][30].ACLR
rst => file[9][31].ACLR
rst => file[10][0].ACLR
rst => file[10][1].ACLR
rst => file[10][2].ACLR
rst => file[10][3].ACLR
rst => file[10][4].ACLR
rst => file[10][5].ACLR
rst => file[10][6].ACLR
rst => file[10][7].ACLR
rst => file[10][8].ACLR
rst => file[10][9].ACLR
rst => file[10][10].ACLR
rst => file[10][11].ACLR
rst => file[10][12].ACLR
rst => file[10][13].ACLR
rst => file[10][14].ACLR
rst => file[10][15].ACLR
rst => file[10][16].ACLR
rst => file[10][17].ACLR
rst => file[10][18].ACLR
rst => file[10][19].ACLR
rst => file[10][20].ACLR
rst => file[10][21].ACLR
rst => file[10][22].ACLR
rst => file[10][23].ACLR
rst => file[10][24].ACLR
rst => file[10][25].ACLR
rst => file[10][26].ACLR
rst => file[10][27].ACLR
rst => file[10][28].ACLR
rst => file[10][29].ACLR
rst => file[10][30].ACLR
rst => file[10][31].ACLR
rst => file[11][0].ACLR
rst => file[11][1].ACLR
rst => file[11][2].ACLR
rst => file[11][3].ACLR
rst => file[11][4].ACLR
rst => file[11][5].ACLR
rst => file[11][6].ACLR
rst => file[11][7].ACLR
rst => file[11][8].ACLR
rst => file[11][9].ACLR
rst => file[11][10].ACLR
rst => file[11][11].ACLR
rst => file[11][12].ACLR
rst => file[11][13].ACLR
rst => file[11][14].ACLR
rst => file[11][15].ACLR
rst => file[11][16].ACLR
rst => file[11][17].ACLR
rst => file[11][18].ACLR
rst => file[11][19].ACLR
rst => file[11][20].ACLR
rst => file[11][21].ACLR
rst => file[11][22].ACLR
rst => file[11][23].ACLR
rst => file[11][24].ACLR
rst => file[11][25].ACLR
rst => file[11][26].ACLR
rst => file[11][27].ACLR
rst => file[11][28].ACLR
rst => file[11][29].ACLR
rst => file[11][30].ACLR
rst => file[11][31].ACLR
rst => file[12][0].ACLR
rst => file[12][1].ACLR
rst => file[12][2].ACLR
rst => file[12][3].ACLR
rst => file[12][4].ACLR
rst => file[12][5].ACLR
rst => file[12][6].ACLR
rst => file[12][7].ACLR
rst => file[12][8].ACLR
rst => file[12][9].ACLR
rst => file[12][10].ACLR
rst => file[12][11].ACLR
rst => file[12][12].ACLR
rst => file[12][13].ACLR
rst => file[12][14].ACLR
rst => file[12][15].ACLR
rst => file[12][16].ACLR
rst => file[12][17].ACLR
rst => file[12][18].ACLR
rst => file[12][19].ACLR
rst => file[12][20].ACLR
rst => file[12][21].ACLR
rst => file[12][22].ACLR
rst => file[12][23].ACLR
rst => file[12][24].ACLR
rst => file[12][25].ACLR
rst => file[12][26].ACLR
rst => file[12][27].ACLR
rst => file[12][28].ACLR
rst => file[12][29].ACLR
rst => file[12][30].ACLR
rst => file[12][31].ACLR
rst => file[13][0].ACLR
rst => file[13][1].ACLR
rst => file[13][2].ACLR
rst => file[13][3].ACLR
rst => file[13][4].ACLR
rst => file[13][5].ACLR
rst => file[13][6].ACLR
rst => file[13][7].ACLR
rst => file[13][8].ACLR
rst => file[13][9].ACLR
rst => file[13][10].ACLR
rst => file[13][11].ACLR
rst => file[13][12].ACLR
rst => file[13][13].ACLR
rst => file[13][14].ACLR
rst => file[13][15].ACLR
rst => file[13][16].ACLR
rst => file[13][17].ACLR
rst => file[13][18].ACLR
rst => file[13][19].ACLR
rst => file[13][20].ACLR
rst => file[13][21].ACLR
rst => file[13][22].ACLR
rst => file[13][23].ACLR
rst => file[13][24].ACLR
rst => file[13][25].ACLR
rst => file[13][26].ACLR
rst => file[13][27].ACLR
rst => file[13][28].ACLR
rst => file[13][29].ACLR
rst => file[13][30].ACLR
rst => file[13][31].ACLR
rst => file[14][0].ACLR
rst => file[14][1].ACLR
rst => file[14][2].ACLR
rst => file[14][3].ACLR
rst => file[14][4].ACLR
rst => file[14][5].ACLR
rst => file[14][6].ACLR
rst => file[14][7].ACLR
rst => file[14][8].ACLR
rst => file[14][9].ACLR
rst => file[14][10].ACLR
rst => file[14][11].ACLR
rst => file[14][12].ACLR
rst => file[14][13].ACLR
rst => file[14][14].ACLR
rst => file[14][15].ACLR
rst => file[14][16].ACLR
rst => file[14][17].ACLR
rst => file[14][18].ACLR
rst => file[14][19].ACLR
rst => file[14][20].ACLR
rst => file[14][21].ACLR
rst => file[14][22].ACLR
rst => file[14][23].ACLR
rst => file[14][24].ACLR
rst => file[14][25].ACLR
rst => file[14][26].ACLR
rst => file[14][27].ACLR
rst => file[14][28].ACLR
rst => file[14][29].ACLR
rst => file[14][30].ACLR
rst => file[14][31].ACLR
rst => file[15][0].ACLR
rst => file[15][1].ACLR
rst => file[15][2].ACLR
rst => file[15][3].ACLR
rst => file[15][4].ACLR
rst => file[15][5].ACLR
rst => file[15][6].ACLR
rst => file[15][7].ACLR
rst => file[15][8].ACLR
rst => file[15][9].ACLR
rst => file[15][10].ACLR
rst => file[15][11].ACLR
rst => file[15][12].ACLR
rst => file[15][13].ACLR
rst => file[15][14].ACLR
rst => file[15][15].ACLR
rst => file[15][16].ACLR
rst => file[15][17].ACLR
rst => file[15][18].ACLR
rst => file[15][19].ACLR
rst => file[15][20].ACLR
rst => file[15][21].ACLR
rst => file[15][22].ACLR
rst => file[15][23].ACLR
rst => file[15][24].ACLR
rst => file[15][25].ACLR
rst => file[15][26].ACLR
rst => file[15][27].ACLR
rst => file[15][28].ACLR
rst => file[15][29].ACLR
rst => file[15][30].ACLR
rst => file[15][31].ACLR
rst => file[16][0].ACLR
rst => file[16][1].ACLR
rst => file[16][2].ACLR
rst => file[16][3].ACLR
rst => file[16][4].ACLR
rst => file[16][5].ACLR
rst => file[16][6].ACLR
rst => file[16][7].ACLR
rst => file[16][8].ACLR
rst => file[16][9].ACLR
rst => file[16][10].ACLR
rst => file[16][11].ACLR
rst => file[16][12].ACLR
rst => file[16][13].ACLR
rst => file[16][14].ACLR
rst => file[16][15].ACLR
rst => file[16][16].ACLR
rst => file[16][17].ACLR
rst => file[16][18].ACLR
rst => file[16][19].ACLR
rst => file[16][20].ACLR
rst => file[16][21].ACLR
rst => file[16][22].ACLR
rst => file[16][23].ACLR
rst => file[16][24].ACLR
rst => file[16][25].ACLR
rst => file[16][26].ACLR
rst => file[16][27].ACLR
rst => file[16][28].ACLR
rst => file[16][29].ACLR
rst => file[16][30].ACLR
rst => file[16][31].ACLR
rst => file[17][0].ACLR
rst => file[17][1].ACLR
rst => file[17][2].ACLR
rst => file[17][3].ACLR
rst => file[17][4].ACLR
rst => file[17][5].ACLR
rst => file[17][6].ACLR
rst => file[17][7].ACLR
rst => file[17][8].ACLR
rst => file[17][9].ACLR
rst => file[17][10].ACLR
rst => file[17][11].ACLR
rst => file[17][12].ACLR
rst => file[17][13].ACLR
rst => file[17][14].ACLR
rst => file[17][15].ACLR
rst => file[17][16].ACLR
rst => file[17][17].ACLR
rst => file[17][18].ACLR
rst => file[17][19].ACLR
rst => file[17][20].ACLR
rst => file[17][21].ACLR
rst => file[17][22].ACLR
rst => file[17][23].ACLR
rst => file[17][24].ACLR
rst => file[17][25].ACLR
rst => file[17][26].ACLR
rst => file[17][27].ACLR
rst => file[17][28].ACLR
rst => file[17][29].ACLR
rst => file[17][30].ACLR
rst => file[17][31].ACLR
rst => file[18][0].ACLR
rst => file[18][1].ACLR
rst => file[18][2].ACLR
rst => file[18][3].ACLR
rst => file[18][4].ACLR
rst => file[18][5].ACLR
rst => file[18][6].ACLR
rst => file[18][7].ACLR
rst => file[18][8].ACLR
rst => file[18][9].ACLR
rst => file[18][10].ACLR
rst => file[18][11].ACLR
rst => file[18][12].ACLR
rst => file[18][13].ACLR
rst => file[18][14].ACLR
rst => file[18][15].ACLR
rst => file[18][16].ACLR
rst => file[18][17].ACLR
rst => file[18][18].ACLR
rst => file[18][19].ACLR
rst => file[18][20].ACLR
rst => file[18][21].ACLR
rst => file[18][22].ACLR
rst => file[18][23].ACLR
rst => file[18][24].ACLR
rst => file[18][25].ACLR
rst => file[18][26].ACLR
rst => file[18][27].ACLR
rst => file[18][28].ACLR
rst => file[18][29].ACLR
rst => file[18][30].ACLR
rst => file[18][31].ACLR
rst => file[19][0].ACLR
rst => file[19][1].ACLR
rst => file[19][2].ACLR
rst => file[19][3].ACLR
rst => file[19][4].ACLR
rst => file[19][5].ACLR
rst => file[19][6].ACLR
rst => file[19][7].ACLR
rst => file[19][8].ACLR
rst => file[19][9].ACLR
rst => file[19][10].ACLR
rst => file[19][11].ACLR
rst => file[19][12].ACLR
rst => file[19][13].ACLR
rst => file[19][14].ACLR
rst => file[19][15].ACLR
rst => file[19][16].ACLR
rst => file[19][17].ACLR
rst => file[19][18].ACLR
rst => file[19][19].ACLR
rst => file[19][20].ACLR
rst => file[19][21].ACLR
rst => file[19][22].ACLR
rst => file[19][23].ACLR
rst => file[19][24].ACLR
rst => file[19][25].ACLR
rst => file[19][26].ACLR
rst => file[19][27].ACLR
rst => file[19][28].ACLR
rst => file[19][29].ACLR
rst => file[19][30].ACLR
rst => file[19][31].ACLR
rst => file[20][0].ACLR
rst => file[20][1].ACLR
rst => file[20][2].ACLR
rst => file[20][3].ACLR
rst => file[20][4].ACLR
rst => file[20][5].ACLR
rst => file[20][6].ACLR
rst => file[20][7].ACLR
rst => file[20][8].ACLR
rst => file[20][9].ACLR
rst => file[20][10].ACLR
rst => file[20][11].ACLR
rst => file[20][12].ACLR
rst => file[20][13].ACLR
rst => file[20][14].ACLR
rst => file[20][15].ACLR
rst => file[20][16].ACLR
rst => file[20][17].ACLR
rst => file[20][18].ACLR
rst => file[20][19].ACLR
rst => file[20][20].ACLR
rst => file[20][21].ACLR
rst => file[20][22].ACLR
rst => file[20][23].ACLR
rst => file[20][24].ACLR
rst => file[20][25].ACLR
rst => file[20][26].ACLR
rst => file[20][27].ACLR
rst => file[20][28].ACLR
rst => file[20][29].ACLR
rst => file[20][30].ACLR
rst => file[20][31].ACLR
rst => file[21][0].ACLR
rst => file[21][1].ACLR
rst => file[21][2].ACLR
rst => file[21][3].ACLR
rst => file[21][4].ACLR
rst => file[21][5].ACLR
rst => file[21][6].ACLR
rst => file[21][7].ACLR
rst => file[21][8].ACLR
rst => file[21][9].ACLR
rst => file[21][10].ACLR
rst => file[21][11].ACLR
rst => file[21][12].ACLR
rst => file[21][13].ACLR
rst => file[21][14].ACLR
rst => file[21][15].ACLR
rst => file[21][16].ACLR
rst => file[21][17].ACLR
rst => file[21][18].ACLR
rst => file[21][19].ACLR
rst => file[21][20].ACLR
rst => file[21][21].ACLR
rst => file[21][22].ACLR
rst => file[21][23].ACLR
rst => file[21][24].ACLR
rst => file[21][25].ACLR
rst => file[21][26].ACLR
rst => file[21][27].ACLR
rst => file[21][28].ACLR
rst => file[21][29].ACLR
rst => file[21][30].ACLR
rst => file[21][31].ACLR
rst => file[22][0].ACLR
rst => file[22][1].ACLR
rst => file[22][2].ACLR
rst => file[22][3].ACLR
rst => file[22][4].ACLR
rst => file[22][5].ACLR
rst => file[22][6].ACLR
rst => file[22][7].ACLR
rst => file[22][8].ACLR
rst => file[22][9].ACLR
rst => file[22][10].ACLR
rst => file[22][11].ACLR
rst => file[22][12].ACLR
rst => file[22][13].ACLR
rst => file[22][14].ACLR
rst => file[22][15].ACLR
rst => file[22][16].ACLR
rst => file[22][17].ACLR
rst => file[22][18].ACLR
rst => file[22][19].ACLR
rst => file[22][20].ACLR
rst => file[22][21].ACLR
rst => file[22][22].ACLR
rst => file[22][23].ACLR
rst => file[22][24].ACLR
rst => file[22][25].ACLR
rst => file[22][26].ACLR
rst => file[22][27].ACLR
rst => file[22][28].ACLR
rst => file[22][29].ACLR
rst => file[22][30].ACLR
rst => file[22][31].ACLR
rst => file[23][0].ACLR
rst => file[23][1].ACLR
rst => file[23][2].ACLR
rst => file[23][3].ACLR
rst => file[23][4].ACLR
rst => file[23][5].ACLR
rst => file[23][6].ACLR
rst => file[23][7].ACLR
rst => file[23][8].ACLR
rst => file[23][9].ACLR
rst => file[23][10].ACLR
rst => file[23][11].ACLR
rst => file[23][12].ACLR
rst => file[23][13].ACLR
rst => file[23][14].ACLR
rst => file[23][15].ACLR
rst => file[23][16].ACLR
rst => file[23][17].ACLR
rst => file[23][18].ACLR
rst => file[23][19].ACLR
rst => file[23][20].ACLR
rst => file[23][21].ACLR
rst => file[23][22].ACLR
rst => file[23][23].ACLR
rst => file[23][24].ACLR
rst => file[23][25].ACLR
rst => file[23][26].ACLR
rst => file[23][27].ACLR
rst => file[23][28].ACLR
rst => file[23][29].ACLR
rst => file[23][30].ACLR
rst => file[23][31].ACLR
rst => file[24][0].ACLR
rst => file[24][1].ACLR
rst => file[24][2].ACLR
rst => file[24][3].ACLR
rst => file[24][4].ACLR
rst => file[24][5].ACLR
rst => file[24][6].ACLR
rst => file[24][7].ACLR
rst => file[24][8].ACLR
rst => file[24][9].ACLR
rst => file[24][10].ACLR
rst => file[24][11].ACLR
rst => file[24][12].ACLR
rst => file[24][13].ACLR
rst => file[24][14].ACLR
rst => file[24][15].ACLR
rst => file[24][16].ACLR
rst => file[24][17].ACLR
rst => file[24][18].ACLR
rst => file[24][19].ACLR
rst => file[24][20].ACLR
rst => file[24][21].ACLR
rst => file[24][22].ACLR
rst => file[24][23].ACLR
rst => file[24][24].ACLR
rst => file[24][25].ACLR
rst => file[24][26].ACLR
rst => file[24][27].ACLR
rst => file[24][28].ACLR
rst => file[24][29].ACLR
rst => file[24][30].ACLR
rst => file[24][31].ACLR
rst => file[25][0].ACLR
rst => file[25][1].ACLR
rst => file[25][2].ACLR
rst => file[25][3].ACLR
rst => file[25][4].ACLR
rst => file[25][5].ACLR
rst => file[25][6].ACLR
rst => file[25][7].ACLR
rst => file[25][8].ACLR
rst => file[25][9].ACLR
rst => file[25][10].ACLR
rst => file[25][11].ACLR
rst => file[25][12].ACLR
rst => file[25][13].ACLR
rst => file[25][14].ACLR
rst => file[25][15].ACLR
rst => file[25][16].ACLR
rst => file[25][17].ACLR
rst => file[25][18].ACLR
rst => file[25][19].ACLR
rst => file[25][20].ACLR
rst => file[25][21].ACLR
rst => file[25][22].ACLR
rst => file[25][23].ACLR
rst => file[25][24].ACLR
rst => file[25][25].ACLR
rst => file[25][26].ACLR
rst => file[25][27].ACLR
rst => file[25][28].ACLR
rst => file[25][29].ACLR
rst => file[25][30].ACLR
rst => file[25][31].ACLR
rst => file[26][0].ACLR
rst => file[26][1].ACLR
rst => file[26][2].ACLR
rst => file[26][3].ACLR
rst => file[26][4].ACLR
rst => file[26][5].ACLR
rst => file[26][6].ACLR
rst => file[26][7].ACLR
rst => file[26][8].ACLR
rst => file[26][9].ACLR
rst => file[26][10].ACLR
rst => file[26][11].ACLR
rst => file[26][12].ACLR
rst => file[26][13].ACLR
rst => file[26][14].ACLR
rst => file[26][15].ACLR
rst => file[26][16].ACLR
rst => file[26][17].ACLR
rst => file[26][18].ACLR
rst => file[26][19].ACLR
rst => file[26][20].ACLR
rst => file[26][21].ACLR
rst => file[26][22].ACLR
rst => file[26][23].ACLR
rst => file[26][24].ACLR
rst => file[26][25].ACLR
rst => file[26][26].ACLR
rst => file[26][27].ACLR
rst => file[26][28].ACLR
rst => file[26][29].ACLR
rst => file[26][30].ACLR
rst => file[26][31].ACLR
rst => file[27][0].ACLR
rst => file[27][1].ACLR
rst => file[27][2].ACLR
rst => file[27][3].ACLR
rst => file[27][4].ACLR
rst => file[27][5].ACLR
rst => file[27][6].ACLR
rst => file[27][7].ACLR
rst => file[27][8].ACLR
rst => file[27][9].ACLR
rst => file[27][10].ACLR
rst => file[27][11].ACLR
rst => file[27][12].ACLR
rst => file[27][13].ACLR
rst => file[27][14].ACLR
rst => file[27][15].ACLR
rst => file[27][16].ACLR
rst => file[27][17].ACLR
rst => file[27][18].ACLR
rst => file[27][19].ACLR
rst => file[27][20].ACLR
rst => file[27][21].ACLR
rst => file[27][22].ACLR
rst => file[27][23].ACLR
rst => file[27][24].ACLR
rst => file[27][25].ACLR
rst => file[27][26].ACLR
rst => file[27][27].ACLR
rst => file[27][28].ACLR
rst => file[27][29].ACLR
rst => file[27][30].ACLR
rst => file[27][31].ACLR
rst => file[28][0].ACLR
rst => file[28][1].ACLR
rst => file[28][2].ACLR
rst => file[28][3].ACLR
rst => file[28][4].ACLR
rst => file[28][5].ACLR
rst => file[28][6].ACLR
rst => file[28][7].ACLR
rst => file[28][8].ACLR
rst => file[28][9].ACLR
rst => file[28][10].ACLR
rst => file[28][11].ACLR
rst => file[28][12].ACLR
rst => file[28][13].ACLR
rst => file[28][14].ACLR
rst => file[28][15].ACLR
rst => file[28][16].ACLR
rst => file[28][17].ACLR
rst => file[28][18].ACLR
rst => file[28][19].ACLR
rst => file[28][20].ACLR
rst => file[28][21].ACLR
rst => file[28][22].ACLR
rst => file[28][23].ACLR
rst => file[28][24].ACLR
rst => file[28][25].ACLR
rst => file[28][26].ACLR
rst => file[28][27].ACLR
rst => file[28][28].ACLR
rst => file[28][29].ACLR
rst => file[28][30].ACLR
rst => file[28][31].ACLR
rst => file[29][0].ACLR
rst => file[29][1].ACLR
rst => file[29][2].ACLR
rst => file[29][3].ACLR
rst => file[29][4].ACLR
rst => file[29][5].ACLR
rst => file[29][6].ACLR
rst => file[29][7].ACLR
rst => file[29][8].ACLR
rst => file[29][9].ACLR
rst => file[29][10].ACLR
rst => file[29][11].ACLR
rst => file[29][12].ACLR
rst => file[29][13].ACLR
rst => file[29][14].ACLR
rst => file[29][15].ACLR
rst => file[29][16].ACLR
rst => file[29][17].ACLR
rst => file[29][18].ACLR
rst => file[29][19].ACLR
rst => file[29][20].ACLR
rst => file[29][21].ACLR
rst => file[29][22].ACLR
rst => file[29][23].ACLR
rst => file[29][24].ACLR
rst => file[29][25].ACLR
rst => file[29][26].ACLR
rst => file[29][27].ACLR
rst => file[29][28].ACLR
rst => file[29][29].ACLR
rst => file[29][30].ACLR
rst => file[29][31].ACLR
rst => file[30][0].ACLR
rst => file[30][1].ACLR
rst => file[30][2].ACLR
rst => file[30][3].ACLR
rst => file[30][4].ACLR
rst => file[30][5].ACLR
rst => file[30][6].ACLR
rst => file[30][7].ACLR
rst => file[30][8].ACLR
rst => file[30][9].ACLR
rst => file[30][10].ACLR
rst => file[30][11].ACLR
rst => file[30][12].ACLR
rst => file[30][13].ACLR
rst => file[30][14].ACLR
rst => file[30][15].ACLR
rst => file[30][16].ACLR
rst => file[30][17].ACLR
rst => file[30][18].ACLR
rst => file[30][19].ACLR
rst => file[30][20].ACLR
rst => file[30][21].ACLR
rst => file[30][22].ACLR
rst => file[30][23].ACLR
rst => file[30][24].ACLR
rst => file[30][25].ACLR
rst => file[30][26].ACLR
rst => file[30][27].ACLR
rst => file[30][28].ACLR
rst => file[30][29].ACLR
rst => file[30][30].ACLR
rst => file[30][31].ACLR
rst => file[31][0].ACLR
rst => file[31][1].ACLR
rst => file[31][2].ACLR
rst => file[31][3].ACLR
rst => file[31][4].ACLR
rst => file[31][5].ACLR
rst => file[31][6].ACLR
rst => file[31][7].ACLR
rst => file[31][8].ACLR
rst => file[31][9].ACLR
rst => file[31][10].ACLR
rst => file[31][11].ACLR
rst => file[31][12].ACLR
rst => file[31][13].ACLR
rst => file[31][14].ACLR
rst => file[31][15].ACLR
rst => file[31][16].ACLR
rst => file[31][17].ACLR
rst => file[31][18].ACLR
rst => file[31][19].ACLR
rst => file[31][20].ACLR
rst => file[31][21].ACLR
rst => file[31][22].ACLR
rst => file[31][23].ACLR
rst => file[31][24].ACLR
rst => file[31][25].ACLR
rst => file[31][26].ACLR
rst => file[31][27].ACLR
rst => file[31][28].ACLR
rst => file[31][29].ACLR
rst => file[31][30].ACLR
rst => file[31][31].ACLR


|mips|displayDecoder:hex0
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mips|displayDecoder:hex1
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mips|displayDecoder:hex2
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mips|displayDecoder:hex3
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mips|displayDecoder:hex4
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mips|displayDecoder:hex5
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mips|displayDecoder:hex6
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mips|displayDecoder:hex7
entrada[0] => Decoder0.IN3
entrada[1] => Decoder0.IN2
entrada[2] => Decoder0.IN1
entrada[3] => Decoder0.IN0
saida[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


