

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl24/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:24 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
b359dd4a17aa4427ee9b529ab104cefc  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=Reduction.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction "
Parsing file _cuobjdump_complete_output_6WUzb3
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: Reduction.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_j : hostFun 0x0x4062c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:79) @%p1 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x110 (_1.ptx:101) @%p2 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:107) @%p3 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:115) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:118) @%p4 bra $Lt_0_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:125) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b0 (_1.ptx:128) @%p5 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278 (_1.ptx:160) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x288 (_1.ptx:162) @%p6 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:172) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:204) @%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d8 (_1.ptx:226) @%p2 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3f8 (_1.ptx:232) @%p3 bra $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420 (_1.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x438 (_1.ptx:243) @%p4 bra $Lt_1_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:250) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x478 (_1.ptx:253) @%p5 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:285) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x550 (_1.ptx:287) @%p6 bra $Lt_1_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:297) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HZ8sAW"
Running: cat _ptx_HZ8sAW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_nJqNdQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_nJqNdQ --output-file  /dev/null 2> _ptx_HZ8sAWinfo"
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_j' : regs=14, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_j' : regs=11, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HZ8sAW _ptx2_nJqNdQ _ptx_HZ8sAWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_j : hostFun 0x0x406240, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test
Initializing host memory.
Running benchmark.
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 152160 (ipc=304.3) sim_rate=76080 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 13:15:40 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(31,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(10,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(34,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 371424 (ipc=247.6) sim_rate=123808 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:15:41 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 472416 (ipc=236.2) sim_rate=118104 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:15:42 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(12,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 686880 (ipc=229.0) sim_rate=137376 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:15:43 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(29,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 910304 (ipc=227.6) sim_rate=151717 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:15:44 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(19,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1144448 (ipc=228.9) sim_rate=163492 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:15:45 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1382144 (ipc=230.4) sim_rate=172768 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:15:46 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(13,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(49,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1680352 (ipc=240.1) sim_rate=186705 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:15:47 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(16,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7509,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7527,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7533,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7542,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7543,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7545,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7547,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7549,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7552,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7554,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7556,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7566,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7568,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7571,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7572,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7576,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7578,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7580,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7694,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7708,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7710,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7712,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7715,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7771,0), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(49,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1875628 (ipc=234.5) sim_rate=187562 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:15:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8139,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8225,0), 1 CTAs running
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(41,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8332,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8424,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8513,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8519,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8522,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8533,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8535,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8539,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8561,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8731,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8773,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8806,0), 1 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(59,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9028,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9044,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9047,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9079,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9112,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9168,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9201,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9205,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9275,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9290,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9300,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9303,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9306,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9315,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9378,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9458,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9497,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9539,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9709,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9871,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2148672 (ipc=214.9) sim_rate=195333 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:15:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10058,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 2.
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 10059
gpu_sim_insn = 2148672
gpu_ipc =     213.6069
gpu_tot_sim_cycle = 10059
gpu_tot_sim_insn = 2148672
gpu_tot_ipc =     213.6069
gpu_tot_issued_cta = 64
gpu_stall_dramfull = 8566
gpu_stall_icnt2sh    = 38062
gpu_total_sim_rate=195333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37632
	L1I_total_cache_misses = 1719
	L1I_total_cache_miss_rate = 0.0457
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2015
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4033
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4579
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4446
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4583
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4475
	L1D_cache_core[5]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3848
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3798
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3780
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3980
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4004
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3920
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4109
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4084
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4057
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4099
	L1D_total_cache_accesses = 8256
	L1D_total_cache_misses = 8256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 61795
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 626
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61795
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35913
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1719
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2015
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 2207744
gpgpu_n_tot_w_icount = 68992
gpgpu_n_stall_shd_mem = 62421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 352320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 626
gpgpu_stall_shd_mem[c_mem][bk_conf] = 626
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61795
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:102364	W0_Idle:44673	W0_Scoreboard:65165	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68608
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 320 
maxdqlatency = 0 
maxmflatency = 823 
averagemflatency = 360 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 10058 
mrq_lat_table:4934 	311 	346 	476 	645 	737 	515 	229 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59 	7462 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7147 	394 	274 	329 	208 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1192 	4823 	2160 	32 	0 	0 	0 	0 	0 	27 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        29        27        20        21        21        32        32        32        32        31        29        30        25        21        17 
dram[1]:        31        29        23        21        21        22        32        32        32        32        30        29        30        25        24        17 
dram[2]:        29        32        20        28        21        22        32        32        32        32        30        32        26        29        18        19 
dram[3]:        30        32        20        27        22        22        32        32        32        32        30        30        27        29        18        20 
dram[4]:        32        30        27        20        21        22        32        32        32        32        31        29        29        25        19        16 
dram[5]:        31        30        26        21        21        22        32        32        32        32        30        29        29        25        22        18 
maximum service time to same row:
dram[0]:      3061      2585      3029      2638      1781      2144      1856      1597      2262      1757      1947      1797      2175      2160      2451      2290 
dram[1]:      1912      2651      3044      2810      1886      1974      1895      1785      1992      2041      1980      1984      2279      2163      2294      2368 
dram[2]:      2597      2657      2794      2804      1947      1947      1593      1912      1775      2126      1834      1969      2160      2144      2226      2291 
dram[3]:      2639      2713      2854      2843      1924      1844      1714      1866      2026      2093      1838      1890      2264      2147      2274      2271 
dram[4]:      2641      2593      2779      2666      1846      1900      2064      1669      2200      1737      1907      1810      2157      2160      2463      2221 
dram[5]:      2645      2632      2859      2819      1946      1859      2221      1745      1979      2000      1903      1846      2159      2168      2371      2232 
average row accesses per activate:
dram[0]: 12.333333  8.000000  8.000000  4.000000 14.800000 14.800000 19.200001 10.666667 10.666667  8.727273 16.000000  8.000000  9.600000  3.840000  8.000000  3.096774 
dram[1]:  9.428572  8.000000  4.571429  8.000000 10.571428 10.571428 10.666667  8.727273  5.052631 13.714286 16.000000  6.400000  6.857143  5.333333  5.052631  3.096774 
dram[2]:  6.000000 32.000000  4.000000 10.666667 10.571428 15.200000  8.727273 19.200001  7.384615  8.727273 16.000000 19.200001  3.840000  6.857143  3.428571  6.857143 
dram[3]: 10.666667 32.000000 16.000000  8.000000 10.571428  8.444445  8.727273  8.727273  8.727273  4.173913 10.666667  6.857143  4.000000  5.647059  3.310345  3.840000 
dram[4]: 32.000000 10.666667  8.000000  3.200000 14.800000 10.857142 19.200001  7.384615 13.714286  8.727273 16.000000  8.000000  6.400000  3.428571  6.400000  3.840000 
dram[5]: 16.000000 10.666667  5.333333  8.000000 10.571428 15.200000 19.200001  8.727273  5.052631 13.714286  8.000000  6.857143  5.647059  4.571429  3.840000  2.823529 
average row locality = 8206/1159 = 7.080242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        66        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8201
bank skew: 96/64 = 1.50
chip skew: 1369/1366 = 1.00
number of total write accesses:
dram[0]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 5
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        582       344       478       337       422       331       510       398       429       315       459       329       483       354       480       346
dram[1]:        424       378       455       379       416       409       470       480       410       365       436       385       476       394       445       401
dram[2]:        296       311       300       332       293       341       327       429       293       362       289       356       306       381       317       383
dram[3]:        287       307       279       307       296       298       344       332       324       293       303       291       312       311       305       316
dram[4]:        393       308       405       302       378       303       458       363       387       320       407       316       429       323       413       325
dram[5]:        325       310       320       309       332       313       388       351       373       308       357       301       360       316       348       316
maximum mf latency per bank:
dram[0]:        515       469       623       491       676       475       678       590       668       475       637       493       823       517       729       664
dram[1]:        561       493       600       551       626       677       639       667       617       524       692       601       746       635       703       725
dram[2]:        373       443       365       482       461       510       503       652       453       528       371       563       412       635       451       754
dram[3]:        359       367       331       377       576       364       582       555       564       378       461       347       458       452       451       450
dram[4]:        470       395       529       357       622       416       659       576       612       461       703       499       627       455       658       546
dram[5]:        426       367       474       377       610       485       621       569       591       395       569       391       531       581       554       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13277 n_nop=10194 n_act=178 n_pre=162 n_req=1374 n_rd=2738 n_write=5 bw_util=0.4132
n_activity=9190 dram_eff=0.597
bk0: 138a 12393i bk1: 128a 12253i bk2: 128a 12063i bk3: 128a 11851i bk4: 148a 12068i bk5: 148a 11846i bk6: 192a 11623i bk7: 192a 11088i bk8: 192a 12263i bk9: 192a 11988i bk10: 192a 11905i bk11: 192a 11525i bk12: 192a 11331i bk13: 192a 10939i bk14: 192a 11251i bk15: 192a 10275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.24215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13277 n_nop=10161 n_act=200 n_pre=184 n_req=1366 n_rd=2732 n_write=0 bw_util=0.4115
n_activity=8804 dram_eff=0.6206
bk0: 132a 12479i bk1: 128a 12415i bk2: 128a 12147i bk3: 128a 12149i bk4: 148a 12089i bk5: 148a 11954i bk6: 192a 11430i bk7: 192a 11070i bk8: 192a 12099i bk9: 192a 12232i bk10: 192a 11991i bk11: 192a 11691i bk12: 192a 11556i bk13: 192a 11395i bk14: 192a 10967i bk15: 192a 10248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13277 n_nop=10199 n_act=179 n_pre=163 n_req=1368 n_rd=2736 n_write=0 bw_util=0.4121
n_activity=9334 dram_eff=0.5862
bk0: 132a 12449i bk1: 128a 12621i bk2: 128a 12321i bk3: 128a 12299i bk4: 148a 12520i bk5: 152a 12167i bk6: 192a 11665i bk7: 192a 11774i bk8: 192a 12375i bk9: 192a 12298i bk10: 192a 12348i bk11: 192a 12044i bk12: 192a 11594i bk13: 192a 11568i bk14: 192a 11026i bk15: 192a 11243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.72908
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13277 n_nop=10141 n_act=210 n_pre=194 n_req=1366 n_rd=2732 n_write=0 bw_util=0.4115
n_activity=9404 dram_eff=0.581
bk0: 128a 12558i bk1: 128a 12730i bk2: 128a 12674i bk3: 128a 12458i bk4: 148a 12564i bk5: 152a 12336i bk6: 192a 11761i bk7: 192a 11934i bk8: 192a 12418i bk9: 192a 11949i bk10: 192a 12177i bk11: 192a 11795i bk12: 192a 11708i bk13: 192a 11483i bk14: 192a 11350i bk15: 192a 11092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.15892
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13277 n_nop=10191 n_act=185 n_pre=169 n_req=1366 n_rd=2732 n_write=0 bw_util=0.4115
n_activity=9108 dram_eff=0.5999
bk0: 128a 12672i bk1: 128a 12370i bk2: 128a 12189i bk3: 128a 12066i bk4: 148a 12008i bk5: 152a 12001i bk6: 192a 11590i bk7: 192a 11126i bk8: 192a 12337i bk9: 192a 12118i bk10: 192a 11836i bk11: 192a 11597i bk12: 192a 11262i bk13: 192a 10854i bk14: 192a 11430i bk15: 192a 10833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.6579
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13277 n_nop=10147 n_act=207 n_pre=191 n_req=1366 n_rd=2732 n_write=0 bw_util=0.4115
n_activity=9508 dram_eff=0.5747
bk0: 128a 12607i bk1: 128a 12476i bk2: 128a 12284i bk3: 128a 12371i bk4: 148a 12174i bk5: 152a 12170i bk6: 192a 12112i bk7: 192a 11370i bk8: 192a 12112i bk9: 192a 12393i bk10: 192a 11958i bk11: 192a 11866i bk12: 192a 11751i bk13: 192a 11476i bk14: 192a 11375i bk15: 192a 11125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.68487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 791, Miss = 687, Miss_rate = 0.869, Pending_hits = 12, Reservation_fails = 924
L2_cache_bank[1]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[2]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 4, Reservation_fails = 329
L2_cache_bank[3]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345
L2_cache_bank[4]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 70
L2_cache_bank[5]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 252
L2_cache_bank[6]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[7]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69
L2_cache_bank[8]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50
L2_total_cache_accesses = 8361
L2_total_cache_misses = 8201
L2_total_cache_miss_rate = 0.9809
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 2311
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1655
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 135
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 425
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.272

icnt_total_pkts_mem_to_simt=41519
icnt_total_pkts_simt_to_mem=8425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.9568
	minimum = 6
	maximum = 136
Network latency average = 13.2214
	minimum = 6
	maximum = 136
Slowest packet = 13000
Flit latency average = 12.7561
	minimum = 6
	maximum = 136
Slowest flit = 38178
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0615701
	minimum = 0.0519932 (at node 0)
	maximum = 0.078636 (at node 15)
Accepted packet rate average = 0.0615701
	minimum = 0.0519932 (at node 0)
	maximum = 0.078636 (at node 15)
Injected flit rate average = 0.183893
	minimum = 0.0523909 (at node 0)
	maximum = 0.364748 (at node 15)
Accepted flit rate average= 0.183893
	minimum = 0.0678 (at node 16)
	maximum = 0.321901 (at node 1)
Injected packet length average = 2.98672
Accepted packet length average = 2.98672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9568 (1 samples)
	minimum = 6 (1 samples)
	maximum = 136 (1 samples)
Network latency average = 13.2214 (1 samples)
	minimum = 6 (1 samples)
	maximum = 136 (1 samples)
Flit latency average = 12.7561 (1 samples)
	minimum = 6 (1 samples)
	maximum = 136 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0615701 (1 samples)
	minimum = 0.0519932 (1 samples)
	maximum = 0.078636 (1 samples)
Accepted packet rate average = 0.0615701 (1 samples)
	minimum = 0.0519932 (1 samples)
	maximum = 0.078636 (1 samples)
Injected flit rate average = 0.183893 (1 samples)
	minimum = 0.0523909 (1 samples)
	maximum = 0.364748 (1 samples)
Accepted flit rate average = 0.183893 (1 samples)
	minimum = 0.0678 (1 samples)
	maximum = 0.321901 (1 samples)
Injected packet size average = 2.98672 (1 samples)
Accepted packet size average = 2.98672 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 195333 (inst/sec)
gpgpu_simulation_rate = 914 (cycle/sec)
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10059)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,10059)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,10059)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,10059)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,10059)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,10059)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,10059)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,10059)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(41,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(11,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(28,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 10559  inst.: 2476384 (ipc=655.4) sim_rate=206365 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:15:50 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(56,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(30,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 11559  inst.: 2688800 (ipc=360.1) sim_rate=206830 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:15:51 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(32,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(57,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(59,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12559  inst.: 2926976 (ipc=311.3) sim_rate=209069 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:15:52 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(48,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 13559  inst.: 3168608 (ipc=291.4) sim_rate=211240 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:15:53 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(41,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(46,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14559  inst.: 3405792 (ipc=279.4) sim_rate=212862 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:15:54 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(53,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(43,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 15559  inst.: 3693204 (ipc=280.8) sim_rate=217247 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:15:55 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(62,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5852,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5860,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5863,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5872,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5889,10059), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5904,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5913,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5914,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5916,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5928,10059), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5929,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5945,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5950,10059), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5955,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5960,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5967,10059), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5985,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5993,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6059,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6083,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6085,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6105,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6108,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6133,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6196,10059), 2 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(60,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6278,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6705,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6784,10059), 3 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(62,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6869,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7091,10059), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7216,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7302,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7339,10059), 1 CTAs running
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(42,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 17559  inst.: 4109194 (ipc=261.4) sim_rate=228288 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:15:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7578,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7766,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7768,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7815,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7876,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7909,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7951,10059), 1 CTAs running
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(55,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8039,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8074,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8179,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8213,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8260,10059), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8310,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8316,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8319,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8322,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8328,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8337,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8340,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8343,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8365,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8368,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8371,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8544,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8562,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8637,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8670,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8673,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8712,10059), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8722,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8841,10059), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 8.
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 8842
gpu_sim_insn = 2148672
gpu_ipc =     243.0075
gpu_tot_sim_cycle = 18901
gpu_tot_sim_insn = 4297344
gpu_tot_ipc =     227.3607
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 14917
gpu_stall_icnt2sh    = 73308
gpu_total_sim_rate=238741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75264
	L1I_total_cache_misses = 1719
	L1I_total_cache_miss_rate = 0.0228
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2015
L1D_cache:
	L1D_cache_core[0]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7943
	L1D_cache_core[1]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8545
	L1D_cache_core[2]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8469
	L1D_cache_core[3]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8442
	L1D_cache_core[4]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8407
	L1D_cache_core[5]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8056
	L1D_cache_core[6]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7884
	L1D_cache_core[7]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8012
	L1D_cache_core[8]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8174
	L1D_cache_core[9]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7749
	L1D_cache_core[10]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7825
	L1D_cache_core[11]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7893
	L1D_cache_core[12]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7826
	L1D_cache_core[13]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7989
	L1D_cache_core[14]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8052
	L1D_total_cache_accesses = 16512
	L1D_total_cache_misses = 16512
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 121266
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 2176
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 626
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 121266
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1696
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73545
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1719
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2015
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 4415488
gpgpu_n_tot_w_icount = 137984
gpgpu_n_stall_shd_mem = 121892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 704640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 65664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 626
gpgpu_stall_shd_mem[c_mem][bk_conf] = 626
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:200335	W0_Idle:75965	W0_Scoreboard:120190	W1:768	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:137216
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2228224 {136:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 364 
maxdqlatency = 0 
maxmflatency = 907 
averagemflatency = 355 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 18900 
mrq_lat_table:9741 	636 	704 	940 	1280 	1295 	1131 	483 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	271 	14855 	1401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14321 	740 	571 	598 	377 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2332 	10055 	3966 	46 	0 	0 	0 	0 	0 	27 	63 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        28        22        21        21        32        32        32        32        31        29        30        26        21        17 
dram[1]:        32        29        25        21        21        22        32        32        32        32        30        29        30        25        24        17 
dram[2]:        31        32        22        30        21        22        32        32        32        32        30        32        26        29        18        19 
dram[3]:        30        32        20        27        22        22        32        32        32        32        30        30        27        29        18        20 
dram[4]:        32        32        28        21        21        22        32        32        32        32        31        29        29        25        19        16 
dram[5]:        32        31        26        21        21        22        32        32        32        32        30        29        29        25        22        18 
maximum service time to same row:
dram[0]:      3061      2585      3029      2638      2413      2144      1856      1597      2262      1757      1947      1797      2175      2160      2451      2290 
dram[1]:      1912      2651      3044      2810      2400      2426      2073      1785      1992      2041      1980      1984      2279      2163      2294      2368 
dram[2]:      2597      2657      2794      2804      1947      2466      1645      1912      1775      2126      1834      1969      2160      2144      2226      2291 
dram[3]:      2639      2713      2854      2843      1924      2309      1714      1866      2026      2093      1838      1890      2264      2147      2274      2271 
dram[4]:      2641      2593      2779      2666      2594      1900      2064      1669      2200      1737      1907      1810      2157      2160      2463      2221 
dram[5]:      2645      2632      2859      2819      2432      1859      2221      1745      1979      2000      1903      1846      2159      2168      2371      2232 
average row accesses per activate:
dram[0]: 13.272727 10.666667 10.250000  4.266667 14.800000 10.357142 19.200001 10.500000  9.250000  4.800000 11.294118  7.111111  9.047619  4.066667  7.640000  3.555556 
dram[1]: 14.333333 12.200000  4.535714  9.142858 12.333333 12.083333 10.666667 10.000000  4.871795  6.620690 10.000000  6.400000  6.482759  5.411765  5.052631  3.310345 
dram[2]:  8.600000 32.000000  4.571429 12.600000  8.222222 15.200000  8.636364 16.000000  4.571429  7.750000 10.105263 12.800000  4.560976  8.173913  3.490909  7.560000 
dram[3]: 12.200000 20.833334 10.666667  7.000000  9.250000 10.714286  9.500000 10.611111  7.111111  4.725000  9.142858  7.074074  4.333333  5.305555  3.622642  4.775000 
dram[4]: 31.750000 16.000000 10.333333  4.266667 14.800000  8.277778 19.200001  7.269231  8.636364  4.923077  9.142858  7.111111  7.153846  3.875000  7.037037  3.555556 
dram[5]: 21.166666 15.500000  5.250000  7.111111 12.166667 10.642858 13.642858  8.260870  5.108108  6.620690  8.681818  6.193548  5.411765  5.935484  4.775000  3.764706 
average row locality = 16229/2303 = 7.046896
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       134       128       123       128       148       145       192       189       185       192       192       192       190       183       191       192 
dram[1]:       129       122       127       128       148       145       192       190       190       192       190       192       188       184       192       192 
dram[2]:       129       128       128       126       148       152       190       192       192       186       192       192       187       188       192       189 
dram[3]:       122       125       128       126       148       150       190       191       192       189       192       191       182       191       192       191 
dram[4]:       127       128       124       128       148       149       192       189       190       192       192       192       186       186       190       192 
dram[5]:       127       124       126       128       146       149       191       190       189       192       191       192       184       184       191       192 
total reads: 16217
bank skew: 192/122 = 1.57
chip skew: 2711/2696 = 1.01
number of total write accesses:
dram[0]:        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        539       317       437       317       389       328       471       408       420       311       435       328       453       354       448       327
dram[1]:        358       343       373       336       352       363       405       440       355       336       368       348       398       358       372       345
dram[2]:        328       367       320       406       322       380       371       489       315       395       318       399       349       441       335       409
dram[3]:        312       377       295       381       311       357       372       429       315       352       307       380       328       415       308       367
dram[4]:        345       314       358       317       337       321       408       402       360       319       364       328       377       356       359       323
dram[5]:        320       321       320       308       317       321       372       375       343       309       333       310       348       327       327       306
maximum mf latency per bank:
dram[0]:        907       469       623       491       676       475       678       663       668       475       637       493       823       517       729       664
dram[1]:        561       493       600       551       626       677       639       667       617       524       692       601       746       635       703       725
dram[2]:        455       535       503       620       514       637       567       738       453       660       487       587       624       642       583       754
dram[3]:        359       613       430       673       576       699       617       739       564       612       461       592       458       750       472       692
dram[4]:        470       426       529       480       622       468       659       675       612       495       703       516       627       575       658       584
dram[5]:        426       425       474       409       610       485       621       645       591       449       569       444       531       581       554       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24948 n_nop=18810 n_act=366 n_pre=350 n_req=2716 n_rd=5408 n_write=14 bw_util=0.4347
n_activity=18219 dram_eff=0.5952
bk0: 268a 22785i bk1: 256a 23255i bk2: 246a 22981i bk3: 256a 22506i bk4: 296a 22733i bk5: 290a 22430i bk6: 384a 21779i bk7: 378a 20581i bk8: 370a 22949i bk9: 384a 21893i bk10: 384a 22064i bk11: 384a 21496i bk12: 380a 21335i bk13: 366a 20481i bk14: 382a 21182i bk15: 384a 19610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.09339
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24948 n_nop=18766 n_act=398 n_pre=382 n_req=2701 n_rd=5402 n_write=0 bw_util=0.4331
n_activity=18145 dram_eff=0.5954
bk0: 258a 23517i bk1: 244a 23558i bk2: 254a 22929i bk3: 256a 23121i bk4: 296a 22992i bk5: 290a 22729i bk6: 384a 21961i bk7: 380a 20995i bk8: 380a 22579i bk9: 384a 22600i bk10: 380a 22576i bk11: 384a 22070i bk12: 376a 21579i bk13: 368a 21615i bk14: 384a 21111i bk15: 384a 20297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.54153
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24948 n_nop=18816 n_act=363 n_pre=347 n_req=2711 n_rd=5422 n_write=0 bw_util=0.4347
n_activity=17952 dram_eff=0.6041
bk0: 258a 23459i bk1: 256a 23619i bk2: 256a 22867i bk3: 252a 22868i bk4: 296a 22774i bk5: 304a 22435i bk6: 380a 21461i bk7: 384a 21241i bk8: 384a 22387i bk9: 372a 22718i bk10: 384a 22657i bk11: 384a 22174i bk12: 374a 21422i bk13: 376a 21347i bk14: 384a 19991i bk15: 378a 20847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.17597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24948 n_nop=18764 n_act=400 n_pre=384 n_req=2700 n_rd=5400 n_write=0 bw_util=0.4329
n_activity=18268 dram_eff=0.5912
bk0: 244a 23662i bk1: 250a 23533i bk2: 256a 23529i bk3: 252a 22921i bk4: 296a 22947i bk5: 300a 22472i bk6: 380a 21759i bk7: 382a 21233i bk8: 384a 23006i bk9: 378a 22311i bk10: 384a 22654i bk11: 382a 21799i bk12: 364a 21544i bk13: 382a 20869i bk14: 384a 20742i bk15: 382a 20561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.31261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24948 n_nop=18790 n_act=382 n_pre=366 n_req=2705 n_rd=5410 n_write=0 bw_util=0.4337
n_activity=18274 dram_eff=0.5921
bk0: 254a 23784i bk1: 256a 23404i bk2: 248a 23108i bk3: 256a 22598i bk4: 296a 22666i bk5: 298a 22258i bk6: 384a 21816i bk7: 378a 20551i bk8: 380a 22887i bk9: 384a 22253i bk10: 384a 22089i bk11: 384a 21642i bk12: 372a 21580i bk13: 372a 20361i bk14: 380a 21458i bk15: 384a 20043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.61877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24948 n_nop=18784 n_act=394 n_pre=378 n_req=2696 n_rd=5392 n_write=0 bw_util=0.4323
n_activity=18767 dram_eff=0.5746
bk0: 254a 23730i bk1: 248a 23507i bk2: 252a 23034i bk3: 256a 23074i bk4: 292a 23029i bk5: 298a 22693i bk6: 382a 22340i bk7: 380a 21033i bk8: 378a 22703i bk9: 384a 22777i bk10: 382a 22445i bk11: 384a 22114i bk12: 368a 21845i bk13: 368a 21581i bk14: 382a 21684i bk15: 384a 21134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.57163

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1537, Miss = 1355, Miss_rate = 0.882, Pending_hits = 15, Reservation_fails = 1378
L2_cache_bank[1]: Access = 1364, Miss = 1349, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 126
L2_cache_bank[2]: Access = 1394, Miss = 1356, Miss_rate = 0.973, Pending_hits = 4, Reservation_fails = 405
L2_cache_bank[3]: Access = 1364, Miss = 1345, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 412
L2_cache_bank[4]: Access = 1394, Miss = 1358, Miss_rate = 0.974, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 1368, Miss = 1353, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 1120
L2_cache_bank[6]: Access = 1364, Miss = 1346, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 111
L2_cache_bank[7]: Access = 1368, Miss = 1354, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 782
L2_cache_bank[8]: Access = 1364, Miss = 1349, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 262
L2_cache_bank[9]: Access = 1368, Miss = 1356, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 88
L2_cache_bank[10]: Access = 1364, Miss = 1345, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 145
L2_cache_bank[11]: Access = 1368, Miss = 1351, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 112
L2_total_cache_accesses = 16617
L2_total_cache_misses = 16217
L2_total_cache_miss_rate = 0.9759
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 5120
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4327
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 272
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 425
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.286

icnt_total_pkts_mem_to_simt=82543
icnt_total_pkts_simt_to_mem=16745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8276
	minimum = 6
	maximum = 128
Network latency average = 13.2028
	minimum = 6
	maximum = 128
Slowest packet = 29149
Flit latency average = 12.4912
	minimum = 6
	maximum = 128
Slowest flit = 86391
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0691648
	minimum = 0.0583578 (at node 0)
	maximum = 0.0843701 (at node 15)
Accepted packet rate average = 0.0691648
	minimum = 0.0583578 (at node 0)
	maximum = 0.0843701 (at node 15)
Injected flit rate average = 0.20669
	minimum = 0.0588102 (at node 0)
	maximum = 0.392898 (at node 15)
Accepted flit rate average= 0.20669
	minimum = 0.0771319 (at node 16)
	maximum = 0.362475 (at node 5)
Injected packet length average = 2.98837
Accepted packet length average = 2.98837
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8922 (2 samples)
	minimum = 6 (2 samples)
	maximum = 132 (2 samples)
Network latency average = 13.2121 (2 samples)
	minimum = 6 (2 samples)
	maximum = 132 (2 samples)
Flit latency average = 12.6237 (2 samples)
	minimum = 6 (2 samples)
	maximum = 132 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0653675 (2 samples)
	minimum = 0.0551755 (2 samples)
	maximum = 0.081503 (2 samples)
Accepted packet rate average = 0.0653675 (2 samples)
	minimum = 0.0551755 (2 samples)
	maximum = 0.081503 (2 samples)
Injected flit rate average = 0.195292 (2 samples)
	minimum = 0.0556006 (2 samples)
	maximum = 0.378823 (2 samples)
Accepted flit rate average = 0.195292 (2 samples)
	minimum = 0.0724659 (2 samples)
	maximum = 0.342188 (2 samples)
Injected packet size average = 2.9876 (2 samples)
Accepted packet size average = 2.9876 (2 samples)
Hops average = 1 (2 samples)
