m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/VHDL-Modelsim
Eadder_uint16
Z0 w1656632097
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 54
Z4 dC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/VHDL-Modelsim
Z5 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
Z6 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
l0
L5 1
VS@bc2D]dHLh2c=KXUW@]K2
!s100 zdPlBJ@G2hASnT_HRYL782
Z7 OV;C;2020.1;71
32
Z8 !s110 1659310305
!i10b 1
Z9 !s108 1659310305.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
Z11 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 12 adder_uint16 0 22 S@bc2D]dHLh2c=KXUW@]K2
!i122 54
l36
L17 96
VMZN>DM43b9W1biX^m;dUg3
!s100 97>jJi:C3d8fX:Q:8_8V62
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
Z14 w1656630391
R1
R2
R3
!i122 55
R4
Z15 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
Z16 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
l0
L5 1
VH:_lCjee2CQ@MCd2oz]c<2
!s100 <VEXOGIzW37:JhHa8DE_m2
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
Z18 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 alu 0 22 H:_lCjee2CQ@MCd2oz]c<2
!i122 55
l81
L17 423
V:An`lf21^djj>AfL;h11@1
!s100 Aa^ji^D:0ZP?gB^miRh8z3
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Ebitwise_16bit
Z19 w1656617348
R2
R3
!i122 56
R4
Z20 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
Z21 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
l0
L4 1
VGiVf_b5gT`49lXfM2j9<32
!s100 lBR2KJ8M;`6?T6YO@D]Ik2
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
Z23 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 13 bitwise_16bit 0 22 GiVf_b5gT`49lXfM2j9<32
!i122 56
l14
L13 12
VcI1:?WI^6T;X:ee4^_Q^z1
!s100 hNoz^4kHKbcAD`=E;dF_l1
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Ebitwise_tb
Z24 w1656617786
R1
R2
R3
!i122 57
R4
Z25 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
Z26 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
l0
L5 1
V4VVf2UiPd<bQm1>5Le?C11
!s100 z1mEg^]acdl_oc7o71Kn]3
R7
32
R8
!i10b 1
R9
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
Z28 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
!i113 1
R12
R13
Atb
R1
R2
R3
DEx4 work 10 bitwise_tb 0 22 4VVf2UiPd<bQm1>5Le?C11
!i122 57
l25
L9 94
Vc>5HSo7`_GiCe7V9EP<9=0
!s100 U85TYN2DE[khj5aFR`1LD2
R7
32
R8
!i10b 1
R9
R27
R28
!i113 1
R12
R13
Pcommon
R1
R2
R3
!i122 60
Z29 w1656783267
R4
Z30 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
Z31 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
l0
L5 1
VlT<<;?NP@VK]QCoZGVV8h3
!s100 J38jB^M9`9G^<BBfN=[=D3
R7
32
Z32 !s110 1659310306
!i10b 1
Z33 !s108 1659310306.000000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
Z35 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
!i113 1
R12
R13
Bbody
Z36 DPx4 work 6 common 0 22 lT<<;?NP@VK]QCoZGVV8h3
R1
R2
R3
!i122 60
l0
Z37 L11 1
VI6NgMZIa0=9;KRGf9[BdX1
!s100 0MBGU?X6L3d^CEEoF:fUD3
R7
32
R32
!i10b 1
R33
R34
R35
!i113 1
R12
R13
Ecpu
Z38 w1659309518
R1
R2
R3
!i122 51
R4
Z39 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd
Z40 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd
l0
L10 1
V4:LQl0AHFIe6EEP^j^PV50
!s100 2Oe32M2[0UmdMKD[LKOmz3
R7
32
Z41 !s110 1659310304
!i10b 1
Z42 !s108 1659310304.000000
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd|
Z44 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 cpu 0 22 4:LQl0AHFIe6EEP^j^PV50
!i122 51
l95
L23 235
V>Qc=dOcLWUebC]0T841K?0
!s100 R89D]hagObMQjLEBTJ3[B3
R7
32
R41
!i10b 1
R42
R43
R44
!i113 1
R12
R13
Efulladder
Z45 w1656524337
R2
R3
!i122 58
R4
Z46 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
Z47 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
l0
L4 1
VTET^^_R>72j<3iBWOP60L0
!s100 R2`kkzXzd=U^D3<TTj`991
R7
32
R32
!i10b 1
R9
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
Z49 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 fulladder 0 22 TET^^_R>72j<3iBWOP60L0
!i122 58
l15
L14 7
V_32de^A4`XU`^N?@?OTjf0
!s100 mUA=ha3O9dOnWhEi?;zDQ1
R7
32
R32
!i10b 1
R9
R48
R49
!i113 1
R12
R13
Emicrocode_rom
Z50 w1659309982
R1
R2
R3
!i122 64
R4
Z51 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/microcode_rom_bitCounter.vhd
Z52 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/microcode_rom_bitCounter.vhd
l0
L16 1
V=SP>44EnH0XgV4Hd_ob6m2
!s100 KeTN1kjLD2:fMnfbj5mTo1
R7
32
R32
!i10b 1
R33
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/microcode_rom_bitCounter.vhd|
Z54 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/microcode_rom_bitCounter.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z55 DEx4 work 13 microcode_rom 0 22 =SP>44EnH0XgV4Hd_ob6m2
!i122 64
l24
Z56 L21 30
Z57 V:6SQ=^i@B<^akOlJ]IPW42
Z58 !s100 7F56>KULzK<33m3a:j?=U3
R7
32
R32
!i10b 1
R33
R53
R54
!i113 1
R12
R13
Emux
Z59 w1656783356
R36
R1
R2
R3
!i122 61
R4
Z60 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
Z61 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
l0
R37
V8@JQzliP_7><fi?7E;Q[=3
!s100 HWOdo9<>;[[hj9nd>Qm`[1
R7
32
R32
!i10b 1
R33
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
Z63 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
!i113 1
R12
R13
Artl
R36
R1
R2
R3
DEx4 work 3 mux 0 22 8@JQzliP_7><fi?7E;Q[=3
!i122 61
l21
L20 9
VhThP3f_2D=@5Y;P@KCUmN3
!s100 cRK>^59gQ@FLV7?A3EO9g2
R7
32
R32
!i10b 1
R33
R62
R63
!i113 1
R12
R13
Eram
Z64 w1659304720
R1
R2
R3
!i122 52
R4
Z65 8C:\Users\yodav\OneDrive\Documents\Conestoga_College\FOURTH_TERM\ReconfigurableSystems\FPGA-Design-Simulations\Simulation5-ControlUnit\VHDL\ram.vhd
Z66 FC:\Users\yodav\OneDrive\Documents\Conestoga_College\FOURTH_TERM\ReconfigurableSystems\FPGA-Design-Simulations\Simulation5-ControlUnit\VHDL\ram.vhd
l0
L9 1
V]RVkCc;=YmnMTmRGaiJXL0
!s100 2RKl^DIELIEL=9iDXg^4H0
R7
32
R8
!i10b 1
R42
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\yodav\OneDrive\Documents\Conestoga_College\FOURTH_TERM\ReconfigurableSystems\FPGA-Design-Simulations\Simulation5-ControlUnit\VHDL\ram.vhd|
Z68 !s107 C:\Users\yodav\OneDrive\Documents\Conestoga_College\FOURTH_TERM\ReconfigurableSystems\FPGA-Design-Simulations\Simulation5-ControlUnit\VHDL\ram.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 ram 0 22 ]RVkCc;=YmnMTmRGaiJXL0
!i122 52
l38
L18 40
V`O;c8cG8j];OEN2Kn1_VJ0
!s100 @G9Fo5;RJ8`:4]6[Bj<542
R7
32
R8
!i10b 1
R42
R67
R68
!i113 1
R12
R13
Eregfile
Z69 w1656783300
R36
R1
R2
R3
!i122 62
R4
Z70 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
Z71 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
l0
R37
V`E=>:Gg88j<[R=:jWfPzb2
!s100 39;48K03=L5^j9zBA4cCN2
R7
32
R32
!i10b 1
R33
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
Z73 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
!i113 1
R12
R13
Artl
R36
R1
R2
R3
DEx4 work 7 regfile 0 22 `E=>:Gg88j<[R=:jWfPzb2
!i122 62
l48
L21 60
VBP[6X^El>9JNSzmC>R7SD0
!s100 dIleN_ac9`Ql:PJHmN62^0
R7
32
R32
!i10b 1
R33
R72
R73
!i113 1
R12
R13
Eregister_array
Z74 w1656783893
R36
R1
R2
R3
!i122 63
R4
Z75 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
Z76 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
l0
R37
VHMDU_;^EaW?EQZRmA8>VG3
!s100 ]zCzVC1WN=N`;e]m9?NMl0
R7
32
R32
!i10b 1
R33
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
Z78 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
!i113 1
R12
R13
Artl
R36
R1
R2
R3
DEx4 work 14 register_array 0 22 HMDU_;^EaW?EQZRmA8>VG3
!i122 63
l26
L21 28
VF1ZCK55REW71iGBJSNPFN1
!s100 VUkdf4a_DU<FL3Ceec`V[1
R7
32
R32
!i10b 1
R33
R77
R78
!i113 1
R12
R13
Eshifts
Z79 w1656630816
R2
R3
!i122 59
R4
Z80 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
Z81 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
l0
L4 1
VNCW9Z2BW=[IiRBXQ4LR3L0
!s100 FC4Q2D5[Mk_9KBHBmYY^Q1
R7
32
R32
!i10b 1
R33
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
Z83 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 6 shifts 0 22 NCW9Z2BW=[IiRBXQ4LR3L0
!i122 59
l16
L15 52
VUW[Bf9@VnY63FR6oojiIV1
!s100 ze6DOF5DL[TW1S8=B4d9G2
R7
32
R32
!i10b 1
R33
R82
R83
!i113 1
R12
R13
Etest_cpu
Z84 w1659310276
R1
R2
R3
!i122 53
R4
Z85 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd
Z86 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd
l0
L9 1
VGSo^oD@c?7>80HnaL66I;2
!s100 MVIT]T4`El<Xeg4D0J8gd0
R7
32
R8
!i10b 1
R9
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd|
Z88 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 8 test_cpu 0 22 GSo^oD@c?7>80HnaL66I;2
!i122 53
l42
L12 158
VoU>C=HnYK;Lif[YFHjDE_3
!s100 i?8:QHk70Fc_<QLICY:jR2
R7
32
R8
!i10b 1
R9
R87
R88
!i113 1
R12
R13
