
BetaRobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003194  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080032c4  080032c4  000132c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800333c  0800333c  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  0800333c  0800333c  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800333c  0800333c  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800333c  0800333c  0001333c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003340  08003340  00013340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08003344  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000030  08003374  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  08003374  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004198  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001288  00000000  00000000  00024234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000408  00000000  00000000  000254c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002cb  00000000  00000000  000258c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000038d3  00000000  00000000  00025b93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006a64  00000000  00000000  00029466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000cd21  00000000  00000000  0002feca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000edc  00000000  00000000  0003cbec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0003dac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000030 	.word	0x20000030
 800014c:	00000000 	.word	0x00000000
 8000150:	080032ac 	.word	0x080032ac

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000034 	.word	0x20000034
 800016c:	080032ac 	.word	0x080032ac

08000170 <__aeabi_fmul>:
 8000170:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000174:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000178:	bf1e      	ittt	ne
 800017a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800017e:	ea92 0f0c 	teqne	r2, ip
 8000182:	ea93 0f0c 	teqne	r3, ip
 8000186:	d06f      	beq.n	8000268 <__aeabi_fmul+0xf8>
 8000188:	441a      	add	r2, r3
 800018a:	ea80 0c01 	eor.w	ip, r0, r1
 800018e:	0240      	lsls	r0, r0, #9
 8000190:	bf18      	it	ne
 8000192:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000196:	d01e      	beq.n	80001d6 <__aeabi_fmul+0x66>
 8000198:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800019c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001a4:	fba0 3101 	umull	r3, r1, r0, r1
 80001a8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80001ac:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001b0:	bf3e      	ittt	cc
 80001b2:	0049      	lslcc	r1, r1, #1
 80001b4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001b8:	005b      	lslcc	r3, r3, #1
 80001ba:	ea40 0001 	orr.w	r0, r0, r1
 80001be:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001c2:	2afd      	cmp	r2, #253	; 0xfd
 80001c4:	d81d      	bhi.n	8000202 <__aeabi_fmul+0x92>
 80001c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ce:	bf08      	it	eq
 80001d0:	f020 0001 	biceq.w	r0, r0, #1
 80001d4:	4770      	bx	lr
 80001d6:	f090 0f00 	teq	r0, #0
 80001da:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001de:	bf08      	it	eq
 80001e0:	0249      	lsleq	r1, r1, #9
 80001e2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001e6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ea:	3a7f      	subs	r2, #127	; 0x7f
 80001ec:	bfc2      	ittt	gt
 80001ee:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001f2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001f6:	4770      	bxgt	lr
 80001f8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001fc:	f04f 0300 	mov.w	r3, #0
 8000200:	3a01      	subs	r2, #1
 8000202:	dc5d      	bgt.n	80002c0 <__aeabi_fmul+0x150>
 8000204:	f112 0f19 	cmn.w	r2, #25
 8000208:	bfdc      	itt	le
 800020a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800020e:	4770      	bxle	lr
 8000210:	f1c2 0200 	rsb	r2, r2, #0
 8000214:	0041      	lsls	r1, r0, #1
 8000216:	fa21 f102 	lsr.w	r1, r1, r2
 800021a:	f1c2 0220 	rsb	r2, r2, #32
 800021e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000222:	ea5f 0031 	movs.w	r0, r1, rrx
 8000226:	f140 0000 	adc.w	r0, r0, #0
 800022a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800022e:	bf08      	it	eq
 8000230:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000234:	4770      	bx	lr
 8000236:	f092 0f00 	teq	r2, #0
 800023a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800023e:	bf02      	ittt	eq
 8000240:	0040      	lsleq	r0, r0, #1
 8000242:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000246:	3a01      	subeq	r2, #1
 8000248:	d0f9      	beq.n	800023e <__aeabi_fmul+0xce>
 800024a:	ea40 000c 	orr.w	r0, r0, ip
 800024e:	f093 0f00 	teq	r3, #0
 8000252:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000256:	bf02      	ittt	eq
 8000258:	0049      	lsleq	r1, r1, #1
 800025a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800025e:	3b01      	subeq	r3, #1
 8000260:	d0f9      	beq.n	8000256 <__aeabi_fmul+0xe6>
 8000262:	ea41 010c 	orr.w	r1, r1, ip
 8000266:	e78f      	b.n	8000188 <__aeabi_fmul+0x18>
 8000268:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800026c:	ea92 0f0c 	teq	r2, ip
 8000270:	bf18      	it	ne
 8000272:	ea93 0f0c 	teqne	r3, ip
 8000276:	d00a      	beq.n	800028e <__aeabi_fmul+0x11e>
 8000278:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800027c:	bf18      	it	ne
 800027e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000282:	d1d8      	bne.n	8000236 <__aeabi_fmul+0xc6>
 8000284:	ea80 0001 	eor.w	r0, r0, r1
 8000288:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f090 0f00 	teq	r0, #0
 8000292:	bf17      	itett	ne
 8000294:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000298:	4608      	moveq	r0, r1
 800029a:	f091 0f00 	teqne	r1, #0
 800029e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80002a2:	d014      	beq.n	80002ce <__aeabi_fmul+0x15e>
 80002a4:	ea92 0f0c 	teq	r2, ip
 80002a8:	d101      	bne.n	80002ae <__aeabi_fmul+0x13e>
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	d10f      	bne.n	80002ce <__aeabi_fmul+0x15e>
 80002ae:	ea93 0f0c 	teq	r3, ip
 80002b2:	d103      	bne.n	80002bc <__aeabi_fmul+0x14c>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	bf18      	it	ne
 80002b8:	4608      	movne	r0, r1
 80002ba:	d108      	bne.n	80002ce <__aeabi_fmul+0x15e>
 80002bc:	ea80 0001 	eor.w	r0, r0, r1
 80002c0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002c4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002cc:	4770      	bx	lr
 80002ce:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002d2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002d6:	4770      	bx	lr

080002d8 <__aeabi_drsub>:
 80002d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002dc:	e002      	b.n	80002e4 <__adddf3>
 80002de:	bf00      	nop

080002e0 <__aeabi_dsub>:
 80002e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002e4 <__adddf3>:
 80002e4:	b530      	push	{r4, r5, lr}
 80002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ee:	ea94 0f05 	teq	r4, r5
 80002f2:	bf08      	it	eq
 80002f4:	ea90 0f02 	teqeq	r0, r2
 80002f8:	bf1f      	itttt	ne
 80002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030a:	f000 80e2 	beq.w	80004d2 <__adddf3+0x1ee>
 800030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000316:	bfb8      	it	lt
 8000318:	426d      	neglt	r5, r5
 800031a:	dd0c      	ble.n	8000336 <__adddf3+0x52>
 800031c:	442c      	add	r4, r5
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	ea82 0000 	eor.w	r0, r2, r0
 800032a:	ea83 0101 	eor.w	r1, r3, r1
 800032e:	ea80 0202 	eor.w	r2, r0, r2
 8000332:	ea81 0303 	eor.w	r3, r1, r3
 8000336:	2d36      	cmp	r5, #54	; 0x36
 8000338:	bf88      	it	hi
 800033a:	bd30      	pophi	{r4, r5, pc}
 800033c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000344:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800034c:	d002      	beq.n	8000354 <__adddf3+0x70>
 800034e:	4240      	negs	r0, r0
 8000350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000354:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000360:	d002      	beq.n	8000368 <__adddf3+0x84>
 8000362:	4252      	negs	r2, r2
 8000364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000368:	ea94 0f05 	teq	r4, r5
 800036c:	f000 80a7 	beq.w	80004be <__adddf3+0x1da>
 8000370:	f1a4 0401 	sub.w	r4, r4, #1
 8000374:	f1d5 0e20 	rsbs	lr, r5, #32
 8000378:	db0d      	blt.n	8000396 <__adddf3+0xb2>
 800037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800037e:	fa22 f205 	lsr.w	r2, r2, r5
 8000382:	1880      	adds	r0, r0, r2
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	fa03 f20e 	lsl.w	r2, r3, lr
 800038c:	1880      	adds	r0, r0, r2
 800038e:	fa43 f305 	asr.w	r3, r3, r5
 8000392:	4159      	adcs	r1, r3
 8000394:	e00e      	b.n	80003b4 <__adddf3+0xd0>
 8000396:	f1a5 0520 	sub.w	r5, r5, #32
 800039a:	f10e 0e20 	add.w	lr, lr, #32
 800039e:	2a01      	cmp	r2, #1
 80003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a4:	bf28      	it	cs
 80003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003aa:	fa43 f305 	asr.w	r3, r3, r5
 80003ae:	18c0      	adds	r0, r0, r3
 80003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b8:	d507      	bpl.n	80003ca <__adddf3+0xe6>
 80003ba:	f04f 0e00 	mov.w	lr, #0
 80003be:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ce:	d31b      	bcc.n	8000408 <__adddf3+0x124>
 80003d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003d4:	d30c      	bcc.n	80003f0 <__adddf3+0x10c>
 80003d6:	0849      	lsrs	r1, r1, #1
 80003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e0:	f104 0401 	add.w	r4, r4, #1
 80003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003ec:	f080 809a 	bcs.w	8000524 <__adddf3+0x240>
 80003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003f4:	bf08      	it	eq
 80003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fa:	f150 0000 	adcs.w	r0, r0, #0
 80003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000402:	ea41 0105 	orr.w	r1, r1, r5
 8000406:	bd30      	pop	{r4, r5, pc}
 8000408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800040c:	4140      	adcs	r0, r0
 800040e:	eb41 0101 	adc.w	r1, r1, r1
 8000412:	3c01      	subs	r4, #1
 8000414:	bf28      	it	cs
 8000416:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800041a:	d2e9      	bcs.n	80003f0 <__adddf3+0x10c>
 800041c:	f091 0f00 	teq	r1, #0
 8000420:	bf04      	itt	eq
 8000422:	4601      	moveq	r1, r0
 8000424:	2000      	moveq	r0, #0
 8000426:	fab1 f381 	clz	r3, r1
 800042a:	bf08      	it	eq
 800042c:	3320      	addeq	r3, #32
 800042e:	f1a3 030b 	sub.w	r3, r3, #11
 8000432:	f1b3 0220 	subs.w	r2, r3, #32
 8000436:	da0c      	bge.n	8000452 <__adddf3+0x16e>
 8000438:	320c      	adds	r2, #12
 800043a:	dd08      	ble.n	800044e <__adddf3+0x16a>
 800043c:	f102 0c14 	add.w	ip, r2, #20
 8000440:	f1c2 020c 	rsb	r2, r2, #12
 8000444:	fa01 f00c 	lsl.w	r0, r1, ip
 8000448:	fa21 f102 	lsr.w	r1, r1, r2
 800044c:	e00c      	b.n	8000468 <__adddf3+0x184>
 800044e:	f102 0214 	add.w	r2, r2, #20
 8000452:	bfd8      	it	le
 8000454:	f1c2 0c20 	rsble	ip, r2, #32
 8000458:	fa01 f102 	lsl.w	r1, r1, r2
 800045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000460:	bfdc      	itt	le
 8000462:	ea41 010c 	orrle.w	r1, r1, ip
 8000466:	4090      	lslle	r0, r2
 8000468:	1ae4      	subs	r4, r4, r3
 800046a:	bfa2      	ittt	ge
 800046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000470:	4329      	orrge	r1, r5
 8000472:	bd30      	popge	{r4, r5, pc}
 8000474:	ea6f 0404 	mvn.w	r4, r4
 8000478:	3c1f      	subs	r4, #31
 800047a:	da1c      	bge.n	80004b6 <__adddf3+0x1d2>
 800047c:	340c      	adds	r4, #12
 800047e:	dc0e      	bgt.n	800049e <__adddf3+0x1ba>
 8000480:	f104 0414 	add.w	r4, r4, #20
 8000484:	f1c4 0220 	rsb	r2, r4, #32
 8000488:	fa20 f004 	lsr.w	r0, r0, r4
 800048c:	fa01 f302 	lsl.w	r3, r1, r2
 8000490:	ea40 0003 	orr.w	r0, r0, r3
 8000494:	fa21 f304 	lsr.w	r3, r1, r4
 8000498:	ea45 0103 	orr.w	r1, r5, r3
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f1c4 040c 	rsb	r4, r4, #12
 80004a2:	f1c4 0220 	rsb	r2, r4, #32
 80004a6:	fa20 f002 	lsr.w	r0, r0, r2
 80004aa:	fa01 f304 	lsl.w	r3, r1, r4
 80004ae:	ea40 0003 	orr.w	r0, r0, r3
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	fa21 f004 	lsr.w	r0, r1, r4
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	f094 0f00 	teq	r4, #0
 80004c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004c6:	bf06      	itte	eq
 80004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004cc:	3401      	addeq	r4, #1
 80004ce:	3d01      	subne	r5, #1
 80004d0:	e74e      	b.n	8000370 <__adddf3+0x8c>
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf18      	it	ne
 80004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004dc:	d029      	beq.n	8000532 <__adddf3+0x24e>
 80004de:	ea94 0f05 	teq	r4, r5
 80004e2:	bf08      	it	eq
 80004e4:	ea90 0f02 	teqeq	r0, r2
 80004e8:	d005      	beq.n	80004f6 <__adddf3+0x212>
 80004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ee:	bf04      	itt	eq
 80004f0:	4619      	moveq	r1, r3
 80004f2:	4610      	moveq	r0, r2
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	ea91 0f03 	teq	r1, r3
 80004fa:	bf1e      	ittt	ne
 80004fc:	2100      	movne	r1, #0
 80004fe:	2000      	movne	r0, #0
 8000500:	bd30      	popne	{r4, r5, pc}
 8000502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000506:	d105      	bne.n	8000514 <__adddf3+0x230>
 8000508:	0040      	lsls	r0, r0, #1
 800050a:	4149      	adcs	r1, r1
 800050c:	bf28      	it	cs
 800050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000518:	bf3c      	itt	cc
 800051a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800051e:	bd30      	popcc	{r4, r5, pc}
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000528:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800052c:	f04f 0000 	mov.w	r0, #0
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000536:	bf1a      	itte	ne
 8000538:	4619      	movne	r1, r3
 800053a:	4610      	movne	r0, r2
 800053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000540:	bf1c      	itt	ne
 8000542:	460b      	movne	r3, r1
 8000544:	4602      	movne	r2, r0
 8000546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054a:	bf06      	itte	eq
 800054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000550:	ea91 0f03 	teqeq	r1, r3
 8000554:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000558:	bd30      	pop	{r4, r5, pc}
 800055a:	bf00      	nop

0800055c <__aeabi_ui2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f04f 0500 	mov.w	r5, #0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e750      	b.n	800041c <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_i2d>:
 800057c:	f090 0f00 	teq	r0, #0
 8000580:	bf04      	itt	eq
 8000582:	2100      	moveq	r1, #0
 8000584:	4770      	bxeq	lr
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800058c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000590:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000594:	bf48      	it	mi
 8000596:	4240      	negmi	r0, r0
 8000598:	f04f 0100 	mov.w	r1, #0
 800059c:	e73e      	b.n	800041c <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_f2d>:
 80005a0:	0042      	lsls	r2, r0, #1
 80005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ae:	bf1f      	itttt	ne
 80005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005bc:	4770      	bxne	lr
 80005be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005c2:	bf08      	it	eq
 80005c4:	4770      	bxeq	lr
 80005c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ca:	bf04      	itt	eq
 80005cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d0:	4770      	bxeq	lr
 80005d2:	b530      	push	{r4, r5, lr}
 80005d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	e71c      	b.n	800041c <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_ul2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	e00a      	b.n	800060a <__aeabi_l2d+0x16>

080005f4 <__aeabi_l2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000602:	d502      	bpl.n	800060a <__aeabi_l2d+0x16>
 8000604:	4240      	negs	r0, r0
 8000606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800060e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000616:	f43f aed8 	beq.w	80003ca <__adddf3+0xe6>
 800061a:	f04f 0203 	mov.w	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000632:	f1c2 0320 	rsb	r3, r2, #32
 8000636:	fa00 fc03 	lsl.w	ip, r0, r3
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000642:	ea40 000e 	orr.w	r0, r0, lr
 8000646:	fa21 f102 	lsr.w	r1, r1, r2
 800064a:	4414      	add	r4, r2
 800064c:	e6bd      	b.n	80003ca <__adddf3+0xe6>
 800064e:	bf00      	nop

08000650 <__aeabi_dmul>:
 8000650:	b570      	push	{r4, r5, r6, lr}
 8000652:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000656:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800065a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800065e:	bf1d      	ittte	ne
 8000660:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000664:	ea94 0f0c 	teqne	r4, ip
 8000668:	ea95 0f0c 	teqne	r5, ip
 800066c:	f000 f8de 	bleq	800082c <__aeabi_dmul+0x1dc>
 8000670:	442c      	add	r4, r5
 8000672:	ea81 0603 	eor.w	r6, r1, r3
 8000676:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800067e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000682:	bf18      	it	ne
 8000684:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000688:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800068c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000690:	d038      	beq.n	8000704 <__aeabi_dmul+0xb4>
 8000692:	fba0 ce02 	umull	ip, lr, r0, r2
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800069e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006a6:	f04f 0600 	mov.w	r6, #0
 80006aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006ae:	f09c 0f00 	teq	ip, #0
 80006b2:	bf18      	it	ne
 80006b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006c4:	d204      	bcs.n	80006d0 <__aeabi_dmul+0x80>
 80006c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ca:	416d      	adcs	r5, r5
 80006cc:	eb46 0606 	adc.w	r6, r6, r6
 80006d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e8:	bf88      	it	hi
 80006ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ee:	d81e      	bhi.n	800072e <__aeabi_dmul+0xde>
 80006f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006f4:	bf08      	it	eq
 80006f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fa:	f150 0000 	adcs.w	r0, r0, #0
 80006fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000708:	ea46 0101 	orr.w	r1, r6, r1
 800070c:	ea40 0002 	orr.w	r0, r0, r2
 8000710:	ea81 0103 	eor.w	r1, r1, r3
 8000714:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000718:	bfc2      	ittt	gt
 800071a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800071e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000722:	bd70      	popgt	{r4, r5, r6, pc}
 8000724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000728:	f04f 0e00 	mov.w	lr, #0
 800072c:	3c01      	subs	r4, #1
 800072e:	f300 80ab 	bgt.w	8000888 <__aeabi_dmul+0x238>
 8000732:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000736:	bfde      	ittt	le
 8000738:	2000      	movle	r0, #0
 800073a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800073e:	bd70      	pople	{r4, r5, r6, pc}
 8000740:	f1c4 0400 	rsb	r4, r4, #0
 8000744:	3c20      	subs	r4, #32
 8000746:	da35      	bge.n	80007b4 <__aeabi_dmul+0x164>
 8000748:	340c      	adds	r4, #12
 800074a:	dc1b      	bgt.n	8000784 <__aeabi_dmul+0x134>
 800074c:	f104 0414 	add.w	r4, r4, #20
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f305 	lsl.w	r3, r0, r5
 8000758:	fa20 f004 	lsr.w	r0, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000768:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000770:	fa21 f604 	lsr.w	r6, r1, r4
 8000774:	eb42 0106 	adc.w	r1, r2, r6
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 040c 	rsb	r4, r4, #12
 8000788:	f1c4 0520 	rsb	r5, r4, #32
 800078c:	fa00 f304 	lsl.w	r3, r0, r4
 8000790:	fa20 f005 	lsr.w	r0, r0, r5
 8000794:	fa01 f204 	lsl.w	r2, r1, r4
 8000798:	ea40 0002 	orr.w	r0, r0, r2
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a4:	f141 0100 	adc.w	r1, r1, #0
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f1c4 0520 	rsb	r5, r4, #32
 80007b8:	fa00 f205 	lsl.w	r2, r0, r5
 80007bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c0:	fa20 f304 	lsr.w	r3, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea43 0302 	orr.w	r3, r3, r2
 80007cc:	fa21 f004 	lsr.w	r0, r1, r4
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	fa21 f204 	lsr.w	r2, r1, r4
 80007d8:	ea20 0002 	bic.w	r0, r0, r2
 80007dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f094 0f00 	teq	r4, #0
 80007f0:	d10f      	bne.n	8000812 <__aeabi_dmul+0x1c2>
 80007f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007f6:	0040      	lsls	r0, r0, #1
 80007f8:	eb41 0101 	adc.w	r1, r1, r1
 80007fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3c01      	subeq	r4, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1a6>
 8000806:	ea41 0106 	orr.w	r1, r1, r6
 800080a:	f095 0f00 	teq	r5, #0
 800080e:	bf18      	it	ne
 8000810:	4770      	bxne	lr
 8000812:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000816:	0052      	lsls	r2, r2, #1
 8000818:	eb43 0303 	adc.w	r3, r3, r3
 800081c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000820:	bf08      	it	eq
 8000822:	3d01      	subeq	r5, #1
 8000824:	d0f7      	beq.n	8000816 <__aeabi_dmul+0x1c6>
 8000826:	ea43 0306 	orr.w	r3, r3, r6
 800082a:	4770      	bx	lr
 800082c:	ea94 0f0c 	teq	r4, ip
 8000830:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000834:	bf18      	it	ne
 8000836:	ea95 0f0c 	teqne	r5, ip
 800083a:	d00c      	beq.n	8000856 <__aeabi_dmul+0x206>
 800083c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000840:	bf18      	it	ne
 8000842:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000846:	d1d1      	bne.n	80007ec <__aeabi_dmul+0x19c>
 8000848:	ea81 0103 	eor.w	r1, r1, r3
 800084c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085a:	bf06      	itte	eq
 800085c:	4610      	moveq	r0, r2
 800085e:	4619      	moveq	r1, r3
 8000860:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000864:	d019      	beq.n	800089a <__aeabi_dmul+0x24a>
 8000866:	ea94 0f0c 	teq	r4, ip
 800086a:	d102      	bne.n	8000872 <__aeabi_dmul+0x222>
 800086c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000870:	d113      	bne.n	800089a <__aeabi_dmul+0x24a>
 8000872:	ea95 0f0c 	teq	r5, ip
 8000876:	d105      	bne.n	8000884 <__aeabi_dmul+0x234>
 8000878:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800087c:	bf1c      	itt	ne
 800087e:	4610      	movne	r0, r2
 8000880:	4619      	movne	r1, r3
 8000882:	d10a      	bne.n	800089a <__aeabi_dmul+0x24a>
 8000884:	ea81 0103 	eor.w	r1, r1, r3
 8000888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800088c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000890:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	bd70      	pop	{r4, r5, r6, pc}
 800089a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800089e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008a2:	bd70      	pop	{r4, r5, r6, pc}

080008a4 <__aeabi_ddiv>:
 80008a4:	b570      	push	{r4, r5, r6, lr}
 80008a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b2:	bf1d      	ittte	ne
 80008b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b8:	ea94 0f0c 	teqne	r4, ip
 80008bc:	ea95 0f0c 	teqne	r5, ip
 80008c0:	f000 f8a7 	bleq	8000a12 <__aeabi_ddiv+0x16e>
 80008c4:	eba4 0405 	sub.w	r4, r4, r5
 80008c8:	ea81 0e03 	eor.w	lr, r1, r3
 80008cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d4:	f000 8088 	beq.w	80009e8 <__aeabi_ddiv+0x144>
 80008d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008fc:	429d      	cmp	r5, r3
 80008fe:	bf08      	it	eq
 8000900:	4296      	cmpeq	r6, r2
 8000902:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000906:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800090a:	d202      	bcs.n	8000912 <__aeabi_ddiv+0x6e>
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	1ab6      	subs	r6, r6, r2
 8000914:	eb65 0503 	sbc.w	r5, r5, r3
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000922:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 000c 	orrcs.w	r0, r0, ip
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000980:	ea55 0e06 	orrs.w	lr, r5, r6
 8000984:	d018      	beq.n	80009b8 <__aeabi_ddiv+0x114>
 8000986:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800098e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000992:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000996:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800099e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a2:	d1c0      	bne.n	8000926 <__aeabi_ddiv+0x82>
 80009a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a8:	d10b      	bne.n	80009c2 <__aeabi_ddiv+0x11e>
 80009aa:	ea41 0100 	orr.w	r1, r1, r0
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009b6:	e7b6      	b.n	8000926 <__aeabi_ddiv+0x82>
 80009b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009bc:	bf04      	itt	eq
 80009be:	4301      	orreq	r1, r0
 80009c0:	2000      	moveq	r0, #0
 80009c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009c6:	bf88      	it	hi
 80009c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009cc:	f63f aeaf 	bhi.w	800072e <__aeabi_dmul+0xde>
 80009d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d4:	bf04      	itt	eq
 80009d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009de:	f150 0000 	adcs.w	r0, r0, #0
 80009e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	pop	{r4, r5, r6, pc}
 80009e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f4:	bfc2      	ittt	gt
 80009f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000a00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a04:	f04f 0e00 	mov.w	lr, #0
 8000a08:	3c01      	subs	r4, #1
 8000a0a:	e690      	b.n	800072e <__aeabi_dmul+0xde>
 8000a0c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a10:	e68d      	b.n	800072e <__aeabi_dmul+0xde>
 8000a12:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a16:	ea94 0f0c 	teq	r4, ip
 8000a1a:	bf08      	it	eq
 8000a1c:	ea95 0f0c 	teqeq	r5, ip
 8000a20:	f43f af3b 	beq.w	800089a <__aeabi_dmul+0x24a>
 8000a24:	ea94 0f0c 	teq	r4, ip
 8000a28:	d10a      	bne.n	8000a40 <__aeabi_ddiv+0x19c>
 8000a2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a2e:	f47f af34 	bne.w	800089a <__aeabi_dmul+0x24a>
 8000a32:	ea95 0f0c 	teq	r5, ip
 8000a36:	f47f af25 	bne.w	8000884 <__aeabi_dmul+0x234>
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	e72c      	b.n	800089a <__aeabi_dmul+0x24a>
 8000a40:	ea95 0f0c 	teq	r5, ip
 8000a44:	d106      	bne.n	8000a54 <__aeabi_ddiv+0x1b0>
 8000a46:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4a:	f43f aefd 	beq.w	8000848 <__aeabi_dmul+0x1f8>
 8000a4e:	4610      	mov	r0, r2
 8000a50:	4619      	mov	r1, r3
 8000a52:	e722      	b.n	800089a <__aeabi_dmul+0x24a>
 8000a54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a5e:	f47f aec5 	bne.w	80007ec <__aeabi_dmul+0x19c>
 8000a62:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a66:	f47f af0d 	bne.w	8000884 <__aeabi_dmul+0x234>
 8000a6a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a6e:	f47f aeeb 	bne.w	8000848 <__aeabi_dmul+0x1f8>
 8000a72:	e712      	b.n	800089a <__aeabi_dmul+0x24a>

08000a74 <__aeabi_d2uiz>:
 8000a74:	004a      	lsls	r2, r1, #1
 8000a76:	d211      	bcs.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d211      	bcs.n	8000aa2 <__aeabi_d2uiz+0x2e>
 8000a7e:	d50d      	bpl.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d40e      	bmi.n	8000aa8 <__aeabi_d2uiz+0x34>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d102      	bne.n	8000aae <__aeabi_d2uiz+0x3a>
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	4770      	bx	lr
 8000aae:	f04f 0000 	mov.w	r0, #0
 8000ab2:	4770      	bx	lr

08000ab4 <__aeabi_frsub>:
 8000ab4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	e002      	b.n	8000ac0 <__addsf3>
 8000aba:	bf00      	nop

08000abc <__aeabi_fsub>:
 8000abc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac0 <__addsf3>:
 8000ac0:	0042      	lsls	r2, r0, #1
 8000ac2:	bf1f      	itttt	ne
 8000ac4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ac8:	ea92 0f03 	teqne	r2, r3
 8000acc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad4:	d06a      	beq.n	8000bac <__addsf3+0xec>
 8000ad6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ada:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ade:	bfc1      	itttt	gt
 8000ae0:	18d2      	addgt	r2, r2, r3
 8000ae2:	4041      	eorgt	r1, r0
 8000ae4:	4048      	eorgt	r0, r1
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	bfb8      	it	lt
 8000aea:	425b      	neglt	r3, r3
 8000aec:	2b19      	cmp	r3, #25
 8000aee:	bf88      	it	hi
 8000af0:	4770      	bxhi	lr
 8000af2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000af6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000afa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4240      	negne	r0, r0
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b06:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b0a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b0e:	bf18      	it	ne
 8000b10:	4249      	negne	r1, r1
 8000b12:	ea92 0f03 	teq	r2, r3
 8000b16:	d03f      	beq.n	8000b98 <__addsf3+0xd8>
 8000b18:	f1a2 0201 	sub.w	r2, r2, #1
 8000b1c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b20:	eb10 000c 	adds.w	r0, r0, ip
 8000b24:	f1c3 0320 	rsb	r3, r3, #32
 8000b28:	fa01 f103 	lsl.w	r1, r1, r3
 8000b2c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b30:	d502      	bpl.n	8000b38 <__addsf3+0x78>
 8000b32:	4249      	negs	r1, r1
 8000b34:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b38:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b3c:	d313      	bcc.n	8000b66 <__addsf3+0xa6>
 8000b3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b42:	d306      	bcc.n	8000b52 <__addsf3+0x92>
 8000b44:	0840      	lsrs	r0, r0, #1
 8000b46:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4a:	f102 0201 	add.w	r2, r2, #1
 8000b4e:	2afe      	cmp	r2, #254	; 0xfe
 8000b50:	d251      	bcs.n	8000bf6 <__addsf3+0x136>
 8000b52:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5a:	bf08      	it	eq
 8000b5c:	f020 0001 	biceq.w	r0, r0, #1
 8000b60:	ea40 0003 	orr.w	r0, r0, r3
 8000b64:	4770      	bx	lr
 8000b66:	0049      	lsls	r1, r1, #1
 8000b68:	eb40 0000 	adc.w	r0, r0, r0
 8000b6c:	3a01      	subs	r2, #1
 8000b6e:	bf28      	it	cs
 8000b70:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b74:	d2ed      	bcs.n	8000b52 <__addsf3+0x92>
 8000b76:	fab0 fc80 	clz	ip, r0
 8000b7a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b7e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b82:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b86:	bfaa      	itet	ge
 8000b88:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b8c:	4252      	neglt	r2, r2
 8000b8e:	4318      	orrge	r0, r3
 8000b90:	bfbc      	itt	lt
 8000b92:	40d0      	lsrlt	r0, r2
 8000b94:	4318      	orrlt	r0, r3
 8000b96:	4770      	bx	lr
 8000b98:	f092 0f00 	teq	r2, #0
 8000b9c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba0:	bf06      	itte	eq
 8000ba2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ba6:	3201      	addeq	r2, #1
 8000ba8:	3b01      	subne	r3, #1
 8000baa:	e7b5      	b.n	8000b18 <__addsf3+0x58>
 8000bac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb4:	bf18      	it	ne
 8000bb6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bba:	d021      	beq.n	8000c00 <__addsf3+0x140>
 8000bbc:	ea92 0f03 	teq	r2, r3
 8000bc0:	d004      	beq.n	8000bcc <__addsf3+0x10c>
 8000bc2:	f092 0f00 	teq	r2, #0
 8000bc6:	bf08      	it	eq
 8000bc8:	4608      	moveq	r0, r1
 8000bca:	4770      	bx	lr
 8000bcc:	ea90 0f01 	teq	r0, r1
 8000bd0:	bf1c      	itt	ne
 8000bd2:	2000      	movne	r0, #0
 8000bd4:	4770      	bxne	lr
 8000bd6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bda:	d104      	bne.n	8000be6 <__addsf3+0x126>
 8000bdc:	0040      	lsls	r0, r0, #1
 8000bde:	bf28      	it	cs
 8000be0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000be4:	4770      	bx	lr
 8000be6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bea:	bf3c      	itt	cc
 8000bec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf0:	4770      	bxcc	lr
 8000bf2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfe:	4770      	bx	lr
 8000c00:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c04:	bf16      	itet	ne
 8000c06:	4608      	movne	r0, r1
 8000c08:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c0c:	4601      	movne	r1, r0
 8000c0e:	0242      	lsls	r2, r0, #9
 8000c10:	bf06      	itte	eq
 8000c12:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c16:	ea90 0f01 	teqeq	r0, r1
 8000c1a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c1e:	4770      	bx	lr

08000c20 <__aeabi_ui2f>:
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e004      	b.n	8000c30 <__aeabi_i2f+0x8>
 8000c26:	bf00      	nop

08000c28 <__aeabi_i2f>:
 8000c28:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c2c:	bf48      	it	mi
 8000c2e:	4240      	negmi	r0, r0
 8000c30:	ea5f 0c00 	movs.w	ip, r0
 8000c34:	bf08      	it	eq
 8000c36:	4770      	bxeq	lr
 8000c38:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	f04f 0000 	mov.w	r0, #0
 8000c42:	e01c      	b.n	8000c7e <__aeabi_l2f+0x2a>

08000c44 <__aeabi_ul2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	e00a      	b.n	8000c68 <__aeabi_l2f+0x14>
 8000c52:	bf00      	nop

08000c54 <__aeabi_l2f>:
 8000c54:	ea50 0201 	orrs.w	r2, r0, r1
 8000c58:	bf08      	it	eq
 8000c5a:	4770      	bxeq	lr
 8000c5c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c60:	d502      	bpl.n	8000c68 <__aeabi_l2f+0x14>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	ea5f 0c01 	movs.w	ip, r1
 8000c6c:	bf02      	ittt	eq
 8000c6e:	4684      	moveq	ip, r0
 8000c70:	4601      	moveq	r1, r0
 8000c72:	2000      	moveq	r0, #0
 8000c74:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c78:	bf08      	it	eq
 8000c7a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c7e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c82:	fabc f28c 	clz	r2, ip
 8000c86:	3a08      	subs	r2, #8
 8000c88:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c8c:	db10      	blt.n	8000cb0 <__aeabi_l2f+0x5c>
 8000c8e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c92:	4463      	add	r3, ip
 8000c94:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c98:	f1c2 0220 	rsb	r2, r2, #32
 8000c9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca4:	eb43 0002 	adc.w	r0, r3, r2
 8000ca8:	bf08      	it	eq
 8000caa:	f020 0001 	biceq.w	r0, r0, #1
 8000cae:	4770      	bx	lr
 8000cb0:	f102 0220 	add.w	r2, r2, #32
 8000cb4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cb8:	f1c2 0220 	rsb	r2, r2, #32
 8000cbc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc4:	eb43 0002 	adc.w	r0, r3, r2
 8000cc8:	bf08      	it	eq
 8000cca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_f2iz>:
 8000cd0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cd4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000cd8:	d30f      	bcc.n	8000cfa <__aeabi_f2iz+0x2a>
 8000cda:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000cde:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ce2:	d90d      	bls.n	8000d00 <__aeabi_f2iz+0x30>
 8000ce4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ce8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cf0:	fa23 f002 	lsr.w	r0, r3, r2
 8000cf4:	bf18      	it	ne
 8000cf6:	4240      	negne	r0, r0
 8000cf8:	4770      	bx	lr
 8000cfa:	f04f 0000 	mov.w	r0, #0
 8000cfe:	4770      	bx	lr
 8000d00:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000d04:	d101      	bne.n	8000d0a <__aeabi_f2iz+0x3a>
 8000d06:	0242      	lsls	r2, r0, #9
 8000d08:	d105      	bne.n	8000d16 <__aeabi_f2iz+0x46>
 8000d0a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000d0e:	bf08      	it	eq
 8000d10:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000d14:	4770      	bx	lr
 8000d16:	f04f 0000 	mov.w	r0, #0
 8000d1a:	4770      	bx	lr

08000d1c <Motor_intialize>:


#include "../includes/DC_Motor.h"


void  Motor_intialize(Motor_Config_t *Motor){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t Motor_IN1={
			.GPIO_MODE=GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_PinNumber=Motor->DC_Pin1Number,
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	881b      	ldrh	r3, [r3, #0]
	GPIO_PinConfig_t Motor_IN1={
 8000d28:	81bb      	strh	r3, [r7, #12]
 8000d2a:	2304      	movs	r3, #4
 8000d2c:	73bb      	strb	r3, [r7, #14]
 8000d2e:	2302      	movs	r3, #2
 8000d30:	73fb      	strb	r3, [r7, #15]
			.GPIO_OUTPUT_SPEED=GPIO_SPEED_2MHZ
	};
	MCAL_GPIO_Init(Motor->DC_PortNumber, &Motor_IN1);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f107 020c 	add.w	r2, r7, #12
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 fec5 	bl	8001acc <MCAL_GPIO_Init>

	GPIO_PinConfig_t Motor_IN2={
			.GPIO_MODE=GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_PinNumber=Motor->DC_Pin2Number,
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	885b      	ldrh	r3, [r3, #2]
	GPIO_PinConfig_t Motor_IN2={
 8000d46:	813b      	strh	r3, [r7, #8]
 8000d48:	2304      	movs	r3, #4
 8000d4a:	72bb      	strb	r3, [r7, #10]
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	72fb      	strb	r3, [r7, #11]
			.GPIO_OUTPUT_SPEED=GPIO_SPEED_2MHZ
	};
	MCAL_GPIO_Init(Motor->DC_PortNumber, &Motor_IN2);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f107 0208 	add.w	r2, r7, #8
 8000d58:	4611      	mov	r1, r2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 feb6 	bl	8001acc <MCAL_GPIO_Init>


//	MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_LOW);
//	MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_LOW);

}
 8000d60:	bf00      	nop
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <Motor_TurnOff>:





void Motor_TurnOff(Motor_Config_t *Motor){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	MCAL_GPIO_WritePin(Motor->DC_PortNumber, Motor->DC_Pin1Number, GPIO_PIN_LOW);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6858      	ldr	r0, [r3, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f000 ff3c 	bl	8001bf8 <MCAL_GPIO_WritePin>
	MCAL_GPIO_WritePin(Motor->DC_PortNumber, Motor->DC_Pin2Number, GPIO_PIN_LOW);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6858      	ldr	r0, [r3, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	885b      	ldrh	r3, [r3, #2]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	f000 ff34 	bl	8001bf8 <MCAL_GPIO_WritePin>
	MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_LOW);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2140      	movs	r1, #64	; 0x40
 8000d94:	4806      	ldr	r0, [pc, #24]	; (8000db0 <Motor_TurnOff+0x48>)
 8000d96:	f000 ff2f 	bl	8001bf8 <MCAL_GPIO_WritePin>
	MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_LOW);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2180      	movs	r1, #128	; 0x80
 8000d9e:	4804      	ldr	r0, [pc, #16]	; (8000db0 <Motor_TurnOff+0x48>)
 8000da0:	f000 ff2a 	bl	8001bf8 <MCAL_GPIO_WritePin>

	TIMER4_Stop();
 8000da4:	f001 fc50 	bl	8002648 <TIMER4_Stop>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40010c00 	.word	0x40010c00

08000db4 <Motor_Move_ForWard>:




void Motor_Move_ForWard(Motor_Config_t *Motor, uint8_t speed){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af02      	add	r7, sp, #8
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	70fb      	strb	r3, [r7, #3]
//
//
//	MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_HIGH);
//	MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_HIGH);

	PWM(Motor->PWM_Timer, Motor->PWM_Channel, speed, 1000, RCC_CLK_8M);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6898      	ldr	r0, [r3, #8]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	7b19      	ldrb	r1, [r3, #12]
 8000dc8:	78fa      	ldrb	r2, [r7, #3]
 8000dca:	2308      	movs	r3, #8
 8000dcc:	9300      	str	r3, [sp, #0]
 8000dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd2:	f001 f87b 	bl	8001ecc <PWM>

	MCAL_GPIO_WritePin(Motor->DC_PortNumber, Motor->DC_Pin1Number,GPIO_PIN_HIGH);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6858      	ldr	r0, [r3, #4]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	881b      	ldrh	r3, [r3, #0]
 8000dde:	2201      	movs	r2, #1
 8000de0:	4619      	mov	r1, r3
 8000de2:	f000 ff09 	bl	8001bf8 <MCAL_GPIO_WritePin>
	MCAL_GPIO_WritePin(Motor->DC_PortNumber, Motor->DC_Pin2Number,GPIO_PIN_LOW);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6858      	ldr	r0, [r3, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	885b      	ldrh	r3, [r3, #2]
 8000dee:	2200      	movs	r2, #0
 8000df0:	4619      	mov	r1, r3
 8000df2:	f000 ff01 	bl	8001bf8 <MCAL_GPIO_WritePin>

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <LCD_enuInit>:
/*	Return:			Returns Error State 	                       	*/
/*	Notes:			None  	*/
/********************************************************************/


ES_t LCD_enuInit(LCD_t * Copy_pstrConfigs) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08e      	sub	sp, #56	; 0x38
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	uint8_t Local_ErrorState = ES_NOT_OK;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37


	LCD_pstrConfigs = Copy_pstrConfigs;
 8000e0e:	4a6f      	ldr	r2, [pc, #444]	; (8000fcc <LCD_enuInit+0x1cc>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6013      	str	r3, [r2, #0]



	GPIO_PinConfig_t RS = {
			.GPIO_PinNumber = Copy_pstrConfigs->RS_Pin,
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	889b      	ldrh	r3, [r3, #4]
	GPIO_PinConfig_t RS = {
 8000e18:	863b      	strh	r3, [r7, #48]	; 0x30
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8000e20:	2302      	movs	r3, #2
 8000e22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
	};

	MCAL_GPIO_Init(GPIOB, &RS);
 8000e26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4868      	ldr	r0, [pc, #416]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000e2e:	f000 fe4d 	bl	8001acc <MCAL_GPIO_Init>

	GPIO_PinConfig_t EN = {
			.GPIO_PinNumber = Copy_pstrConfigs->En_Pin,
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	891b      	ldrh	r3, [r3, #8]
	GPIO_PinConfig_t EN = {
 8000e36:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000e38:	2304      	movs	r3, #4
 8000e3a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000e3e:	2302      	movs	r3, #2
 8000e40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
	};
	MCAL_GPIO_Init(GPIOB, &EN);
 8000e44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4861      	ldr	r0, [pc, #388]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000e4c:	f000 fe3e 	bl	8001acc <MCAL_GPIO_Init>

	GPIO_PinConfig_t D7 = {
			.GPIO_PinNumber = Copy_pstrConfigs->D7_Pin,
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	895b      	ldrh	r3, [r3, #10]
	GPIO_PinConfig_t D7 = {
 8000e54:	853b      	strh	r3, [r7, #40]	; 0x28
 8000e56:	2304      	movs	r3, #4
 8000e58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
	};

	MCAL_GPIO_Init(GPIOB, &D7);
 8000e62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e66:	4619      	mov	r1, r3
 8000e68:	4859      	ldr	r0, [pc, #356]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000e6a:	f000 fe2f 	bl	8001acc <MCAL_GPIO_Init>

	GPIO_PinConfig_t D6 = {
			.GPIO_PinNumber = Copy_pstrConfigs->D6_Pin,
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	899b      	ldrh	r3, [r3, #12]
	GPIO_PinConfig_t D6 = {
 8000e72:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000e74:	2304      	movs	r3, #4
 8000e76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
	};
	MCAL_GPIO_Init(GPIOB, &D6);
 8000e80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e84:	4619      	mov	r1, r3
 8000e86:	4852      	ldr	r0, [pc, #328]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000e88:	f000 fe20 	bl	8001acc <MCAL_GPIO_Init>

	GPIO_PinConfig_t D5 = {
			.GPIO_PinNumber = Copy_pstrConfigs->D5_Pin,
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	89db      	ldrh	r3, [r3, #14]
	GPIO_PinConfig_t D5 = {
 8000e90:	843b      	strh	r3, [r7, #32]
 8000e92:	2304      	movs	r3, #4
 8000e94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8000e98:	2302      	movs	r3, #2
 8000e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
	};

	MCAL_GPIO_Init(GPIOB, &D5);
 8000e9e:	f107 0320 	add.w	r3, r7, #32
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	484a      	ldr	r0, [pc, #296]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000ea6:	f000 fe11 	bl	8001acc <MCAL_GPIO_Init>

	GPIO_PinConfig_t D4 = {
			.GPIO_PinNumber = Copy_pstrConfigs->D4_Pin,
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	8a1b      	ldrh	r3, [r3, #16]
	GPIO_PinConfig_t D4 = {
 8000eae:	83bb      	strh	r3, [r7, #28]
 8000eb0:	2304      	movs	r3, #4
 8000eb2:	77bb      	strb	r3, [r7, #30]
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	77fb      	strb	r3, [r7, #31]
			.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
			.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
	};
	MCAL_GPIO_Init(GPIOB, &D4);
 8000eb8:	f107 031c 	add.w	r3, r7, #28
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4844      	ldr	r0, [pc, #272]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000ec0:	f000 fe04 	bl	8001acc <MCAL_GPIO_Init>

	TIMER3_Init(RCC_CLK_8M);
 8000ec4:	2008      	movs	r0, #8
 8000ec6:	f000 ffa9 	bl	8001e1c <TIMER3_Init>
	//MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_HIGH);
	Delay_Timer3_ms(35); //power on
 8000eca:	2023      	movs	r0, #35	; 0x23
 8000ecc:	f000 ffe6 	bl	8001e9c <Delay_Timer3_ms>
	//MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_LOW);

	if(Copy_pstrConfigs->Mode == LCD_4Bit){
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b04      	cmp	r3, #4
 8000ed6:	d10a      	bne.n	8000eee <LCD_enuInit+0xee>

		MCAL_GPIO_WritePin(GPIOB, Copy_pstrConfigs->RS_Pin, GPIO_PIN_LOW);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	889b      	ldrh	r3, [r3, #4]
 8000edc:	2200      	movs	r2, #0
 8000ede:	4619      	mov	r1, r3
 8000ee0:	483b      	ldr	r0, [pc, #236]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000ee2:	f000 fe89 	bl	8001bf8 <MCAL_GPIO_WritePin>
		LCD_enuWriteAndLatch(FUNC_SET_FOUR_BIT);
 8000ee6:	2028      	movs	r0, #40	; 0x28
 8000ee8:	f000 f874 	bl	8000fd4 <LCD_enuWriteAndLatch>
 8000eec:	e041      	b.n	8000f72 <LCD_enuInit+0x172>
	}

	else if(Copy_pstrConfigs->Mode == LCD_8Bit){
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b08      	cmp	r3, #8
 8000ef4:	d13d      	bne.n	8000f72 <LCD_enuInit+0x172>

		MCAL_GPIO_WritePin(GPIOB, Copy_pstrConfigs->RS_Pin, GPIO_PIN_LOW);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	889b      	ldrh	r3, [r3, #4]
 8000efa:	2200      	movs	r2, #0
 8000efc:	4619      	mov	r1, r3
 8000efe:	4834      	ldr	r0, [pc, #208]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000f00:	f000 fe7a 	bl	8001bf8 <MCAL_GPIO_WritePin>
		LCD_enuWriteAndLatch(FUNC_SET_EIGHT_BIT);
 8000f04:	2038      	movs	r0, #56	; 0x38
 8000f06:	f000 f865 	bl	8000fd4 <LCD_enuWriteAndLatch>

		GPIO_PinConfig_t D3 = {
				.GPIO_PinNumber = Copy_pstrConfigs->D3_Pin,
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	8a5b      	ldrh	r3, [r3, #18]
		GPIO_PinConfig_t D3 = {
 8000f0e:	833b      	strh	r3, [r7, #24]
 8000f10:	2304      	movs	r3, #4
 8000f12:	76bb      	strb	r3, [r7, #26]
 8000f14:	2302      	movs	r3, #2
 8000f16:	76fb      	strb	r3, [r7, #27]
				.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
				.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
		};

		MCAL_GPIO_Init(GPIOB, &D3);
 8000f18:	f107 0318 	add.w	r3, r7, #24
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	482c      	ldr	r0, [pc, #176]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000f20:	f000 fdd4 	bl	8001acc <MCAL_GPIO_Init>

		GPIO_PinConfig_t D2 = {
				.GPIO_PinNumber = Copy_pstrConfigs->D2_Pin,
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	8a9b      	ldrh	r3, [r3, #20]
		GPIO_PinConfig_t D2 = {
 8000f28:	82bb      	strh	r3, [r7, #20]
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	75bb      	strb	r3, [r7, #22]
 8000f2e:	2302      	movs	r3, #2
 8000f30:	75fb      	strb	r3, [r7, #23]
				.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
				.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
		};
		MCAL_GPIO_Init(GPIOB, &D2);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	4825      	ldr	r0, [pc, #148]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000f3a:	f000 fdc7 	bl	8001acc <MCAL_GPIO_Init>

		GPIO_PinConfig_t D1 = {
				.GPIO_PinNumber = Copy_pstrConfigs->D1_Pin,
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	8adb      	ldrh	r3, [r3, #22]
		GPIO_PinConfig_t D1 = {
 8000f42:	823b      	strh	r3, [r7, #16]
 8000f44:	2304      	movs	r3, #4
 8000f46:	74bb      	strb	r3, [r7, #18]
 8000f48:	2302      	movs	r3, #2
 8000f4a:	74fb      	strb	r3, [r7, #19]
				.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
				.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
		};

		MCAL_GPIO_Init(GPIOB, &D1);
 8000f4c:	f107 0310 	add.w	r3, r7, #16
 8000f50:	4619      	mov	r1, r3
 8000f52:	481f      	ldr	r0, [pc, #124]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000f54:	f000 fdba 	bl	8001acc <MCAL_GPIO_Init>

		GPIO_PinConfig_t D0 = {
				.GPIO_PinNumber = Copy_pstrConfigs->D0_Pin,
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	8b1b      	ldrh	r3, [r3, #24]
		GPIO_PinConfig_t D0 = {
 8000f5c:	81bb      	strh	r3, [r7, #12]
 8000f5e:	2304      	movs	r3, #4
 8000f60:	73bb      	strb	r3, [r7, #14]
 8000f62:	2302      	movs	r3, #2
 8000f64:	73fb      	strb	r3, [r7, #15]
				.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
				.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
		};
		MCAL_GPIO_Init(GPIOB, &D0);
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4818      	ldr	r0, [pc, #96]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000f6e:	f000 fdad 	bl	8001acc <MCAL_GPIO_Init>
	}


	Delay_Timer3_ms(1);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f000 ff92 	bl	8001e9c <Delay_Timer3_ms>
	MCAL_GPIO_WritePin(GPIOB, Copy_pstrConfigs->RS_Pin, GPIO_PIN_LOW);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	889b      	ldrh	r3, [r3, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4813      	ldr	r0, [pc, #76]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000f82:	f000 fe39 	bl	8001bf8 <MCAL_GPIO_WritePin>
	LCD_enuWriteAndLatch(DISPLAY_ON_CURSOR_OFF);
 8000f86:	200c      	movs	r0, #12
 8000f88:	f000 f824 	bl	8000fd4 <LCD_enuWriteAndLatch>

	Delay_Timer3_ms(1);
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f000 ff85 	bl	8001e9c <Delay_Timer3_ms>
	MCAL_GPIO_WritePin(GPIOB, Copy_pstrConfigs->RS_Pin, GPIO_PIN_LOW);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	889b      	ldrh	r3, [r3, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480d      	ldr	r0, [pc, #52]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000f9c:	f000 fe2c 	bl	8001bf8 <MCAL_GPIO_WritePin>
	LCD_enuWriteAndLatch(CLEAR_DISPLAY);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 f817 	bl	8000fd4 <LCD_enuWriteAndLatch>

	Delay_Timer3_ms(3);
 8000fa6:	2003      	movs	r0, #3
 8000fa8:	f000 ff78 	bl	8001e9c <Delay_Timer3_ms>
	MCAL_GPIO_WritePin(GPIOB, Copy_pstrConfigs->RS_Pin, GPIO_PIN_LOW);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	889b      	ldrh	r3, [r3, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <LCD_enuInit+0x1d0>)
 8000fb6:	f000 fe1f 	bl	8001bf8 <MCAL_GPIO_WritePin>
	LCD_enuWriteAndLatch(ENTRY_MOOD);
 8000fba:	2006      	movs	r0, #6
 8000fbc:	f000 f80a 	bl	8000fd4 <LCD_enuWriteAndLatch>

	return Local_ErrorState;
 8000fc0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3738      	adds	r7, #56	; 0x38
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	2000004c 	.word	0x2000004c
 8000fd0:	40010c00 	.word	0x40010c00

08000fd4 <LCD_enuWriteAndLatch>:

static ES_t LCD_enuWriteAndLatch(uint8_t Copy_u8Data) {/************ static makes sure the function is local and can not be externed*****************/
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]

	uint8_t Local_ErrorState = ES_NOT_OK;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	73fb      	strb	r3, [r7, #15]

	/******* make sure RW_PORT low to be in write mode *****/
	/******* make sure EN_PORT low to be ready for the latch	*****/

	MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->RW_Pin, GPIO_PIN_LOW); // low as we write data or instruction
 8000fe2:	4b7e      	ldr	r3, [pc, #504]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	88db      	ldrh	r3, [r3, #6]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	4619      	mov	r1, r3
 8000fec:	487c      	ldr	r0, [pc, #496]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8000fee:	f000 fe03 	bl	8001bf8 <MCAL_GPIO_WritePin>
	MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_LOW); // low to be ready for the latch -> H-L
 8000ff2:	4b7a      	ldr	r3, [pc, #488]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	891b      	ldrh	r3, [r3, #8]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4878      	ldr	r0, [pc, #480]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8000ffe:	f000 fdfb 	bl	8001bf8 <MCAL_GPIO_WritePin>

	/********** Data Writing ************/

	if (Copy_u8Data == FUNC_SET_FOUR_BIT) // function set for four bit mode needs extra send operation
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	2b28      	cmp	r3, #40	; 0x28
 8001006:	d152      	bne.n	80010ae <LCD_enuWriteAndLatch+0xda>
	{
		uint8_t Local_u8RS_Value;
		Local_u8RS_Value = MCAL_GPIO_ReadPin(GPIOB,LCD_pstrConfigs->RS_Pin);
 8001008:	4b74      	ldr	r3, [pc, #464]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	889b      	ldrh	r3, [r3, #4]
 800100e:	4619      	mov	r1, r3
 8001010:	4873      	ldr	r0, [pc, #460]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8001012:	f000 fdda 	bl	8001bca <MCAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	73bb      	strb	r3, [r7, #14]
		if(Local_u8RS_Value == 0){


		}

		if (Local_u8RS_Value == GPIO_PIN_LOW) //CHECK if RS is set in instructions mode else it is to display ')' 0x28
 800101a:	7bbb      	ldrb	r3, [r7, #14]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d146      	bne.n	80010ae <LCD_enuWriteAndLatch+0xda>
		{

			//if true we need to write upper four bits twice.. once here in the if condition the other in the ordinary #if four bit mode
			MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D7_Pin, (Copy_u8Data >> SHIFT_PIN_7) & MASK_BIT);
 8001020:	4b6e      	ldr	r3, [pc, #440]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	8959      	ldrh	r1, [r3, #10]
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	09db      	lsrs	r3, r3, #7
 800102a:	b2db      	uxtb	r3, r3
 800102c:	461a      	mov	r2, r3
 800102e:	486c      	ldr	r0, [pc, #432]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8001030:	f000 fde2 	bl	8001bf8 <MCAL_GPIO_WritePin>
			MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D6_Pin, (Copy_u8Data >> SHIFT_PIN_6) & MASK_BIT);
 8001034:	4b69      	ldr	r3, [pc, #420]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	8999      	ldrh	r1, [r3, #12]
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	099b      	lsrs	r3, r3, #6
 800103e:	b2db      	uxtb	r3, r3
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	b2db      	uxtb	r3, r3
 8001046:	461a      	mov	r2, r3
 8001048:	4865      	ldr	r0, [pc, #404]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 800104a:	f000 fdd5 	bl	8001bf8 <MCAL_GPIO_WritePin>
			MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D5_Pin, (Copy_u8Data >> SHIFT_PIN_5) & MASK_BIT);
 800104e:	4b63      	ldr	r3, [pc, #396]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	89d9      	ldrh	r1, [r3, #14]
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	095b      	lsrs	r3, r3, #5
 8001058:	b2db      	uxtb	r3, r3
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	461a      	mov	r2, r3
 8001062:	485f      	ldr	r0, [pc, #380]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8001064:	f000 fdc8 	bl	8001bf8 <MCAL_GPIO_WritePin>
			MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D4_Pin, (Copy_u8Data >> SHIFT_PIN_4) & MASK_BIT);
 8001068:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	8a19      	ldrh	r1, [r3, #16]
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	091b      	lsrs	r3, r3, #4
 8001072:	b2db      	uxtb	r3, r3
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	b2db      	uxtb	r3, r3
 800107a:	461a      	mov	r2, r3
 800107c:	4858      	ldr	r0, [pc, #352]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 800107e:	f000 fdbb 	bl	8001bf8 <MCAL_GPIO_WritePin>

			/**********the latch ************/

			MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_HIGH);
 8001082:	4b56      	ldr	r3, [pc, #344]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	891b      	ldrh	r3, [r3, #8]
 8001088:	2201      	movs	r2, #1
 800108a:	4619      	mov	r1, r3
 800108c:	4854      	ldr	r0, [pc, #336]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 800108e:	f000 fdb3 	bl	8001bf8 <MCAL_GPIO_WritePin>
			Delay_Timer3_ms(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f000 ff02 	bl	8001e9c <Delay_Timer3_ms>
			MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_LOW);
 8001098:	4b50      	ldr	r3, [pc, #320]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	891b      	ldrh	r3, [r3, #8]
 800109e:	2200      	movs	r2, #0
 80010a0:	4619      	mov	r1, r3
 80010a2:	484f      	ldr	r0, [pc, #316]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 80010a4:	f000 fda8 	bl	8001bf8 <MCAL_GPIO_WritePin>
			Delay_Timer3_ms(1);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f000 fef7 	bl	8001e9c <Delay_Timer3_ms>

		}
	}
	if(LCD_pstrConfigs->Mode == LCD_4Bit){
 80010ae:	4b4b      	ldr	r3, [pc, #300]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	f040 8095 	bne.w	80011e4 <LCD_enuWriteAndLatch+0x210>

		//4-4
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D7_Pin, (Copy_u8Data >> SHIFT_PIN_7) & MASK_BIT);
 80010ba:	4b48      	ldr	r3, [pc, #288]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	8959      	ldrh	r1, [r3, #10]
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	09db      	lsrs	r3, r3, #7
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	461a      	mov	r2, r3
 80010c8:	4845      	ldr	r0, [pc, #276]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 80010ca:	f000 fd95 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D6_Pin, (Copy_u8Data >> SHIFT_PIN_6) & MASK_BIT);
 80010ce:	4b43      	ldr	r3, [pc, #268]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	8999      	ldrh	r1, [r3, #12]
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	099b      	lsrs	r3, r3, #6
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	461a      	mov	r2, r3
 80010e2:	483f      	ldr	r0, [pc, #252]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 80010e4:	f000 fd88 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D5_Pin, (Copy_u8Data >> SHIFT_PIN_5) & MASK_BIT);
 80010e8:	4b3c      	ldr	r3, [pc, #240]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	89d9      	ldrh	r1, [r3, #14]
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	095b      	lsrs	r3, r3, #5
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	461a      	mov	r2, r3
 80010fc:	4838      	ldr	r0, [pc, #224]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 80010fe:	f000 fd7b 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D4_Pin, (Copy_u8Data >> SHIFT_PIN_4) & MASK_BIT);
 8001102:	4b36      	ldr	r3, [pc, #216]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	8a19      	ldrh	r1, [r3, #16]
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	091b      	lsrs	r3, r3, #4
 800110c:	b2db      	uxtb	r3, r3
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	b2db      	uxtb	r3, r3
 8001114:	461a      	mov	r2, r3
 8001116:	4832      	ldr	r0, [pc, #200]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8001118:	f000 fd6e 	bl	8001bf8 <MCAL_GPIO_WritePin>
		/*		the latch		*/
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_HIGH);
 800111c:	4b2f      	ldr	r3, [pc, #188]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	891b      	ldrh	r3, [r3, #8]
 8001122:	2201      	movs	r2, #1
 8001124:	4619      	mov	r1, r3
 8001126:	482e      	ldr	r0, [pc, #184]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8001128:	f000 fd66 	bl	8001bf8 <MCAL_GPIO_WritePin>
		Delay_Timer3_ms(1);
 800112c:	2001      	movs	r0, #1
 800112e:	f000 feb5 	bl	8001e9c <Delay_Timer3_ms>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_LOW);
 8001132:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	891b      	ldrh	r3, [r3, #8]
 8001138:	2200      	movs	r2, #0
 800113a:	4619      	mov	r1, r3
 800113c:	4828      	ldr	r0, [pc, #160]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 800113e:	f000 fd5b 	bl	8001bf8 <MCAL_GPIO_WritePin>
		Delay_Timer3_ms(1);
 8001142:	2001      	movs	r0, #1
 8001144:	f000 feaa 	bl	8001e9c <Delay_Timer3_ms>

		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D7_Pin, (Copy_u8Data >> SHIFT_PIN_3) & MASK_BIT);
 8001148:	4b24      	ldr	r3, [pc, #144]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	8959      	ldrh	r1, [r3, #10]
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	08db      	lsrs	r3, r3, #3
 8001152:	b2db      	uxtb	r3, r3
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	b2db      	uxtb	r3, r3
 800115a:	461a      	mov	r2, r3
 800115c:	4820      	ldr	r0, [pc, #128]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 800115e:	f000 fd4b 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D6_Pin, (Copy_u8Data >> SHIFT_PIN_2) & MASK_BIT);
 8001162:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	8999      	ldrh	r1, [r3, #12]
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	089b      	lsrs	r3, r3, #2
 800116c:	b2db      	uxtb	r3, r3
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	b2db      	uxtb	r3, r3
 8001174:	461a      	mov	r2, r3
 8001176:	481a      	ldr	r0, [pc, #104]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8001178:	f000 fd3e 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D5_Pin, (Copy_u8Data >> SHIFT_PIN_1) & MASK_BIT);
 800117c:	4b17      	ldr	r3, [pc, #92]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	89d9      	ldrh	r1, [r3, #14]
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	085b      	lsrs	r3, r3, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	b2db      	uxtb	r3, r3
 800118e:	461a      	mov	r2, r3
 8001190:	4813      	ldr	r0, [pc, #76]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 8001192:	f000 fd31 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D4_Pin, (Copy_u8Data >> SHIFT_PIN_0) & MASK_BIT);
 8001196:	4b11      	ldr	r3, [pc, #68]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	8a19      	ldrh	r1, [r3, #16]
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	480e      	ldr	r0, [pc, #56]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 80011a8:	f000 fd26 	bl	8001bf8 <MCAL_GPIO_WritePin>
		/*		the latch		*/
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_HIGH);
 80011ac:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	891b      	ldrh	r3, [r3, #8]
 80011b2:	2201      	movs	r2, #1
 80011b4:	4619      	mov	r1, r3
 80011b6:	480a      	ldr	r0, [pc, #40]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 80011b8:	f000 fd1e 	bl	8001bf8 <MCAL_GPIO_WritePin>
		Delay_Timer3_ms(1);
 80011bc:	2001      	movs	r0, #1
 80011be:	f000 fe6d 	bl	8001e9c <Delay_Timer3_ms>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_LOW);
 80011c2:	4b06      	ldr	r3, [pc, #24]	; (80011dc <LCD_enuWriteAndLatch+0x208>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	891b      	ldrh	r3, [r3, #8]
 80011c8:	2200      	movs	r2, #0
 80011ca:	4619      	mov	r1, r3
 80011cc:	4804      	ldr	r0, [pc, #16]	; (80011e0 <LCD_enuWriteAndLatch+0x20c>)
 80011ce:	f000 fd13 	bl	8001bf8 <MCAL_GPIO_WritePin>
		Delay_Timer3_ms(1);
 80011d2:	2001      	movs	r0, #1
 80011d4:	f000 fe62 	bl	8001e9c <Delay_Timer3_ms>
 80011d8:	e082      	b.n	80012e0 <LCD_enuWriteAndLatch+0x30c>
 80011da:	bf00      	nop
 80011dc:	2000004c 	.word	0x2000004c
 80011e0:	40010c00 	.word	0x40010c00
	}


	else if (LCD_pstrConfigs->Mode == LCD_8Bit){
 80011e4:	4b41      	ldr	r3, [pc, #260]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b08      	cmp	r3, #8
 80011ec:	d178      	bne.n	80012e0 <LCD_enuWriteAndLatch+0x30c>

		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D7_Pin, (Copy_u8Data >> SHIFT_PIN_7) & MASK_BIT);
 80011ee:	4b3f      	ldr	r3, [pc, #252]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	8959      	ldrh	r1, [r3, #10]
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	09db      	lsrs	r3, r3, #7
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	461a      	mov	r2, r3
 80011fc:	483c      	ldr	r0, [pc, #240]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 80011fe:	f000 fcfb 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D6_Pin, (Copy_u8Data >> SHIFT_PIN_6) & MASK_BIT);
 8001202:	4b3a      	ldr	r3, [pc, #232]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	8999      	ldrh	r1, [r3, #12]
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	099b      	lsrs	r3, r3, #6
 800120c:	b2db      	uxtb	r3, r3
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	b2db      	uxtb	r3, r3
 8001214:	461a      	mov	r2, r3
 8001216:	4836      	ldr	r0, [pc, #216]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 8001218:	f000 fcee 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D5_Pin, (Copy_u8Data >> SHIFT_PIN_5) & MASK_BIT);
 800121c:	4b33      	ldr	r3, [pc, #204]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	89d9      	ldrh	r1, [r3, #14]
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	095b      	lsrs	r3, r3, #5
 8001226:	b2db      	uxtb	r3, r3
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	b2db      	uxtb	r3, r3
 800122e:	461a      	mov	r2, r3
 8001230:	482f      	ldr	r0, [pc, #188]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 8001232:	f000 fce1 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D4_Pin, (Copy_u8Data >> SHIFT_PIN_4) & MASK_BIT);
 8001236:	4b2d      	ldr	r3, [pc, #180]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	8a19      	ldrh	r1, [r3, #16]
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	091b      	lsrs	r3, r3, #4
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	b2db      	uxtb	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	4829      	ldr	r0, [pc, #164]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 800124c:	f000 fcd4 	bl	8001bf8 <MCAL_GPIO_WritePin>

		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D3_Pin, (Copy_u8Data >> SHIFT_PIN_3) & MASK_BIT);
 8001250:	4b26      	ldr	r3, [pc, #152]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	8a59      	ldrh	r1, [r3, #18]
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	08db      	lsrs	r3, r3, #3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	f003 0301 	and.w	r3, r3, #1
 8001260:	b2db      	uxtb	r3, r3
 8001262:	461a      	mov	r2, r3
 8001264:	4822      	ldr	r0, [pc, #136]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 8001266:	f000 fcc7 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D2_Pin, (Copy_u8Data >> SHIFT_PIN_2) & MASK_BIT);
 800126a:	4b20      	ldr	r3, [pc, #128]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	8a99      	ldrh	r1, [r3, #20]
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	089b      	lsrs	r3, r3, #2
 8001274:	b2db      	uxtb	r3, r3
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	b2db      	uxtb	r3, r3
 800127c:	461a      	mov	r2, r3
 800127e:	481c      	ldr	r0, [pc, #112]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 8001280:	f000 fcba 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D1_Pin, (Copy_u8Data >> SHIFT_PIN_1) & MASK_BIT);
 8001284:	4b19      	ldr	r3, [pc, #100]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	8ad9      	ldrh	r1, [r3, #22]
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	085b      	lsrs	r3, r3, #1
 800128e:	b2db      	uxtb	r3, r3
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	b2db      	uxtb	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	4815      	ldr	r0, [pc, #84]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 800129a:	f000 fcad 	bl	8001bf8 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->D0_Pin, (Copy_u8Data >> SHIFT_PIN_0) & MASK_BIT);
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	8b19      	ldrh	r1, [r3, #24]
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	461a      	mov	r2, r3
 80012ae:	4810      	ldr	r0, [pc, #64]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 80012b0:	f000 fca2 	bl	8001bf8 <MCAL_GPIO_WritePin>
		/*		the latch		*/
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_HIGH );
 80012b4:	4b0d      	ldr	r3, [pc, #52]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	891b      	ldrh	r3, [r3, #8]
 80012ba:	2201      	movs	r2, #1
 80012bc:	4619      	mov	r1, r3
 80012be:	480c      	ldr	r0, [pc, #48]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 80012c0:	f000 fc9a 	bl	8001bf8 <MCAL_GPIO_WritePin>
		Delay_Timer3_ms(1);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f000 fde9 	bl	8001e9c <Delay_Timer3_ms>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->En_Pin, GPIO_PIN_LOW );
 80012ca:	4b08      	ldr	r3, [pc, #32]	; (80012ec <LCD_enuWriteAndLatch+0x318>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	891b      	ldrh	r3, [r3, #8]
 80012d0:	2200      	movs	r2, #0
 80012d2:	4619      	mov	r1, r3
 80012d4:	4806      	ldr	r0, [pc, #24]	; (80012f0 <LCD_enuWriteAndLatch+0x31c>)
 80012d6:	f000 fc8f 	bl	8001bf8 <MCAL_GPIO_WritePin>
		Delay_Timer3_ms(1);
 80012da:	2001      	movs	r0, #1
 80012dc:	f000 fdde 	bl	8001e9c <Delay_Timer3_ms>
	}

	return Local_ErrorState;
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	2000004c 	.word	0x2000004c
 80012f0:	40010c00 	.word	0x40010c00

080012f4 <LCD_enuSendString>:
	LCD_enuWriteAndLatch(Copy_u8Command);

	return Local_ErrorState;
}

ES_t LCD_enuSendString(const char * Copy_pcString) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]

	uint8_t Local_ErrorState = ES_NOT_OK;
 80012fc:	2301      	movs	r3, #1
 80012fe:	73fb      	strb	r3, [r7, #15]

	while (*Copy_pcString != 0) //Notice 0 == \0(end of string seq)    but '0' == ASCII of 48
 8001300:	e00e      	b.n	8001320 <LCD_enuSendString+0x2c>
	{
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->RS_Pin, GPIO_PIN_HIGH);	// High for Data
 8001302:	4b0c      	ldr	r3, [pc, #48]	; (8001334 <LCD_enuSendString+0x40>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	889b      	ldrh	r3, [r3, #4]
 8001308:	2201      	movs	r2, #1
 800130a:	4619      	mov	r1, r3
 800130c:	480a      	ldr	r0, [pc, #40]	; (8001338 <LCD_enuSendString+0x44>)
 800130e:	f000 fc73 	bl	8001bf8 <MCAL_GPIO_WritePin>
		LCD_enuWriteAndLatch(*Copy_pcString++);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	1c5a      	adds	r2, r3, #1
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fe5a 	bl	8000fd4 <LCD_enuWriteAndLatch>
	while (*Copy_pcString != 0) //Notice 0 == \0(end of string seq)    but '0' == ASCII of 48
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1ec      	bne.n	8001302 <LCD_enuSendString+0xe>
	}

	return Local_ErrorState;
 8001328:	7bfb      	ldrb	r3, [r7, #15]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	2000004c 	.word	0x2000004c
 8001338:	40010c00 	.word	0x40010c00

0800133c <LCD_enuJumpCursorTo>:
	LCD_enuWriteAndLatch(CLEAR_DISPLAY);

	return Local_ErrorState;
}

ES_t LCD_enuJumpCursorTo(uint8_t Copy_u8StartX_Position, uint8_t Copy_u8StartY_Position) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	460a      	mov	r2, r1
 8001346:	71fb      	strb	r3, [r7, #7]
 8001348:	4613      	mov	r3, r2
 800134a:	71bb      	strb	r3, [r7, #6]

	uint8_t Local_ErrorState = ES_NOT_OK;
 800134c:	2301      	movs	r3, #1
 800134e:	73fb      	strb	r3, [r7, #15]

//	MCAL_GPIO_WritePin(RS_PORT , RS_PIN , GPIO_PIN_LOW);   // Low for Command
	MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->RS_Pin, GPIO_PIN_LOW);   // Low for Command
 8001350:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <LCD_enuJumpCursorTo+0x94>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	889b      	ldrh	r3, [r3, #4]
 8001356:	2200      	movs	r2, #0
 8001358:	4619      	mov	r1, r3
 800135a:	481e      	ldr	r0, [pc, #120]	; (80013d4 <LCD_enuJumpCursorTo+0x98>)
 800135c:	f000 fc4c 	bl	8001bf8 <MCAL_GPIO_WritePin>

	if (Copy_u8StartX_Position == 1) {
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d108      	bne.n	8001378 <LCD_enuJumpCursorTo+0x3c>
		LCD_enuWriteAndLatch((START_OF_LINE1 + Copy_u8StartY_Position));
 8001366:	79bb      	ldrb	r3, [r7, #6]
 8001368:	3b80      	subs	r3, #128	; 0x80
 800136a:	b2db      	uxtb	r3, r3
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff fe31 	bl	8000fd4 <LCD_enuWriteAndLatch>
		Local_ErrorState = ES_OK;
 8001372:	2300      	movs	r3, #0
 8001374:	73fb      	strb	r3, [r7, #15]
 8001376:	e025      	b.n	80013c4 <LCD_enuJumpCursorTo+0x88>
	}

	else if (Copy_u8StartX_Position == 2) {
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	2b02      	cmp	r3, #2
 800137c:	d108      	bne.n	8001390 <LCD_enuJumpCursorTo+0x54>
		LCD_enuWriteAndLatch((START_OF_LINE2 + Copy_u8StartY_Position));
 800137e:	79bb      	ldrb	r3, [r7, #6]
 8001380:	3b40      	subs	r3, #64	; 0x40
 8001382:	b2db      	uxtb	r3, r3
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fe25 	bl	8000fd4 <LCD_enuWriteAndLatch>
		Local_ErrorState = ES_OK;
 800138a:	2300      	movs	r3, #0
 800138c:	73fb      	strb	r3, [r7, #15]
 800138e:	e019      	b.n	80013c4 <LCD_enuJumpCursorTo+0x88>
	}
	else if (Copy_u8StartX_Position == 3) {
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	2b03      	cmp	r3, #3
 8001394:	d108      	bne.n	80013a8 <LCD_enuJumpCursorTo+0x6c>
		LCD_enuWriteAndLatch((START_OF_LINE3 + Copy_u8StartY_Position));
 8001396:	79bb      	ldrb	r3, [r7, #6]
 8001398:	3b6c      	subs	r3, #108	; 0x6c
 800139a:	b2db      	uxtb	r3, r3
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fe19 	bl	8000fd4 <LCD_enuWriteAndLatch>
		Local_ErrorState = ES_OK;
 80013a2:	2300      	movs	r3, #0
 80013a4:	73fb      	strb	r3, [r7, #15]
 80013a6:	e00d      	b.n	80013c4 <LCD_enuJumpCursorTo+0x88>
	}
	else if (Copy_u8StartX_Position == 4) {
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	d108      	bne.n	80013c0 <LCD_enuJumpCursorTo+0x84>
		LCD_enuWriteAndLatch((START_OF_LINE4 + Copy_u8StartY_Position));
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	3b2c      	subs	r3, #44	; 0x2c
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff fe0d 	bl	8000fd4 <LCD_enuWriteAndLatch>
		Local_ErrorState = ES_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
 80013be:	e001      	b.n	80013c4 <LCD_enuJumpCursorTo+0x88>
	} else {
		Local_ErrorState = ES_NOT_OK;
 80013c0:	2301      	movs	r3, #1
 80013c2:	73fb      	strb	r3, [r7, #15]
	}

	return Local_ErrorState;
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000004c 	.word	0x2000004c
 80013d4:	40010c00 	.word	0x40010c00

080013d8 <LCD_enuDisplayIntNum>:
//
//
//	return Local_ErrorState;
//}

ES_t LCD_enuDisplayIntNum(int Copy_s32IntNumber) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

	uint8_t Local_ErrorState = ES_NOT_OK;
 80013e0:	2301      	movs	r3, #1
 80013e2:	74bb      	strb	r3, [r7, #18]

	uint32_t Local_u32Remainder;
	uint32_t Local_u32ReverseNum = 0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
	uint8_t Local_u8DigitsNum = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	74fb      	strb	r3, [r7, #19]
	/******** number given will be displayed reversely cause of LCD prints each number of the whole number individually ******/
	/*********  so we will reverse the whole number just to be displayed correctly at the end of function **********/
	if (Copy_s32IntNumber < 0) {
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	da0d      	bge.n	800140e <LCD_enuDisplayIntNum+0x36>
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->RS_Pin, GPIO_PIN_HIGH);   //high for data
 80013f2:	4b36      	ldr	r3, [pc, #216]	; (80014cc <LCD_enuDisplayIntNum+0xf4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	889b      	ldrh	r3, [r3, #4]
 80013f8:	2201      	movs	r2, #1
 80013fa:	4619      	mov	r1, r3
 80013fc:	4834      	ldr	r0, [pc, #208]	; (80014d0 <LCD_enuDisplayIntNum+0xf8>)
 80013fe:	f000 fbfb 	bl	8001bf8 <MCAL_GPIO_WritePin>
		LCD_enuWriteAndLatch('-');
 8001402:	202d      	movs	r0, #45	; 0x2d
 8001404:	f7ff fde6 	bl	8000fd4 <LCD_enuWriteAndLatch>

		Copy_s32IntNumber *= -1; //after printing negative sign we convert the number to positive and procced
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	425b      	negs	r3, r3
 800140c:	607b      	str	r3, [r7, #4]
	}
	if(Copy_s32IntNumber == 0){
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d12c      	bne.n	800146e <LCD_enuDisplayIntNum+0x96>
    	MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->RS_Pin, GPIO_PIN_HIGH);   // High for Data
 8001414:	4b2d      	ldr	r3, [pc, #180]	; (80014cc <LCD_enuDisplayIntNum+0xf4>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	889b      	ldrh	r3, [r3, #4]
 800141a:	2201      	movs	r2, #1
 800141c:	4619      	mov	r1, r3
 800141e:	482c      	ldr	r0, [pc, #176]	; (80014d0 <LCD_enuDisplayIntNum+0xf8>)
 8001420:	f000 fbea 	bl	8001bf8 <MCAL_GPIO_WritePin>
    	LCD_enuWriteAndLatch('0');
 8001424:	2030      	movs	r0, #48	; 0x30
 8001426:	f7ff fdd5 	bl	8000fd4 <LCD_enuWriteAndLatch>
	}
	for (; Copy_s32IntNumber > 0; Copy_s32IntNumber /= 10) //number reversing loop
 800142a:	e020      	b.n	800146e <LCD_enuDisplayIntNum+0x96>
			{
		Local_u32Remainder = Copy_s32IntNumber % 10;
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	4b29      	ldr	r3, [pc, #164]	; (80014d4 <LCD_enuDisplayIntNum+0xfc>)
 8001430:	fb83 2301 	smull	r2, r3, r3, r1
 8001434:	109a      	asrs	r2, r3, #2
 8001436:	17cb      	asrs	r3, r1, #31
 8001438:	1ad2      	subs	r2, r2, r3
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	1aca      	subs	r2, r1, r3
 8001444:	60fa      	str	r2, [r7, #12]
		Local_u32ReverseNum = Local_u32ReverseNum * 10 + Local_u32Remainder;
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	4613      	mov	r3, r2
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	4413      	add	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	461a      	mov	r2, r3
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	4413      	add	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
		Local_u8DigitsNum++; //counting number of digits for the original number
 8001458:	7cfb      	ldrb	r3, [r7, #19]
 800145a:	3301      	adds	r3, #1
 800145c:	74fb      	strb	r3, [r7, #19]
	for (; Copy_s32IntNumber > 0; Copy_s32IntNumber /= 10) //number reversing loop
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a1c      	ldr	r2, [pc, #112]	; (80014d4 <LCD_enuDisplayIntNum+0xfc>)
 8001462:	fb82 1203 	smull	r1, r2, r2, r3
 8001466:	1092      	asrs	r2, r2, #2
 8001468:	17db      	asrs	r3, r3, #31
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b00      	cmp	r3, #0
 8001472:	dcdb      	bgt.n	800142c <LCD_enuDisplayIntNum+0x54>
	}

	for (; Local_u8DigitsNum > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
 8001474:	e022      	b.n	80014bc <LCD_enuDisplayIntNum+0xe4>
			{ // for number of cycles equal to Local_u8DigitsNum , print digits

		uint8_t Local_u8NumToPrint = Local_u32ReverseNum % 10;
 8001476:	6979      	ldr	r1, [r7, #20]
 8001478:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <LCD_enuDisplayIntNum+0x100>)
 800147a:	fba3 2301 	umull	r2, r3, r3, r1
 800147e:	08da      	lsrs	r2, r3, #3
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	1aca      	subs	r2, r1, r3
 800148a:	4613      	mov	r3, r2
 800148c:	747b      	strb	r3, [r7, #17]
		MCAL_GPIO_WritePin(GPIOB,LCD_pstrConfigs->RS_Pin, GPIO_PIN_HIGH); //high for data
 800148e:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <LCD_enuDisplayIntNum+0xf4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	889b      	ldrh	r3, [r3, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	4619      	mov	r1, r3
 8001498:	480d      	ldr	r0, [pc, #52]	; (80014d0 <LCD_enuDisplayIntNum+0xf8>)
 800149a:	f000 fbad 	bl	8001bf8 <MCAL_GPIO_WritePin>
		LCD_enuWriteAndLatch(Local_u8NumToPrint + '0');
 800149e:	7c7b      	ldrb	r3, [r7, #17]
 80014a0:	3330      	adds	r3, #48	; 0x30
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fd95 	bl	8000fd4 <LCD_enuWriteAndLatch>
		Local_u8DigitsNum--;
 80014aa:	7cfb      	ldrb	r3, [r7, #19]
 80014ac:	3b01      	subs	r3, #1
 80014ae:	74fb      	strb	r3, [r7, #19]
	for (; Local_u8DigitsNum > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	4a09      	ldr	r2, [pc, #36]	; (80014d8 <LCD_enuDisplayIntNum+0x100>)
 80014b4:	fba2 2303 	umull	r2, r3, r2, r3
 80014b8:	08db      	lsrs	r3, r3, #3
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	7cfb      	ldrb	r3, [r7, #19]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1d9      	bne.n	8001476 <LCD_enuDisplayIntNum+0x9e>
	}

	return Local_ErrorState;
 80014c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000004c 	.word	0x2000004c
 80014d0:	40010c00 	.word	0x40010c00
 80014d4:	66666667 	.word	0x66666667
 80014d8:	cccccccd 	.word	0xcccccccd

080014dc <Stepper_Init>:


static uint16_t Global_Stepper_Pin;

void Stepper_Init(GPIO_PinConfig_t* DirPin)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t StepperDir =
	{
			.GPIO_MODE = DirPin->GPIO_MODE,
			.GPIO_OUTPUT_SPEED = DirPin->GPIO_OUTPUT_SPEED,
			.GPIO_PinNumber = DirPin->GPIO_PinNumber
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	881b      	ldrh	r3, [r3, #0]
	GPIO_PinConfig_t StepperDir =
 80014e8:	81bb      	strh	r3, [r7, #12]
			.GPIO_MODE = DirPin->GPIO_MODE,
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	789b      	ldrb	r3, [r3, #2]
	GPIO_PinConfig_t StepperDir =
 80014ee:	73bb      	strb	r3, [r7, #14]
			.GPIO_OUTPUT_SPEED = DirPin->GPIO_OUTPUT_SPEED,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	78db      	ldrb	r3, [r3, #3]
	GPIO_PinConfig_t StepperDir =
 80014f4:	73fb      	strb	r3, [r7, #15]
	};
	Global_Stepper_Pin = DirPin->GPIO_PinNumber;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	881a      	ldrh	r2, [r3, #0]
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <Stepper_Init+0x40>)
 80014fc:	801a      	strh	r2, [r3, #0]
	MCAL_GPIO_Init(StepperDir_Port, &StepperDir);
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	4619      	mov	r1, r3
 8001504:	4806      	ldr	r0, [pc, #24]	; (8001520 <Stepper_Init+0x44>)
 8001506:	f000 fae1 	bl	8001acc <MCAL_GPIO_Init>

	MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_LOW);
 800150a:	2200      	movs	r2, #0
 800150c:	2101      	movs	r1, #1
 800150e:	4805      	ldr	r0, [pc, #20]	; (8001524 <Stepper_Init+0x48>)
 8001510:	f000 fb72 	bl	8001bf8 <MCAL_GPIO_WritePin>

}
 8001514:	bf00      	nop
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000050 	.word	0x20000050
 8001520:	40010c00 	.word	0x40010c00
 8001524:	40010800 	.word	0x40010800

08001528 <Stepper_Move_Steps>:


void Stepper_Move_Steps(TIMER_Typedef *TIMERx, Timer_Channel ChannelX, uint16_t steps,uint8_t dutyCycle, uint32_t frequency, Stepper_Direction Direction)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af02      	add	r7, sp, #8
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	4608      	mov	r0, r1
 8001532:	4611      	mov	r1, r2
 8001534:	461a      	mov	r2, r3
 8001536:	4603      	mov	r3, r0
 8001538:	70fb      	strb	r3, [r7, #3]
 800153a:	460b      	mov	r3, r1
 800153c:	803b      	strh	r3, [r7, #0]
 800153e:	4613      	mov	r3, r2
 8001540:	70bb      	strb	r3, [r7, #2]
	switch(Direction)
 8001542:	7d3b      	ldrb	r3, [r7, #20]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d002      	beq.n	800154e <Stepper_Move_Steps+0x26>
 8001548:	2b01      	cmp	r3, #1
 800154a:	d008      	beq.n	800155e <Stepper_Move_Steps+0x36>
 800154c:	e00f      	b.n	800156e <Stepper_Move_Steps+0x46>
	{
	case Stepper_Down:
		MCAL_GPIO_WritePin(StepperDir_Port, Global_Stepper_Pin, GPIO_PIN_LOW);
 800154e:	4b0f      	ldr	r3, [pc, #60]	; (800158c <Stepper_Move_Steps+0x64>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	2200      	movs	r2, #0
 8001554:	4619      	mov	r1, r3
 8001556:	480e      	ldr	r0, [pc, #56]	; (8001590 <Stepper_Move_Steps+0x68>)
 8001558:	f000 fb4e 	bl	8001bf8 <MCAL_GPIO_WritePin>
		break;
 800155c:	e007      	b.n	800156e <Stepper_Move_Steps+0x46>
	case Stepper_UP:
		MCAL_GPIO_WritePin(StepperDir_Port, Global_Stepper_Pin, GPIO_PIN_HIGH);
 800155e:	4b0b      	ldr	r3, [pc, #44]	; (800158c <Stepper_Move_Steps+0x64>)
 8001560:	881b      	ldrh	r3, [r3, #0]
 8001562:	2201      	movs	r2, #1
 8001564:	4619      	mov	r1, r3
 8001566:	480a      	ldr	r0, [pc, #40]	; (8001590 <Stepper_Move_Steps+0x68>)
 8001568:	f000 fb46 	bl	8001bf8 <MCAL_GPIO_WritePin>
		break;
 800156c:	bf00      	nop
	}
	PWM_Move_Steps(TIMERx, ChannelX, steps, dutyCycle, frequency, RCC_CLK_8M);
 800156e:	78b8      	ldrb	r0, [r7, #2]
 8001570:	883a      	ldrh	r2, [r7, #0]
 8001572:	78f9      	ldrb	r1, [r7, #3]
 8001574:	2308      	movs	r3, #8
 8001576:	9301      	str	r3, [sp, #4]
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	4603      	mov	r3, r0
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f001 f870 	bl	8002664 <PWM_Move_Steps>
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000050 	.word	0x20000050
 8001590:	40010c00 	.word	0x40010c00

08001594 <HC_SR04_Init>:
/********************************************************************/

#include "UltraSonic_Private.h"


ES_t HC_SR04_Init(HC_SR04_Config_t* Copy_pArrUltrasonicConfigs) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	TIMER3_Init(RCC_CLK_8M);
 800159c:	2008      	movs	r0, #8
 800159e:	f000 fc3d 	bl	8001e1c <TIMER3_Init>

	uint8_t Local_Iterator = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	75fb      	strb	r3, [r7, #23]
	for(Local_Iterator = 0;Local_Iterator<HC_Num;Local_Iterator++){
 80015a6:	2300      	movs	r3, #0
 80015a8:	75fb      	strb	r3, [r7, #23]
 80015aa:	e024      	b.n	80015f6 <HC_SR04_Init+0x62>

		GPIO_PinConfig_t Trigger = {
				.GPIO_PinNumber = Copy_pArrUltrasonicConfigs[Local_Iterator].triggerPin,
 80015ac:	7dfb      	ldrb	r3, [r7, #23]
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	4413      	add	r3, r2
 80015b4:	791b      	ldrb	r3, [r3, #4]
 80015b6:	b29b      	uxth	r3, r3
		GPIO_PinConfig_t Trigger = {
 80015b8:	823b      	strh	r3, [r7, #16]
 80015ba:	2304      	movs	r3, #4
 80015bc:	74bb      	strb	r3, [r7, #18]
 80015be:	2302      	movs	r3, #2
 80015c0:	74fb      	strb	r3, [r7, #19]
				.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL,
				.GPIO_OUTPUT_SPEED = GPIO_SPEED_2MHZ,
		};

		MCAL_GPIO_Init(GPIOA, &Trigger);
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	4619      	mov	r1, r3
 80015c8:	4811      	ldr	r0, [pc, #68]	; (8001610 <HC_SR04_Init+0x7c>)
 80015ca:	f000 fa7f 	bl	8001acc <MCAL_GPIO_Init>

		GPIO_PinConfig_t Echo = {
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
				.GPIO_PinNumber = Copy_pArrUltrasonicConfigs[Local_Iterator].echoPin,
 80015d2:	7dfb      	ldrb	r3, [r7, #23]
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	795b      	ldrb	r3, [r3, #5]
 80015dc:	b29b      	uxth	r3, r3
		GPIO_PinConfig_t Echo = {
 80015de:	81bb      	strh	r3, [r7, #12]
 80015e0:	2301      	movs	r3, #1
 80015e2:	73bb      	strb	r3, [r7, #14]
				.GPIO_MODE = GPIO_MODE_INPUT_FLOATING,
		};

		MCAL_GPIO_Init(GPIOA, &Echo);
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	4619      	mov	r1, r3
 80015ea:	4809      	ldr	r0, [pc, #36]	; (8001610 <HC_SR04_Init+0x7c>)
 80015ec:	f000 fa6e 	bl	8001acc <MCAL_GPIO_Init>
	for(Local_Iterator = 0;Local_Iterator<HC_Num;Local_Iterator++){
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	3301      	adds	r3, #1
 80015f4:	75fb      	strb	r3, [r7, #23]
 80015f6:	4b07      	ldr	r3, [pc, #28]	; (8001614 <HC_SR04_Init+0x80>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	7dfa      	ldrb	r2, [r7, #23]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d3d5      	bcc.n	80015ac <HC_SR04_Init+0x18>
	}


	Private_pConfigs = Copy_pArrUltrasonicConfigs;
 8001600:	4a05      	ldr	r2, [pc, #20]	; (8001618 <HC_SR04_Init+0x84>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6013      	str	r3, [r2, #0]

    return ES_OK;
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40010800 	.word	0x40010800
 8001614:	2000001a 	.word	0x2000001a
 8001618:	20000054 	.word	0x20000054

0800161c <HC_SR04_Trigger>:

void HC_SR04_Trigger(uint8_t Sensor_Num) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
    // Send a 10us pulse on the trigger pin to initiate measurement
	MCAL_GPIO_WritePin(GPIOA, Private_pConfigs[Sensor_Num].triggerPin, GPIO_PIN_HIGH);
 8001626:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <HC_SR04_Trigger+0x48>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	4413      	add	r3, r2
 8001630:	791b      	ldrb	r3, [r3, #4]
 8001632:	b29b      	uxth	r3, r3
 8001634:	2201      	movs	r2, #1
 8001636:	4619      	mov	r1, r3
 8001638:	480b      	ldr	r0, [pc, #44]	; (8001668 <HC_SR04_Trigger+0x4c>)
 800163a:	f000 fadd 	bl	8001bf8 <MCAL_GPIO_WritePin>
    Delay_Timer3_us(10); // Delay for 10us
 800163e:	200a      	movs	r0, #10
 8001640:	f000 fc16 	bl	8001e70 <Delay_Timer3_us>
	MCAL_GPIO_WritePin(GPIOA, Private_pConfigs[Sensor_Num].triggerPin, GPIO_PIN_LOW);
 8001644:	4b07      	ldr	r3, [pc, #28]	; (8001664 <HC_SR04_Trigger+0x48>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	4413      	add	r3, r2
 800164e:	791b      	ldrb	r3, [r3, #4]
 8001650:	b29b      	uxth	r3, r3
 8001652:	2200      	movs	r2, #0
 8001654:	4619      	mov	r1, r3
 8001656:	4804      	ldr	r0, [pc, #16]	; (8001668 <HC_SR04_Trigger+0x4c>)
 8001658:	f000 face 	bl	8001bf8 <MCAL_GPIO_WritePin>
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000054 	.word	0x20000054
 8001668:	40010800 	.word	0x40010800
 800166c:	00000000 	.word	0x00000000

08001670 <HC_SR04_ReadDistance>:

ES_t HC_SR04_ReadDistance(uint8_t Sensor_Num,uint32_t* distance_cm) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	6039      	str	r1, [r7, #0]
 800167a:	71fb      	strb	r3, [r7, #7]
    // Send trigger signal to start measurement
    HC_SR04_Trigger(Sensor_Num);
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff ffcc 	bl	800161c <HC_SR04_Trigger>

    uint8_t echoValue;
    // Wait for the rising edge of the echo signal
    do{
    	echoValue = MCAL_GPIO_ReadPin(Private_pConfigs[Sensor_Num].port,Private_pConfigs[Sensor_Num].echoPin);
 8001684:	4b2c      	ldr	r3, [pc, #176]	; (8001738 <HC_SR04_ReadDistance+0xc8>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4413      	add	r3, r2
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	4b29      	ldr	r3, [pc, #164]	; (8001738 <HC_SR04_ReadDistance+0xc8>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	4413      	add	r3, r2
 800169a:	795b      	ldrb	r3, [r3, #5]
 800169c:	b29b      	uxth	r3, r3
 800169e:	4619      	mov	r1, r3
 80016a0:	f000 fa93 	bl	8001bca <MCAL_GPIO_ReadPin>
 80016a4:	4603      	mov	r3, r0
 80016a6:	75fb      	strb	r3, [r7, #23]
    }
    while ( echoValue == GPIO_PIN_LOW);
 80016a8:	7dfb      	ldrb	r3, [r7, #23]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0ea      	beq.n	8001684 <HC_SR04_ReadDistance+0x14>

    uint32_t startTime = Get_TIMER3_Counter();
 80016ae:	f000 ffc1 	bl	8002634 <Get_TIMER3_Counter>
 80016b2:	6138      	str	r0, [r7, #16]
//    STK_enuGetElapsedTimeUs(&startTime);

    // Wait for the falling edge of the echo signal
    do{
    	echoValue = MCAL_GPIO_ReadPin(Private_pConfigs[Sensor_Num].port,Private_pConfigs[Sensor_Num].echoPin);
 80016b4:	4b20      	ldr	r3, [pc, #128]	; (8001738 <HC_SR04_ReadDistance+0xc8>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	4413      	add	r3, r2
 80016be:	6818      	ldr	r0, [r3, #0]
 80016c0:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <HC_SR04_ReadDistance+0xc8>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	4413      	add	r3, r2
 80016ca:	795b      	ldrb	r3, [r3, #5]
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	4619      	mov	r1, r3
 80016d0:	f000 fa7b 	bl	8001bca <MCAL_GPIO_ReadPin>
 80016d4:	4603      	mov	r3, r0
 80016d6:	75fb      	strb	r3, [r7, #23]
    }
    while (echoValue == GPIO_PIN_HIGH);
 80016d8:	7dfb      	ldrb	r3, [r7, #23]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d0ea      	beq.n	80016b4 <HC_SR04_ReadDistance+0x44>

    uint32_t endTime = Get_TIMER3_Counter();
 80016de:	f000 ffa9 	bl	8002634 <Get_TIMER3_Counter>
 80016e2:	60f8      	str	r0, [r7, #12]
//    STK_enuGetElapsedTimeUs(&endTime);

    // Calculate distance in centimeters
    uint32_t pulseDuration = endTime - startTime;
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	60bb      	str	r3, [r7, #8]
    *distance_cm = (pulseDuration * 0.0343) / 2; // Speed of sound is approximately 343 m/s
 80016ec:	68b8      	ldr	r0, [r7, #8]
 80016ee:	f7fe ff35 	bl	800055c <__aeabi_ui2d>
 80016f2:	a30f      	add	r3, pc, #60	; (adr r3, 8001730 <HC_SR04_ReadDistance+0xc0>)
 80016f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f8:	f7fe ffaa 	bl	8000650 <__aeabi_dmul>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4610      	mov	r0, r2
 8001702:	4619      	mov	r1, r3
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800170c:	f7ff f8ca 	bl	80008a4 <__aeabi_ddiv>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	f7ff f9ac 	bl	8000a74 <__aeabi_d2uiz>
 800171c:	4602      	mov	r2, r0
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	601a      	str	r2, [r3, #0]

    return ES_OK;
 8001722:	2300      	movs	r3, #0
}
 8001724:	4618      	mov	r0, r3
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	f3af 8000 	nop.w
 8001730:	04816f00 	.word	0x04816f00
 8001734:	3fa18fc5 	.word	0x3fa18fc5
 8001738:	20000054 	.word	0x20000054

0800173c <EXTI0_IRQHandler>:
//														   //
// ---*----------*----------*---------*-----------*----------


void EXTI0_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0

	// Clear pending register by writing '1' into the bit
	EXTI->PR |= 1<<0;
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <EXTI0_IRQHandler+0x1c>)
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	4a04      	ldr	r2, [pc, #16]	; (8001758 <EXTI0_IRQHandler+0x1c>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[0]();
 800174c:	4b03      	ldr	r3, [pc, #12]	; (800175c <EXTI0_IRQHandler+0x20>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4798      	blx	r3

}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40010400 	.word	0x40010400
 800175c:	20000058 	.word	0x20000058

08001760 <EXTI1_IRQHandler>:


void EXTI1_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	// Clear pending register by writing '1' into the bit
	EXTI->PR |= 1<<1;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <EXTI1_IRQHandler+0x1c>)
 8001766:	695b      	ldr	r3, [r3, #20]
 8001768:	4a04      	ldr	r2, [pc, #16]	; (800177c <EXTI1_IRQHandler+0x1c>)
 800176a:	f043 0302 	orr.w	r3, r3, #2
 800176e:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[1]();
 8001770:	4b03      	ldr	r3, [pc, #12]	; (8001780 <EXTI1_IRQHandler+0x20>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	4798      	blx	r3
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40010400 	.word	0x40010400
 8001780:	20000058 	.word	0x20000058

08001784 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	// Clear pending register by writing '1' into the bit
	EXTI->PR |= 1<<2;
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <EXTI2_IRQHandler+0x1c>)
 800178a:	695b      	ldr	r3, [r3, #20]
 800178c:	4a04      	ldr	r2, [pc, #16]	; (80017a0 <EXTI2_IRQHandler+0x1c>)
 800178e:	f043 0304 	orr.w	r3, r3, #4
 8001792:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[2]();
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <EXTI2_IRQHandler+0x20>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	4798      	blx	r3
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40010400 	.word	0x40010400
 80017a4:	20000058 	.word	0x20000058

080017a8 <EXTI3_IRQHandler>:



void EXTI3_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
	// Clear pending register by writing '1' into the bit
	EXTI->PR |= 1<<3;
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <EXTI3_IRQHandler+0x1c>)
 80017ae:	695b      	ldr	r3, [r3, #20]
 80017b0:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <EXTI3_IRQHandler+0x1c>)
 80017b2:	f043 0308 	orr.w	r3, r3, #8
 80017b6:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[3]();
 80017b8:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <EXTI3_IRQHandler+0x20>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	4798      	blx	r3
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40010400 	.word	0x40010400
 80017c8:	20000058 	.word	0x20000058

080017cc <EXTI4_IRQHandler>:



void EXTI4_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
	// Clear pending register by writing '1' into the bit
	EXTI->PR |= 1<<4;
 80017d0:	4b05      	ldr	r3, [pc, #20]	; (80017e8 <EXTI4_IRQHandler+0x1c>)
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	4a04      	ldr	r2, [pc, #16]	; (80017e8 <EXTI4_IRQHandler+0x1c>)
 80017d6:	f043 0310 	orr.w	r3, r3, #16
 80017da:	6153      	str	r3, [r2, #20]

	// Call IRQ_CallBack
	GP_IRQ_CallBack[4]();
 80017dc:	4b03      	ldr	r3, [pc, #12]	; (80017ec <EXTI4_IRQHandler+0x20>)
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	4798      	blx	r3
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40010400 	.word	0x40010400
 80017ec:	20000058 	.word	0x20000058

080017f0 <EXTI9_5_IRQHandler>:



void EXTI9_5_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	// First we need to know which one of them was pending
	if(EXTI->PR & 1<<5){ EXTI->PR |= 1<<5;  GP_IRQ_CallBack[5]();}
 80017f4:	4b26      	ldr	r3, [pc, #152]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 80017f6:	695b      	ldr	r3, [r3, #20]
 80017f8:	f003 0320 	and.w	r3, r3, #32
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d008      	beq.n	8001812 <EXTI9_5_IRQHandler+0x22>
 8001800:	4b23      	ldr	r3, [pc, #140]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001802:	695b      	ldr	r3, [r3, #20]
 8001804:	4a22      	ldr	r2, [pc, #136]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001806:	f043 0320 	orr.w	r3, r3, #32
 800180a:	6153      	str	r3, [r2, #20]
 800180c:	4b21      	ldr	r3, [pc, #132]	; (8001894 <EXTI9_5_IRQHandler+0xa4>)
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	4798      	blx	r3
	if(EXTI->PR & 1<<6){ EXTI->PR |= 1<<6;  GP_IRQ_CallBack[6]();}
 8001812:	4b1f      	ldr	r3, [pc, #124]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800181a:	2b00      	cmp	r3, #0
 800181c:	d008      	beq.n	8001830 <EXTI9_5_IRQHandler+0x40>
 800181e:	4b1c      	ldr	r3, [pc, #112]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	4a1b      	ldr	r2, [pc, #108]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001828:	6153      	str	r3, [r2, #20]
 800182a:	4b1a      	ldr	r3, [pc, #104]	; (8001894 <EXTI9_5_IRQHandler+0xa4>)
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	4798      	blx	r3
	if(EXTI->PR & 1<<7){ EXTI->PR |= 1<<7;  GP_IRQ_CallBack[7]();}
 8001830:	4b17      	ldr	r3, [pc, #92]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001832:	695b      	ldr	r3, [r3, #20]
 8001834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001838:	2b00      	cmp	r3, #0
 800183a:	d008      	beq.n	800184e <EXTI9_5_IRQHandler+0x5e>
 800183c:	4b14      	ldr	r3, [pc, #80]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	4a13      	ldr	r2, [pc, #76]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001846:	6153      	str	r3, [r2, #20]
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <EXTI9_5_IRQHandler+0xa4>)
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	4798      	blx	r3
	if(EXTI->PR & 1<<8){ EXTI->PR |= 1<<8;  GP_IRQ_CallBack[8]();}
 800184e:	4b10      	ldr	r3, [pc, #64]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001856:	2b00      	cmp	r3, #0
 8001858:	d008      	beq.n	800186c <EXTI9_5_IRQHandler+0x7c>
 800185a:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	4a0c      	ldr	r2, [pc, #48]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 8001860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001864:	6153      	str	r3, [r2, #20]
 8001866:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <EXTI9_5_IRQHandler+0xa4>)
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	4798      	blx	r3
	if(EXTI->PR & 1<<9){ EXTI->PR |= 1<<9;  GP_IRQ_CallBack[9]();}
 800186c:	4b08      	ldr	r3, [pc, #32]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001874:	2b00      	cmp	r3, #0
 8001876:	d008      	beq.n	800188a <EXTI9_5_IRQHandler+0x9a>
 8001878:	4b05      	ldr	r3, [pc, #20]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	4a04      	ldr	r2, [pc, #16]	; (8001890 <EXTI9_5_IRQHandler+0xa0>)
 800187e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001882:	6153      	str	r3, [r2, #20]
 8001884:	4b03      	ldr	r3, [pc, #12]	; (8001894 <EXTI9_5_IRQHandler+0xa4>)
 8001886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001888:	4798      	blx	r3
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40010400 	.word	0x40010400
 8001894:	20000058 	.word	0x20000058

08001898 <EXTI15_10_IRQHandler>:



void EXTI15_10_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
	// First we need to know which one of them was pending
	if(EXTI->PR & 1<<10){ EXTI->PR |= 1<<10;  GP_IRQ_CallBack[10]();}
 800189c:	4b2d      	ldr	r3, [pc, #180]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 800189e:	695b      	ldr	r3, [r3, #20]
 80018a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d008      	beq.n	80018ba <EXTI15_10_IRQHandler+0x22>
 80018a8:	4b2a      	ldr	r3, [pc, #168]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018aa:	695b      	ldr	r3, [r3, #20]
 80018ac:	4a29      	ldr	r2, [pc, #164]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018b2:	6153      	str	r3, [r2, #20]
 80018b4:	4b28      	ldr	r3, [pc, #160]	; (8001958 <EXTI15_10_IRQHandler+0xc0>)
 80018b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b8:	4798      	blx	r3
	if(EXTI->PR & 1<<11){ EXTI->PR |= 1<<11;  GP_IRQ_CallBack[11]();}
 80018ba:	4b26      	ldr	r3, [pc, #152]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d008      	beq.n	80018d8 <EXTI15_10_IRQHandler+0x40>
 80018c6:	4b23      	ldr	r3, [pc, #140]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	4a22      	ldr	r2, [pc, #136]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018d0:	6153      	str	r3, [r2, #20]
 80018d2:	4b21      	ldr	r3, [pc, #132]	; (8001958 <EXTI15_10_IRQHandler+0xc0>)
 80018d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d6:	4798      	blx	r3
	if(EXTI->PR & 1<<12){ EXTI->PR |= 1<<12;  GP_IRQ_CallBack[12]();}
 80018d8:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018da:	695b      	ldr	r3, [r3, #20]
 80018dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d008      	beq.n	80018f6 <EXTI15_10_IRQHandler+0x5e>
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	4a1a      	ldr	r2, [pc, #104]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018ee:	6153      	str	r3, [r2, #20]
 80018f0:	4b19      	ldr	r3, [pc, #100]	; (8001958 <EXTI15_10_IRQHandler+0xc0>)
 80018f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f4:	4798      	blx	r3
	if(EXTI->PR & 1<<13){ EXTI->PR |= 1<<13;  GP_IRQ_CallBack[13]();}
 80018f6:	4b17      	ldr	r3, [pc, #92]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d008      	beq.n	8001914 <EXTI15_10_IRQHandler+0x7c>
 8001902:	4b14      	ldr	r3, [pc, #80]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	4a13      	ldr	r2, [pc, #76]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001908:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800190c:	6153      	str	r3, [r2, #20]
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <EXTI15_10_IRQHandler+0xc0>)
 8001910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001912:	4798      	blx	r3
	if(EXTI->PR & 1<<14){ EXTI->PR |= 1<<14;  GP_IRQ_CallBack[14]();}
 8001914:	4b0f      	ldr	r3, [pc, #60]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001916:	695b      	ldr	r3, [r3, #20]
 8001918:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d008      	beq.n	8001932 <EXTI15_10_IRQHandler+0x9a>
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	4a0b      	ldr	r2, [pc, #44]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001926:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800192a:	6153      	str	r3, [r2, #20]
 800192c:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <EXTI15_10_IRQHandler+0xc0>)
 800192e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001930:	4798      	blx	r3
	if(EXTI->PR & 1<<15){ EXTI->PR |= 1<<15;  GP_IRQ_CallBack[15]();}
 8001932:	4b08      	ldr	r3, [pc, #32]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d008      	beq.n	8001950 <EXTI15_10_IRQHandler+0xb8>
 800193e:	4b05      	ldr	r3, [pc, #20]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	4a04      	ldr	r2, [pc, #16]	; (8001954 <EXTI15_10_IRQHandler+0xbc>)
 8001944:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001948:	6153      	str	r3, [r2, #20]
 800194a:	4b03      	ldr	r3, [pc, #12]	; (8001958 <EXTI15_10_IRQHandler+0xc0>)
 800194c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800194e:	4798      	blx	r3
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40010400 	.word	0x40010400
 8001958:	20000058 	.word	0x20000058

0800195c <Get_CRLH_Position>:
#include "../inc/Stm32_F103C6_gpio_driver.h"



uint8_t Get_CRLH_Position(uint16_t PinNumber)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber)
 8001966:	88fb      	ldrh	r3, [r7, #6]
 8001968:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800196c:	f000 80a5 	beq.w	8001aba <Get_CRLH_Position+0x15e>
 8001970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001974:	f300 80a3 	bgt.w	8001abe <Get_CRLH_Position+0x162>
 8001978:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800197c:	f000 809b 	beq.w	8001ab6 <Get_CRLH_Position+0x15a>
 8001980:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001984:	f300 809b 	bgt.w	8001abe <Get_CRLH_Position+0x162>
 8001988:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800198c:	f000 8091 	beq.w	8001ab2 <Get_CRLH_Position+0x156>
 8001990:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001994:	f300 8093 	bgt.w	8001abe <Get_CRLH_Position+0x162>
 8001998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800199c:	f000 8087 	beq.w	8001aae <Get_CRLH_Position+0x152>
 80019a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019a4:	f300 808b 	bgt.w	8001abe <Get_CRLH_Position+0x162>
 80019a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019ac:	d07d      	beq.n	8001aaa <Get_CRLH_Position+0x14e>
 80019ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019b2:	f300 8084 	bgt.w	8001abe <Get_CRLH_Position+0x162>
 80019b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ba:	d074      	beq.n	8001aa6 <Get_CRLH_Position+0x14a>
 80019bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019c0:	dc7d      	bgt.n	8001abe <Get_CRLH_Position+0x162>
 80019c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019c6:	d06c      	beq.n	8001aa2 <Get_CRLH_Position+0x146>
 80019c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019cc:	dc77      	bgt.n	8001abe <Get_CRLH_Position+0x162>
 80019ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019d2:	d064      	beq.n	8001a9e <Get_CRLH_Position+0x142>
 80019d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019d8:	dc71      	bgt.n	8001abe <Get_CRLH_Position+0x162>
 80019da:	2b80      	cmp	r3, #128	; 0x80
 80019dc:	d05d      	beq.n	8001a9a <Get_CRLH_Position+0x13e>
 80019de:	2b80      	cmp	r3, #128	; 0x80
 80019e0:	dc6d      	bgt.n	8001abe <Get_CRLH_Position+0x162>
 80019e2:	2b20      	cmp	r3, #32
 80019e4:	dc48      	bgt.n	8001a78 <Get_CRLH_Position+0x11c>
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	dd69      	ble.n	8001abe <Get_CRLH_Position+0x162>
 80019ea:	3b01      	subs	r3, #1
 80019ec:	2b1f      	cmp	r3, #31
 80019ee:	d866      	bhi.n	8001abe <Get_CRLH_Position+0x162>
 80019f0:	a201      	add	r2, pc, #4	; (adr r2, 80019f8 <Get_CRLH_Position+0x9c>)
 80019f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f6:	bf00      	nop
 80019f8:	08001a7f 	.word	0x08001a7f
 80019fc:	08001a83 	.word	0x08001a83
 8001a00:	08001abf 	.word	0x08001abf
 8001a04:	08001a87 	.word	0x08001a87
 8001a08:	08001abf 	.word	0x08001abf
 8001a0c:	08001abf 	.word	0x08001abf
 8001a10:	08001abf 	.word	0x08001abf
 8001a14:	08001a8b 	.word	0x08001a8b
 8001a18:	08001abf 	.word	0x08001abf
 8001a1c:	08001abf 	.word	0x08001abf
 8001a20:	08001abf 	.word	0x08001abf
 8001a24:	08001abf 	.word	0x08001abf
 8001a28:	08001abf 	.word	0x08001abf
 8001a2c:	08001abf 	.word	0x08001abf
 8001a30:	08001abf 	.word	0x08001abf
 8001a34:	08001a8f 	.word	0x08001a8f
 8001a38:	08001abf 	.word	0x08001abf
 8001a3c:	08001abf 	.word	0x08001abf
 8001a40:	08001abf 	.word	0x08001abf
 8001a44:	08001abf 	.word	0x08001abf
 8001a48:	08001abf 	.word	0x08001abf
 8001a4c:	08001abf 	.word	0x08001abf
 8001a50:	08001abf 	.word	0x08001abf
 8001a54:	08001abf 	.word	0x08001abf
 8001a58:	08001abf 	.word	0x08001abf
 8001a5c:	08001abf 	.word	0x08001abf
 8001a60:	08001abf 	.word	0x08001abf
 8001a64:	08001abf 	.word	0x08001abf
 8001a68:	08001abf 	.word	0x08001abf
 8001a6c:	08001abf 	.word	0x08001abf
 8001a70:	08001abf 	.word	0x08001abf
 8001a74:	08001a93 	.word	0x08001a93
 8001a78:	2b40      	cmp	r3, #64	; 0x40
 8001a7a:	d00c      	beq.n	8001a96 <Get_CRLH_Position+0x13a>
 8001a7c:	e01f      	b.n	8001abe <Get_CRLH_Position+0x162>
	{
	case GPIO_PIN_0:
		return 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	e01e      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_1:
		return 4;
 8001a82:	2304      	movs	r3, #4
 8001a84:	e01c      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_2:
		return 8;
 8001a86:	2308      	movs	r3, #8
 8001a88:	e01a      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_3:
		return 12;
 8001a8a:	230c      	movs	r3, #12
 8001a8c:	e018      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_4:
		return 16;
 8001a8e:	2310      	movs	r3, #16
 8001a90:	e016      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_5:
		return 20;
 8001a92:	2314      	movs	r3, #20
 8001a94:	e014      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_6:
		return 24;
 8001a96:	2318      	movs	r3, #24
 8001a98:	e012      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_7:
		return 28;
 8001a9a:	231c      	movs	r3, #28
 8001a9c:	e010      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_8:
		return 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	e00e      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_9:
		return 4;
 8001aa2:	2304      	movs	r3, #4
 8001aa4:	e00c      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_10:
		return 8;
 8001aa6:	2308      	movs	r3, #8
 8001aa8:	e00a      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_11:
		return 12;
 8001aaa:	230c      	movs	r3, #12
 8001aac:	e008      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_12:
		return 16;
 8001aae:	2310      	movs	r3, #16
 8001ab0:	e006      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_13:
		return 20;
 8001ab2:	2314      	movs	r3, #20
 8001ab4:	e004      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_14:
		return 24;
 8001ab6:	2318      	movs	r3, #24
 8001ab8:	e002      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	case GPIO_PIN_15:
		return 28;
 8001aba:	231c      	movs	r3, #28
 8001abc:	e000      	b.n	8001ac0 <Get_CRLH_Position+0x164>
		break;
	}
	return 0;
 8001abe:	2300      	movs	r3, #0
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop

08001acc <MCAL_GPIO_Init>:
 * 						  But LQFP48 has only GPIO A,B, part of C,D exported as external pins from the MCU
 */


void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_PinConfig_t *PinConfig)
{
 8001acc:	b590      	push	{r4, r7, lr}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
	// Port configuration register low (GPIOx_CRL) configures PIN 0 >> 7
	// Port configuration register high (GPIOx_CRH) configures PIN 8 >> 15

	volatile uint32_t* config_register = NULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60bb      	str	r3, [r7, #8]
	uint8_t PINConfig = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	73fb      	strb	r3, [r7, #15]
	config_register = (PinConfig->GPIO_PinNumber < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	2bff      	cmp	r3, #255	; 0xff
 8001ae4:	d801      	bhi.n	8001aea <MCAL_GPIO_Init+0x1e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	e001      	b.n	8001aee <MCAL_GPIO_Init+0x22>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3304      	adds	r3, #4
 8001aee:	60bb      	str	r3, [r7, #8]
	// Clear CNF[1:0] and MODE[1:0]
	(*config_register) &= ~(0xf << Get_CRLH_Position(PinConfig->GPIO_PinNumber));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff31 	bl	800195c <Get_CRLH_Position>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	230f      	movs	r3, #15
 8001b00:	4093      	lsls	r3, r2
 8001b02:	43da      	mvns	r2, r3
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	401a      	ands	r2, r3
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	601a      	str	r2, [r3, #0]

	// If pin is output
	if(PinConfig->GPIO_MODE == GPIO_MODE_AF_OUTPUT_OPENDRAIN || PinConfig->GPIO_MODE == GPIO_MODE_AF_OUTPUT_PUSHPULL || PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_OPENDRAIN || PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_PUSHPULL)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	789b      	ldrb	r3, [r3, #2]
 8001b12:	2b07      	cmp	r3, #7
 8001b14:	d00b      	beq.n	8001b2e <MCAL_GPIO_Init+0x62>
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	789b      	ldrb	r3, [r3, #2]
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d007      	beq.n	8001b2e <MCAL_GPIO_Init+0x62>
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	789b      	ldrb	r3, [r3, #2]
 8001b22:	2b05      	cmp	r3, #5
 8001b24:	d003      	beq.n	8001b2e <MCAL_GPIO_Init+0x62>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	789b      	ldrb	r3, [r3, #2]
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	d10e      	bne.n	8001b4c <MCAL_GPIO_Init+0x80>
	{
		// Set CNF[1:0] and MODE[1:0]

		// From our header file comparing with TRM, << 2 because CNF has the upper 2 bits
		// & 0x0f because we need the first 4 bits only
		PINConfig = ((((PinConfig->GPIO_MODE - 4) << 2) | (PinConfig->GPIO_OUTPUT_SPEED)) & 0x0f);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	789b      	ldrb	r3, [r3, #2]
 8001b32:	3b04      	subs	r3, #4
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	b25a      	sxtb	r2, r3
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	78db      	ldrb	r3, [r3, #3]
 8001b3c:	b25b      	sxtb	r3, r3
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	b25b      	sxtb	r3, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	f003 030f 	and.w	r3, r3, #15
 8001b48:	73fb      	strb	r3, [r7, #15]
 8001b4a:	e02c      	b.n	8001ba6 <MCAL_GPIO_Init+0xda>

	}
	// If pin is input (MODE = 00)
	else
	{
		if(PinConfig->GPIO_MODE == GPIO_MODE_INPUT_FLOATING || PinConfig->GPIO_MODE == GPIO_MODE_Analog)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	789b      	ldrb	r3, [r3, #2]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d003      	beq.n	8001b5c <MCAL_GPIO_Init+0x90>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	789b      	ldrb	r3, [r3, #2]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d107      	bne.n	8001b6c <MCAL_GPIO_Init+0xa0>
		{
			// Set CNF[1:0] and MODE = 00, also we don't need to subtract anything
			PINConfig = ((((PinConfig->GPIO_MODE) << 2) | 0x00) & 0x0f);
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	789b      	ldrb	r3, [r3, #2]
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	f003 030f 	and.w	r3, r3, #15
 8001b68:	73fb      	strb	r3, [r7, #15]
 8001b6a:	e01c      	b.n	8001ba6 <MCAL_GPIO_Init+0xda>
		}else if(PinConfig->GPIO_MODE == GPIO_MODE_AF_INPUT)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	789b      	ldrb	r3, [r3, #2]
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	d102      	bne.n	8001b7a <MCAL_GPIO_Init+0xae>
		{
			// It doesn't exist within the table of these configurations
			// We read from specs that it should be handled as input floating
			PINConfig = (((GPIO_MODE_INPUT_FLOATING << 2) | 0x00) & 0x0f);
 8001b74:	2304      	movs	r3, #4
 8001b76:	73fb      	strb	r3, [r7, #15]
 8001b78:	e015      	b.n	8001ba6 <MCAL_GPIO_Init+0xda>
		}else
		{
			// Dealing with Pull up and pull down
			PINConfig = (((GPIO_MODE_INPUT_PULLUP << 2) | 0x00) & 0x0f);
 8001b7a:	2308      	movs	r3, #8
 8001b7c:	73fb      	strb	r3, [r7, #15]
			if(PinConfig->GPIO_MODE == GPIO_MODE_INPUT_PULLUP)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	789b      	ldrb	r3, [r3, #2]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d107      	bne.n	8001b96 <MCAL_GPIO_Init+0xca>
			{
				// (Pull up) Table 20. Port bit configuration table, PxODR = 1
				GPIOx->ODR |= PinConfig->GPIO_PinNumber;  // It is already shifted by its number (from our configuration)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	8812      	ldrh	r2, [r2, #0]
 8001b8e:	431a      	orrs	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	60da      	str	r2, [r3, #12]
 8001b94:	e007      	b.n	8001ba6 <MCAL_GPIO_Init+0xda>
			}else
			{
				// (Pull down) Table 20. Port bit configuration table, PxODR = 0
				GPIOx->ODR &= ~(PinConfig->GPIO_PinNumber);  // It is already shifted by its number (from our configuration)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	8812      	ldrh	r2, [r2, #0]
 8001b9e:	43d2      	mvns	r2, r2
 8001ba0:	401a      	ands	r2, r3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	60da      	str	r2, [r3, #12]
			}
		}
	}

	// Finally, we just need to shift this variable with the position of the pin, and determine whether it is CRL or CRH
	(*config_register) |= (PINConfig << Get_CRLH_Position(PinConfig->GPIO_PinNumber));
 8001ba6:	7bfc      	ldrb	r4, [r7, #15]
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	881b      	ldrh	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff fed5 	bl	800195c <Get_CRLH_Position>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	fa04 f203 	lsl.w	r2, r4, r3
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	601a      	str	r2, [r3, #0]


}
 8001bc2:	bf00      	nop
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd90      	pop	{r4, r7, pc}

08001bca <MCAL_GPIO_ReadPin>:
 * Note					- None
 */


uint8_t MCAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t PinNumber)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	807b      	strh	r3, [r7, #2]
	uint8_t bitStatus;
	if(((GPIOx->IDR) & PinNumber) != (uint32_t)GPIO_PIN_LOW)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	887b      	ldrh	r3, [r7, #2]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d002      	beq.n	8001be8 <MCAL_GPIO_ReadPin+0x1e>
	{
		bitStatus = GPIO_PIN_HIGH;
 8001be2:	2301      	movs	r3, #1
 8001be4:	73fb      	strb	r3, [r7, #15]
 8001be6:	e001      	b.n	8001bec <MCAL_GPIO_ReadPin+0x22>
	}else
	{
		bitStatus = GPIO_PIN_LOW;
 8001be8:	2300      	movs	r3, #0
 8001bea:	73fb      	strb	r3, [r7, #15]
	}
	return bitStatus;
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <MCAL_GPIO_WritePin>:
 * Note					- None
 */


void MCAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t PinNumber, uint8_t Value)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	460b      	mov	r3, r1
 8001c02:	807b      	strh	r3, [r7, #2]
 8001c04:	4613      	mov	r3, r2
 8001c06:	707b      	strb	r3, [r7, #1]
	if(Value != (uint32_t)GPIO_PIN_LOW)
 8001c08:	787b      	ldrb	r3, [r7, #1]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <MCAL_GPIO_WritePin+0x1e>
		// Using BSRR (Port bit set/reset register) {doesnt't need |= sth)
//		Bits 15:0 BSy: Port x Set bit y (y= 0 .. 15)
//		These bits are write-only and can be accessed in Word mode only.
//		0: No action on the corresponding ODRx bit
//		1: Set the corresponding ODRx bit
		GPIOx->BSRR = (uint32_t)PinNumber;
 8001c0e:	887a      	ldrh	r2, [r7, #2]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	611a      	str	r2, [r3, #16]
//		These bits are write-only and can be accessed in Word mode only.
//		0: No action on the corresponding ODRx bit
//		1: Reset the corresponding ODRx bit
		GPIOx->BRR = (uint32_t)PinNumber;
	}
}
 8001c14:	e002      	b.n	8001c1c <MCAL_GPIO_WritePin+0x24>
		GPIOx->BRR = (uint32_t)PinNumber;
 8001c16:	887a      	ldrh	r2, [r7, #2]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	615a      	str	r2, [r3, #20]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
	...

08001c28 <I2C1_EV_IRQHandler>:




void I2C1_EV_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
	volatile uint8_t dummy_read = 0;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	71fb      	strb	r3, [r7, #7]
	I2C_Typedef *I2Cx = I2C1;
 8001c32:	4b38      	ldr	r3, [pc, #224]	; (8001d14 <I2C1_EV_IRQHandler+0xec>)
 8001c34:	617b      	str	r3, [r7, #20]

	uint32_t temp1,temp2,temp3;

	temp1 = I2Cx->CR2 & (I2C_CR2_ITEVTEN);
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c3e:	613b      	str	r3, [r7, #16]
	temp2 = I2Cx->CR2 & (I2C_CR2_ITBUFEN);
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c48:	60fb      	str	r3, [r7, #12]

	temp3 = I2Cx->SR1 & (I2C_SR1_STOPF);
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	f003 0310 	and.w	r3, r3, #16
 8001c52:	60bb      	str	r3, [r7, #8]

	// Handle For interrupt generated by STOPF event
	// Note : Stop detection flag is applicable only slave mode
	if(temp1 && temp3)
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00a      	beq.n	8001c70 <I2C1_EV_IRQHandler+0x48>
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d007      	beq.n	8001c70 <I2C1_EV_IRQHandler+0x48>
	{
		//STOF flag is set
		//Clear the STOPF ( i.e 1) read SR1 2) Write to CR1 )
		I2Cx->CR1 |= 0x0000;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	601a      	str	r2, [r3, #0]
		Slave_States(I2Cx,I2C_EV_STOP);
 8001c68:	2100      	movs	r1, #0
 8001c6a:	6978      	ldr	r0, [r7, #20]
 8001c6c:	f000 f866 	bl	8001d3c <Slave_States>


	}
	//----------------------------------------------------------
	temp3  = I2Cx->SR1 & (I2C_SR1_ADDR);
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	695b      	ldr	r3, [r3, #20]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	60bb      	str	r3, [r7, #8]
	// Handle For interrupt generated by ADDR event
	//Note : When master mode : Address is sent
	//		 When Slave mode   : Address matched with own address
	if(temp1 && temp3)
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d014      	beq.n	8001caa <I2C1_EV_IRQHandler+0x82>
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d011      	beq.n	8001caa <I2C1_EV_IRQHandler+0x82>
	{
		// interrupt is generated because of ADDR event
		//check for device mode
		if(I2Cx->SR2 & ( I2C_SR2_MSL))
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d10b      	bne.n	8001caa <I2C1_EV_IRQHandler+0x82>

		}else
		{
			//slave mode
			//clear the ADDR flag ( read SR1 , read SR2)
			dummy_read = I2Cx->SR1;
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	71fb      	strb	r3, [r7, #7]
			dummy_read = I2Cx->SR2;
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	71fb      	strb	r3, [r7, #7]
			Slave_States(I2Cx,I2C_EV_ADDR_Matched);
 8001ca2:	2102      	movs	r1, #2
 8001ca4:	6978      	ldr	r0, [r7, #20]
 8001ca6:	f000 f849 	bl	8001d3c <Slave_States>

		}
	}
	//----------------------------------------------------------

	temp3  = I2Cx->SR1 & ( I2C_SR1_TXE);
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb2:	60bb      	str	r3, [r7, #8]
	// Handle For interrupt generated by TXE event
	if(temp1 && temp2 && temp3)
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00f      	beq.n	8001cda <I2C1_EV_IRQHandler+0xb2>
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d00c      	beq.n	8001cda <I2C1_EV_IRQHandler+0xb2>
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d009      	beq.n	8001cda <I2C1_EV_IRQHandler+0xb2>
	{
		//Check for device mode
		if(I2Cx->SR2 & (I2C_SR2_MSL))
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d103      	bne.n	8001cda <I2C1_EV_IRQHandler+0xb2>
		{

		}else
		{
			//slave
			Slave_States(I2Cx,I2C_EV_DATA_REQ);
 8001cd2:	2103      	movs	r1, #3
 8001cd4:	6978      	ldr	r0, [r7, #20]
 8001cd6:	f000 f831 	bl	8001d3c <Slave_States>
		}
	}

	//----------------------------------------------------------

	temp3  = I2Cx->SR1 & ( I2C_SR1_RXNE);
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ce2:	60bb      	str	r3, [r7, #8]
	// Handle For interrupt generated by 	SB=1, cleared by reading SR1 register followed by writing DR register with Address.
	if(temp1 && temp2 && temp3)
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d00f      	beq.n	8001d0a <I2C1_EV_IRQHandler+0xe2>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00c      	beq.n	8001d0a <I2C1_EV_IRQHandler+0xe2>
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d009      	beq.n	8001d0a <I2C1_EV_IRQHandler+0xe2>
	{
		//check device mode .
		if(I2Cx->SR2 & ( I2C_SR2_MSL))
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <I2C1_EV_IRQHandler+0xe2>
			//The device is master

		}else
		{
			//slave
			Slave_States(I2Cx,I2C_EV_DATA_RCV);
 8001d02:	2104      	movs	r1, #4
 8001d04:	6978      	ldr	r0, [r7, #20]
 8001d06:	f000 f819 	bl	8001d3c <Slave_States>

		}
	}

}
 8001d0a:	bf00      	nop
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40005400 	.word	0x40005400

08001d18 <I2C1_ER_IRQHandler>:


void I2C1_ER_IRQHandler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0

}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr

08001d24 <I2C2_EV_IRQHandler>:


void I2C2_EV_IRQHandler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0

}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr

08001d30 <I2C2_ER_IRQHandler>:


void I2C2_ER_IRQHandler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0

}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr

08001d3c <Slave_States>:



void Slave_States (I2C_Typedef* I2Cx  ,Slave_State state)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	460b      	mov	r3, r1
 8001d46:	70fb      	strb	r3, [r7, #3]
	uint8_t index =    I2Cx == I2C1 ? I2C1_INDEX: I2C2_INDEX ;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a32      	ldr	r2, [pc, #200]	; (8001e14 <Slave_States+0xd8>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	bf14      	ite	ne
 8001d50:	2301      	movne	r3, #1
 8001d52:	2300      	moveq	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	73fb      	strb	r3, [r7, #15]

	switch (state)
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	d856      	bhi.n	8001e0c <Slave_States+0xd0>
 8001d5e:	a201      	add	r2, pc, #4	; (adr r2, 8001d64 <Slave_States+0x28>)
 8001d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d64:	08001d7f 	.word	0x08001d7f
 8001d68:	08001d79 	.word	0x08001d79
 8001d6c:	08001da3 	.word	0x08001da3
 8001d70:	08001dbb 	.word	0x08001dbb
 8001d74:	08001ddf 	.word	0x08001ddf
	{

	case I2C_ERROR_AF:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	699b      	ldr	r3, [r3, #24]
		{
			//Slave Shouldn't Send anything else

		}

		break ;
 8001d7c:	e046      	b.n	8001e0c <Slave_States+0xd0>
	}

	case I2C_EV_STOP:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d03b      	beq.n	8001e02 <Slave_States+0xc6>
		{
			//Notify APP that the Stop Condition is sent by the master
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_STOP) ;
 8001d8a:	7bfa      	ldrb	r2, [r7, #15]
 8001d8c:	4922      	ldr	r1, [pc, #136]	; (8001e18 <Slave_States+0xdc>)
 8001d8e:	4613      	mov	r3, r2
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	4413      	add	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	440b      	add	r3, r1
 8001d98:	3320      	adds	r3, #32
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	4798      	blx	r3
		}

		break ;
 8001da0:	e02f      	b.n	8001e02 <Slave_States+0xc6>
	}

	case I2C_EV_ADDR_Matched:
	{
		//Notify APP that the Stop Condition is sent by the master
		Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_ADDR_Matched) ;
 8001da2:	7bfa      	ldrb	r2, [r7, #15]
 8001da4:	491c      	ldr	r1, [pc, #112]	; (8001e18 <Slave_States+0xdc>)
 8001da6:	4613      	mov	r3, r2
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	4413      	add	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	440b      	add	r3, r1
 8001db0:	3320      	adds	r3, #32
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2002      	movs	r0, #2
 8001db6:	4798      	blx	r3

		break ;
 8001db8:	e028      	b.n	8001e0c <Slave_States+0xd0>
	}

	case I2C_EV_DATA_REQ:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	f003 0304 	and.w	r3, r3, #4
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d01f      	beq.n	8001e06 <Slave_States+0xca>
		{
			//the APP layer should send the data (MCAL_I2C_SlaveSendData ) in this state
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_DATA_REQ) ;
 8001dc6:	7bfa      	ldrb	r2, [r7, #15]
 8001dc8:	4913      	ldr	r1, [pc, #76]	; (8001e18 <Slave_States+0xdc>)
 8001dca:	4613      	mov	r3, r2
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	4413      	add	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	3320      	adds	r3, #32
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2003      	movs	r0, #3
 8001dda:	4798      	blx	r3
		}

		break ;
 8001ddc:	e013      	b.n	8001e06 <Slave_States+0xca>
	}
	case I2C_EV_DATA_RCV:
	{
		//make sure that the slave is really in receiver mode
		if(!(I2Cx->SR2 & ( I2C_SR2_TRA)))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10f      	bne.n	8001e0a <Slave_States+0xce>
		{
			//the APP layer should read the data (MCAL_I2C_SlaveReceiveData ) in this state
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_DATA_RCV) ;
 8001dea:	7bfa      	ldrb	r2, [r7, #15]
 8001dec:	490a      	ldr	r1, [pc, #40]	; (8001e18 <Slave_States+0xdc>)
 8001dee:	4613      	mov	r3, r2
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	4413      	add	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	440b      	add	r3, r1
 8001df8:	3320      	adds	r3, #32
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2004      	movs	r0, #4
 8001dfe:	4798      	blx	r3
		}

		break ;
 8001e00:	e003      	b.n	8001e0a <Slave_States+0xce>
		break ;
 8001e02:	bf00      	nop
 8001e04:	e002      	b.n	8001e0c <Slave_States+0xd0>
		break ;
 8001e06:	bf00      	nop
 8001e08:	e000      	b.n	8001e0c <Slave_States+0xd0>
		break ;
 8001e0a:	bf00      	nop
	}
	}

}
 8001e0c:	bf00      	nop
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40005400 	.word	0x40005400
 8001e18:	20000094 	.word	0x20000094

08001e1c <TIMER3_Init>:




void TIMER3_Init(CLOCK_SPEED Clock_Speed_MHz)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
	// Enable clock for timer2
	RCC_TIMER3_CLK_EN();
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <TIMER3_Init+0x4c>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	4a0f      	ldr	r2, [pc, #60]	; (8001e68 <TIMER3_Init+0x4c>)
 8001e2c:	f043 0302 	orr.w	r3, r3, #2
 8001e30:	61d3      	str	r3, [r2, #28]
	// If 36MHz clock used (36MHz/(35+1)=1MHz clock)
	//	TIMER2->PSC = 35;


	// Generic Prescalar (To get 1MHz clock speed for timer)
	TIMER3->PSC = (Clock_Speed_MHz - 1);
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	1e5a      	subs	r2, r3, #1
 8001e36:	4b0d      	ldr	r3, [pc, #52]	; (8001e6c <TIMER3_Init+0x50>)
 8001e38:	629a      	str	r2, [r3, #40]	; 0x28

	// Choose a value for auto reload register (we didn't use the maximum value because we doesn't have long delays)
	// Timer 2 will generate an interrupt every 50 milliseconds
	// The auto-reload register (ARR) is used for the purpose of resetting the timer counter back to 0 when it reaches the value specified in ARR.
	// This process is often referred to as "wrapping" or "overflowing."
	TIMER3->ARR = 0xC350;  // 50000*1us = 0.05s
 8001e3a:	4b0c      	ldr	r3, [pc, #48]	; (8001e6c <TIMER3_Init+0x50>)
 8001e3c:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001e40:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable Timer2
	TIMER3->CR1 |= (1<<0);
 8001e42:	4b0a      	ldr	r3, [pc, #40]	; (8001e6c <TIMER3_Init+0x50>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a09      	ldr	r2, [pc, #36]	; (8001e6c <TIMER3_Init+0x50>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6013      	str	r3, [r2, #0]


	//Wait until the update flag (UIF) in the status register (SR) of TIM2 becomes 1.
	// This indicates that the timer
	// has finished counting to its ARR value and generated an interrupt.
	while(!((TIMER3->SR) & (1<<0)));
 8001e4e:	bf00      	nop
 8001e50:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <TIMER3_Init+0x50>)
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0f9      	beq.n	8001e50 <TIMER3_Init+0x34>
}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	40000400 	.word	0x40000400

08001e70 <Delay_Timer3_us>:


void Delay_Timer3_us(int us)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	TIMER3->CNT = 0;
 8001e78:	4b07      	ldr	r3, [pc, #28]	; (8001e98 <Delay_Timer3_us+0x28>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	625a      	str	r2, [r3, #36]	; 0x24
	while((TIMER3->CNT) < us);
 8001e7e:	bf00      	nop
 8001e80:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <Delay_Timer3_us+0x28>)
 8001e82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d3fa      	bcc.n	8001e80 <Delay_Timer3_us+0x10>
}
 8001e8a:	bf00      	nop
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	40000400 	.word	0x40000400

08001e9c <Delay_Timer3_ms>:


void Delay_Timer3_ms(int ms)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0;i<ms;i++)
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	e006      	b.n	8001eb8 <Delay_Timer3_ms+0x1c>
	{
		Delay_Timer3_us(1000);
 8001eaa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001eae:	f7ff ffdf 	bl	8001e70 <Delay_Timer3_us>
	for(i=0;i<ms;i++)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	dbf4      	blt.n	8001eaa <Delay_Timer3_ms+0xe>
	}
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <PWM>:




void PWM(TIMER_Typedef *TIMERx, Timer_Channel ChannelX, uint8_t dutyCycle, uint32_t frequency, CLOCK_SPEED Clock_Speed_MHz)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b098      	sub	sp, #96	; 0x60
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	607b      	str	r3, [r7, #4]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	72fb      	strb	r3, [r7, #11]
 8001eda:	4613      	mov	r3, r2
 8001edc:	72bb      	strb	r3, [r7, #10]
	// Disabling timer to make configurations



	// Choose appropriate values for ARR and PSC
	uint8_t loop_flag = 1;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint32_t top_Value = 0, Prescalar_Value = 1;    // fCK_PSC / (PSC[15:0] + 1)
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	65bb      	str	r3, [r7, #88]	; 0x58
 8001ee8:	2301      	movs	r3, #1
 8001eea:	657b      	str	r3, [r7, #84]	; 0x54

	while(loop_flag == 1)
 8001eec:	e017      	b.n	8001f1e <PWM+0x52>
	{
		top_Value = ((Clock_Speed_MHz*1000000) / (frequency * Prescalar_Value));
 8001eee:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8001ef2:	4a91      	ldr	r2, [pc, #580]	; (8002138 <PWM+0x26c>)
 8001ef4:	fb02 f303 	mul.w	r3, r2, r3
 8001ef8:	4619      	mov	r1, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001efe:	fb02 f303 	mul.w	r3, r2, r3
 8001f02:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f06:	65bb      	str	r3, [r7, #88]	; 0x58
		if(top_Value >= 32000){   // Just an arbitrary threshold that could fit the ARR register
 8001f08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f0a:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001f0e:	d303      	bcc.n	8001f18 <PWM+0x4c>
			Prescalar_Value += 2;
 8001f10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f12:	3302      	adds	r3, #2
 8001f14:	657b      	str	r3, [r7, #84]	; 0x54
 8001f16:	e002      	b.n	8001f1e <PWM+0x52>
		}else{
			loop_flag = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	while(loop_flag == 1)
 8001f1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d0e3      	beq.n	8001eee <PWM+0x22>
		}
	}


	// ===================== TIMER1 ===============================
	if(TIMERx == TIMER1)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	4a84      	ldr	r2, [pc, #528]	; (800213c <PWM+0x270>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	f040 80d8 	bne.w	80020e0 <PWM+0x214>
	{
		RCC_TIMER1_CLK_EN();
 8001f30:	4b83      	ldr	r3, [pc, #524]	; (8002140 <PWM+0x274>)
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	4a82      	ldr	r2, [pc, #520]	; (8002140 <PWM+0x274>)
 8001f36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f3a:	6193      	str	r3, [r2, #24]
		RCC_GPIOA_CLK_EN();
 8001f3c:	4b80      	ldr	r3, [pc, #512]	; (8002140 <PWM+0x274>)
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	4a7f      	ldr	r2, [pc, #508]	; (8002140 <PWM+0x274>)
 8001f42:	f043 0304 	orr.w	r3, r3, #4
 8001f46:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 8001f48:	4b7d      	ldr	r3, [pc, #500]	; (8002140 <PWM+0x274>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a7c      	ldr	r2, [pc, #496]	; (8002140 <PWM+0x274>)
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	6193      	str	r3, [r2, #24]

		TIMERx->CR1 &= ~(1<<0);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f023 0201 	bic.w	r2, r3, #1
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	601a      	str	r2, [r3, #0]

		switch(ChannelX){
 8001f60:	7afb      	ldrb	r3, [r7, #11]
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	f200 8336 	bhi.w	80025d4 <PWM+0x708>
 8001f68:	a201      	add	r2, pc, #4	; (adr r2, 8001f70 <PWM+0xa4>)
 8001f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6e:	bf00      	nop
 8001f70:	08001f81 	.word	0x08001f81
 8001f74:	08001fd9 	.word	0x08001fd9
 8001f78:	08002031 	.word	0x08002031
 8001f7c:	08002089 	.word	0x08002089
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_8,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8001f80:	4b70      	ldr	r3, [pc, #448]	; (8002144 <PWM+0x278>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	653b      	str	r3, [r7, #80]	; 0x50
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8001f86:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	486e      	ldr	r0, [pc, #440]	; (8002148 <PWM+0x27c>)
 8001f8e:	f7ff fd9d 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	f043 0208 	orr.w	r2, r3, #8
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	f043 0201 	orr.w	r2, r3, #1
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 8001fb6:	7abb      	ldrb	r3, [r7, #10]
 8001fb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001fba:	fb02 f303 	mul.w	r3, r2, r3
 8001fbe:	4a63      	ldr	r2, [pc, #396]	; (800214c <PWM+0x280>)
 8001fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc4:	095a      	lsrs	r2, r3, #5
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	635a      	str	r2, [r3, #52]	; 0x34
			TIMERx->BDTR |=(1<<15); // Main output enable
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fce:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	645a      	str	r2, [r3, #68]	; 0x44
			//TIMERx->DIER |= (0b11 << 0);  // Update interrupt enable && Capture/Compare 1 interrupt enable
			break;
 8001fd6:	e2fd      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_9,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8001fd8:	4b5d      	ldr	r3, [pc, #372]	; (8002150 <PWM+0x284>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	64fb      	str	r3, [r7, #76]	; 0x4c
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8001fde:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4858      	ldr	r0, [pc, #352]	; (8002148 <PWM+0x27c>)
 8001fe6:	f7ff fd71 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	f043 0210 	orr.w	r2, r3, #16
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 800200e:	7abb      	ldrb	r3, [r7, #10]
 8002010:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002012:	fb02 f303 	mul.w	r3, r2, r3
 8002016:	4a4d      	ldr	r2, [pc, #308]	; (800214c <PWM+0x280>)
 8002018:	fba2 2303 	umull	r2, r3, r2, r3
 800201c:	095a      	lsrs	r2, r3, #5
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	639a      	str	r2, [r3, #56]	; 0x38
			TIMERx->BDTR |=(1<<15); // Main output enable
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002026:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	645a      	str	r2, [r3, #68]	; 0x44
			//TIMERx->DIER |= (0b101 << 0);
			break;
 800202e:	e2d1      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_10,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002030:	4b48      	ldr	r3, [pc, #288]	; (8002154 <PWM+0x288>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	64bb      	str	r3, [r7, #72]	; 0x48
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002036:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800203a:	4619      	mov	r1, r3
 800203c:	4842      	ldr	r0, [pc, #264]	; (8002148 <PWM+0x27c>)
 800203e:	f7ff fd45 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	f043 0208 	orr.w	r2, r3, #8
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 8002066:	7abb      	ldrb	r3, [r7, #10]
 8002068:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800206a:	fb02 f303 	mul.w	r3, r2, r3
 800206e:	4a37      	ldr	r2, [pc, #220]	; (800214c <PWM+0x280>)
 8002070:	fba2 2303 	umull	r2, r3, r2, r3
 8002074:	095a      	lsrs	r2, r3, #5
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	63da      	str	r2, [r3, #60]	; 0x3c
			TIMERx->BDTR |=(1<<15); // Main output enable
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	645a      	str	r2, [r3, #68]	; 0x44
			//TIMERx->DIER |= (0b1001 << 0);
			break;
 8002086:	e2a5      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_11,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002088:	4b33      	ldr	r3, [pc, #204]	; (8002158 <PWM+0x28c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	647b      	str	r3, [r7, #68]	; 0x44
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 800208e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002092:	4619      	mov	r1, r3
 8002094:	482c      	ldr	r0, [pc, #176]	; (8002148 <PWM+0x27c>)
 8002096:	f7ff fd19 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 80020be:	7abb      	ldrb	r3, [r7, #10]
 80020c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020c2:	fb02 f303 	mul.w	r3, r2, r3
 80020c6:	4a21      	ldr	r2, [pc, #132]	; (800214c <PWM+0x280>)
 80020c8:	fba2 2303 	umull	r2, r3, r2, r3
 80020cc:	095a      	lsrs	r2, r3, #5
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	641a      	str	r2, [r3, #64]	; 0x40
			TIMERx->BDTR |=(1<<15); // Main output enable
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	645a      	str	r2, [r3, #68]	; 0x44
			//TIMERx->DIER |= (0b10001 << 0);
			break;
 80020de:	e279      	b.n	80025d4 <PWM+0x708>
		}
		}
	}

	// ===================== TIMER2 ===============================
	else if(TIMERx == TIMER2)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e6:	f040 80d1 	bne.w	800228c <PWM+0x3c0>
	{
		RCC_TIMER2_CLK_EN();
 80020ea:	4b15      	ldr	r3, [pc, #84]	; (8002140 <PWM+0x274>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	4a14      	ldr	r2, [pc, #80]	; (8002140 <PWM+0x274>)
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	61d3      	str	r3, [r2, #28]
		RCC_GPIOA_CLK_EN();
 80020f6:	4b12      	ldr	r3, [pc, #72]	; (8002140 <PWM+0x274>)
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	4a11      	ldr	r2, [pc, #68]	; (8002140 <PWM+0x274>)
 80020fc:	f043 0304 	orr.w	r3, r3, #4
 8002100:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 8002102:	4b0f      	ldr	r3, [pc, #60]	; (8002140 <PWM+0x274>)
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	4a0e      	ldr	r2, [pc, #56]	; (8002140 <PWM+0x274>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	6193      	str	r3, [r2, #24]


		TIMERx->CR1 &= ~(1<<0);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f023 0201 	bic.w	r2, r3, #1
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	601a      	str	r2, [r3, #0]

		switch(ChannelX){
 800211a:	7afb      	ldrb	r3, [r7, #11]
 800211c:	2b03      	cmp	r3, #3
 800211e:	f200 8259 	bhi.w	80025d4 <PWM+0x708>
 8002122:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <PWM+0x25c>)
 8002124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002128:	0800215d 	.word	0x0800215d
 800212c:	080021a9 	.word	0x080021a9
 8002130:	080021f5 	.word	0x080021f5
 8002134:	08002241 	.word	0x08002241
 8002138:	000f4240 	.word	0x000f4240
 800213c:	40012c00 	.word	0x40012c00
 8002140:	40021000 	.word	0x40021000
 8002144:	080032c4 	.word	0x080032c4
 8002148:	40010800 	.word	0x40010800
 800214c:	51eb851f 	.word	0x51eb851f
 8002150:	080032c8 	.word	0x080032c8
 8002154:	080032cc 	.word	0x080032cc
 8002158:	080032d0 	.word	0x080032d0
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_0,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 800215c:	4b9d      	ldr	r3, [pc, #628]	; (80023d4 <PWM+0x508>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	643b      	str	r3, [r7, #64]	; 0x40
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002162:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002166:	4619      	mov	r1, r3
 8002168:	489b      	ldr	r0, [pc, #620]	; (80023d8 <PWM+0x50c>)
 800216a:	f7ff fcaf 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f043 0208 	orr.w	r2, r3, #8
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	f043 0201 	orr.w	r2, r3, #1
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 8002192:	7abb      	ldrb	r3, [r7, #10]
 8002194:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002196:	fb02 f303 	mul.w	r3, r2, r3
 800219a:	4a90      	ldr	r2, [pc, #576]	; (80023dc <PWM+0x510>)
 800219c:	fba2 2303 	umull	r2, r3, r2, r3
 80021a0:	095a      	lsrs	r2, r3, #5
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	635a      	str	r2, [r3, #52]	; 0x34
			//TIMERx->DIER |= (0b11 << 0);
			break;
 80021a6:	e215      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_1,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 80021a8:	4b8d      	ldr	r3, [pc, #564]	; (80023e0 <PWM+0x514>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	63fb      	str	r3, [r7, #60]	; 0x3c
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 80021ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021b2:	4619      	mov	r1, r3
 80021b4:	4888      	ldr	r0, [pc, #544]	; (80023d8 <PWM+0x50c>)
 80021b6:	f7ff fc89 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	f043 0210 	orr.w	r2, r3, #16
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 80021de:	7abb      	ldrb	r3, [r7, #10]
 80021e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021e2:	fb02 f303 	mul.w	r3, r2, r3
 80021e6:	4a7d      	ldr	r2, [pc, #500]	; (80023dc <PWM+0x510>)
 80021e8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ec:	095a      	lsrs	r2, r3, #5
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	639a      	str	r2, [r3, #56]	; 0x38
			//TIMERx->DIER |= (0b101 << 0);
			break;
 80021f2:	e1ef      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_2,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 80021f4:	4b7b      	ldr	r3, [pc, #492]	; (80023e4 <PWM+0x518>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	63bb      	str	r3, [r7, #56]	; 0x38
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 80021fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80021fe:	4619      	mov	r1, r3
 8002200:	4875      	ldr	r0, [pc, #468]	; (80023d8 <PWM+0x50c>)
 8002202:	f7ff fc63 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	f043 0208 	orr.w	r2, r3, #8
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 800222a:	7abb      	ldrb	r3, [r7, #10]
 800222c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800222e:	fb02 f303 	mul.w	r3, r2, r3
 8002232:	4a6a      	ldr	r2, [pc, #424]	; (80023dc <PWM+0x510>)
 8002234:	fba2 2303 	umull	r2, r3, r2, r3
 8002238:	095a      	lsrs	r2, r3, #5
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	63da      	str	r2, [r3, #60]	; 0x3c
			//TIMERx->DIER |= (0b1001 << 0);
			break;
 800223e:	e1c9      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_3,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002240:	4b69      	ldr	r3, [pc, #420]	; (80023e8 <PWM+0x51c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	637b      	str	r3, [r7, #52]	; 0x34
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002246:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800224a:	4619      	mov	r1, r3
 800224c:	4862      	ldr	r0, [pc, #392]	; (80023d8 <PWM+0x50c>)
 800224e:	f7ff fc3d 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 8002276:	7abb      	ldrb	r3, [r7, #10]
 8002278:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800227a:	fb02 f303 	mul.w	r3, r2, r3
 800227e:	4a57      	ldr	r2, [pc, #348]	; (80023dc <PWM+0x510>)
 8002280:	fba2 2303 	umull	r2, r3, r2, r3
 8002284:	095a      	lsrs	r2, r3, #5
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	641a      	str	r2, [r3, #64]	; 0x40
			//TIMERx->DIER |= (0b10001 << 0);
			break;
 800228a:	e1a3      	b.n	80025d4 <PWM+0x708>
		}

	}

	// ===================== TIMER3 ===============================
	else if(TIMERx == TIMER3)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4a57      	ldr	r2, [pc, #348]	; (80023ec <PWM+0x520>)
 8002290:	4293      	cmp	r3, r2
 8002292:	f040 80db 	bne.w	800244c <PWM+0x580>
	{
		RCC_TIMER3_CLK_EN();
 8002296:	4b56      	ldr	r3, [pc, #344]	; (80023f0 <PWM+0x524>)
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	4a55      	ldr	r2, [pc, #340]	; (80023f0 <PWM+0x524>)
 800229c:	f043 0302 	orr.w	r3, r3, #2
 80022a0:	61d3      	str	r3, [r2, #28]
		RCC_GPIOA_CLK_EN();
 80022a2:	4b53      	ldr	r3, [pc, #332]	; (80023f0 <PWM+0x524>)
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	4a52      	ldr	r2, [pc, #328]	; (80023f0 <PWM+0x524>)
 80022a8:	f043 0304 	orr.w	r3, r3, #4
 80022ac:	6193      	str	r3, [r2, #24]
		RCC_GPIOB_CLK_EN();
 80022ae:	4b50      	ldr	r3, [pc, #320]	; (80023f0 <PWM+0x524>)
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	4a4f      	ldr	r2, [pc, #316]	; (80023f0 <PWM+0x524>)
 80022b4:	f043 0308 	orr.w	r3, r3, #8
 80022b8:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 80022ba:	4b4d      	ldr	r3, [pc, #308]	; (80023f0 <PWM+0x524>)
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	4a4c      	ldr	r2, [pc, #304]	; (80023f0 <PWM+0x524>)
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	6193      	str	r3, [r2, #24]



		TIMERx->CR1 &= ~(1<<0);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f023 0201 	bic.w	r2, r3, #1
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	601a      	str	r2, [r3, #0]


		switch(ChannelX){
 80022d2:	7afb      	ldrb	r3, [r7, #11]
 80022d4:	2b03      	cmp	r3, #3
 80022d6:	f200 817d 	bhi.w	80025d4 <PWM+0x708>
 80022da:	a201      	add	r2, pc, #4	; (adr r2, 80022e0 <PWM+0x414>)
 80022dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e0:	080022f1 	.word	0x080022f1
 80022e4:	0800233d 	.word	0x0800233d
 80022e8:	08002389 	.word	0x08002389
 80022ec:	08002401 	.word	0x08002401
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_6,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 80022f0:	4b40      	ldr	r3, [pc, #256]	; (80023f4 <PWM+0x528>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	633b      	str	r3, [r7, #48]	; 0x30
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 80022f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022fa:	4619      	mov	r1, r3
 80022fc:	4836      	ldr	r0, [pc, #216]	; (80023d8 <PWM+0x50c>)
 80022fe:	f7ff fbe5 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	f043 0208 	orr.w	r2, r3, #8
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	f043 0201 	orr.w	r2, r3, #1
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 8002326:	7abb      	ldrb	r3, [r7, #10]
 8002328:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800232a:	fb02 f303 	mul.w	r3, r2, r3
 800232e:	4a2b      	ldr	r2, [pc, #172]	; (80023dc <PWM+0x510>)
 8002330:	fba2 2303 	umull	r2, r3, r2, r3
 8002334:	095a      	lsrs	r2, r3, #5
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	635a      	str	r2, [r3, #52]	; 0x34
			//TIMERx->DIER |= (0b11 << 0);
			break;
 800233a:	e14b      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_7,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 800233c:	4b2e      	ldr	r3, [pc, #184]	; (80023f8 <PWM+0x52c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	62fb      	str	r3, [r7, #44]	; 0x2c
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002342:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002346:	4619      	mov	r1, r3
 8002348:	4823      	ldr	r0, [pc, #140]	; (80023d8 <PWM+0x50c>)
 800234a:	f7ff fbbf 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a1b      	ldr	r3, [r3, #32]
 800235e:	f043 0210 	orr.w	r2, r3, #16
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 8002372:	7abb      	ldrb	r3, [r7, #10]
 8002374:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002376:	fb02 f303 	mul.w	r3, r2, r3
 800237a:	4a18      	ldr	r2, [pc, #96]	; (80023dc <PWM+0x510>)
 800237c:	fba2 2303 	umull	r2, r3, r2, r3
 8002380:	095a      	lsrs	r2, r3, #5
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	639a      	str	r2, [r3, #56]	; 0x38
			//TIMERx->DIER |= (0b101 << 0);
			break;
 8002386:	e125      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_0,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002388:	4b12      	ldr	r3, [pc, #72]	; (80023d4 <PWM+0x508>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	62bb      	str	r3, [r7, #40]	; 0x28
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 800238e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002392:	4619      	mov	r1, r3
 8002394:	4819      	ldr	r0, [pc, #100]	; (80023fc <PWM+0x530>)
 8002396:	f7ff fb99 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	f043 0208 	orr.w	r2, r3, #8
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 80023be:	7abb      	ldrb	r3, [r7, #10]
 80023c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023c2:	fb02 f303 	mul.w	r3, r2, r3
 80023c6:	4a05      	ldr	r2, [pc, #20]	; (80023dc <PWM+0x510>)
 80023c8:	fba2 2303 	umull	r2, r3, r2, r3
 80023cc:	095a      	lsrs	r2, r3, #5
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	63da      	str	r2, [r3, #60]	; 0x3c
			//TIMERx->DIER |= (0b1001 << 0);
			break;
 80023d2:	e0ff      	b.n	80025d4 <PWM+0x708>
 80023d4:	080032d4 	.word	0x080032d4
 80023d8:	40010800 	.word	0x40010800
 80023dc:	51eb851f 	.word	0x51eb851f
 80023e0:	080032d8 	.word	0x080032d8
 80023e4:	080032dc 	.word	0x080032dc
 80023e8:	080032e0 	.word	0x080032e0
 80023ec:	40000400 	.word	0x40000400
 80023f0:	40021000 	.word	0x40021000
 80023f4:	080032e4 	.word	0x080032e4
 80023f8:	080032e8 	.word	0x080032e8
 80023fc:	40010c00 	.word	0x40010c00
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_1,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002400:	4b83      	ldr	r3, [pc, #524]	; (8002610 <PWM+0x744>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	627b      	str	r3, [r7, #36]	; 0x24
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002406:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800240a:	4619      	mov	r1, r3
 800240c:	4881      	ldr	r0, [pc, #516]	; (8002614 <PWM+0x748>)
 800240e:	f7ff fb5d 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 8002436:	7abb      	ldrb	r3, [r7, #10]
 8002438:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800243a:	fb02 f303 	mul.w	r3, r2, r3
 800243e:	4a76      	ldr	r2, [pc, #472]	; (8002618 <PWM+0x74c>)
 8002440:	fba2 2303 	umull	r2, r3, r2, r3
 8002444:	095a      	lsrs	r2, r3, #5
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	641a      	str	r2, [r3, #64]	; 0x40
			//TIMERx->DIER |= (0b10001 << 0);
			break;
 800244a:	e0c3      	b.n	80025d4 <PWM+0x708>
		}
		}
	}

	// ===================== TIMER4 ===============================
	else if(TIMERx == TIMER4)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4a73      	ldr	r2, [pc, #460]	; (800261c <PWM+0x750>)
 8002450:	4293      	cmp	r3, r2
 8002452:	f040 80bf 	bne.w	80025d4 <PWM+0x708>
	{
		RCC_TIMER4_CLK_EN();
 8002456:	4b72      	ldr	r3, [pc, #456]	; (8002620 <PWM+0x754>)
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	4a71      	ldr	r2, [pc, #452]	; (8002620 <PWM+0x754>)
 800245c:	f043 0304 	orr.w	r3, r3, #4
 8002460:	61d3      	str	r3, [r2, #28]
		RCC_GPIOB_CLK_EN();
 8002462:	4b6f      	ldr	r3, [pc, #444]	; (8002620 <PWM+0x754>)
 8002464:	699b      	ldr	r3, [r3, #24]
 8002466:	4a6e      	ldr	r2, [pc, #440]	; (8002620 <PWM+0x754>)
 8002468:	f043 0308 	orr.w	r3, r3, #8
 800246c:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 800246e:	4b6c      	ldr	r3, [pc, #432]	; (8002620 <PWM+0x754>)
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	4a6b      	ldr	r2, [pc, #428]	; (8002620 <PWM+0x754>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	6193      	str	r3, [r2, #24]



		TIMERx->CR1 &= ~(1<<0);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f023 0201 	bic.w	r2, r3, #1
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	601a      	str	r2, [r3, #0]


		switch(ChannelX){
 8002486:	7afb      	ldrb	r3, [r7, #11]
 8002488:	2b03      	cmp	r3, #3
 800248a:	f200 80a3 	bhi.w	80025d4 <PWM+0x708>
 800248e:	a201      	add	r2, pc, #4	; (adr r2, 8002494 <PWM+0x5c8>)
 8002490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002494:	080024a5 	.word	0x080024a5
 8002498:	080024f1 	.word	0x080024f1
 800249c:	0800253d 	.word	0x0800253d
 80024a0:	08002589 	.word	0x08002589
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_6,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 80024a4:	4b5f      	ldr	r3, [pc, #380]	; (8002624 <PWM+0x758>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	623b      	str	r3, [r7, #32]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 80024aa:	f107 0320 	add.w	r3, r7, #32
 80024ae:	4619      	mov	r1, r3
 80024b0:	4858      	ldr	r0, [pc, #352]	; (8002614 <PWM+0x748>)
 80024b2:	f7ff fb0b 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	f043 0208 	orr.w	r2, r3, #8
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	f043 0201 	orr.w	r2, r3, #1
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 80024da:	7abb      	ldrb	r3, [r7, #10]
 80024dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	4a4d      	ldr	r2, [pc, #308]	; (8002618 <PWM+0x74c>)
 80024e4:	fba2 2303 	umull	r2, r3, r2, r3
 80024e8:	095a      	lsrs	r2, r3, #5
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	635a      	str	r2, [r3, #52]	; 0x34
			//TIMERx->DIER |= (0b11 << 0);
			break;
 80024ee:	e071      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_7,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 80024f0:	4b4d      	ldr	r3, [pc, #308]	; (8002628 <PWM+0x75c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	61fb      	str	r3, [r7, #28]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 80024f6:	f107 031c 	add.w	r3, r7, #28
 80024fa:	4619      	mov	r1, r3
 80024fc:	4845      	ldr	r0, [pc, #276]	; (8002614 <PWM+0x748>)
 80024fe:	f7ff fae5 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	f043 0210 	orr.w	r2, r3, #16
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 8002526:	7abb      	ldrb	r3, [r7, #10]
 8002528:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800252a:	fb02 f303 	mul.w	r3, r2, r3
 800252e:	4a3a      	ldr	r2, [pc, #232]	; (8002618 <PWM+0x74c>)
 8002530:	fba2 2303 	umull	r2, r3, r2, r3
 8002534:	095a      	lsrs	r2, r3, #5
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	639a      	str	r2, [r3, #56]	; 0x38
			//TIMERx->DIER |= (0b101 << 0);
			break;
 800253a:	e04b      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_8,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 800253c:	4b3b      	ldr	r3, [pc, #236]	; (800262c <PWM+0x760>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	61bb      	str	r3, [r7, #24]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002542:	f107 0318 	add.w	r3, r7, #24
 8002546:	4619      	mov	r1, r3
 8002548:	4832      	ldr	r0, [pc, #200]	; (8002614 <PWM+0x748>)
 800254a:	f7ff fabf 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	f043 0208 	orr.w	r2, r3, #8
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 8002572:	7abb      	ldrb	r3, [r7, #10]
 8002574:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	4a27      	ldr	r2, [pc, #156]	; (8002618 <PWM+0x74c>)
 800257c:	fba2 2303 	umull	r2, r3, r2, r3
 8002580:	095a      	lsrs	r2, r3, #5
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	63da      	str	r2, [r3, #60]	; 0x3c
			//TIMERx->DIER |= (0b1001 << 0);
			break;
 8002586:	e025      	b.n	80025d4 <PWM+0x708>
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_9,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002588:	4b29      	ldr	r3, [pc, #164]	; (8002630 <PWM+0x764>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	617b      	str	r3, [r7, #20]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 800258e:	f107 0314 	add.w	r3, r7, #20
 8002592:	4619      	mov	r1, r3
 8002594:	481f      	ldr	r0, [pc, #124]	; (8002614 <PWM+0x748>)
 8002596:	f7ff fa99 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 80025be:	7abb      	ldrb	r3, [r7, #10]
 80025c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	4a14      	ldr	r2, [pc, #80]	; (8002618 <PWM+0x74c>)
 80025c8:	fba2 2303 	umull	r2, r3, r2, r3
 80025cc:	095a      	lsrs	r2, r3, #5
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	641a      	str	r2, [r3, #64]	; 0x40
			//TIMERx->DIER |= (0b10001 << 0);
			break;
 80025d2:	bf00      	nop


	//	Bit 7 ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	TIMERx->CR1 |= (1<<7);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	601a      	str	r2, [r3, #0]

	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1


	// ARR register value (Frequency value)
	TIMERx->ARR = top_Value;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80025e4:	62da      	str	r2, [r3, #44]	; 0x2c

	// Prescaler Value
	TIMERx->PSC = (Prescalar_Value - 1);
 80025e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025e8:	1e5a      	subs	r2, r3, #1
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	629a      	str	r2, [r3, #40]	; 0x28


	//  Re-initialize the counter and generates an update of the registers (UG)
	TIMERx->EGR |= (1<<0);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f043 0201 	orr.w	r2, r3, #1
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	615a      	str	r2, [r3, #20]

	// Enable the timer
	TIMERx->CR1 |= (1<<0);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f043 0201 	orr.w	r2, r3, #1
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	601a      	str	r2, [r3, #0]
}
 8002606:	bf00      	nop
 8002608:	3760      	adds	r7, #96	; 0x60
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	080032d8 	.word	0x080032d8
 8002614:	40010c00 	.word	0x40010c00
 8002618:	51eb851f 	.word	0x51eb851f
 800261c:	40000800 	.word	0x40000800
 8002620:	40021000 	.word	0x40021000
 8002624:	080032e4 	.word	0x080032e4
 8002628:	080032e8 	.word	0x080032e8
 800262c:	080032c4 	.word	0x080032c4
 8002630:	080032c8 	.word	0x080032c8

08002634 <Get_TIMER3_Counter>:
{
	return (TIMER2->CNT);
}

uint32_t Get_TIMER3_Counter()
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
	return (TIMER3->CNT);
 8002638:	4b02      	ldr	r3, [pc, #8]	; (8002644 <Get_TIMER3_Counter+0x10>)
 800263a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800263c:	4618      	mov	r0, r3
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	40000400 	.word	0x40000400

08002648 <TIMER4_Stop>:
	TIMER3->CR1 &= ~(1<<0);
}


void TIMER4_Stop()
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
	// Bit 0 CEN: Counter enable
	TIMER4->CR1 &= ~(1<<0);
 800264c:	4b04      	ldr	r3, [pc, #16]	; (8002660 <TIMER4_Stop+0x18>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a03      	ldr	r2, [pc, #12]	; (8002660 <TIMER4_Stop+0x18>)
 8002652:	f023 0301 	bic.w	r3, r3, #1
 8002656:	6013      	str	r3, [r2, #0]
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr
 8002660:	40000800 	.word	0x40000800

08002664 <PWM_Move_Steps>:




void PWM_Move_Steps(TIMER_Typedef *TIMERx, Timer_Channel ChannelX, uint16_t steps,uint8_t dutyCycle, uint32_t frequency,CLOCK_SPEED Clock_Speed_MHz)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b096      	sub	sp, #88	; 0x58
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	4608      	mov	r0, r1
 800266e:	4611      	mov	r1, r2
 8002670:	461a      	mov	r2, r3
 8002672:	4603      	mov	r3, r0
 8002674:	70fb      	strb	r3, [r7, #3]
 8002676:	460b      	mov	r3, r1
 8002678:	803b      	strh	r3, [r7, #0]
 800267a:	4613      	mov	r3, r2
 800267c:	70bb      	strb	r3, [r7, #2]
	stepper_Flag = 1;
 800267e:	4b9b      	ldr	r3, [pc, #620]	; (80028ec <PWM_Move_Steps+0x288>)
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]
	stepper_Steps = steps;
 8002684:	4a9a      	ldr	r2, [pc, #616]	; (80028f0 <PWM_Move_Steps+0x28c>)
 8002686:	883b      	ldrh	r3, [r7, #0]
 8002688:	8013      	strh	r3, [r2, #0]




	// Choose appropriate values for ARR and PSC
	uint8_t loop_flag = 1;
 800268a:	2301      	movs	r3, #1
 800268c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint32_t top_Value = 0, Prescalar_Value = 1;    // fCK_PSC / (PSC[15:0] + 1)
 8002690:	2300      	movs	r3, #0
 8002692:	653b      	str	r3, [r7, #80]	; 0x50
 8002694:	2301      	movs	r3, #1
 8002696:	64fb      	str	r3, [r7, #76]	; 0x4c

	while(loop_flag == 1)
 8002698:	e017      	b.n	80026ca <PWM_Move_Steps+0x66>
	{
		top_Value = ((Clock_Speed_MHz*1000000) / (frequency * Prescalar_Value));
 800269a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800269e:	4a95      	ldr	r2, [pc, #596]	; (80028f4 <PWM_Move_Steps+0x290>)
 80026a0:	fb02 f303 	mul.w	r3, r2, r3
 80026a4:	4619      	mov	r1, r3
 80026a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026aa:	fb02 f303 	mul.w	r3, r2, r3
 80026ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80026b2:	653b      	str	r3, [r7, #80]	; 0x50
		if(top_Value >= 32000){   // Just an arbitrary threshold that could fit the ARR register
 80026b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026b6:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80026ba:	d303      	bcc.n	80026c4 <PWM_Move_Steps+0x60>
			Prescalar_Value += 2;
 80026bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026be:	3302      	adds	r3, #2
 80026c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026c2:	e002      	b.n	80026ca <PWM_Move_Steps+0x66>
		}else{
			loop_flag = 0;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	while(loop_flag == 1)
 80026ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d0e3      	beq.n	800269a <PWM_Move_Steps+0x36>
		}
	}


	// ===================== TIMER1 ===============================
	if(TIMERx == TIMER1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a88      	ldr	r2, [pc, #544]	; (80028f8 <PWM_Move_Steps+0x294>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	f040 8120 	bne.w	800291c <PWM_Move_Steps+0x2b8>
	{

		RCC_TIMER1_CLK_EN();
 80026dc:	4b87      	ldr	r3, [pc, #540]	; (80028fc <PWM_Move_Steps+0x298>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	4a86      	ldr	r2, [pc, #536]	; (80028fc <PWM_Move_Steps+0x298>)
 80026e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026e6:	6193      	str	r3, [r2, #24]
		RCC_GPIOA_CLK_EN();
 80026e8:	4b84      	ldr	r3, [pc, #528]	; (80028fc <PWM_Move_Steps+0x298>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	4a83      	ldr	r2, [pc, #524]	; (80028fc <PWM_Move_Steps+0x298>)
 80026ee:	f043 0304 	orr.w	r3, r3, #4
 80026f2:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 80026f4:	4b81      	ldr	r3, [pc, #516]	; (80028fc <PWM_Move_Steps+0x298>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	4a80      	ldr	r2, [pc, #512]	; (80028fc <PWM_Move_Steps+0x298>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6193      	str	r3, [r2, #24]


		NVIC_IRQ24_TIMER1_BRK_Enable;
 8002700:	4b7f      	ldr	r3, [pc, #508]	; (8002900 <PWM_Move_Steps+0x29c>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a7e      	ldr	r2, [pc, #504]	; (8002900 <PWM_Move_Steps+0x29c>)
 8002706:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800270a:	6013      	str	r3, [r2, #0]
		NVIC_IRQ25_TIMER1_UP_Enable;
 800270c:	4b7c      	ldr	r3, [pc, #496]	; (8002900 <PWM_Move_Steps+0x29c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a7b      	ldr	r2, [pc, #492]	; (8002900 <PWM_Move_Steps+0x29c>)
 8002712:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002716:	6013      	str	r3, [r2, #0]
		NVIC_IRQ26_TIMER1_TRG_COM_Enable;
 8002718:	4b79      	ldr	r3, [pc, #484]	; (8002900 <PWM_Move_Steps+0x29c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a78      	ldr	r2, [pc, #480]	; (8002900 <PWM_Move_Steps+0x29c>)
 800271e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002722:	6013      	str	r3, [r2, #0]
		NVIC_IRQ27_TIMER1_CC_Enable;
 8002724:	4b76      	ldr	r3, [pc, #472]	; (8002900 <PWM_Move_Steps+0x29c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a75      	ldr	r2, [pc, #468]	; (8002900 <PWM_Move_Steps+0x29c>)
 800272a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800272e:	6013      	str	r3, [r2, #0]

		TIMERx->CR1 &= ~(1<<0);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f023 0201 	bic.w	r2, r3, #1
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	601a      	str	r2, [r3, #0]

		switch(ChannelX){
 800273c:	78fb      	ldrb	r3, [r7, #3]
 800273e:	2b03      	cmp	r3, #3
 8002740:	f200 83c2 	bhi.w	8002ec8 <PWM_Move_Steps+0x864>
 8002744:	a201      	add	r2, pc, #4	; (adr r2, 800274c <PWM_Move_Steps+0xe8>)
 8002746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274a:	bf00      	nop
 800274c:	0800275d 	.word	0x0800275d
 8002750:	080027c1 	.word	0x080027c1
 8002754:	08002825 	.word	0x08002825
 8002758:	08002889 	.word	0x08002889
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_8,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 800275c:	4b69      	ldr	r3, [pc, #420]	; (8002904 <PWM_Move_Steps+0x2a0>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	64bb      	str	r3, [r7, #72]	; 0x48
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002762:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002766:	4619      	mov	r1, r3
 8002768:	4867      	ldr	r0, [pc, #412]	; (8002908 <PWM_Move_Steps+0x2a4>)
 800276a:	f7ff f9af 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f043 0208 	orr.w	r2, r3, #8
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1b      	ldr	r3, [r3, #32]
 800277e:	f043 0201 	orr.w	r2, r3, #1
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 8002792:	78bb      	ldrb	r3, [r7, #2]
 8002794:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002796:	fb02 f303 	mul.w	r3, r2, r3
 800279a:	4a5c      	ldr	r2, [pc, #368]	; (800290c <PWM_Move_Steps+0x2a8>)
 800279c:	fba2 2303 	umull	r2, r3, r2, r3
 80027a0:	095a      	lsrs	r2, r3, #5
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	635a      	str	r2, [r3, #52]	; 0x34
			TIMERx->BDTR |=(1<<15); // Main output enable
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027aa:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	645a      	str	r2, [r3, #68]	; 0x44
			TIMERx->DIER |= (0b11 << 0);  // Update interrupt enable && Capture/Compare 1 interrupt enable
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f043 0203 	orr.w	r2, r3, #3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	60da      	str	r2, [r3, #12]
			break;
 80027be:	e383      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_9,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 80027c0:	4b53      	ldr	r3, [pc, #332]	; (8002910 <PWM_Move_Steps+0x2ac>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	647b      	str	r3, [r7, #68]	; 0x44
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 80027c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80027ca:	4619      	mov	r1, r3
 80027cc:	484e      	ldr	r0, [pc, #312]	; (8002908 <PWM_Move_Steps+0x2a4>)
 80027ce:	f7ff f97d 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	f043 0210 	orr.w	r2, r3, #16
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 80027f6:	78bb      	ldrb	r3, [r7, #2]
 80027f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80027fa:	fb02 f303 	mul.w	r3, r2, r3
 80027fe:	4a43      	ldr	r2, [pc, #268]	; (800290c <PWM_Move_Steps+0x2a8>)
 8002800:	fba2 2303 	umull	r2, r3, r2, r3
 8002804:	095a      	lsrs	r2, r3, #5
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	639a      	str	r2, [r3, #56]	; 0x38
			TIMERx->BDTR |=(1<<15); // Main output enable
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	645a      	str	r2, [r3, #68]	; 0x44
			TIMERx->DIER |= (0b101 << 0);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	f043 0205 	orr.w	r2, r3, #5
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	60da      	str	r2, [r3, #12]
			break;
 8002822:	e351      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_10,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002824:	4b3b      	ldr	r3, [pc, #236]	; (8002914 <PWM_Move_Steps+0x2b0>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	643b      	str	r3, [r7, #64]	; 0x40
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 800282a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800282e:	4619      	mov	r1, r3
 8002830:	4835      	ldr	r0, [pc, #212]	; (8002908 <PWM_Move_Steps+0x2a4>)
 8002832:	f7ff f94b 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	f043 0208 	orr.w	r2, r3, #8
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 800285a:	78bb      	ldrb	r3, [r7, #2]
 800285c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800285e:	fb02 f303 	mul.w	r3, r2, r3
 8002862:	4a2a      	ldr	r2, [pc, #168]	; (800290c <PWM_Move_Steps+0x2a8>)
 8002864:	fba2 2303 	umull	r2, r3, r2, r3
 8002868:	095a      	lsrs	r2, r3, #5
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	63da      	str	r2, [r3, #60]	; 0x3c
			TIMERx->BDTR |=(1<<15); // Main output enable
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	645a      	str	r2, [r3, #68]	; 0x44
			TIMERx->DIER |= (0b1001 << 0);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	f043 0209 	orr.w	r2, r3, #9
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	60da      	str	r2, [r3, #12]
			break;
 8002886:	e31f      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_11,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002888:	4b23      	ldr	r3, [pc, #140]	; (8002918 <PWM_Move_Steps+0x2b4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	63fb      	str	r3, [r7, #60]	; 0x3c
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 800288e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002892:	4619      	mov	r1, r3
 8002894:	481c      	ldr	r0, [pc, #112]	; (8002908 <PWM_Move_Steps+0x2a4>)
 8002896:	f7ff f919 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 80028be:	78bb      	ldrb	r3, [r7, #2]
 80028c0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80028c2:	fb02 f303 	mul.w	r3, r2, r3
 80028c6:	4a11      	ldr	r2, [pc, #68]	; (800290c <PWM_Move_Steps+0x2a8>)
 80028c8:	fba2 2303 	umull	r2, r3, r2, r3
 80028cc:	095a      	lsrs	r2, r3, #5
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	641a      	str	r2, [r3, #64]	; 0x40
			TIMERx->BDTR |=(1<<15); // Main output enable
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	645a      	str	r2, [r3, #68]	; 0x44
			TIMERx->DIER |= (0b10001 << 0);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f043 0211 	orr.w	r2, r3, #17
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	60da      	str	r2, [r3, #12]
			break;
 80028ea:	e2ed      	b.n	8002ec8 <PWM_Move_Steps+0x864>
 80028ec:	200000dd 	.word	0x200000dd
 80028f0:	200000de 	.word	0x200000de
 80028f4:	000f4240 	.word	0x000f4240
 80028f8:	40012c00 	.word	0x40012c00
 80028fc:	40021000 	.word	0x40021000
 8002900:	e000e100 	.word	0xe000e100
 8002904:	080032c4 	.word	0x080032c4
 8002908:	40010800 	.word	0x40010800
 800290c:	51eb851f 	.word	0x51eb851f
 8002910:	080032c8 	.word	0x080032c8
 8002914:	080032cc 	.word	0x080032cc
 8002918:	080032d0 	.word	0x080032d0
		}
		}
	}

	// ===================== TIMER2 ===============================
	else if(TIMERx == TIMER2)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002922:	f040 80dd 	bne.w	8002ae0 <PWM_Move_Steps+0x47c>
	{


		RCC_TIMER2_CLK_EN();
 8002926:	4ba0      	ldr	r3, [pc, #640]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	4a9f      	ldr	r2, [pc, #636]	; (8002ba8 <PWM_Move_Steps+0x544>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	61d3      	str	r3, [r2, #28]
		RCC_GPIOA_CLK_EN();
 8002932:	4b9d      	ldr	r3, [pc, #628]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002934:	699b      	ldr	r3, [r3, #24]
 8002936:	4a9c      	ldr	r2, [pc, #624]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002938:	f043 0304 	orr.w	r3, r3, #4
 800293c:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 800293e:	4b9a      	ldr	r3, [pc, #616]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	4a99      	ldr	r2, [pc, #612]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002944:	f043 0301 	orr.w	r3, r3, #1
 8002948:	6193      	str	r3, [r2, #24]


		NVIC_IRQ28_TIMER2_Enable;
 800294a:	4b98      	ldr	r3, [pc, #608]	; (8002bac <PWM_Move_Steps+0x548>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a97      	ldr	r2, [pc, #604]	; (8002bac <PWM_Move_Steps+0x548>)
 8002950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002954:	6013      	str	r3, [r2, #0]


		TIMERx->CR1 &= ~(1<<0);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f023 0201 	bic.w	r2, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	601a      	str	r2, [r3, #0]

		switch(ChannelX){
 8002962:	78fb      	ldrb	r3, [r7, #3]
 8002964:	2b03      	cmp	r3, #3
 8002966:	f200 82af 	bhi.w	8002ec8 <PWM_Move_Steps+0x864>
 800296a:	a201      	add	r2, pc, #4	; (adr r2, 8002970 <PWM_Move_Steps+0x30c>)
 800296c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002970:	08002981 	.word	0x08002981
 8002974:	080029d9 	.word	0x080029d9
 8002978:	08002a31 	.word	0x08002a31
 800297c:	08002a89 	.word	0x08002a89
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_0,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002980:	4b8b      	ldr	r3, [pc, #556]	; (8002bb0 <PWM_Move_Steps+0x54c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	63bb      	str	r3, [r7, #56]	; 0x38
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002986:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800298a:	4619      	mov	r1, r3
 800298c:	4889      	ldr	r0, [pc, #548]	; (8002bb4 <PWM_Move_Steps+0x550>)
 800298e:	f7ff f89d 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	f043 0208 	orr.w	r2, r3, #8
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	f043 0201 	orr.w	r2, r3, #1
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 80029b6:	78bb      	ldrb	r3, [r7, #2]
 80029b8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80029ba:	fb02 f303 	mul.w	r3, r2, r3
 80029be:	4a7e      	ldr	r2, [pc, #504]	; (8002bb8 <PWM_Move_Steps+0x554>)
 80029c0:	fba2 2303 	umull	r2, r3, r2, r3
 80029c4:	095a      	lsrs	r2, r3, #5
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	635a      	str	r2, [r3, #52]	; 0x34
			TIMERx->DIER |= (0b11 << 0);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f043 0203 	orr.w	r2, r3, #3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	60da      	str	r2, [r3, #12]
			break;
 80029d6:	e277      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_1,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 80029d8:	4b78      	ldr	r3, [pc, #480]	; (8002bbc <PWM_Move_Steps+0x558>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	637b      	str	r3, [r7, #52]	; 0x34
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 80029de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80029e2:	4619      	mov	r1, r3
 80029e4:	4873      	ldr	r0, [pc, #460]	; (8002bb4 <PWM_Move_Steps+0x550>)
 80029e6:	f7ff f871 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	f043 0210 	orr.w	r2, r3, #16
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 8002a0e:	78bb      	ldrb	r3, [r7, #2]
 8002a10:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002a12:	fb02 f303 	mul.w	r3, r2, r3
 8002a16:	4a68      	ldr	r2, [pc, #416]	; (8002bb8 <PWM_Move_Steps+0x554>)
 8002a18:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1c:	095a      	lsrs	r2, r3, #5
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	639a      	str	r2, [r3, #56]	; 0x38
			TIMERx->DIER |= (0b101 << 0);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	f043 0205 	orr.w	r2, r3, #5
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	60da      	str	r2, [r3, #12]
			break;
 8002a2e:	e24b      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_2,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002a30:	4b63      	ldr	r3, [pc, #396]	; (8002bc0 <PWM_Move_Steps+0x55c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	633b      	str	r3, [r7, #48]	; 0x30
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002a36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	485d      	ldr	r0, [pc, #372]	; (8002bb4 <PWM_Move_Steps+0x550>)
 8002a3e:	f7ff f845 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	f043 0208 	orr.w	r2, r3, #8
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a1b      	ldr	r3, [r3, #32]
 8002a52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 8002a66:	78bb      	ldrb	r3, [r7, #2]
 8002a68:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002a6a:	fb02 f303 	mul.w	r3, r2, r3
 8002a6e:	4a52      	ldr	r2, [pc, #328]	; (8002bb8 <PWM_Move_Steps+0x554>)
 8002a70:	fba2 2303 	umull	r2, r3, r2, r3
 8002a74:	095a      	lsrs	r2, r3, #5
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	63da      	str	r2, [r3, #60]	; 0x3c
			TIMERx->DIER |= (0b1001 << 0);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	f043 0209 	orr.w	r2, r3, #9
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	60da      	str	r2, [r3, #12]
			break;
 8002a86:	e21f      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_3,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002a88:	4b4e      	ldr	r3, [pc, #312]	; (8002bc4 <PWM_Move_Steps+0x560>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002a8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a92:	4619      	mov	r1, r3
 8002a94:	4847      	ldr	r0, [pc, #284]	; (8002bb4 <PWM_Move_Steps+0x550>)
 8002a96:	f7ff f819 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	69db      	ldr	r3, [r3, #28]
 8002ab6:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 8002abe:	78bb      	ldrb	r3, [r7, #2]
 8002ac0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002ac2:	fb02 f303 	mul.w	r3, r2, r3
 8002ac6:	4a3c      	ldr	r2, [pc, #240]	; (8002bb8 <PWM_Move_Steps+0x554>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	095a      	lsrs	r2, r3, #5
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	641a      	str	r2, [r3, #64]	; 0x40
			TIMERx->DIER |= (0b10001 << 0);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	f043 0211 	orr.w	r2, r3, #17
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	60da      	str	r2, [r3, #12]
			break;
 8002ade:	e1f3      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

	}

	// ===================== TIMER3 ===============================
	else if(TIMERx == TIMER3)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a39      	ldr	r2, [pc, #228]	; (8002bc8 <PWM_Move_Steps+0x564>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	f040 80f7 	bne.w	8002cd8 <PWM_Move_Steps+0x674>
	{


		RCC_TIMER3_CLK_EN();
 8002aea:	4b2f      	ldr	r3, [pc, #188]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	4a2e      	ldr	r2, [pc, #184]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002af0:	f043 0302 	orr.w	r3, r3, #2
 8002af4:	61d3      	str	r3, [r2, #28]
		RCC_GPIOA_CLK_EN();
 8002af6:	4b2c      	ldr	r3, [pc, #176]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	4a2b      	ldr	r2, [pc, #172]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	6193      	str	r3, [r2, #24]
		RCC_GPIOB_CLK_EN();
 8002b02:	4b29      	ldr	r3, [pc, #164]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	4a28      	ldr	r2, [pc, #160]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002b08:	f043 0308 	orr.w	r3, r3, #8
 8002b0c:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 8002b0e:	4b26      	ldr	r3, [pc, #152]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	4a25      	ldr	r2, [pc, #148]	; (8002ba8 <PWM_Move_Steps+0x544>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	6193      	str	r3, [r2, #24]

		NVIC_IRQ29_TIMER3_Enable;
 8002b1a:	4b24      	ldr	r3, [pc, #144]	; (8002bac <PWM_Move_Steps+0x548>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a23      	ldr	r2, [pc, #140]	; (8002bac <PWM_Move_Steps+0x548>)
 8002b20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002b24:	6013      	str	r3, [r2, #0]



		TIMERx->CR1 &= ~(1<<0);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f023 0201 	bic.w	r2, r3, #1
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	601a      	str	r2, [r3, #0]


		switch(ChannelX){
 8002b32:	78fb      	ldrb	r3, [r7, #3]
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	f200 81c7 	bhi.w	8002ec8 <PWM_Move_Steps+0x864>
 8002b3a:	a201      	add	r2, pc, #4	; (adr r2, 8002b40 <PWM_Move_Steps+0x4dc>)
 8002b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b40:	08002b51 	.word	0x08002b51
 8002b44:	08002bd1 	.word	0x08002bd1
 8002b48:	08002c29 	.word	0x08002c29
 8002b4c:	08002c81 	.word	0x08002c81
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_6,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002b50:	4b1e      	ldr	r3, [pc, #120]	; (8002bcc <PWM_Move_Steps+0x568>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	62bb      	str	r3, [r7, #40]	; 0x28
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002b56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4815      	ldr	r0, [pc, #84]	; (8002bb4 <PWM_Move_Steps+0x550>)
 8002b5e:	f7fe ffb5 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	f043 0208 	orr.w	r2, r3, #8
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	f043 0201 	orr.w	r2, r3, #1
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 8002b86:	78bb      	ldrb	r3, [r7, #2]
 8002b88:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002b8a:	fb02 f303 	mul.w	r3, r2, r3
 8002b8e:	4a0a      	ldr	r2, [pc, #40]	; (8002bb8 <PWM_Move_Steps+0x554>)
 8002b90:	fba2 2303 	umull	r2, r3, r2, r3
 8002b94:	095a      	lsrs	r2, r3, #5
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	635a      	str	r2, [r3, #52]	; 0x34
			TIMERx->DIER |= (0b11 << 0);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	f043 0203 	orr.w	r2, r3, #3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	60da      	str	r2, [r3, #12]
			break;
 8002ba6:	e18f      	b.n	8002ec8 <PWM_Move_Steps+0x864>
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	e000e100 	.word	0xe000e100
 8002bb0:	080032d4 	.word	0x080032d4
 8002bb4:	40010800 	.word	0x40010800
 8002bb8:	51eb851f 	.word	0x51eb851f
 8002bbc:	080032d8 	.word	0x080032d8
 8002bc0:	080032dc 	.word	0x080032dc
 8002bc4:	080032e0 	.word	0x080032e0
 8002bc8:	40000400 	.word	0x40000400
 8002bcc:	080032e4 	.word	0x080032e4
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_7,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002bd0:	4b9c      	ldr	r3, [pc, #624]	; (8002e44 <PWM_Move_Steps+0x7e0>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
			MCAL_GPIO_Init(GPIOA, &GPIO_PinCfg);
 8002bd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bda:	4619      	mov	r1, r3
 8002bdc:	489a      	ldr	r0, [pc, #616]	; (8002e48 <PWM_Move_Steps+0x7e4>)
 8002bde:	f7fe ff75 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	f043 0210 	orr.w	r2, r3, #16
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 8002c06:	78bb      	ldrb	r3, [r7, #2]
 8002c08:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	4a8f      	ldr	r2, [pc, #572]	; (8002e4c <PWM_Move_Steps+0x7e8>)
 8002c10:	fba2 2303 	umull	r2, r3, r2, r3
 8002c14:	095a      	lsrs	r2, r3, #5
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	639a      	str	r2, [r3, #56]	; 0x38
			TIMERx->DIER |= (0b101 << 0);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	f043 0205 	orr.w	r2, r3, #5
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	60da      	str	r2, [r3, #12]
			break;
 8002c26:	e14f      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_0,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002c28:	4b89      	ldr	r3, [pc, #548]	; (8002e50 <PWM_Move_Steps+0x7ec>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	623b      	str	r3, [r7, #32]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002c2e:	f107 0320 	add.w	r3, r7, #32
 8002c32:	4619      	mov	r1, r3
 8002c34:	4887      	ldr	r0, [pc, #540]	; (8002e54 <PWM_Move_Steps+0x7f0>)
 8002c36:	f7fe ff49 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	f043 0208 	orr.w	r2, r3, #8
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 8002c5e:	78bb      	ldrb	r3, [r7, #2]
 8002c60:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002c62:	fb02 f303 	mul.w	r3, r2, r3
 8002c66:	4a79      	ldr	r2, [pc, #484]	; (8002e4c <PWM_Move_Steps+0x7e8>)
 8002c68:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6c:	095a      	lsrs	r2, r3, #5
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	63da      	str	r2, [r3, #60]	; 0x3c
			TIMERx->DIER |= (0b1001 << 0);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f043 0209 	orr.w	r2, r3, #9
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	60da      	str	r2, [r3, #12]
			break;
 8002c7e:	e123      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_1,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002c80:	4b75      	ldr	r3, [pc, #468]	; (8002e58 <PWM_Move_Steps+0x7f4>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	61fb      	str	r3, [r7, #28]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002c86:	f107 031c 	add.w	r3, r7, #28
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4871      	ldr	r0, [pc, #452]	; (8002e54 <PWM_Move_Steps+0x7f0>)
 8002c8e:	f7fe ff1d 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69db      	ldr	r3, [r3, #28]
 8002c96:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 8002cb6:	78bb      	ldrb	r3, [r7, #2]
 8002cb8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002cba:	fb02 f303 	mul.w	r3, r2, r3
 8002cbe:	4a63      	ldr	r2, [pc, #396]	; (8002e4c <PWM_Move_Steps+0x7e8>)
 8002cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc4:	095a      	lsrs	r2, r3, #5
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	641a      	str	r2, [r3, #64]	; 0x40
			TIMERx->DIER |= (0b10001 << 0);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f043 0211 	orr.w	r2, r3, #17
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	60da      	str	r2, [r3, #12]
			break;
 8002cd6:	e0f7      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}
		}
	}

	// ===================== TIMER4 ===============================
	else if(TIMERx == TIMER4)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a60      	ldr	r2, [pc, #384]	; (8002e5c <PWM_Move_Steps+0x7f8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	f040 80f3 	bne.w	8002ec8 <PWM_Move_Steps+0x864>
	{


		RCC_TIMER4_CLK_EN();
 8002ce2:	4b5f      	ldr	r3, [pc, #380]	; (8002e60 <PWM_Move_Steps+0x7fc>)
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	4a5e      	ldr	r2, [pc, #376]	; (8002e60 <PWM_Move_Steps+0x7fc>)
 8002ce8:	f043 0304 	orr.w	r3, r3, #4
 8002cec:	61d3      	str	r3, [r2, #28]
		RCC_GPIOB_CLK_EN();
 8002cee:	4b5c      	ldr	r3, [pc, #368]	; (8002e60 <PWM_Move_Steps+0x7fc>)
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	4a5b      	ldr	r2, [pc, #364]	; (8002e60 <PWM_Move_Steps+0x7fc>)
 8002cf4:	f043 0308 	orr.w	r3, r3, #8
 8002cf8:	6193      	str	r3, [r2, #24]
		RCC_AFIO_CLK_EN();
 8002cfa:	4b59      	ldr	r3, [pc, #356]	; (8002e60 <PWM_Move_Steps+0x7fc>)
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	4a58      	ldr	r2, [pc, #352]	; (8002e60 <PWM_Move_Steps+0x7fc>)
 8002d00:	f043 0301 	orr.w	r3, r3, #1
 8002d04:	6193      	str	r3, [r2, #24]

		NVIC_IRQ30_TIMER4_Enable;
 8002d06:	4b57      	ldr	r3, [pc, #348]	; (8002e64 <PWM_Move_Steps+0x800>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a56      	ldr	r2, [pc, #344]	; (8002e64 <PWM_Move_Steps+0x800>)
 8002d0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002d10:	6013      	str	r3, [r2, #0]



		TIMERx->CR1 &= ~(1<<0);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f023 0201 	bic.w	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	601a      	str	r2, [r3, #0]


		switch(ChannelX){
 8002d1e:	78fb      	ldrb	r3, [r7, #3]
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	f200 80d1 	bhi.w	8002ec8 <PWM_Move_Steps+0x864>
 8002d26:	a201      	add	r2, pc, #4	; (adr r2, 8002d2c <PWM_Move_Steps+0x6c8>)
 8002d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d2c:	08002d3d 	.word	0x08002d3d
 8002d30:	08002d95 	.word	0x08002d95
 8002d34:	08002ded 	.word	0x08002ded
 8002d38:	08002e71 	.word	0x08002e71
		case TIMER_CH1:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_6,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002d3c:	4b4a      	ldr	r3, [pc, #296]	; (8002e68 <PWM_Move_Steps+0x804>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	61bb      	str	r3, [r7, #24]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002d42:	f107 0318 	add.w	r3, r7, #24
 8002d46:	4619      	mov	r1, r3
 8002d48:	4842      	ldr	r0, [pc, #264]	; (8002e54 <PWM_Move_Steps+0x7f0>)
 8002d4a:	f7fe febf 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<3);  // Output compare 1 preload enable
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	f043 0208 	orr.w	r2, r3, #8
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<0);  // Capture/Compare 1 output enable
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	f043 0201 	orr.w	r2, r3, #1
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 4);  // PWM mode 1 - In upcounting, channel 1 is active
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	619a      	str	r2, [r3, #24]
			TIMERx->CCR1 = (top_Value * dutyCycle / 100);
 8002d72:	78bb      	ldrb	r3, [r7, #2]
 8002d74:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d76:	fb02 f303 	mul.w	r3, r2, r3
 8002d7a:	4a34      	ldr	r2, [pc, #208]	; (8002e4c <PWM_Move_Steps+0x7e8>)
 8002d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d80:	095a      	lsrs	r2, r3, #5
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	635a      	str	r2, [r3, #52]	; 0x34
			TIMERx->DIER |= (0b11 << 0);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f043 0203 	orr.w	r2, r3, #3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	60da      	str	r2, [r3, #12]
			break;
 8002d92:	e099      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH2:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_7,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002d94:	4b2b      	ldr	r3, [pc, #172]	; (8002e44 <PWM_Move_Steps+0x7e0>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	617b      	str	r3, [r7, #20]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002d9a:	f107 0314 	add.w	r3, r7, #20
 8002d9e:	4619      	mov	r1, r3
 8002da0:	482c      	ldr	r0, [pc, #176]	; (8002e54 <PWM_Move_Steps+0x7f0>)
 8002da2:	f7fe fe93 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR1 |= (1<<11);  // Output compare 2 preload enable
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	619a      	str	r2, [r3, #24]
			TIMERx->CCER |= (1<<4);   // Capture/Compare 2 output enable
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a1b      	ldr	r3, [r3, #32]
 8002db6:	f043 0210 	orr.w	r2, r3, #16
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR1 |= (0b110 << 12);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	619a      	str	r2, [r3, #24]
			TIMERx->CCR2 = (top_Value * dutyCycle / 100);
 8002dca:	78bb      	ldrb	r3, [r7, #2]
 8002dcc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002dce:	fb02 f303 	mul.w	r3, r2, r3
 8002dd2:	4a1e      	ldr	r2, [pc, #120]	; (8002e4c <PWM_Move_Steps+0x7e8>)
 8002dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd8:	095a      	lsrs	r2, r3, #5
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	639a      	str	r2, [r3, #56]	; 0x38
			TIMERx->DIER |= (0b101 << 0);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	f043 0205 	orr.w	r2, r3, #5
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	60da      	str	r2, [r3, #12]
			break;
 8002dea:	e06d      	b.n	8002ec8 <PWM_Move_Steps+0x864>
		}

		case TIMER_CH3:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_8,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002dec:	4b1f      	ldr	r3, [pc, #124]	; (8002e6c <PWM_Move_Steps+0x808>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	613b      	str	r3, [r7, #16]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002df2:	f107 0310 	add.w	r3, r7, #16
 8002df6:	4619      	mov	r1, r3
 8002df8:	4816      	ldr	r0, [pc, #88]	; (8002e54 <PWM_Move_Steps+0x7f0>)
 8002dfa:	f7fe fe67 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<3);  // Output compare 3 preload enable
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	f043 0208 	orr.w	r2, r3, #8
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<8);   // Capture/Compare 2 output enable
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 4);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	f043 0260 	orr.w	r2, r3, #96	; 0x60
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	61da      	str	r2, [r3, #28]
			TIMERx->CCR3 = (top_Value * dutyCycle / 100);
 8002e22:	78bb      	ldrb	r3, [r7, #2]
 8002e24:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e26:	fb02 f303 	mul.w	r3, r2, r3
 8002e2a:	4a08      	ldr	r2, [pc, #32]	; (8002e4c <PWM_Move_Steps+0x7e8>)
 8002e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e30:	095a      	lsrs	r2, r3, #5
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	63da      	str	r2, [r3, #60]	; 0x3c
			TIMERx->DIER |= (0b1001 << 0);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	f043 0209 	orr.w	r2, r3, #9
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	60da      	str	r2, [r3, #12]
			break;
 8002e42:	e041      	b.n	8002ec8 <PWM_Move_Steps+0x864>
 8002e44:	080032e8 	.word	0x080032e8
 8002e48:	40010800 	.word	0x40010800
 8002e4c:	51eb851f 	.word	0x51eb851f
 8002e50:	080032d4 	.word	0x080032d4
 8002e54:	40010c00 	.word	0x40010c00
 8002e58:	080032d8 	.word	0x080032d8
 8002e5c:	40000800 	.word	0x40000800
 8002e60:	40021000 	.word	0x40021000
 8002e64:	e000e100 	.word	0xe000e100
 8002e68:	080032e4 	.word	0x080032e4
 8002e6c:	080032c4 	.word	0x080032c4
		}

		case TIMER_CH4:
		{
			GPIO_PinConfig_t GPIO_PinCfg = {GPIO_PIN_9,GPIO_MODE_AF_OUTPUT_PUSHPULL,GPIO_SPEED_10MHZ};
 8002e70:	4b27      	ldr	r3, [pc, #156]	; (8002f10 <PWM_Move_Steps+0x8ac>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	60fb      	str	r3, [r7, #12]
			MCAL_GPIO_Init(GPIOB, &GPIO_PinCfg);
 8002e76:	f107 030c 	add.w	r3, r7, #12
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4825      	ldr	r0, [pc, #148]	; (8002f14 <PWM_Move_Steps+0x8b0>)
 8002e7e:	f7fe fe25 	bl	8001acc <MCAL_GPIO_Init>
			TIMERx->CCMR2 |= (1<<11);  // Output compare 4 preload enable
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	61da      	str	r2, [r3, #28]
			TIMERx->CCER |= (1<<12);   // Capture/Compare 2 output enable
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	621a      	str	r2, [r3, #32]
			TIMERx->CCMR2 |= (0b110 << 12);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	61da      	str	r2, [r3, #28]
			TIMERx->CCR4 = (top_Value * dutyCycle / 100);
 8002ea6:	78bb      	ldrb	r3, [r7, #2]
 8002ea8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002eaa:	fb02 f303 	mul.w	r3, r2, r3
 8002eae:	4a1a      	ldr	r2, [pc, #104]	; (8002f18 <PWM_Move_Steps+0x8b4>)
 8002eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb4:	095a      	lsrs	r2, r3, #5
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	641a      	str	r2, [r3, #64]	; 0x40
			TIMERx->DIER |= (0b10001 << 0);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	f043 0211 	orr.w	r2, r3, #17
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	60da      	str	r2, [r3, #12]
			break;
 8002ec6:	bf00      	nop


	//	Bit 7 ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	TIMERx->CR1 |= (1<<7);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	601a      	str	r2, [r3, #0]

	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1


	// ARR register value (Frequency value)
	TIMERx->ARR = top_Value;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002ed8:	62da      	str	r2, [r3, #44]	; 0x2c

	// Prescaler Value
	TIMERx->PSC = (Prescalar_Value - 1);
 8002eda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002edc:	1e5a      	subs	r2, r3, #1
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	629a      	str	r2, [r3, #40]	; 0x28


	TIMERx->DIER |=(0b1<<0);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	f043 0201 	orr.w	r2, r3, #1
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	60da      	str	r2, [r3, #12]


	//  Re-initialize the counter and generates an update of the registers (UG)
	TIMERx->EGR |= (1<<0);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f043 0201 	orr.w	r2, r3, #1
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	615a      	str	r2, [r3, #20]

	// Enable the timer
	TIMERx->CR1 |= (1<<0);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f043 0201 	orr.w	r2, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	601a      	str	r2, [r3, #0]





}
 8002f06:	bf00      	nop
 8002f08:	3758      	adds	r7, #88	; 0x58
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	080032c8 	.word	0x080032c8
 8002f14:	40010c00 	.word	0x40010c00
 8002f18:	51eb851f 	.word	0x51eb851f

08002f1c <TIM2_IRQHandler>:




void TIM2_IRQHandler()
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
	if(stepper_Flag == 1)
 8002f20:	4b18      	ldr	r3, [pc, #96]	; (8002f84 <TIM2_IRQHandler+0x68>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d128      	bne.n	8002f7a <TIM2_IRQHandler+0x5e>
	{
		TIMER2->SR &= ~(1<<0);
 8002f28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f32:	f023 0301 	bic.w	r3, r3, #1
 8002f36:	6113      	str	r3, [r2, #16]
		TIMER2->SR &= ~(1<<1);  // Capture/compare 1 interrupt flag
 8002f38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f42:	f023 0302 	bic.w	r3, r3, #2
 8002f46:	6113      	str	r3, [r2, #16]

		if(stepper_Steps != 0){
 8002f48:	4b0f      	ldr	r3, [pc, #60]	; (8002f88 <TIM2_IRQHandler+0x6c>)
 8002f4a:	881b      	ldrh	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d006      	beq.n	8002f5e <TIM2_IRQHandler+0x42>
			stepper_Steps--;
 8002f50:	4b0d      	ldr	r3, [pc, #52]	; (8002f88 <TIM2_IRQHandler+0x6c>)
 8002f52:	881b      	ldrh	r3, [r3, #0]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <TIM2_IRQHandler+0x6c>)
 8002f5a:	801a      	strh	r2, [r3, #0]
			PinStepper_flag = 1;
		}
	}else{   // For further usage rather than stepper

	}
}
 8002f5c:	e00d      	b.n	8002f7a <TIM2_IRQHandler+0x5e>
			stepper_Flag = 0;
 8002f5e:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <TIM2_IRQHandler+0x68>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
			TIMER2->CR1 &= ~(1<<0);   // Disable timer
 8002f64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f6e:	f023 0301 	bic.w	r3, r3, #1
 8002f72:	6013      	str	r3, [r2, #0]
			PinStepper_flag = 1;
 8002f74:	4b05      	ldr	r3, [pc, #20]	; (8002f8c <TIM2_IRQHandler+0x70>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	701a      	strb	r2, [r3, #0]
}
 8002f7a:	bf00      	nop
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	200000dd 	.word	0x200000dd
 8002f88:	200000de 	.word	0x200000de
 8002f8c:	200000dc 	.word	0x200000dc

08002f90 <USART1_IRQHandler>:


// ISR

void USART1_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
	Global_UART_Config[0].P_IRQ_CallBack();
 8002f94:	4b02      	ldr	r3, [pc, #8]	; (8002fa0 <USART1_IRQHandler+0x10>)
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	4798      	blx	r3
}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	200000e0 	.word	0x200000e0

08002fa4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
	Global_UART_Config[1].P_IRQ_CallBack();
 8002fa8:	4b02      	ldr	r3, [pc, #8]	; (8002fb4 <USART2_IRQHandler+0x10>)
 8002faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fac:	4798      	blx	r3
}
 8002fae:	bf00      	nop
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	200000e0 	.word	0x200000e0

08002fb8 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
	Global_UART_Config[2].P_IRQ_CallBack();
 8002fbc:	4b02      	ldr	r3, [pc, #8]	; (8002fc8 <USART3_IRQHandler+0x10>)
 8002fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc0:	4798      	blx	r3
}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	200000e0 	.word	0x200000e0

08002fcc <main>:
#define TARGET_DISTANCE_MAX 4

float Kp = 1.0; // Proportional gain


int main(void) {
 8002fcc:	b590      	push	{r4, r7, lr}
 8002fce:	b091      	sub	sp, #68	; 0x44
 8002fd0:	af02      	add	r7, sp, #8

	//RCC_GPIOC_CLK_EN();
	RCC_GPIOB_CLK_EN();
 8002fd2:	4b81      	ldr	r3, [pc, #516]	; (80031d8 <main+0x20c>)
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	4a80      	ldr	r2, [pc, #512]	; (80031d8 <main+0x20c>)
 8002fd8:	f043 0308 	orr.w	r3, r3, #8
 8002fdc:	6193      	str	r3, [r2, #24]
	RCC_GPIOA_CLK_EN();
 8002fde:	4b7e      	ldr	r3, [pc, #504]	; (80031d8 <main+0x20c>)
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	4a7d      	ldr	r2, [pc, #500]	; (80031d8 <main+0x20c>)
 8002fe4:	f043 0304 	orr.w	r3, r3, #4
 8002fe8:	6193      	str	r3, [r2, #24]

	RCC_TIMER3_CLK_EN();
 8002fea:	4b7b      	ldr	r3, [pc, #492]	; (80031d8 <main+0x20c>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	4a7a      	ldr	r2, [pc, #488]	; (80031d8 <main+0x20c>)
 8002ff0:	f043 0302 	orr.w	r3, r3, #2
 8002ff4:	61d3      	str	r3, [r2, #28]





	TIMER3_Init(RCC_CLK_8M);
 8002ff6:	2008      	movs	r0, #8
 8002ff8:	f7fe ff10 	bl	8001e1c <TIMER3_Init>


	Motor_Config_t DC_Motor1 =
 8002ffc:	4b77      	ldr	r3, [pc, #476]	; (80031dc <main+0x210>)
 8002ffe:	f107 0420 	add.w	r4, r7, #32
 8003002:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003004:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.DC_PortNumber = GPIOA,
			.PWM_Timer = TIMER4,
			.PWM_Channel = TIMER_CH2
	};

	Motor_intialize(&DC_Motor1);
 8003008:	f107 0320 	add.w	r3, r7, #32
 800300c:	4618      	mov	r0, r3
 800300e:	f7fd fe85 	bl	8000d1c <Motor_intialize>


	Motor_Config_t DC_Motor2 =
 8003012:	4b73      	ldr	r3, [pc, #460]	; (80031e0 <main+0x214>)
 8003014:	f107 0410 	add.w	r4, r7, #16
 8003018:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800301a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.DC_PortNumber = GPIOA,
			.PWM_Timer = TIMER4,
			.PWM_Channel = TIMER_CH1
	};
//
	Motor_intialize(&DC_Motor2);
 800301e:	f107 0310 	add.w	r3, r7, #16
 8003022:	4618      	mov	r0, r3
 8003024:	f7fd fe7a 	bl	8000d1c <Motor_intialize>


	LCD_enuInit(&LCD_Configs);
 8003028:	486e      	ldr	r0, [pc, #440]	; (80031e4 <main+0x218>)
 800302a:	f7fd fee9 	bl	8000e00 <LCD_enuInit>

	HC_SR04_Init(UltraSonic_Configs);
 800302e:	486e      	ldr	r0, [pc, #440]	; (80031e8 <main+0x21c>)
 8003030:	f7fe fab0 	bl	8001594 <HC_SR04_Init>

	GPIO_PinConfig_t StepperDirPin = { .GPIO_PinNumber = GPIO_PIN_9,
 8003034:	4b6d      	ldr	r3, [pc, #436]	; (80031ec <main+0x220>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	60fb      	str	r3, [r7, #12]
			.GPIO_MODE = GPIO_MODE_OUTPUT_PUSHPULL, .GPIO_OUTPUT_SPEED =
					GPIO_SPEED_2MHZ };
	Stepper_Init(&StepperDirPin);
 800303a:	f107 030c 	add.w	r3, r7, #12
 800303e:	4618      	mov	r0, r3
 8003040:	f7fe fa4c 	bl	80014dc <Stepper_Init>


	uint32_t Ultra1Distance = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	60bb      	str	r3, [r7, #8]
	uint32_t Ultra2Distance = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	607b      	str	r3, [r7, #4]
	/* Loop forever */
	while (1) {



		if(PinStepper_flag == 1)
 800304c:	4b68      	ldr	r3, [pc, #416]	; (80031f0 <main+0x224>)
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d107      	bne.n	8003064 <main+0x98>
		{
			MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_LOW);
 8003054:	2200      	movs	r2, #0
 8003056:	2101      	movs	r1, #1
 8003058:	4866      	ldr	r0, [pc, #408]	; (80031f4 <main+0x228>)
 800305a:	f7fe fdcd 	bl	8001bf8 <MCAL_GPIO_WritePin>
			PinStepper_flag = 0;
 800305e:	4b64      	ldr	r3, [pc, #400]	; (80031f0 <main+0x224>)
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]
		}


		LCD_enuJumpCursorTo(1, 0);
 8003064:	2100      	movs	r1, #0
 8003066:	2001      	movs	r0, #1
 8003068:	f7fe f968 	bl	800133c <LCD_enuJumpCursorTo>
		LCD_enuSendString("START");
 800306c:	4862      	ldr	r0, [pc, #392]	; (80031f8 <main+0x22c>)
 800306e:	f7fe f941 	bl	80012f4 <LCD_enuSendString>

		HC_SR04_ReadDistance(0,&Ultra1Distance);
 8003072:	f107 0308 	add.w	r3, r7, #8
 8003076:	4619      	mov	r1, r3
 8003078:	2000      	movs	r0, #0
 800307a:	f7fe faf9 	bl	8001670 <HC_SR04_ReadDistance>
		HC_SR04_ReadDistance(1,&Ultra2Distance);
 800307e:	1d3b      	adds	r3, r7, #4
 8003080:	4619      	mov	r1, r3
 8003082:	2001      	movs	r0, #1
 8003084:	f7fe faf4 	bl	8001670 <HC_SR04_ReadDistance>

		LCD_enuJumpCursorTo(1, 0);
 8003088:	2100      	movs	r1, #0
 800308a:	2001      	movs	r0, #1
 800308c:	f7fe f956 	bl	800133c <LCD_enuJumpCursorTo>
		LCD_enuSendString("Reading ");
 8003090:	485a      	ldr	r0, [pc, #360]	; (80031fc <main+0x230>)
 8003092:	f7fe f92f 	bl	80012f4 <LCD_enuSendString>

		LCD_enuJumpCursorTo(2, 0);
 8003096:	2100      	movs	r1, #0
 8003098:	2002      	movs	r0, #2
 800309a:	f7fe f94f 	bl	800133c <LCD_enuJumpCursorTo>
		LCD_enuSendString("1st:    ");
 800309e:	4858      	ldr	r0, [pc, #352]	; (8003200 <main+0x234>)
 80030a0:	f7fe f928 	bl	80012f4 <LCD_enuSendString>
		LCD_enuJumpCursorTo(2, 5);
 80030a4:	2105      	movs	r1, #5
 80030a6:	2002      	movs	r0, #2
 80030a8:	f7fe f948 	bl	800133c <LCD_enuJumpCursorTo>
		LCD_enuDisplayIntNum(Ultra1Distance);
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fe f992 	bl	80013d8 <LCD_enuDisplayIntNum>

		LCD_enuJumpCursorTo(2, 9);
 80030b4:	2109      	movs	r1, #9
 80030b6:	2002      	movs	r0, #2
 80030b8:	f7fe f940 	bl	800133c <LCD_enuJumpCursorTo>
		LCD_enuSendString("2nd:    ");
 80030bc:	4851      	ldr	r0, [pc, #324]	; (8003204 <main+0x238>)
 80030be:	f7fe f919 	bl	80012f4 <LCD_enuSendString>
		LCD_enuJumpCursorTo(2, 13);
 80030c2:	210d      	movs	r1, #13
 80030c4:	2002      	movs	r0, #2
 80030c6:	f7fe f939 	bl	800133c <LCD_enuJumpCursorTo>
		LCD_enuDisplayIntNum(Ultra2Distance);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fe f983 	bl	80013d8 <LCD_enuDisplayIntNum>
		//
		if (Ultra1Distance <= 5) {
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b05      	cmp	r3, #5
 80030d6:	d87a      	bhi.n	80031ce <main+0x202>

			MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_LOW);
 80030d8:	2200      	movs	r2, #0
 80030da:	2180      	movs	r1, #128	; 0x80
 80030dc:	484a      	ldr	r0, [pc, #296]	; (8003208 <main+0x23c>)
 80030de:	f7fe fd8b 	bl	8001bf8 <MCAL_GPIO_WritePin>
			MCAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_LOW);
 80030e2:	2200      	movs	r2, #0
 80030e4:	2140      	movs	r1, #64	; 0x40
 80030e6:	4848      	ldr	r0, [pc, #288]	; (8003208 <main+0x23c>)
 80030e8:	f7fe fd86 	bl	8001bf8 <MCAL_GPIO_WritePin>

			Motor_Move_ForWard(&DC_Motor1, 100);
 80030ec:	f107 0320 	add.w	r3, r7, #32
 80030f0:	2164      	movs	r1, #100	; 0x64
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fd fe5e 	bl	8000db4 <Motor_Move_ForWard>
			Motor_Move_ForWard(&DC_Motor2, 100);
 80030f8:	f107 0310 	add.w	r3, r7, #16
 80030fc:	2164      	movs	r1, #100	; 0x64
 80030fe:	4618      	mov	r0, r3
 8003100:	f7fd fe58 	bl	8000db4 <Motor_Move_ForWard>

			Delay_Timer3_ms(3000);
 8003104:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003108:	f7fe fec8 	bl	8001e9c <Delay_Timer3_ms>

			Motor_TurnOff(&DC_Motor1);
 800310c:	f107 0320 	add.w	r3, r7, #32
 8003110:	4618      	mov	r0, r3
 8003112:	f7fd fe29 	bl	8000d68 <Motor_TurnOff>



			Motor_TurnOff(&DC_Motor2);
 8003116:	f107 0310 	add.w	r3, r7, #16
 800311a:	4618      	mov	r0, r3
 800311c:	f7fd fe24 	bl	8000d68 <Motor_TurnOff>




			//
			Delay_Timer3_ms(1000);
 8003120:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003124:	f7fe feba 	bl	8001e9c <Delay_Timer3_ms>

			if(Ultra2Distance<=2){
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d80d      	bhi.n	800314a <main+0x17e>
				// Move stepper up
				Stepper_Move_Steps(TIMER2, TIMER_CH1, 8000, 50, 500, Stepper_UP);
 800312e:	2301      	movs	r3, #1
 8003130:	9301      	str	r3, [sp, #4]
 8003132:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	2332      	movs	r3, #50	; 0x32
 800313a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800313e:	2100      	movs	r1, #0
 8003140:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003144:	f7fe f9f0 	bl	8001528 <Stepper_Move_Steps>
 8003148:	e041      	b.n	80031ce <main+0x202>
			}else if(Ultra2Distance>=4){
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b03      	cmp	r3, #3
 800314e:	d90d      	bls.n	800316c <main+0x1a0>
				Stepper_Move_Steps(TIMER2, TIMER_CH1, 8000, 50, 500, Stepper_Down);
 8003150:	2300      	movs	r3, #0
 8003152:	9301      	str	r3, [sp, #4]
 8003154:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	2332      	movs	r3, #50	; 0x32
 800315c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003160:	2100      	movs	r1, #0
 8003162:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003166:	f7fe f9df 	bl	8001528 <Stepper_Move_Steps>
 800316a:	e030      	b.n	80031ce <main+0x202>
			}
			else{
//				Stepper_Move_Steps(TIMER2, TIMER_CH1, 1500, 50, 500, Stepper_UP);

                // Adjust stepper steps based on the error
                float error = TARGET_DISTANCE_MAX - Ultra2Distance;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f1c3 0304 	rsb	r3, r3, #4
 8003172:	4618      	mov	r0, r3
 8003174:	f7fd fd54 	bl	8000c20 <__aeabi_ui2f>
 8003178:	4603      	mov	r3, r0
 800317a:	633b      	str	r3, [r7, #48]	; 0x30
                int correction_steps = Kp * error;
 800317c:	4b23      	ldr	r3, [pc, #140]	; (800320c <main+0x240>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003182:	4618      	mov	r0, r3
 8003184:	f7fc fff4 	bl	8000170 <__aeabi_fmul>
 8003188:	4603      	mov	r3, r0
 800318a:	4618      	mov	r0, r3
 800318c:	f7fd fda0 	bl	8000cd0 <__aeabi_f2iz>
 8003190:	4603      	mov	r3, r0
 8003192:	637b      	str	r3, [r7, #52]	; 0x34

                // Limit correction steps to avoid excessive adjustments
                if (correction_steps > 100) {
 8003194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003196:	2b64      	cmp	r3, #100	; 0x64
 8003198:	dd02      	ble.n	80031a0 <main+0x1d4>
                    correction_steps = 100;
 800319a:	2364      	movs	r3, #100	; 0x64
 800319c:	637b      	str	r3, [r7, #52]	; 0x34
 800319e:	e006      	b.n	80031ae <main+0x1e2>
                } else if (correction_steps < -100) {
 80031a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031a2:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80031a6:	da02      	bge.n	80031ae <main+0x1e2>
                    correction_steps = -100;
 80031a8:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80031ac:	637b      	str	r3, [r7, #52]	; 0x34
                }

                Stepper_Move_Steps(TIMER2, TIMER_CH1,(uint16_t)(1500 + correction_steps), 50, 500, Stepper_UP);
 80031ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	2301      	movs	r3, #1
 80031ba:	9301      	str	r3, [sp, #4]
 80031bc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	2332      	movs	r3, #50	; 0x32
 80031c4:	2100      	movs	r1, #0
 80031c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80031ca:	f7fe f9ad 	bl	8001528 <Stepper_Move_Steps>

			}

		}

		Delay_Timer3_ms(10);
 80031ce:	200a      	movs	r0, #10
 80031d0:	f7fe fe64 	bl	8001e9c <Delay_Timer3_ms>
		if(PinStepper_flag == 1)
 80031d4:	e73a      	b.n	800304c <main+0x80>
 80031d6:	bf00      	nop
 80031d8:	40021000 	.word	0x40021000
 80031dc:	08003318 	.word	0x08003318
 80031e0:	08003328 	.word	0x08003328
 80031e4:	20000000 	.word	0x20000000
 80031e8:	2000001c 	.word	0x2000001c
 80031ec:	08003338 	.word	0x08003338
 80031f0:	200000dc 	.word	0x200000dc
 80031f4:	40010800 	.word	0x40010800
 80031f8:	080032ec 	.word	0x080032ec
 80031fc:	080032f4 	.word	0x080032f4
 8003200:	08003300 	.word	0x08003300
 8003204:	0800330c 	.word	0x0800330c
 8003208:	40010c00 	.word	0x40010c00
 800320c:	2000002c 	.word	0x2000002c

08003210 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003210:	480d      	ldr	r0, [pc, #52]	; (8003248 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003212:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003214:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003218:	480c      	ldr	r0, [pc, #48]	; (800324c <LoopForever+0x6>)
  ldr r1, =_edata
 800321a:	490d      	ldr	r1, [pc, #52]	; (8003250 <LoopForever+0xa>)
  ldr r2, =_sidata
 800321c:	4a0d      	ldr	r2, [pc, #52]	; (8003254 <LoopForever+0xe>)
  movs r3, #0
 800321e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003220:	e002      	b.n	8003228 <LoopCopyDataInit>

08003222 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003222:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003224:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003226:	3304      	adds	r3, #4

08003228 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003228:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800322a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800322c:	d3f9      	bcc.n	8003222 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800322e:	4a0a      	ldr	r2, [pc, #40]	; (8003258 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003230:	4c0a      	ldr	r4, [pc, #40]	; (800325c <LoopForever+0x16>)
  movs r3, #0
 8003232:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003234:	e001      	b.n	800323a <LoopFillZerobss>

08003236 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003236:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003238:	3204      	adds	r2, #4

0800323a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800323a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800323c:	d3fb      	bcc.n	8003236 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800323e:	f000 f811 	bl	8003264 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003242:	f7ff fec3 	bl	8002fcc <main>

08003246 <LoopForever>:

LoopForever:
  b LoopForever
 8003246:	e7fe      	b.n	8003246 <LoopForever>
  ldr   r0, =_estack
 8003248:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800324c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003250:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8003254:	08003344 	.word	0x08003344
  ldr r2, =_sbss
 8003258:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800325c:	2000011c 	.word	0x2000011c

08003260 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003260:	e7fe      	b.n	8003260 <ADC1_2_IRQHandler>
	...

08003264 <__libc_init_array>:
 8003264:	b570      	push	{r4, r5, r6, lr}
 8003266:	2600      	movs	r6, #0
 8003268:	4d0c      	ldr	r5, [pc, #48]	; (800329c <__libc_init_array+0x38>)
 800326a:	4c0d      	ldr	r4, [pc, #52]	; (80032a0 <__libc_init_array+0x3c>)
 800326c:	1b64      	subs	r4, r4, r5
 800326e:	10a4      	asrs	r4, r4, #2
 8003270:	42a6      	cmp	r6, r4
 8003272:	d109      	bne.n	8003288 <__libc_init_array+0x24>
 8003274:	f000 f81a 	bl	80032ac <_init>
 8003278:	2600      	movs	r6, #0
 800327a:	4d0a      	ldr	r5, [pc, #40]	; (80032a4 <__libc_init_array+0x40>)
 800327c:	4c0a      	ldr	r4, [pc, #40]	; (80032a8 <__libc_init_array+0x44>)
 800327e:	1b64      	subs	r4, r4, r5
 8003280:	10a4      	asrs	r4, r4, #2
 8003282:	42a6      	cmp	r6, r4
 8003284:	d105      	bne.n	8003292 <__libc_init_array+0x2e>
 8003286:	bd70      	pop	{r4, r5, r6, pc}
 8003288:	f855 3b04 	ldr.w	r3, [r5], #4
 800328c:	4798      	blx	r3
 800328e:	3601      	adds	r6, #1
 8003290:	e7ee      	b.n	8003270 <__libc_init_array+0xc>
 8003292:	f855 3b04 	ldr.w	r3, [r5], #4
 8003296:	4798      	blx	r3
 8003298:	3601      	adds	r6, #1
 800329a:	e7f2      	b.n	8003282 <__libc_init_array+0x1e>
 800329c:	0800333c 	.word	0x0800333c
 80032a0:	0800333c 	.word	0x0800333c
 80032a4:	0800333c 	.word	0x0800333c
 80032a8:	08003340 	.word	0x08003340

080032ac <_init>:
 80032ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ae:	bf00      	nop
 80032b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032b2:	bc08      	pop	{r3}
 80032b4:	469e      	mov	lr, r3
 80032b6:	4770      	bx	lr

080032b8 <_fini>:
 80032b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ba:	bf00      	nop
 80032bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032be:	bc08      	pop	{r3}
 80032c0:	469e      	mov	lr, r3
 80032c2:	4770      	bx	lr
