<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jan 20 23:26:16 2026" VIVADOVERSION="2025.1.1">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu3eg" NAME="bd_0" PACKAGE="sbva484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_a_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_a_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_a_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_a_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_a_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_a_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_a_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_a_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_a_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_a_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_a_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_a_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_a_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_a_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_a_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_a_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_a_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_a_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_a_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_a_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_a_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_a_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_a_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_a_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_a_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_a_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_a_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_a_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_a_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_a_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_a_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_a_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_a_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_a_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_a_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_a_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_a_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_a_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_a_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_a_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_a_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_b_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_b_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_b_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_b_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_b_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_b_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_b_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_b_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_b_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_b_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_b_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_b_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_b_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_b_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_b_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_b_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_b_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_b_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_b_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_b_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_b_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_b_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_b_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_b_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_b_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_b_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_b_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_b_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_b_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_b_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_b_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_b_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_b_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_b_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_b_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_b_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_b_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_b_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_b_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_b_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_b_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_sum_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_sum_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_sum_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_sum_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_sum_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_sum_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_sum_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_sum_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_sum_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_sum_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_sum_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_sum_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_sum_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_sum_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_sum_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_sum_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_sum_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_sum_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_sum_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_sum_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_sum_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_sum_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_sum_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_sum_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_sum_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_sum_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_sum_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_sum_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_sum_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_sum_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_sum_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_sum_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_sum_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_sum_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_sum_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_sum_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_sum_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_sum_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_sum_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_sum_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_sum_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_control_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_control_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_control_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_control_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_control_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WVALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_a" DATAWIDTH="32" NAME="m_axi_a" TYPE="MASTER">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_a_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_a_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_a_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_a_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_a_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_a_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_a_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_a_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_a_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_a_arregion"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_a_arsize"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_a_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_a_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_a_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_a_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_a_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_a_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_a_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_a_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_a_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_a_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_a_awregion"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_a_awsize"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_a_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_a_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_a_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_a_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_a_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_a_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_a_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_a_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_a_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_a_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_a_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_a_wdata"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_a_wid"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_a_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_a_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_a_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_a_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_b" DATAWIDTH="32" NAME="m_axi_b" TYPE="MASTER">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_b_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_b_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_b_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_b_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_b_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_b_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_b_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_b_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_b_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_b_arregion"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_b_arsize"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_b_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_b_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_b_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_b_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_b_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_b_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_b_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_b_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_b_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_b_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_b_awregion"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_b_awsize"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_b_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_b_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_b_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_b_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_b_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_b_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_b_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_b_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_b_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_b_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_b_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_b_wdata"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_b_wid"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_b_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_b_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_b_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_b_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_sum" DATAWIDTH="32" NAME="m_axi_sum" TYPE="MASTER">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_sum_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_sum_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_sum_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_sum_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_sum_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_sum_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_sum_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_sum_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_sum_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_sum_arregion"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_sum_arsize"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_sum_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_sum_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_sum_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_sum_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_sum_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_sum_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_sum_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_sum_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_sum_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_sum_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_sum_awregion"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_sum_awsize"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_sum_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_sum_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_sum_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_sum_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_sum_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_sum_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_sum_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_sum_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_sum_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_sum_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_sum_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_sum_wdata"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_sum_wid"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_sum_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_sum_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_sum_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_sum_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_control" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2114444965" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="top_kernel" VLNV="xilinx.com:hls:top_kernel:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_A_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_A_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_A_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_A_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_A_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_A_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_B_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_B_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_B_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_B_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_B_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SUM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_SUM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SUM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SUM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SUM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_SUM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SUM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SUM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_SUM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SUM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_SUM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_A_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_A_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_B_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_B_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_SUM_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_SUM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="II" VALUE="100"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="117"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_a_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_a_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_a_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_a_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_a_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_a_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_a_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_a_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_a_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_a_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_a_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_a_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_a_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_a_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_a_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_a_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_a_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_a_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_a_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_a_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_a_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_a_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_a_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_a_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_a_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_a_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_a_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_a_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_a_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_a_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_a_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_a_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_a_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_a_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_a_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_a_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_a_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_a_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_a_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_a_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_a_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_a_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_b_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_b_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_b_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_b_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_b_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_b_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_b_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_b_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_b_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_b_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_b_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_b_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_b_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_b_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_b_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_b_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_b_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_b_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_b_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_b_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_b_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_b_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_b_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_b_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_b_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_b_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_b_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_b_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_b_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_b_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_b_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_b_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_b_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_b_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_b_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_b_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_b_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_b_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_b_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_b_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_b_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_b_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_sum_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sum_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sum_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_sum_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sum_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sum_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sum_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sum_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sum_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sum_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sum_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sum_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_sum_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sum_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sum_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_sum_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sum_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sum_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sum_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sum_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sum_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sum_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sum_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sum_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_sum_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sum_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sum_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sum_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sum_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_sum_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sum_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sum_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sum_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sum_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sum_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_sum_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sum_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sum_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sum_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sum_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_sum_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_sum_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_a" DATAWIDTH="32" NAME="m_axi_a" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_a_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_a_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_a_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_a_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_a_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_a_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_a_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_a_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_a_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_a_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_a_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_a_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_a_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_a_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_a_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_a_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_a_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_a_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_a_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_a_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_a_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_a_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_a_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_a_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_a_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_a_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_a_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_a_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_a_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_a_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_a_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_a_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_a_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_a_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_a_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_a_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_a_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_a_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_a_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_a_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_b" DATAWIDTH="32" NAME="m_axi_b" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_b_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_b_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_b_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_b_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_b_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_b_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_b_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_b_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_b_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_b_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_b_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_b_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_b_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_b_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_b_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_b_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_b_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_b_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_b_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_b_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_b_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_b_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_b_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_b_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_b_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_b_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_b_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_b_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_b_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_b_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_b_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_b_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_b_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_b_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_b_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_b_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_b_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_b_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_b_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_b_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_sum" DATAWIDTH="32" NAME="m_axi_sum" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_sum_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_sum_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_sum_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_sum_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_sum_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_sum_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_sum_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_sum_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_sum_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_sum_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_sum_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_sum_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_sum_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_sum_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_sum_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_sum_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_sum_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_sum_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_sum_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_sum_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_sum_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_sum_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_sum_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_sum_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_sum_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_sum_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_sum_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_sum_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_sum_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_sum_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_sum_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_sum_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_sum_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_sum_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_sum_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_sum_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_sum_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_sum_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_sum_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_sum_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_a" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_a" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_a"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_b" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_b" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_b"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_sum" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_sum" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_sum"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
