{'addr': {'DefVars': ['q'],
          'Lines': ['12:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f7bf0ee3610>]},
 'data': {'DefVars': ['q', 'ram'],
          'Lines': ['12:D', '17:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f7bf0ee3610>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7bf0efd610>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['12:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f7bf0ee3610>]},
 'we': {'DefVars': ['q', None],
        'Lines': ['12:D', '15:C'],
        'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f7bf0ee3610>,
                          ['we']]}}
