$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:43:57 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module InternalBoreTester $end
   $var wire  1 # clock $end
   $var wire  1 % done_value $end
   $var wire  1 & dut_in $end
   $var wire  1 & dut_out $end
   $var wire  1 $ reset $end
   $scope module dut $end
    $var wire  1 & in $end
    $var wire  1 & out $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
1&
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
#11
1#
1%
#12
#13
#14
#15
#16
0#
#17
#18
#19
#20
