Dual-clock pipelined FIFO buffer