Classic Timing Analyzer report for top_de2
Tue Dec 10 18:35:02 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                                                                                  ; To                                  ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 3.284 ns                         ; dbg_inputs[3]                                                                                         ; npg:inst10|npg_ff:Button|q          ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 14.436 ns                        ; de_piece:inst6|state.reset                                                                            ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                              ; altera_reserved_tdo                 ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 5.068 ns                         ; dbg_inputs[5]                                                                                         ; debounce:inst19|output[5]           ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 112.66 MHz ( period = 8.876 ns ) ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]                ; sr_if:inst2|do2                     ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 141.64 MHz ( period = 7.060 ns ) ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                                                                                       ;                                     ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                      ; To                                                                                                  ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 112.66 MHz ( period = 8.876 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]    ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.676 ns                ;
; N/A                                     ; 114.09 MHz ( period = 8.765 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                               ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 115.21 MHz ( period = 8.680 ns )                    ; cs_compare:inst15|cs_shift:shift|state.read                                               ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 115.22 MHz ( period = 8.679 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                      ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 115.77 MHz ( period = 8.638 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 116.73 MHz ( period = 8.567 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.367 ns                ;
; N/A                                     ; 117.29 MHz ( period = 8.526 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.318 ns                ;
; N/A                                     ; 117.70 MHz ( period = 8.496 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 118.19 MHz ( period = 8.461 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.261 ns                ;
; N/A                                     ; 118.27 MHz ( period = 8.455 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.247 ns                ;
; N/A                                     ; 118.95 MHz ( period = 8.407 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]    ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.207 ns                ;
; N/A                                     ; 119.19 MHz ( period = 8.390 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.190 ns                ;
; N/A                                     ; 119.25 MHz ( period = 8.386 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1] ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.186 ns                ;
; N/A                                     ; 119.27 MHz ( period = 8.384 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.176 ns                ;
; N/A                                     ; 119.35 MHz ( period = 8.379 ns )                    ; controller:inst18|cur_state.move_down_1                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; draw_score:inst13|state.writing                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.117 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; controller:inst18|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.159 ns                ;
; N/A                                     ; 119.70 MHz ( period = 8.354 ns )                    ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.117 ns                ;
; N/A                                     ; 119.89 MHz ( period = 8.341 ns )                    ; controller:inst18|cur_state.hard_drop_1                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.141 ns                ;
; N/A                                     ; 120.16 MHz ( period = 8.322 ns )                    ; controller:inst18|cur_state.put_back_3                                                    ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 120.21 MHz ( period = 8.319 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.119 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; controller:inst18|cur_state.move_right_2                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.103 ns                ;
; N/A                                     ; 120.37 MHz ( period = 8.308 ns )                    ; controller:inst18|cur_state.move_down_1                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 120.66 MHz ( period = 8.288 ns )                    ; controller:inst18|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.088 ns                ;
; N/A                                     ; 120.76 MHz ( period = 8.281 ns )                    ; controller:inst18|cur_state.move_down_3                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 120.90 MHz ( period = 8.271 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0] ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.071 ns                ;
; N/A                                     ; 120.92 MHz ( period = 8.270 ns )                    ; controller:inst18|cur_state.hard_drop_1                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.070 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; controller:inst18|cur_state.drop_overflow                                                 ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.061 ns                ;
; N/A                                     ; 121.20 MHz ( period = 8.251 ns )                    ; controller:inst18|cur_state.put_back_3                                                    ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 121.26 MHz ( period = 8.247 ns )                    ; controller:inst18|cur_state.rotate_ccw_1                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.076 ns                ;
; N/A                                     ; 121.26 MHz ( period = 8.247 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.056 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; controller:inst18|cur_state.move_right_2                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; controller:inst18|cur_state.move_down_1                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.037 ns                ;
; N/A                                     ; 121.70 MHz ( period = 8.217 ns )                    ; controller:inst18|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 121.73 MHz ( period = 8.215 ns )                    ; controller:inst18|cur_state.space_1                                                       ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.007 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; controller:inst18|cur_state.move_down_3                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.002 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; controller:inst18|cur_state.hard_drop_1                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.999 ns                ;
; N/A                                     ; 122.03 MHz ( period = 8.195 ns )                    ; controller:inst18|cur_state.rotate_cw_2                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.987 ns                ;
; N/A                                     ; 122.10 MHz ( period = 8.190 ns )                    ; controller:inst18|cur_state.drop_overflow                                                 ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 122.12 MHz ( period = 8.189 ns )                    ; controller:inst18|cur_state.space_6                                                       ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.989 ns                ;
; N/A                                     ; 122.25 MHz ( period = 8.180 ns )                    ; controller:inst18|cur_state.put_back_3                                                    ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.972 ns                ;
; N/A                                     ; 122.31 MHz ( period = 8.176 ns )                    ; controller:inst18|cur_state.rotate_ccw_1                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 122.41 MHz ( period = 8.169 ns )                    ; controller:inst18|cur_state.move_right_2                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.961 ns                ;
; N/A                                     ; 122.49 MHz ( period = 8.164 ns )                    ; controller:inst18|cur_state.rotate_cw_1                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.993 ns                ;
; N/A                                     ; 122.52 MHz ( period = 8.162 ns )                    ; controller:inst18|cur_state.move_left_7                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 122.79 MHz ( period = 8.144 ns )                    ; controller:inst18|cur_state.space_1                                                       ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 122.82 MHz ( period = 8.142 ns )                    ; controller:inst18|cur_state.collision_4                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.934 ns                ;
; N/A                                     ; 122.87 MHz ( period = 8.139 ns )                    ; controller:inst18|cur_state.move_down_3                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.931 ns                ;
; N/A                                     ; 122.99 MHz ( period = 8.131 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.932 ns                ;
; N/A                                     ; 123.02 MHz ( period = 8.129 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.929 ns                ;
; N/A                                     ; 123.05 MHz ( period = 8.127 ns )                    ; controller:inst18|cur_state.move_left_4                                                   ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 123.09 MHz ( period = 8.124 ns )                    ; controller:inst18|cur_state.rotate_cw_2                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.916 ns                ;
; N/A                                     ; 123.17 MHz ( period = 8.119 ns )                    ; controller:inst18|cur_state.drop_overflow                                                 ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 123.18 MHz ( period = 8.118 ns )                    ; controller:inst18|cur_state.space_6                                                       ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 123.32 MHz ( period = 8.109 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 123.38 MHz ( period = 8.105 ns )                    ; controller:inst18|cur_state.rotate_ccw_1                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.934 ns                ;
; N/A                                     ; 123.56 MHz ( period = 8.093 ns )                    ; controller:inst18|cur_state.rotate_cw_1                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 123.59 MHz ( period = 8.091 ns )                    ; controller:inst18|cur_state.move_left_7                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.883 ns                ;
; N/A                                     ; 123.61 MHz ( period = 8.090 ns )                    ; controller:inst18|cur_state.move_right_4                                                  ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.859 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; controller:inst18|cur_state.move_left_2                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.872 ns                ;
; N/A                                     ; 123.87 MHz ( period = 8.073 ns )                    ; de_piece:inst6|state.reset                                                                ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 123.87 MHz ( period = 8.073 ns )                    ; controller:inst18|cur_state.space_1                                                       ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.865 ns                ;
; N/A                                     ; 123.90 MHz ( period = 8.071 ns )                    ; controller:inst18|cur_state.collision_4                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 123.95 MHz ( period = 8.068 ns )                    ; cs_compare:inst15|state.trigger                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.829 ns                ;
; N/A                                     ; 123.96 MHz ( period = 8.067 ns )                    ; controller:inst18|cur_state.move_left_6                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.888 ns                ;
; N/A                                     ; 124.01 MHz ( period = 8.064 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.839 ns                ;
; N/A                                     ; 124.07 MHz ( period = 8.060 ns )                    ; controller:inst18|cur_state.move_right_1                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.888 ns                ;
; N/A                                     ; 124.16 MHz ( period = 8.054 ns )                    ; controller:inst18|cur_state.draw                                                          ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.854 ns                ;
; N/A                                     ; 124.18 MHz ( period = 8.053 ns )                    ; controller:inst18|cur_state.rotate_cw_2                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.845 ns                ;
; N/A                                     ; 124.22 MHz ( period = 8.050 ns )                    ; controller:inst18|cur_state.rotate_ccw_2                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.842 ns                ;
; N/A                                     ; 124.24 MHz ( period = 8.049 ns )                    ; controller:inst18|cur_state.first_draw_1                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 124.27 MHz ( period = 8.047 ns )                    ; controller:inst18|cur_state.space_6                                                       ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 124.36 MHz ( period = 8.041 ns )                    ; cs_compare:inst15|state.lock                                                              ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.802 ns                ;
; N/A                                     ; 124.55 MHz ( period = 8.029 ns )                    ; controller:inst18|cur_state.move_left_1                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.829 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; controller:inst18|cur_state.rotate_cw_1                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.851 ns                ;
; N/A                                     ; 124.69 MHz ( period = 8.020 ns )                    ; controller:inst18|cur_state.move_left_7                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 124.70 MHz ( period = 8.019 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; controller:inst18|cur_state.reset_timers_b_2                                              ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 124.75 MHz ( period = 8.016 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.809 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; controller:inst18|cur_state.move_right_3                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.836 ns                ;
; N/A                                     ; 124.86 MHz ( period = 8.009 ns )                    ; controller:inst18|cur_state.game_over                                                     ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.809 ns                ;
; N/A                                     ; 124.86 MHz ( period = 8.009 ns )                    ; controller:inst18|cur_state.move_left_2                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 124.95 MHz ( period = 8.003 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.751 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; controller:inst18|cur_state.collision_4                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.792 ns                ;
; N/A                                     ; 125.05 MHz ( period = 7.997 ns )                    ; controller:inst18|cur_state.move_left_3                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.825 ns                ;
; N/A                                     ; 125.05 MHz ( period = 7.997 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.789 ns                ;
; N/A                                     ; 125.06 MHz ( period = 7.996 ns )                    ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 125.06 MHz ( period = 7.996 ns )                    ; controller:inst18|cur_state.move_left_6                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 125.17 MHz ( period = 7.989 ns )                    ; controller:inst18|cur_state.move_right_1                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 125.22 MHz ( period = 7.986 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.795 ns                ;
; N/A                                     ; 125.27 MHz ( period = 7.983 ns )                    ; controller:inst18|cur_state.draw                                                          ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 125.28 MHz ( period = 7.982 ns )                    ; controller:inst18|cur_state.soft_drop_1                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.811 ns                ;
; N/A                                     ; 125.28 MHz ( period = 7.982 ns )                    ; controller:inst18|cur_state.rotate_cw_4                                                   ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.751 ns                ;
; N/A                                     ; 125.33 MHz ( period = 7.979 ns )                    ; controller:inst18|cur_state.rotate_ccw_2                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.771 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; check_mask:inst5|state.wait_for_ram                                                       ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; controller:inst18|cur_state.first_draw_1                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; controller:inst18|cur_state.collision_3                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.762 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; controller:inst18|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; controller:inst18|cur_state.move_left_1                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.758 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.755 ns                ;
; N/A                                     ; 125.77 MHz ( period = 7.951 ns )                    ; controller:inst18|cur_state.key                                                           ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.779 ns                ;
; N/A                                     ; 125.77 MHz ( period = 7.951 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.752 ns                ;
; N/A                                     ; 125.83 MHz ( period = 7.947 ns )                    ; controller:inst18|cur_state.reset_timers_b_2                                              ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.776 ns                ;
; N/A                                     ; 125.88 MHz ( period = 7.944 ns )                    ; controller:inst18|cur_state.move_right_3                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.765 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; controller:inst18|cur_state.move_left_2                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; controller:inst18|cur_state.game_over                                                     ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 126.02 MHz ( period = 7.935 ns )                    ; controller:inst18|cur_state.rotate_ccw_3                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.756 ns                ;
; N/A                                     ; 126.07 MHz ( period = 7.932 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.732 ns                ;
; N/A                                     ; 126.17 MHz ( period = 7.926 ns )                    ; controller:inst18|cur_state.move_left_3                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.754 ns                ;
; N/A                                     ; 126.18 MHz ( period = 7.925 ns )                    ; controller:inst18|cur_state.move_left_6                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 126.18 MHz ( period = 7.925 ns )                    ; controller:inst18|cur_state.put_back_3                                                    ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 126.23 MHz ( period = 7.922 ns )                    ; controller:inst18|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_x_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.723 ns                ;
; N/A                                     ; 126.29 MHz ( period = 7.918 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.690 ns                ;
; N/A                                     ; 126.29 MHz ( period = 7.918 ns )                    ; controller:inst18|cur_state.move_right_1                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 126.36 MHz ( period = 7.914 ns )                    ; controller:inst18|cur_state.move_right_2                                                  ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.681 ns                ;
; N/A                                     ; 126.37 MHz ( period = 7.913 ns )                    ; controller:inst18|cur_state.first_draw_2                                                  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.741 ns                ;
; N/A                                     ; 126.39 MHz ( period = 7.912 ns )                    ; draw_score:inst13|i[1]                                                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 126.39 MHz ( period = 7.912 ns )                    ; controller:inst18|cur_state.draw                                                          ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 126.41 MHz ( period = 7.911 ns )                    ; controller:inst18|cur_state.gen_piece_2                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 126.41 MHz ( period = 7.911 ns )                    ; controller:inst18|cur_state.soft_drop_1                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; controller:inst18|cur_state.rotate_ccw_2                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; controller:inst18|cur_state.first_draw_1                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.707 ns                ;
; N/A                                     ; 126.52 MHz ( period = 7.904 ns )                    ; controller:inst18|cur_state.move_left_4                                                   ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.711 ns                ;
; N/A                                     ; 126.53 MHz ( period = 7.903 ns )                    ; controller:inst18|cur_state.soft_drop_3                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.732 ns                ;
; N/A                                     ; 126.60 MHz ( period = 7.899 ns )                    ; controller:inst18|cur_state.collision_3                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.691 ns                ;
; N/A                                     ; 126.66 MHz ( period = 7.895 ns )                    ; controller:inst18|cur_state.drop_timer_reset                                              ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 126.73 MHz ( period = 7.891 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 126.77 MHz ( period = 7.888 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[3]                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 126.79 MHz ( period = 7.887 ns )                    ; controller:inst18|cur_state.move_left_1                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.687 ns                ;
; N/A                                     ; 126.84 MHz ( period = 7.884 ns )                    ; controller:inst18|cur_state.move_down_3                                                   ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.651 ns                ;
; N/A                                     ; 126.86 MHz ( period = 7.883 ns )                    ; controller:inst18|cur_state.move_left_4                                                   ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.652 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; controller:inst18|cur_state.key                                                           ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.708 ns                ;
; N/A                                     ; 126.97 MHz ( period = 7.876 ns )                    ; controller:inst18|cur_state.reset_timers_b_2                                              ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.705 ns                ;
; N/A                                     ; 127.02 MHz ( period = 7.873 ns )                    ; controller:inst18|cur_state.move_right_3                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.694 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; controller:inst18|cur_state.game_over                                                     ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.667 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; controller:inst18|cur_state.move_right_4                                                  ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.674 ns                ;
; N/A                                     ; 127.16 MHz ( period = 7.864 ns )                    ; controller:inst18|cur_state.clear_shift_2                                                 ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.664 ns                ;
; N/A                                     ; 127.16 MHz ( period = 7.864 ns )                    ; controller:inst18|cur_state.rotate_ccw_3                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.685 ns                ;
; N/A                                     ; 127.18 MHz ( period = 7.863 ns )                    ; controller:inst18|cur_state.gen_piece_1                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.655 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; controller:inst18|cur_state.move_left_3                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 127.34 MHz ( period = 7.853 ns )                    ; controller:inst18|cur_state.init                                                          ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; controller:inst18|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 127.39 MHz ( period = 7.850 ns )                    ; controller:inst18|cur_state.move_down_1                                                   ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 127.40 MHz ( period = 7.849 ns )                    ; controller:inst18|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 127.45 MHz ( period = 7.846 ns )                    ; controller:inst18|cur_state.move_right_4                                                  ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 127.47 MHz ( period = 7.845 ns )                    ; controller:inst18|cur_state.rotate_ccw_4                                                  ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.614 ns                ;
; N/A                                     ; 127.52 MHz ( period = 7.842 ns )                    ; controller:inst18|cur_state.first_draw_2                                                  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; controller:inst18|cur_state.collision_5                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.633 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; controller:inst18|cur_state.move_left_4                                                   ; piece_lut:inst7|cur_rom_addr[4]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.649 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; controller:inst18|cur_state.soft_drop_1                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; controller:inst18|cur_state.gen_piece_2                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.632 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; controller:inst18|cur_state.soft_drop_3                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.661 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; controller:inst18|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.630 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; controller:inst18|cur_state.move_left_4                                                   ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.626 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; controller:inst18|cur_state.collision_3                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; controller:inst18|cur_state.move_left_11                                                  ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 127.81 MHz ( period = 7.824 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.606 ns                ;
; N/A                                     ; 127.81 MHz ( period = 7.824 ns )                    ; controller:inst18|cur_state.drop_timer_reset                                              ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.624 ns                ;
; N/A                                     ; 127.83 MHz ( period = 7.823 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.605 ns                ;
; N/A                                     ; 127.91 MHz ( period = 7.818 ns )                    ; controller:inst18|cur_state.space_1                                                       ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.585 ns                ;
; N/A                                     ; 127.93 MHz ( period = 7.817 ns )                    ; controller:inst18|cur_state.draw_next_piece_3                                             ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.609 ns                ;
; N/A                                     ; 127.96 MHz ( period = 7.815 ns )                    ; controller:inst18|cur_state.put_back_3                                                    ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.608 ns                ;
; N/A                                     ; 128.01 MHz ( period = 7.812 ns )                    ; controller:inst18|cur_state.put_back_3                                                    ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.605 ns                ;
; N/A                                     ; 128.01 MHz ( period = 7.812 ns )                    ; controller:inst18|cur_state.hard_drop_1                                                   ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.612 ns                ;
; N/A                                     ; 128.04 MHz ( period = 7.810 ns )                    ; controller:inst18|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|cur_x_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.603 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; controller:inst18|cur_state.key                                                           ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.637 ns                ;
; N/A                                     ; 128.07 MHz ( period = 7.808 ns )                    ; controller:inst18|cur_state.move_left_8                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 128.14 MHz ( period = 7.804 ns )                    ; controller:inst18|cur_state.move_right_2                                                  ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 128.14 MHz ( period = 7.804 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 128.14 MHz ( period = 7.804 ns )                    ; controller:inst18|cur_state.move_right_4                                                  ; piece_lut:inst7|cur_rom_addr[4]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.612 ns                ;
; N/A                                     ; 128.16 MHz ( period = 7.803 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 128.16 MHz ( period = 7.803 ns )                    ; controller:inst18|cur_state.rotate_cw_3                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.624 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; controller:inst18|cur_state.move_right_2                                                  ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.594 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 128.24 MHz ( period = 7.798 ns )                    ; controller:inst18|cur_state.rotate_cw_2                                                   ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.565 ns                ;
; N/A                                     ; 128.25 MHz ( period = 7.797 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.571 ns                ;
; N/A                                     ; 128.32 MHz ( period = 7.793 ns )                    ; controller:inst18|cur_state.clear_shift_1                                                 ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.593 ns                ;
; N/A                                     ; 128.32 MHz ( period = 7.793 ns )                    ; controller:inst18|cur_state.rotate_ccw_3                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.614 ns                ;
; N/A                                     ; 128.32 MHz ( period = 7.793 ns )                    ; controller:inst18|cur_state.clear_shift_2                                                 ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.593 ns                ;
; N/A                                     ; 128.32 MHz ( period = 7.793 ns )                    ; controller:inst18|cur_state.put_back_3                                                    ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.585 ns                ;
; N/A                                     ; 128.32 MHz ( period = 7.793 ns )                    ; controller:inst18|cur_state.move_right_4                                                  ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.589 ns                ;
; N/A                                     ; 128.34 MHz ( period = 7.792 ns )                    ; controller:inst18|cur_state.gen_piece_1                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.584 ns                ;
; N/A                                     ; 128.34 MHz ( period = 7.792 ns )                    ; controller:inst18|cur_state.space_6                                                       ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.567 ns                ;
; N/A                                     ; 128.39 MHz ( period = 7.789 ns )                    ; controller:inst18|cur_state.move_down_4                                                   ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 128.39 MHz ( period = 7.789 ns )                    ; controller:inst18|cur_state.draw_next_piece_3                                             ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.529 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; controller:inst18|cur_state.draw_next_piece_4                                             ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.528 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; controller:inst18|cur_state.init                                                          ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; controller:inst18|cur_state.move_right_2                                                  ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; controller:inst18|cur_state.move_down_3                                                   ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.567 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.546 ns                ;
; N/A                                     ; 128.68 MHz ( period = 7.771 ns )                    ; controller:inst18|cur_state.move_down_3                                                   ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.564 ns                ;
; N/A                                     ; 128.68 MHz ( period = 7.771 ns )                    ; controller:inst18|cur_state.first_draw_2                                                  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.599 ns                ;
; N/A                                     ; 128.70 MHz ( period = 7.770 ns )                    ; controller:inst18|cur_state.collision_5                                                   ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; controller:inst18|cur_state.gen_piece_2                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 128.77 MHz ( period = 7.766 ns )                    ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 128.78 MHz ( period = 7.765 ns )                    ; controller:inst18|cur_state.move_left_7                                                   ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.532 ns                ;
; N/A                                     ; 128.85 MHz ( period = 7.761 ns )                    ; controller:inst18|cur_state.soft_drop_3                                                   ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.590 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                           ;                                                                                                     ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                             ; To                                                                                                                                                                                             ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 141.64 MHz ( period = 7.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 142.21 MHz ( period = 7.032 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 144.72 MHz ( period = 6.910 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.235 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 153.23 MHz ( period = 6.526 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 154.70 MHz ( period = 6.464 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 155.71 MHz ( period = 6.422 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 158.63 MHz ( period = 6.304 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.906 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a24~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 172.59 MHz ( period = 5.794 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 180.05 MHz ( period = 5.554 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                 ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 180.25 MHz ( period = 5.548 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 187.41 MHz ( period = 5.336 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.460 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 192.53 MHz ( period = 5.194 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a80~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.27 MHz ( period = 5.095 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a56~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a0~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 206.27 MHz ( period = 4.848 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a12~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a32~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a76~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b604:auto_generated|altsyncram_hhq1:altsyncram1|ram_block2a48~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.561 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                  ;                                                                                                                                                                                                ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 3.284 ns   ; dbg_inputs[3] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.778 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.759 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.706 ns   ; dbg_inputs[2] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.643 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|state.lock                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.613 ns   ; dbg_inputs[0] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.496 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.496 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.496 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.496 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.490 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.490 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.490 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.490 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.406 ns   ; rst           ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.353 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; cs_compare:inst15|state.check_row_process                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.342 ns   ; rst           ; cs_compare:inst15|state.notify_score                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.279 ns   ; rst           ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.241 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.232 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.228 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.228 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.228 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.228 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.195 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.195 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.195 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.195 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.027 ns   ; rst           ; npg:inst10|npg_ff:L1|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.027 ns   ; rst           ; npg:inst10|npg_ff:L3|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.027 ns   ; rst           ; npg:inst10|npg_ff:L2|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.936 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.934 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.934 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.934 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.934 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.915 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.907 ns   ; rst           ; cs_compare:inst15|state.check_row_done                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.907 ns   ; rst           ; cs_compare:inst15|row_full                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.907 ns   ; rst           ; cs_compare:inst15|state.trigger                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.873 ns   ; rst           ; cs_compare:inst15|state.lock                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.873 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.873 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.873 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.873 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.862 ns   ; rst           ; check_mask:inst5|state.wait_for_ram                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.838 ns   ; rst           ; vga:inst3|vga_field_check:field_check|in_field_state                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.838 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.806 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.805 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.804 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.803 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.803 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.800 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.779 ns   ; dbg_inputs[1] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.730 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.730 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.730 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.730 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.730 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.730 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[7]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[5]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[2]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[4]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[3]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[1]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[6]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.719 ns   ; rst           ; timer:inst9|cur_count[0]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.708 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.693 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|state.init                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.682 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.682 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.682 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.682 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.682 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.682 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.682 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.681 ns   ; rst           ; cs_compare:inst15|state.ready                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.678 ns   ; rst           ; cs_compare:inst15|state.init                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.676 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.676 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.676 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.676 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.676 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.676 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|cs_7bc:counter_7_bit|state[6]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|cs_7bc:counter_7_bit|state[3]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|cs_7bc:counter_7_bit|state[4]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|cs_7bc:counter_7_bit|state[0]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|cs_7bc:counter_7_bit|state[1]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|cs_7bc:counter_7_bit|state[2]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.671 ns   ; rst           ; cs_compare:inst15|state.check_row                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.653 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.653 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.653 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.653 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.653 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.653 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.643 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.642 ns   ; rst           ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.624 ns   ; rst           ; draw_score:inst13|i[1]                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.624 ns   ; rst           ; draw_score:inst13|i[0]                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.586 ns   ; rst           ; check_mask:inst5|empty_s                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.586 ns   ; rst           ; piece_lut:inst7|cur_ready                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.586 ns   ; rst           ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.586 ns   ; rst           ; piece_lut:inst7|cur_mask[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.586 ns   ; rst           ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.586 ns   ; rst           ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.586 ns   ; rst           ; piece_lut:inst7|new_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.570 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.557 ns   ; rst           ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.557 ns   ; rst           ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.557 ns   ; rst           ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.555 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|state.check                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.555 ns   ; rst           ; cs_compare:inst15|cs_shift:shift|state.init_decrease                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst           ; controller:inst18|cur_x[2]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst           ; controller:inst18|cur_lut_x[2]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst           ; controller:inst18|cur_x_new[2]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst           ; controller:inst18|cur_rot[1]                                                                        ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                      ;
+-------+--------------+------------+------------------------------------------------------------------+-------------------------------------+-------------+
; Slack ; Required tco ; Actual tco ; From                                                             ; To                                  ; From Clock  ;
+-------+--------------+------------+------------------------------------------------------------------+-------------------------------------+-------------+
; N/A   ; None         ; 14.436 ns  ; de_piece:inst6|state.reset                                       ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 14.256 ns  ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                  ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 14.191 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 14.183 ns  ; draw_score:inst13|state.writing                                  ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 14.148 ns  ; de_piece:inst6|state.reset                                       ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 14.096 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 14.042 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 14.011 ns  ; cs_compare:inst15|cs_7bc:counter_7_bit|state[3]                  ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 13.987 ns  ; piece_lut:inst7|mask[6]                                          ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.969 ns  ; check_mask:inst5|state.wait_for_ram                              ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.942 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 13.893 ns  ; draw_score:inst13|i[2]                                           ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 13.730 ns  ; cs_compare:inst15|cs_shift:shift|state.read                      ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 13.687 ns  ; cs_compare:inst15|cs_shift:shift|state.read                      ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 13.643 ns  ; piece_lut:inst7|mask[4]                                          ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.641 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.616 ns  ; draw_score:inst13|state.writing                                  ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.591 ns  ; cs_compare:inst15|cs_shift:shift|state.read                      ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.537 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3] ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 13.535 ns  ; de_piece:inst6|cur_addr[6]                                       ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.443 ns  ; de_piece:inst6|state.reset                                       ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.404 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[0] ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 13.367 ns  ; check_mask:inst5|state.wait_for_ram                              ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.366 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.337 ns  ; cs_compare:inst15|cs_shift:shift|state.lock                      ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 13.321 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.298 ns  ; cs_compare:inst15|cs_shift:shift|state.read                      ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.294 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[2] ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 13.293 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3] ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.287 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3] ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.252 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[5] ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.242 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 13.228 ns  ; cs_compare:inst15|cs_shift:shift|state.lock                      ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 13.227 ns  ; check_mask:inst5|state.wait_for_ram                              ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 13.209 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[6] ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.208 ns  ; draw_score:inst13|state.writing                                  ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 13.185 ns  ; cs_compare:inst15|cs_7bc:counter_7_bit|state[2]                  ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 13.181 ns  ; draw_score:inst13|state.writing                                  ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 13.176 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[4] ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.156 ns  ; draw_score:inst13|state.writing                                  ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 13.129 ns  ; cs_compare:inst15|cs_shift:shift|state.lock                      ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.117 ns  ; draw_score:inst13|state.writing                                  ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.111 ns  ; cs_compare:inst15|cs_shift:shift|state.read                      ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 13.108 ns  ; cs_compare:inst15|cs_shift:shift|state.read                      ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 13.106 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[4] ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 13.103 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 13.075 ns  ; cs_compare:inst15|cs_7bc:counter_7_bit|state[6]                  ; pre_syn.bp.inst15_ram_addr_out_2_6_ ; clock_50mhz ;
; N/A   ; None         ; 13.046 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 12.994 ns  ; de_piece:inst6|cur_addr[2]                                       ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 12.991 ns  ; check_mask:inst5|state.wait_for_ram                              ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.928 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[5] ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 12.927 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3] ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 12.880 ns  ; de_piece:inst6|state.reset                                       ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.870 ns  ; de_piece:inst6|state.reset                                       ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 12.868 ns  ; cs_compare:inst15|cs_shift:shift|state.read                      ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.856 ns  ; piece_lut:inst7|mask[5]                                          ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 12.848 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.844 ns  ; check_mask:inst5|state.wait_for_ram                              ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 12.817 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[4] ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 12.811 ns  ; cs_compare:inst15|cs_shift:shift|state.lock                      ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 12.775 ns  ; check_mask:inst5|state.wait_for_ram                              ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 12.747 ns  ; draw_score:inst13|i[0]                                           ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.736 ns  ; draw_score:inst13|state.writing                                  ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.726 ns  ; de_piece:inst6|state.reset                                       ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 12.652 ns  ; cs_compare:inst15|cs_7bc:counter_7_bit|state[4]                  ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 12.648 ns  ; cs_compare:inst15|cs_shift:shift|state.lock                      ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 12.573 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.522 ns  ; cs_compare:inst15|cs_shift:shift|state.lock                      ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.457 ns  ; draw_score:inst13|i[1]                                           ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.449 ns  ; cs_compare:inst15|cs_7bc:counter_7_bit|state[0]                  ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.400 ns  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[1] ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.388 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.380 ns  ; de_piece:inst6|state.reset                                       ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.377 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.353 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[0]                            ; clock_50mhz ;
; N/A   ; None         ; 12.296 ns  ; de_piece:inst6|cur_addr[0]                                       ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.291 ns  ; cs_compare:inst15|cs_shift:shift|state.lock                      ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.285 ns  ; check_mask:inst5|state.wait_for_ram                              ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.259 ns  ; de_piece:inst6|cur_addr[4]                                       ; pre_syn.bp.inst15_ram_addr_out_2_4_ ; clock_50mhz ;
; N/A   ; None         ; 12.244 ns  ; piece_lut:inst7|mask[3]                                          ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 12.209 ns  ; cs_compare:inst15|cs_7bc:counter_7_bit|state[1]                  ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 12.132 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[1]                            ; clock_50mhz ;
; N/A   ; None         ; 12.132 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[2]                            ; clock_50mhz ;
; N/A   ; None         ; 12.107 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[5]                            ; clock_50mhz ;
; N/A   ; None         ; 12.100 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[3]                            ; clock_50mhz ;
; N/A   ; None         ; 12.100 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[4]                            ; clock_50mhz ;
; N/A   ; None         ; 12.096 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[7]                            ; clock_50mhz ;
; N/A   ; None         ; 12.086 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[6]                            ; clock_50mhz ;
; N/A   ; None         ; 11.986 ns  ; cs_compare:inst15|state.lock                                     ; pre_syn.bp.inst15_ram_addr_out_2_7_ ; clock_50mhz ;
; N/A   ; None         ; 11.898 ns  ; piece_lut:inst7|mask[0]                                          ; pre_syn.bp.inst15_ram_addr_out_2_0_ ; clock_50mhz ;
; N/A   ; None         ; 11.876 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[0]                            ; clock_50mhz ;
; N/A   ; None         ; 11.876 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[1]                            ; clock_50mhz ;
; N/A   ; None         ; 11.864 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[4]                            ; clock_50mhz ;
; N/A   ; None         ; 11.864 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[5]                            ; clock_50mhz ;
; N/A   ; None         ; 11.857 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[2]                            ; clock_50mhz ;
; N/A   ; None         ; 11.857 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[3]                            ; clock_50mhz ;
; N/A   ; None         ; 11.839 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[8]                            ; clock_50mhz ;
; N/A   ; None         ; 11.839 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_r[9]                            ; clock_50mhz ;
; N/A   ; None         ; 11.827 ns  ; de_piece:inst6|cur_addr[1]                                       ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 11.815 ns  ; de_piece:inst6|cur_addr[5]                                       ; pre_syn.bp.inst15_ram_addr_out_2_5_ ; clock_50mhz ;
; N/A   ; None         ; 11.796 ns  ; de_piece:inst6|cur_addr[3]                                       ; pre_syn.bp.inst15_ram_addr_out_2_3_ ; clock_50mhz ;
; N/A   ; None         ; 11.726 ns  ; piece_lut:inst7|mask[2]                                          ; pre_syn.bp.inst15_ram_addr_out_2_2_ ; clock_50mhz ;
; N/A   ; None         ; 11.711 ns  ; cs_compare:inst15|state.trigger                                  ; pre_syn.bp.inst15_ram_addr_out_2_7_ ; clock_50mhz ;
; N/A   ; None         ; 11.691 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out                    ; vga_vsync                           ; clock_50mhz ;
; N/A   ; None         ; 11.663 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[0]                            ; clock_50mhz ;
; N/A   ; None         ; 11.663 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[1]                            ; clock_50mhz ;
; N/A   ; None         ; 11.629 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[8]                            ; clock_50mhz ;
; N/A   ; None         ; 11.629 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[9]                            ; clock_50mhz ;
; N/A   ; None         ; 11.619 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[7]                            ; clock_50mhz ;
; N/A   ; None         ; 11.599 ns  ; vga:inst3|vga_read:read_and_output|red_out                       ; vga_g[6]                            ; clock_50mhz ;
; N/A   ; None         ; 11.475 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[4]                            ; clock_50mhz ;
; N/A   ; None         ; 11.465 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[5]                            ; clock_50mhz ;
; N/A   ; None         ; 11.443 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[6]                            ; clock_50mhz ;
; N/A   ; None         ; 11.443 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[7]                            ; clock_50mhz ;
; N/A   ; None         ; 11.433 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[8]                            ; clock_50mhz ;
; N/A   ; None         ; 11.433 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[9]                            ; clock_50mhz ;
; N/A   ; None         ; 11.406 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[2]                            ; clock_50mhz ;
; N/A   ; None         ; 11.396 ns  ; vga:inst3|vga_read:read_and_output|blue_out                      ; vga_b[3]                            ; clock_50mhz ;
; N/A   ; None         ; 11.019 ns  ; piece_lut:inst7|mask[1]                                          ; pre_syn.bp.inst15_ram_addr_out_2_1_ ; clock_50mhz ;
; N/A   ; None         ; 9.730 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out                    ; vga_hsync                           ; clock_50mhz ;
; N/A   ; None         ; 8.126 ns   ; gen6mhz:inst1|count[2]                                           ; 6mhz_clk                            ; clock_50mhz ;
; N/A   ; None         ; 7.864 ns   ; gen6mhz:inst1|count[2]                                           ; vga_clk                             ; clock_50mhz ;
+-------+--------------+------------+------------------------------------------------------------------+-------------------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 5.068 ns  ; dbg_inputs[5]                ; debounce:inst19|output[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.822 ns  ; dbg_inputs[4]                ; debounce:inst19|output[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.442 ns  ; dbg_inputs[4]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.439 ns  ; dbg_inputs[5]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.303 ns  ; dbg_inputs[4]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.300 ns  ; dbg_inputs[5]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.278 ns  ; dbg_inputs[4]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.275 ns  ; dbg_inputs[5]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.746 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.666 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.666 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.492 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.471 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.426 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.390 ns  ; dbg_inputs[1]                ; debounce:inst19|output[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.299 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.238 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.211 ns  ; dbg_inputs[4]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.208 ns  ; dbg_inputs[5]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.135 ns  ; dbg_inputs[2]                ; debounce:inst19|output[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.055 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.055 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.045 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.043 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.043 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.043 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.043 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.041 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.972 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.950 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.915 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.915 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.915 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.915 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.891 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.877 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.765 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.765 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.715 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.682 ns  ; dbg_inputs[1]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.650 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.597 ns  ; rst                          ; debounce:inst19|output[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.596 ns  ; rst                          ; debounce:inst19|output[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.572 ns  ; dbg_inputs[3]                ; debounce:inst19|output[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.555 ns  ; dbg_inputs[0]                ; debounce:inst19|output[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.543 ns  ; dbg_inputs[1]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.518 ns  ; dbg_inputs[1]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.417 ns  ; rst                          ; debounce:inst19|output[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.412 ns  ; rst                          ; debounce:inst19|output[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.412 ns  ; rst                          ; debounce:inst19|output[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.411 ns  ; rst                          ; debounce:inst19|output[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.409 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.347 ns  ; rst                          ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.347 ns  ; rst                          ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.318 ns  ; rst                          ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.152 ns ; dbg_inputs[0]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.245 ns ; dbg_inputs[2]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.291 ns ; dbg_inputs[0]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.316 ns ; dbg_inputs[0]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.324 ns ; rst                          ; controller:inst18|cur_state.gen_piece_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.384 ns ; dbg_inputs[2]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.409 ns ; dbg_inputs[2]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.446 ns ; rst                          ; controller:inst18|cur_state.move_down_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.451 ns ; rst                          ; controller:inst18|cur_state.put_back_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.451 ns ; rst                          ; controller:inst18|cur_state.draw_next_piece_3                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.451 ns ; rst                          ; controller:inst18|cur_state.draw_next_piece_1                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.452 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.452 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.484 ns ; rst                          ; controller:inst18|cur_state.move_left_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.487 ns ; rst                          ; controller:inst18|cur_state.drop_timer_reset                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.488 ns ; rst                          ; controller:inst18|cur_state.first_draw_4                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.488 ns ; rst                          ; controller:inst18|cur_state.drop_overflow                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.536 ns ; rst                          ; controller:inst18|cur_state.move_right_4                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns ; rst                          ; controller:inst18|cur_state.rotate_cw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.557 ns ; rst                          ; controller:inst18|cur_state.soft_drop_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.562 ns ; rst                          ; controller:inst18|cur_state.space_4                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.564 ns ; rst                          ; controller:inst18|cur_state.move_left_5                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.578 ns ; rst                          ; controller:inst18|cur_state.draw_next_piece_2                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.578 ns ; rst                          ; controller:inst18|cur_state.draw_next_piece_4                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.581 ns ; rst                          ; controller:inst18|cur_state.gen_piece_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.581 ns ; rst                          ; controller:inst18|cur_state.move_left_8                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.581 ns ; rst                          ; controller:inst18|cur_state.init                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.586 ns ; rst                          ; controller:inst18|cur_state.collision_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.588 ns ; rst                          ; controller:inst18|cur_state.reset_timers_b_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.589 ns ; rst                          ; controller:inst18|cur_state.reset                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.589 ns ; rst                          ; controller:inst18|cur_state.rotate_cw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.590 ns ; rst                          ; controller:inst18|cur_state.rotate_ccw_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.591 ns ; rst                          ; controller:inst18|cur_state.space_3                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.612 ns ; rst                          ; vga:inst3|vga_sync:sync|h_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.663 ns ; rst                          ; controller:inst18|cur_state.move_left_6                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.663 ns ; rst                          ; controller:inst18|cur_state.move_right_3                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.663 ns ; rst                          ; controller:inst18|cur_state.rotate_ccw_3                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.663 ns ; rst                          ; controller:inst18|cur_state.rotate_cw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.668 ns ; rst                          ; controller:inst18|cur_state.move_left_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.672 ns ; rst                          ; controller:inst18|cur_state.move_left_7                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.672 ns ; rst                          ; controller:inst18|cur_state.rotate_ccw_4                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.674 ns ; rst                          ; controller:inst18|cur_state.collision_5                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.681 ns ; rst                          ; controller:inst18|cur_state.soft_drop_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.682 ns ; rst                          ; controller:inst18|cur_state.soft_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.704 ns ; rst                          ; controller:inst18|cur_state.space_1                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.706 ns ; rst                          ; controller:inst18|cur_state.move_left_9                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.706 ns ; rst                          ; controller:inst18|cur_state.collision_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.711 ns ; rst                          ; controller:inst18|cur_state.space_2                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; controller:inst18|cur_state.move_right_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.714 ns ; rst                          ; controller:inst18|cur_state.move_left_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.717 ns ; rst                          ; controller:inst18|cur_state.rotate_cw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.717 ns ; rst                          ; controller:inst18|cur_state.rotate_ccw_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_timer_1_reset                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_piece[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_lut_piece_type[2]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_piece[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_lut_piece_type[0]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_piece[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_lut_piece_type[1]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_future_piece[2]                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_future_piece[0]                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_future_piece[1]                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.730 ns ; rst                          ; controller:inst18|cur_new_piece                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.736 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.751 ns ; rst                          ; controller:inst18|cur_state.hard_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.752 ns ; rst                          ; controller:inst18|cur_state.clear_shift_1                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.752 ns ; rst                          ; controller:inst18|cur_state.reset_timers_b_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.753 ns ; rst                          ; controller:inst18|cur_state.reset_timers_a_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.753 ns ; rst                          ; controller:inst18|cur_state.put_back_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.753 ns ; rst                          ; controller:inst18|cur_state.collision_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.753 ns ; rst                          ; controller:inst18|cur_state.move_left_11                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.753 ns ; rst                          ; controller:inst18|cur_state.draw                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.756 ns ; rst                          ; controller:inst18|cur_state.reset_timers_a_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.757 ns ; rst                          ; controller:inst18|cur_state.first_draw_3                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.762 ns ; rst                          ; piece_lut:inst7|cur_mask[7]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.762 ns ; rst                          ; piece_lut:inst7|cur_overflow                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.762 ns ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.762 ns ; rst                          ; piece_lut:inst7|cur_x_out[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.762 ns ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.777 ns ; rst                          ; controller:inst18|cur_x[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.777 ns ; rst                          ; controller:inst18|cur_lut_x[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.777 ns ; rst                          ; controller:inst18|cur_x[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.777 ns ; rst                          ; controller:inst18|cur_lut_x[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.777 ns ; rst                          ; controller:inst18|cur_x_new[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.777 ns ; rst                          ; controller:inst18|cur_x_new[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.781 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.814 ns ; rst                          ; controller:inst18|cur_rot[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.814 ns ; rst                          ; controller:inst18|cur_rot_new[0]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.823 ns ; dbg_inputs[3]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.825 ns ; rst                          ; controller:inst18|cur_state.move_down_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|inv_inputs[3]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|inv_inputs[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|inv_inputs[2]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|inv_inputs[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|cur_timer_1_time[1]                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|cur_timer_1_time[4]                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|inv_inputs[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|cur_timer_1_time[0]                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.831 ns ; rst                          ; controller:inst18|cur_timer_1_start                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.832 ns ; rst                          ; controller:inst18|cur_state.first_draw_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.833 ns ; rst                          ; controller:inst18|cur_state.put_back_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.836 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.840 ns ; rst                          ; controller:inst18|cur_y[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.840 ns ; rst                          ; controller:inst18|cur_lut_y[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.840 ns ; rst                          ; controller:inst18|cur_y_new[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.857 ns ; rst                          ; controller:inst18|cur_draw_erase_start                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.857 ns ; rst                          ; controller:inst18|cur_check_start                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.857 ns ; rst                          ; controller:inst18|cur_draw_erase_draw                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.860 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.860 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.860 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.860 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.861 ns ; rst                          ; controller:inst18|cur_lut_next_piece                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.862 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.862 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.862 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.862 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.903 ns ; rst                          ; controller:inst18|cur_lut_rot[0]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.909 ns ; rst                          ; controller:inst18|cur_state.clear_shift_2                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.909 ns ; rst                          ; controller:inst18|cur_state.clear_shift_3                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.916 ns ; rst                          ; controller:inst18|cur_state.space_6                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.919 ns ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.931 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.931 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 10 18:35:01 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|h_sync_out" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 112.66 MHz between source register "vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]" and destination register "sr_if:inst2|do2" (period= 8.876 ns)
    Info: + Longest register to register delay is 8.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y26_N27; Fanout = 3; REG Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]'
        Info: 2: + IC(0.509 ns) + CELL(0.436 ns) = 0.945 ns; Loc. = LCCOMB_X37_Y26_N30; Fanout = 1; COMB Node = 'vga:inst3|vga_demux:mem_addr_demux|do[1]~1'
        Info: 3: + IC(0.758 ns) + CELL(0.149 ns) = 1.852 ns; Loc. = LCCOMB_X38_Y29_N16; Fanout = 40; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13|Y~1'
        Info: 4: + IC(1.055 ns) + CELL(0.275 ns) = 3.182 ns; Loc. = LCCOMB_X41_Y26_N28; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13|Y~0'
        Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 3.575 ns; Loc. = LCCOMB_X41_Y26_N30; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13|Y~1'
        Info: 6: + IC(0.739 ns) + CELL(0.420 ns) = 4.734 ns; Loc. = LCCOMB_X42_Y27_N24; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do2~5'
        Info: 7: + IC(0.264 ns) + CELL(0.271 ns) = 5.269 ns; Loc. = LCCOMB_X42_Y27_N4; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do2~7'
        Info: 8: + IC(0.249 ns) + CELL(0.275 ns) = 5.793 ns; Loc. = LCCOMB_X42_Y27_N22; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~2'
        Info: 9: + IC(0.254 ns) + CELL(0.416 ns) = 6.463 ns; Loc. = LCCOMB_X42_Y27_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~3'
        Info: 10: + IC(0.745 ns) + CELL(0.275 ns) = 7.483 ns; Loc. = LCCOMB_X41_Y29_N16; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~6'
        Info: 11: + IC(0.254 ns) + CELL(0.275 ns) = 8.012 ns; Loc. = LCCOMB_X41_Y29_N18; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~9'
        Info: 12: + IC(0.430 ns) + CELL(0.150 ns) = 8.592 ns; Loc. = LCCOMB_X40_Y29_N14; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~10'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 8.676 ns; Loc. = LCFF_X40_Y29_N15; Fanout = 1; REG Node = 'sr_if:inst2|do2'
        Info: Total cell delay = 3.176 ns ( 36.61 % )
        Info: Total interconnect delay = 5.500 ns ( 63.39 % )
    Info: - Smallest clock skew is 0.014 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 6.617 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.238 ns) + CELL(0.787 ns) = 3.024 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(2.060 ns) + CELL(0.000 ns) = 5.084 ns; Loc. = CLKCTRL_G9; Fanout = 1806; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 6.617 ns; Loc. = LCFF_X40_Y29_N15; Fanout = 1; REG Node = 'sr_if:inst2|do2'
            Info: Total cell delay = 2.323 ns ( 35.11 % )
            Info: Total interconnect delay = 4.294 ns ( 64.89 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 6.603 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.238 ns) + CELL(0.787 ns) = 3.024 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(2.060 ns) + CELL(0.000 ns) = 5.084 ns; Loc. = CLKCTRL_G9; Fanout = 1806; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.982 ns) + CELL(0.537 ns) = 6.603 ns; Loc. = LCFF_X37_Y26_N27; Fanout = 3; REG Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]'
            Info: Total cell delay = 2.323 ns ( 35.18 % )
            Info: Total interconnect delay = 4.280 ns ( 64.82 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 141.64 MHz between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]" and destination register "sld_hub:auto_hub|tdo" (period= 7.06 ns)
    Info: + Longest register to register delay is 3.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]'
        Info: 2: + IC(0.521 ns) + CELL(0.437 ns) = 0.958 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0'
        Info: 3: + IC(0.666 ns) + CELL(0.150 ns) = 1.774 ns; Loc. = LCCOMB_X37_Y18_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 2.442 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 2.837 ns; Loc. = LCCOMB_X37_Y18_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 3.239 ns; Loc. = LCCOMB_X37_Y18_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.323 ns; Loc. = LCFF_X37_Y18_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.391 ns ( 41.86 % )
        Info: Total interconnect delay = 1.932 ns ( 58.14 % )
    Info: - Smallest clock skew is 0.007 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 805; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.435 ns; Loc. = LCFF_X37_Y18_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.11 % )
            Info: Total interconnect delay = 3.898 ns ( 87.89 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.428 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 805; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 4.428 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]'
            Info: Total cell delay = 0.537 ns ( 12.13 % )
            Info: Total interconnect delay = 3.891 ns ( 87.87 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "npg:inst10|npg_ff:Button|q" (data pin = "dbg_inputs[3]", clock pin = "clock_50mhz") is 3.284 ns
    Info: + Longest pin to register delay is 9.945 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'dbg_inputs[3]'
        Info: 2: + IC(6.233 ns) + CELL(0.410 ns) = 7.485 ns; Loc. = LCCOMB_X34_Y27_N6; Fanout = 1; COMB Node = 'debounce:inst19|Equal0~0'
        Info: 3: + IC(0.261 ns) + CELL(0.413 ns) = 8.159 ns; Loc. = LCCOMB_X34_Y27_N16; Fanout = 4; COMB Node = 'debounce:inst19|Equal0~1'
        Info: 4: + IC(1.287 ns) + CELL(0.415 ns) = 9.861 ns; Loc. = LCCOMB_X36_Y32_N6; Fanout = 1; COMB Node = 'npg:inst10|npg_ff:Button|q~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.945 ns; Loc. = LCFF_X36_Y32_N7; Fanout = 2; REG Node = 'npg:inst10|npg_ff:Button|q'
        Info: Total cell delay = 2.164 ns ( 21.76 % )
        Info: Total interconnect delay = 7.781 ns ( 78.24 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 6.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.238 ns) + CELL(0.787 ns) = 3.024 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(2.060 ns) + CELL(0.000 ns) = 5.084 ns; Loc. = CLKCTRL_G9; Fanout = 1806; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.625 ns; Loc. = LCFF_X36_Y32_N7; Fanout = 2; REG Node = 'npg:inst10|npg_ff:Button|q'
        Info: Total cell delay = 2.323 ns ( 35.06 % )
        Info: Total interconnect delay = 4.302 ns ( 64.94 % )
Info: tco from clock "clock_50mhz" to destination pin "pre_syn.bp.inst15_ram_addr_out_2_6_" through register "de_piece:inst6|state.reset" is 14.436 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 6.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.238 ns) + CELL(0.787 ns) = 3.024 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(2.060 ns) + CELL(0.000 ns) = 5.084 ns; Loc. = CLKCTRL_G9; Fanout = 1806; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.989 ns) + CELL(0.537 ns) = 6.610 ns; Loc. = LCFF_X41_Y28_N23; Fanout = 16; REG Node = 'de_piece:inst6|state.reset'
        Info: Total cell delay = 2.323 ns ( 35.14 % )
        Info: Total interconnect delay = 4.287 ns ( 64.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.576 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y28_N23; Fanout = 16; REG Node = 'de_piece:inst6|state.reset'
        Info: 2: + IC(1.061 ns) + CELL(0.150 ns) = 1.211 ns; Loc. = LCCOMB_X34_Y28_N4; Fanout = 1; COMB Node = 'draw_score:inst13|ds_addr[6]~10'
        Info: 3: + IC(1.238 ns) + CELL(0.150 ns) = 2.599 ns; Loc. = LCCOMB_X41_Y25_N30; Fanout = 1; COMB Node = 'draw_score:inst13|ds_addr[6]~11'
        Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.998 ns; Loc. = LCCOMB_X41_Y25_N2; Fanout = 8; COMB Node = 'draw_score:inst13|ds_addr[6]~12'
        Info: 5: + IC(1.780 ns) + CELL(2.798 ns) = 7.576 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'pre_syn.bp.inst15_ram_addr_out_2_6_'
        Info: Total cell delay = 3.248 ns ( 42.87 % )
        Info: Total interconnect delay = 4.328 ns ( 57.13 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "debounce:inst19|output[5]" (data pin = "dbg_inputs[5]", clock pin = "clock_50mhz") is 5.068 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 7.860 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.238 ns) + CELL(0.787 ns) = 3.024 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.303 ns) + CELL(0.787 ns) = 5.114 ns; Loc. = LCFF_X32_Y23_N1; Fanout = 2; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 4: + IC(1.243 ns) + CELL(0.000 ns) = 6.357 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'vga:inst3|vga_read:read_and_output|h_sync_out~clkctrl'
        Info: 5: + IC(0.966 ns) + CELL(0.537 ns) = 7.860 ns; Loc. = LCFF_X34_Y27_N21; Fanout = 1; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 3.110 ns ( 39.57 % )
        Info: Total interconnect delay = 4.750 ns ( 60.43 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.058 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'dbg_inputs[5]'
        Info: 2: + IC(1.825 ns) + CELL(0.150 ns) = 2.974 ns; Loc. = LCCOMB_X34_Y27_N20; Fanout = 1; COMB Node = 'debounce:inst19|output~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.058 ns; Loc. = LCFF_X34_Y27_N21; Fanout = 1; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 1.233 ns ( 40.32 % )
        Info: Total interconnect delay = 1.825 ns ( 59.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Tue Dec 10 18:35:02 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


