Loading plugins phase: Elapsed time ==> 0s.304ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -d CY8C5888LTI-LP097 -s C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.473ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  semester3_prj_motorstyring.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -dcpsoc3 semester3_prj_motorstyring.v -verilog
======================================================================

======================================================================
Compiling:  semester3_prj_motorstyring.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -dcpsoc3 semester3_prj_motorstyring.v -verilog
======================================================================

======================================================================
Compiling:  semester3_prj_motorstyring.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -dcpsoc3 -verilog semester3_prj_motorstyring.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Apr 15 12:28:10 2019


======================================================================
Compiling:  semester3_prj_motorstyring.v
Program  :   vpp
Options  :    -yv2 -q10 semester3_prj_motorstyring.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Apr 15 12:28:10 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'semester3_prj_motorstyring.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  semester3_prj_motorstyring.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -dcpsoc3 -verilog semester3_prj_motorstyring.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Apr 15 12:28:13 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\codegentemp\semester3_prj_motorstyring.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\codegentemp\semester3_prj_motorstyring.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  semester3_prj_motorstyring.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -dcpsoc3 -verilog semester3_prj_motorstyring.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Apr 15 12:28:25 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\codegentemp\semester3_prj_motorstyring.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\codegentemp\semester3_prj_motorstyring.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Motorpwm_right:PWMUDB:km_run\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode2_2\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode2_1\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode2_0\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode1_2\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode1_1\
	\Motorpwm_right:PWMUDB:ctrl_cmpmode1_0\
	\Motorpwm_right:PWMUDB:capt_rising\
	\Motorpwm_right:PWMUDB:capt_falling\
	\Motorpwm_right:PWMUDB:trig_rise\
	\Motorpwm_right:PWMUDB:trig_fall\
	\Motorpwm_right:PWMUDB:sc_kill\
	\Motorpwm_right:PWMUDB:min_kill\
	\Motorpwm_right:PWMUDB:km_tc\
	\Motorpwm_right:PWMUDB:db_tc\
	\Motorpwm_right:PWMUDB:dith_sel\
	\Motorpwm_right:PWMUDB:compare2\
	\Motorpwm_right:Net_101\
	Net_229
	Net_230
	\Motorpwm_right:PWMUDB:MODULE_1:b_31\
	\Motorpwm_right:PWMUDB:MODULE_1:b_30\
	\Motorpwm_right:PWMUDB:MODULE_1:b_29\
	\Motorpwm_right:PWMUDB:MODULE_1:b_28\
	\Motorpwm_right:PWMUDB:MODULE_1:b_27\
	\Motorpwm_right:PWMUDB:MODULE_1:b_26\
	\Motorpwm_right:PWMUDB:MODULE_1:b_25\
	\Motorpwm_right:PWMUDB:MODULE_1:b_24\
	\Motorpwm_right:PWMUDB:MODULE_1:b_23\
	\Motorpwm_right:PWMUDB:MODULE_1:b_22\
	\Motorpwm_right:PWMUDB:MODULE_1:b_21\
	\Motorpwm_right:PWMUDB:MODULE_1:b_20\
	\Motorpwm_right:PWMUDB:MODULE_1:b_19\
	\Motorpwm_right:PWMUDB:MODULE_1:b_18\
	\Motorpwm_right:PWMUDB:MODULE_1:b_17\
	\Motorpwm_right:PWMUDB:MODULE_1:b_16\
	\Motorpwm_right:PWMUDB:MODULE_1:b_15\
	\Motorpwm_right:PWMUDB:MODULE_1:b_14\
	\Motorpwm_right:PWMUDB:MODULE_1:b_13\
	\Motorpwm_right:PWMUDB:MODULE_1:b_12\
	\Motorpwm_right:PWMUDB:MODULE_1:b_11\
	\Motorpwm_right:PWMUDB:MODULE_1:b_10\
	\Motorpwm_right:PWMUDB:MODULE_1:b_9\
	\Motorpwm_right:PWMUDB:MODULE_1:b_8\
	\Motorpwm_right:PWMUDB:MODULE_1:b_7\
	\Motorpwm_right:PWMUDB:MODULE_1:b_6\
	\Motorpwm_right:PWMUDB:MODULE_1:b_5\
	\Motorpwm_right:PWMUDB:MODULE_1:b_4\
	\Motorpwm_right:PWMUDB:MODULE_1:b_3\
	\Motorpwm_right:PWMUDB:MODULE_1:b_2\
	\Motorpwm_right:PWMUDB:MODULE_1:b_1\
	\Motorpwm_right:PWMUDB:MODULE_1:b_0\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_25\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_24\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_25\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_24\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_23\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_22\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_21\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_20\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_19\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_18\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_17\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_16\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_15\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_14\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_13\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_12\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_11\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_10\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_9\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_8\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_7\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_6\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_5\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_4\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_3\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_2\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_1\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:b_0\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_25\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_24\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_23\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_22\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_21\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_20\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_19\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_18\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_17\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_16\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_15\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_14\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_13\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_12\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_11\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_10\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_9\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_8\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_7\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_6\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_5\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_4\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_3\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_2\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_231
	Net_228
	\Motorpwm_right:Net_113\
	\Motorpwm_right:Net_107\
	\Motorpwm_right:Net_114\
	\Motorpwm_Left:PWMUDB:km_run\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode2_2\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode2_1\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode2_0\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode1_2\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode1_1\
	\Motorpwm_Left:PWMUDB:ctrl_cmpmode1_0\
	\Motorpwm_Left:PWMUDB:capt_rising\
	\Motorpwm_Left:PWMUDB:capt_falling\
	\Motorpwm_Left:PWMUDB:trig_rise\
	\Motorpwm_Left:PWMUDB:trig_fall\
	\Motorpwm_Left:PWMUDB:sc_kill\
	\Motorpwm_Left:PWMUDB:min_kill\
	\Motorpwm_Left:PWMUDB:km_tc\
	\Motorpwm_Left:PWMUDB:db_tc\
	\Motorpwm_Left:PWMUDB:dith_sel\
	\Motorpwm_Left:PWMUDB:compare2\
	\Motorpwm_Left:Net_101\
	Net_263
	Net_264
	\Motorpwm_Left:PWMUDB:MODULE_2:b_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_23\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_22\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_21\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_20\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_19\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_18\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_17\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_16\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_15\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_14\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_13\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_12\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_11\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_10\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_9\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_8\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_7\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_6\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_5\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_4\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_3\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_2\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_1\
	\Motorpwm_Left:PWMUDB:MODULE_2:b_0\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_23\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_22\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_21\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_20\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_19\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_18\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_17\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_16\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_15\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_14\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_13\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_12\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_11\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_10\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_9\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_8\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_7\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_6\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_5\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_4\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_3\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_2\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_1\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:b_0\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_25\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_24\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_23\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_22\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_21\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_20\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_19\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_18\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_17\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_16\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_15\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_14\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_13\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_12\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_11\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_10\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_9\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_8\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_7\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_6\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_5\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_4\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_3\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_2\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_265
	Net_262
	\Motorpwm_Left:Net_113\
	\Motorpwm_Left:Net_107\
	\Motorpwm_Left:Net_114\
	Net_355
	Net_357
	Net_358
	Net_359
	Net_360
	\SPIS_1:BSPIS:dpMISO_fifo_not_empty\
	\SPIS_1:BSPIS:control_7\
	\SPIS_1:BSPIS:control_6\
	\SPIS_1:BSPIS:control_5\
	\SPIS_1:BSPIS:control_4\
	\SPIS_1:BSPIS:control_3\
	\SPIS_1:BSPIS:control_2\
	\SPIS_1:BSPIS:control_1\
	\SPIS_1:BSPIS:control_0\
	\SPIS_1:Net_182\
	\SPIS_1:BSPIS:dpcounter_zero\
	Net_409
	\UART_1:BUART:reset_sr\
	Net_421
	Net_422
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_416
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\

    Synthesized names
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 312 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Enable_Left_net_0
Aliasing tmpOE__Motor_R_F_net_0 to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_right:PWMUDB:hwCapture\ to zero
Aliasing \Motorpwm_right:PWMUDB:trig_out\ to tmpOE__Enable_Left_net_0
Aliasing Net_260 to zero
Aliasing \Motorpwm_right:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:ltch_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:min_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:final_kill\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_right:PWMUDB:dith_count_1\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:dith_count_0\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:status_6\ to zero
Aliasing \Motorpwm_right:PWMUDB:status_4\ to zero
Aliasing \Motorpwm_right:PWMUDB:cmp2\ to zero
Aliasing \Motorpwm_right:PWMUDB:cmp1_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:cmp2_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:final_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motorpwm_right:PWMUDB:cs_addr_0\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_right:PWMUDB:pwm1_i\ to zero
Aliasing \Motorpwm_right:PWMUDB:pwm2_i\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_Left:PWMUDB:hwCapture\ to zero
Aliasing \Motorpwm_Left:PWMUDB:trig_out\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_Left:PWMUDB:runmode_enable\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:ltch_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:min_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_kill\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_Left:PWMUDB:dith_count_1\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:dith_count_0\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:status_6\ to zero
Aliasing \Motorpwm_Left:PWMUDB:status_4\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cmp2\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cmp1_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cmp2_status_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_kill_reg\\R\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motorpwm_Left:PWMUDB:cs_addr_0\ to \Motorpwm_right:PWMUDB:runmode_enable\\R\
Aliasing \Motorpwm_Left:PWMUDB:pwm1_i\ to zero
Aliasing \Motorpwm_Left:PWMUDB:pwm2_i\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Enable_Left_net_0
Aliasing Net_381 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__Enable_Right_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__Motor_L_F_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__Motor_R_R_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__Motor_L_R_net_0 to tmpOE__Enable_Left_net_0
Aliasing \mode:clk\ to zero
Aliasing \mode:rst\ to zero
Aliasing \ADC_calR:vp_ctl_0\ to zero
Aliasing \ADC_calR:vp_ctl_2\ to zero
Aliasing \ADC_calR:vn_ctl_1\ to zero
Aliasing \ADC_calR:vn_ctl_3\ to zero
Aliasing \ADC_calR:vp_ctl_1\ to zero
Aliasing \ADC_calR:vp_ctl_3\ to zero
Aliasing \ADC_calR:vn_ctl_0\ to zero
Aliasing \ADC_calR:vn_ctl_2\ to zero
Aliasing \ADC_calR:soc\ to zero
Aliasing \ADC_calR:Net_383\ to zero
Aliasing \ADC_calL:vp_ctl_0\ to zero
Aliasing \ADC_calL:vp_ctl_2\ to zero
Aliasing \ADC_calL:vn_ctl_1\ to zero
Aliasing \ADC_calL:vn_ctl_3\ to zero
Aliasing \ADC_calL:vp_ctl_1\ to zero
Aliasing \ADC_calL:vp_ctl_3\ to zero
Aliasing \ADC_calL:vn_ctl_0\ to zero
Aliasing \ADC_calL:vn_ctl_2\ to zero
Aliasing \ADC_calL:soc\ to zero
Aliasing \ADC_calL:Net_383\ to zero
Aliasing tmpOE__cal_R_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__cal_L_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__MOSI_1_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__SCLK_1_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__MISO_1_net_0 to tmpOE__Enable_Left_net_0
Aliasing \SPIS_1:BSPIS:tx_status_5\ to zero
Aliasing \SPIS_1:BSPIS:tx_status_4\ to zero
Aliasing \SPIS_1:BSPIS:tx_status_3\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_2\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_1\ to zero
Aliasing \SPIS_1:BSPIS:rx_status_0\ to zero
Aliasing \SPIS_1:BSPIS:reset\ to zero
Aliasing \SPIS_1:BSPIS:sR8:Dp:cs_addr_1\ to zero
Aliasing tmpOE__SPI_SS_net_0 to tmpOE__Enable_Left_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Enable_Left_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__Enable_Left_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__Enable_Left_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__Enable_Left_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__Enable_Left_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Enable_Left_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Enable_Left_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_right:PWMUDB:min_kill_reg\\D\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_right:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motorpwm_right:PWMUDB:trig_last\\D\ to zero
Aliasing \Motorpwm_right:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_right:PWMUDB:prevCompare1\\D\ to \Motorpwm_right:PWMUDB:pwm_temp\
Aliasing \Motorpwm_right:PWMUDB:tc_i_reg\\D\ to \Motorpwm_right:PWMUDB:status_2\
Aliasing \Motorpwm_Left:PWMUDB:min_kill_reg\\D\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_Left:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motorpwm_Left:PWMUDB:trig_last\\D\ to zero
Aliasing \Motorpwm_Left:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Enable_Left_net_0
Aliasing \Motorpwm_Left:PWMUDB:prevCompare1\\D\ to \Motorpwm_Left:PWMUDB:pwm_temp\
Aliasing \Motorpwm_Left:PWMUDB:tc_i_reg\\D\ to \Motorpwm_Left:PWMUDB:status_2\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__Motor_R_F_net_0[10] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_right:PWMUDB:ctrl_enable\[30] = \Motorpwm_right:PWMUDB:control_7\[22]
Removing Lhs of wire \Motorpwm_right:PWMUDB:hwCapture\[40] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:hwEnable\[41] = \Motorpwm_right:PWMUDB:control_7\[22]
Removing Lhs of wire \Motorpwm_right:PWMUDB:trig_out\[45] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_right:PWMUDB:runmode_enable\\R\[47] = zero[6]
Removing Lhs of wire Net_260[48] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:runmode_enable\\S\[49] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_enable\[50] = \Motorpwm_right:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \Motorpwm_right:PWMUDB:ltch_kill_reg\\R\[54] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:ltch_kill_reg\\S\[55] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:min_kill_reg\\R\[56] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:min_kill_reg\\S\[57] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill\[60] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_1\[64] = \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_1\[303]
Removing Lhs of wire \Motorpwm_right:PWMUDB:add_vi_vv_MODGEN_1_0\[66] = \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_0\[304]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_1\\R\[67] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_1\\S\[68] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_0\\R\[69] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:dith_count_0\\S\[70] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:status_6\[73] = zero[6]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_5\[74] = \Motorpwm_right:PWMUDB:final_kill_reg\[88]
Removing Lhs of wire \Motorpwm_right:PWMUDB:status_4\[75] = zero[6]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_3\[76] = \Motorpwm_right:PWMUDB:fifo_full\[95]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_1\[78] = \Motorpwm_right:PWMUDB:cmp2_status_reg\[87]
Removing Rhs of wire \Motorpwm_right:PWMUDB:status_0\[79] = \Motorpwm_right:PWMUDB:cmp1_status_reg\[86]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status\[84] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2\[85] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp1_status_reg\\R\[89] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp1_status_reg\\S\[90] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status_reg\\R\[91] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status_reg\\S\[92] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill_reg\\R\[93] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill_reg\\S\[94] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cs_addr_2\[96] = \Motorpwm_right:PWMUDB:tc_i\[52]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cs_addr_1\[97] = \Motorpwm_right:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cs_addr_0\[98] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:compare1\[131] = \Motorpwm_right:PWMUDB:cmp1_less\[102]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm1_i\[136] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm2_i\[138] = zero[6]
Removing Rhs of wire \Motorpwm_right:Net_96\[141] = \Motorpwm_right:PWMUDB:pwm_i_reg\[133]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm_temp\[144] = \Motorpwm_right:PWMUDB:cmp1\[82]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_23\[185] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_22\[186] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_21\[187] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_20\[188] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_19\[189] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_18\[190] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_17\[191] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_16\[192] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_15\[193] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_14\[194] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_13\[195] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_12\[196] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_11\[197] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_10\[198] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_9\[199] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_8\[200] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_7\[201] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_6\[202] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_5\[203] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_4\[204] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_3\[205] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_2\[206] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_1\[207] = \Motorpwm_right:PWMUDB:MODIN1_1\[208]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODIN1_1\[208] = \Motorpwm_right:PWMUDB:dith_count_1\[63]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:a_0\[209] = \Motorpwm_right:PWMUDB:MODIN1_0\[210]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODIN1_0\[210] = \Motorpwm_right:PWMUDB:dith_count_0\[65]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[342] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[343] = tmpOE__Enable_Left_net_0[1]
Removing Rhs of wire Net_382[344] = \Motorpwm_right:Net_96\[141]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ctrl_enable\[364] = \Motorpwm_Left:PWMUDB:control_7\[356]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:hwCapture\[374] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:hwEnable\[375] = \Motorpwm_Left:PWMUDB:control_7\[356]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:trig_out\[379] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:runmode_enable\\R\[381] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:runmode_enable\\S\[382] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_enable\[383] = \Motorpwm_Left:PWMUDB:runmode_enable\[380]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ltch_kill_reg\\R\[387] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ltch_kill_reg\\S\[388] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:min_kill_reg\\R\[389] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:min_kill_reg\\S\[390] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill\[393] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_1\[397] = \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_1\[636]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:add_vi_vv_MODGEN_2_0\[399] = \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_0\[637]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_1\\R\[400] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_1\\S\[401] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_0\\R\[402] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:dith_count_0\\S\[403] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:status_6\[406] = zero[6]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_5\[407] = \Motorpwm_Left:PWMUDB:final_kill_reg\[421]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:status_4\[408] = zero[6]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_3\[409] = \Motorpwm_Left:PWMUDB:fifo_full\[428]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_1\[411] = \Motorpwm_Left:PWMUDB:cmp2_status_reg\[420]
Removing Rhs of wire \Motorpwm_Left:PWMUDB:status_0\[412] = \Motorpwm_Left:PWMUDB:cmp1_status_reg\[419]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status\[417] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2\[418] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp1_status_reg\\R\[422] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp1_status_reg\\S\[423] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status_reg\\R\[424] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status_reg\\S\[425] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill_reg\\R\[426] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill_reg\\S\[427] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cs_addr_2\[429] = \Motorpwm_Left:PWMUDB:tc_i\[385]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cs_addr_1\[430] = \Motorpwm_Left:PWMUDB:runmode_enable\[380]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cs_addr_0\[431] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:compare1\[464] = \Motorpwm_Left:PWMUDB:cmp1_less\[435]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm1_i\[469] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm2_i\[471] = zero[6]
Removing Rhs of wire \Motorpwm_Left:Net_96\[474] = \Motorpwm_Left:PWMUDB:pwm_i_reg\[466]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm_temp\[477] = \Motorpwm_Left:PWMUDB:cmp1\[415]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_23\[518] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_22\[519] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_21\[520] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_20\[521] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_19\[522] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_18\[523] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_17\[524] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_16\[525] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_15\[526] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_14\[527] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_13\[528] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_12\[529] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_11\[530] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_10\[531] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_9\[532] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_8\[533] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_7\[534] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_6\[535] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_5\[536] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_4\[537] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_3\[538] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_2\[539] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_1\[540] = \Motorpwm_Left:PWMUDB:MODIN2_1\[541]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODIN2_1\[541] = \Motorpwm_Left:PWMUDB:dith_count_1\[396]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:a_0\[542] = \Motorpwm_Left:PWMUDB:MODIN2_0\[543]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODIN2_0\[543] = \Motorpwm_Left:PWMUDB:dith_count_0\[398]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[675] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[676] = tmpOE__Enable_Left_net_0[1]
Removing Rhs of wire Net_385[677] = \Motorpwm_Left:Net_96\[474]
Removing Rhs of wire Net_377[684] = \mode:control_out_2\[727]
Removing Rhs of wire Net_377[684] = \mode:control_2\[744]
Removing Lhs of wire Net_381[685] = tmpOE__Enable_Left_net_0[1]
Removing Rhs of wire Net_347[687] = \demux_2:tmp__demux_2_0_reg\[683]
Removing Rhs of wire Net_350[688] = \demux_2:tmp__demux_2_1_reg\[686]
Removing Rhs of wire Net_334[690] = \mode:control_out_1\[726]
Removing Rhs of wire Net_334[690] = \mode:control_1\[745]
Removing Rhs of wire Net_337[692] = \demux_1:tmp__demux_1_0_reg\[689]
Removing Rhs of wire Net_342[693] = \demux_1:tmp__demux_1_1_reg\[691]
Removing Lhs of wire tmpOE__Enable_Right_net_0[695] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__Motor_L_F_net_0[702] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__Motor_R_R_net_0[709] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__Motor_L_R_net_0[716] = tmpOE__Enable_Left_net_0[1]
Removing Rhs of wire Net_348[722] = \mode:control_out_0\[725]
Removing Rhs of wire Net_348[722] = \mode:control_0\[746]
Removing Lhs of wire \mode:clk\[723] = zero[6]
Removing Lhs of wire \mode:rst\[724] = zero[6]
Removing Lhs of wire \ADC_calR:vp_ctl_0\[752] = zero[6]
Removing Lhs of wire \ADC_calR:vp_ctl_2\[753] = zero[6]
Removing Lhs of wire \ADC_calR:vn_ctl_1\[754] = zero[6]
Removing Lhs of wire \ADC_calR:vn_ctl_3\[755] = zero[6]
Removing Lhs of wire \ADC_calR:vp_ctl_1\[756] = zero[6]
Removing Lhs of wire \ADC_calR:vp_ctl_3\[757] = zero[6]
Removing Lhs of wire \ADC_calR:vn_ctl_0\[758] = zero[6]
Removing Lhs of wire \ADC_calR:vn_ctl_2\[759] = zero[6]
Removing Rhs of wire \ADC_calR:Net_188\[763] = \ADC_calR:Net_221\[764]
Removing Lhs of wire \ADC_calR:soc\[770] = zero[6]
Removing Lhs of wire \ADC_calR:Net_383\[796] = zero[6]
Removing Lhs of wire \ADC_calL:vp_ctl_0\[802] = zero[6]
Removing Lhs of wire \ADC_calL:vp_ctl_2\[803] = zero[6]
Removing Lhs of wire \ADC_calL:vn_ctl_1\[804] = zero[6]
Removing Lhs of wire \ADC_calL:vn_ctl_3\[805] = zero[6]
Removing Lhs of wire \ADC_calL:vp_ctl_1\[806] = zero[6]
Removing Lhs of wire \ADC_calL:vp_ctl_3\[807] = zero[6]
Removing Lhs of wire \ADC_calL:vn_ctl_0\[808] = zero[6]
Removing Lhs of wire \ADC_calL:vn_ctl_2\[809] = zero[6]
Removing Rhs of wire \ADC_calL:Net_188\[813] = \ADC_calL:Net_221\[814]
Removing Lhs of wire \ADC_calL:soc\[820] = zero[6]
Removing Lhs of wire \ADC_calL:Net_383\[846] = zero[6]
Removing Lhs of wire tmpOE__cal_R_net_0[848] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__cal_L_net_0[854] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__MOSI_1_net_0[860] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__SCLK_1_net_0[866] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__MISO_1_net_0[872] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \SPIS_1:BSPIS:cnt_reset\[880] = Net_18[881]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[883] = \SPIS_1:BSPIS:load\[884]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[883] = \SPIS_1:BSPIS:dpcounter_one\[901]
Removing Lhs of wire \SPIS_1:BSPIS:prc_clk_src\[891] = Net_17[867]
Removing Lhs of wire \SPIS_1:Net_81\[894] = Net_405[879]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_2\[913] = \SPIS_1:BSPIS:miso_tx_empty_reg_fin\[904]
Removing Rhs of wire \SPIS_1:BSPIS:tx_status_1\[914] = \SPIS_1:BSPIS:dpMISO_fifo_not_full\[915]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_6\[916] = \SPIS_1:BSPIS:byte_complete\[885]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_3\[919] = \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\[918]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_5\[920] = \SPIS_1:BSPIS:rx_buf_overrun\[888]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_6\[921] = \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\[909]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_5\[922] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_4\[923] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_3\[924] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_2\[925] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_1\[926] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_0\[927] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_fin\[928] = \SPIS_1:Net_75\[929]
Removing Lhs of wire \SPIS_1:Net_75\[929] = Net_16[861]
Removing Lhs of wire \SPIS_1:BSPIS:reset\[955] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:sR8:Dp:cs_addr_1\[956] = zero[6]
Removing Lhs of wire tmpOE__SPI_SS_net_0[988] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[994] = \UART_1:Net_9\[993]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[998] = zero[6]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[999] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[1000] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[1001] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[1002] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[1003] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[1004] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[1005] = zero[6]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[1017] = \UART_1:BUART:tx_bitclk_dp\[1053]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1063] = \UART_1:BUART:tx_counter_dp\[1054]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1064] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1065] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1066] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1068] = \UART_1:BUART:tx_fifo_empty\[1031]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1070] = \UART_1:BUART:tx_fifo_notfull\[1030]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[1130] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1138] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1140] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1141] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1166]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1142] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1180]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1143] = \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1144]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1144] = \UART_1:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1145] = \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1146] = \UART_1:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1152] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1153] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1154] = \UART_1:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[1155] = \UART_1:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1156] = \UART_1:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[1157] = \UART_1:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1158] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1159] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1160] = \UART_1:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1161] = \UART_1:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1162] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1163] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1168] = \UART_1:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[1169] = \UART_1:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1170] = \UART_1:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[1171] = \UART_1:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1172] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1173] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1174] = \UART_1:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1175] = \UART_1:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1176] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1177] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1184] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1185] = \UART_1:BUART:rx_parity_error_status\[1186]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1187] = \UART_1:BUART:rx_stop_bit_error\[1188]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[1198] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[1247]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[1202] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[1269]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[1203] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[1204] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[1205] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[1206] = \UART_1:BUART:sRX:MODIN6_6\[1207]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[1207] = \UART_1:BUART:rx_count_6\[1125]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[1208] = \UART_1:BUART:sRX:MODIN6_5\[1209]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[1209] = \UART_1:BUART:rx_count_5\[1126]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[1210] = \UART_1:BUART:sRX:MODIN6_4\[1211]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[1211] = \UART_1:BUART:rx_count_4\[1127]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[1212] = \UART_1:BUART:sRX:MODIN6_3\[1213]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[1213] = \UART_1:BUART:rx_count_3\[1128]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[1214] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[1215] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[1216] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[1217] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[1218] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[1219] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[1220] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1221] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1222] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1223] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1224] = \UART_1:BUART:rx_count_6\[1125]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1225] = \UART_1:BUART:rx_count_5\[1126]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1226] = \UART_1:BUART:rx_count_4\[1127]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1227] = \UART_1:BUART:rx_count_3\[1128]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[1228] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[1229] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[1230] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[1231] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[1232] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[1233] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[1234] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[1249] = \UART_1:BUART:rx_postpoll\[1084]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[1250] = \UART_1:BUART:rx_parity_bit\[1201]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1251] = \UART_1:BUART:rx_postpoll\[1084]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[1252] = \UART_1:BUART:rx_parity_bit\[1201]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1253] = \UART_1:BUART:rx_postpoll\[1084]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1254] = \UART_1:BUART:rx_parity_bit\[1201]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1256] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1257] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1255]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1258] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1255]
Removing Lhs of wire tmpOE__Rx_1_net_0[1280] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1285] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_right:PWMUDB:min_kill_reg\\D\[1290] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_right:PWMUDB:prevCapture\\D\[1291] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:trig_last\\D\[1292] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:ltch_kill_reg\\D\[1295] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_right:PWMUDB:prevCompare1\\D\[1298] = \Motorpwm_right:PWMUDB:cmp1\[82]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp1_status_reg\\D\[1299] = \Motorpwm_right:PWMUDB:cmp1_status\[83]
Removing Lhs of wire \Motorpwm_right:PWMUDB:cmp2_status_reg\\D\[1300] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm_i_reg\\D\[1302] = \Motorpwm_right:PWMUDB:pwm_i\[134]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm1_i_reg\\D\[1303] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:pwm2_i_reg\\D\[1304] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:tc_i_reg\\D\[1305] = \Motorpwm_right:PWMUDB:status_2\[77]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:min_kill_reg\\D\[1306] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:prevCapture\\D\[1307] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:trig_last\\D\[1308] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:ltch_kill_reg\\D\[1311] = tmpOE__Enable_Left_net_0[1]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:prevCompare1\\D\[1314] = \Motorpwm_Left:PWMUDB:cmp1\[415]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp1_status_reg\\D\[1315] = \Motorpwm_Left:PWMUDB:cmp1_status\[416]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:cmp2_status_reg\\D\[1316] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm_i_reg\\D\[1318] = \Motorpwm_Left:PWMUDB:pwm_i\[467]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm1_i_reg\\D\[1319] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:pwm2_i_reg\\D\[1320] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:tc_i_reg\\D\[1321] = \Motorpwm_Left:PWMUDB:status_2\[410]
Removing Lhs of wire \SPIS_1:BSPIS:dpcounter_one_reg\\D\[1322] = \SPIS_1:BSPIS:dpcounter_one_fin\[886]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_buf_overrun_fin\\D\[1323] = \SPIS_1:BSPIS:mosi_buf_overrun_reg\[889]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_tmp\\D\[1324] = Net_16[861]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1325] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1340] = \UART_1:BUART:rx_bitclk_pre\[1119]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1349] = \UART_1:BUART:rx_parity_error_pre\[1196]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1350] = zero[6]

------------------------------------------------------
Aliased 0 equations, 331 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Enable_Left_net_0' (cost = 0):
tmpOE__Enable_Left_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_337' (cost = 0):
Net_337 <= (not Net_334);

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:cmp1\' (cost = 0):
\Motorpwm_right:PWMUDB:cmp1\ <= (\Motorpwm_right:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motorpwm_right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Motorpwm_right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motorpwm_right:PWMUDB:dith_count_1\ and \Motorpwm_right:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:cmp1\' (cost = 0):
\Motorpwm_Left:PWMUDB:cmp1\ <= (\Motorpwm_Left:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motorpwm_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Motorpwm_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motorpwm_Left:PWMUDB:dith_count_1\ and \Motorpwm_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_347' (cost = 0):
Net_347 <= (not Net_377);

Note:  Expanding virtual equation for 'Net_350' (cost = 0):
Net_350 <= (Net_377);

Note:  Expanding virtual equation for 'Net_342' (cost = 0):
Net_342 <= (Net_334);

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:tx_load\' (cost = 6):
\SPIS_1:BSPIS:tx_load\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and \SPIS_1:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:byte_complete\ <= ((not \SPIS_1:BSPIS:dpcounter_one_reg\ and \SPIS_1:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Motorpwm_right:PWMUDB:dith_count_0\ and \Motorpwm_right:PWMUDB:dith_count_1\)
	OR (not \Motorpwm_right:PWMUDB:dith_count_1\ and \Motorpwm_right:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Motorpwm_Left:PWMUDB:dith_count_0\ and \Motorpwm_Left:PWMUDB:dith_count_1\)
	OR (not \Motorpwm_Left:PWMUDB:dith_count_1\ and \Motorpwm_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_420 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_420 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_420 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_420 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_420 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 87 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Motorpwm_right:PWMUDB:final_capture\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_capture\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Motorpwm_right:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motorpwm_Left:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_capture\[100] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[313] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[323] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[333] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_capture\[433] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[646] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[656] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[666] = zero[6]
Removing Lhs of wire \ADC_calR:Net_188\[763] = \ADC_calR:Net_385\[761]
Removing Lhs of wire \ADC_calL:Net_188\[813] = \ADC_calL:Net_385\[811]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1083] = \UART_1:BUART:rx_bitclk\[1131]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1182] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1191] = zero[6]
Removing Lhs of wire \Motorpwm_right:PWMUDB:runmode_enable\\D\[1293] = \Motorpwm_right:PWMUDB:control_7\[22]
Removing Lhs of wire \Motorpwm_right:PWMUDB:final_kill_reg\\D\[1301] = zero[6]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:runmode_enable\\D\[1309] = \Motorpwm_Left:PWMUDB:control_7\[356]
Removing Lhs of wire \Motorpwm_Left:PWMUDB:final_kill_reg\\D\[1317] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1332] = \UART_1:BUART:tx_ctrl_mark_last\[1074]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1344] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1345] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1347] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1348] = \UART_1:BUART:rx_markspace_pre\[1195]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1353] = \UART_1:BUART:rx_parity_bit\[1201]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_420 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_420 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -dcpsoc3 semester3_prj_motorstyring.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 17s.782ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 15 April 2019 12:28:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bella\OneDrive\Skrivebord\H-bro\semester3_prj_motorstyring\semester3_prj_motorstyring.cydsn\semester3_prj_motorstyring.cyprj -d CY8C5888LTI-LP097 semester3_prj_motorstyring.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.344ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motorpwm_right:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motorpwm_Left:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_right:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motorpwm_Left:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_209
    Analog  Clock 0: Automatic-assigning  clock 'ADC_calR_theACLK'. Fanout=2, Signal=\ADC_calR:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_calL_theACLK'. Fanout=2, Signal=\ADC_calL:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_405
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Motorpwm_right:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Motorpwm_Left:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_1(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_1(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_1(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_1(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Enable_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Left(0)__PA ,
            pin_input => Net_379 ,
            pad => Enable_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_R_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_F(0)__PA ,
            pin_input => Net_341 ,
            pad => Motor_R_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Right(0)__PA ,
            pin_input => Net_378 ,
            pad => Enable_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_L_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_F(0)__PA ,
            pin_input => Net_345 ,
            pad => Motor_L_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_R_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_R(0)__PA ,
            pin_input => Net_340 ,
            pad => Motor_R_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_L_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_R(0)__PA ,
            pin_input => Net_346 ,
            pad => Motor_L_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cal_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cal_R(0)__PA ,
            analog_term => Net_389 ,
            pad => cal_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cal_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cal_L(0)__PA ,
            analog_term => Net_396 ,
            pad => cal_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_1(0)__PA ,
            fb => Net_16 ,
            pad => MOSI_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            fb => Net_17 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            pin_input => Net_20 ,
            pad => MISO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SS(0)__PA ,
            fb => Net_18 ,
            pad => SPI_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_420 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_415 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Motorpwm_right:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:tc_i\
        );
        Output = \Motorpwm_right:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:tc_i\
        );
        Output = \Motorpwm_Left:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_341, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_334 * !Net_348
        );
        Output = Net_341 (fanout=1)

    MacroCell: Name=Net_340, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_334 * !Net_348
        );
        Output = Net_340 (fanout=1)

    MacroCell: Name=Net_345, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_377 * !Net_348
        );
        Output = Net_345 (fanout=1)

    MacroCell: Name=Net_346, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_377 * !Net_348
        );
        Output = Net_346 (fanout=1)

    MacroCell: Name=Net_379, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_385 * !Net_348
        );
        Output = Net_379 (fanout=1)

    MacroCell: Name=Net_378, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_382 * !Net_348
        );
        Output = Net_378 (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18
        );
        Output = \SPIS_1:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_20, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18 * \SPIS_1:BSPIS:miso_from_dp\
        );
        Output = Net_20 (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_16 * !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=Net_415, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_415 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_420 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Motorpwm_right:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:control_7\
        );
        Output = \Motorpwm_right:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motorpwm_right:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motorpwm_right:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_right:PWMUDB:prevCompare1\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_382, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = Net_382 (fanout=1)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:control_7\
        );
        Output = \Motorpwm_Left:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motorpwm_Left:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_Left:PWMUDB:prevCompare1\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_385, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = Net_385 (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_420
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_420 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_420 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_420
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_420 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_420 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_420
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_420
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Motorpwm_right:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_209 ,
            cs_addr_2 => \Motorpwm_right:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motorpwm_right:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motorpwm_right:PWMUDB:cmp1_less\ ,
            z0_comb => \Motorpwm_right:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motorpwm_right:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Motorpwm_Left:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_209 ,
            cs_addr_2 => \Motorpwm_Left:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motorpwm_Left:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motorpwm_Left:PWMUDB:cmp1_less\ ,
            z0_comb => \Motorpwm_Left:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motorpwm_Left:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS_1:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_17 ,
            cs_addr_2 => \SPIS_1:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
            route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS_1:BSPIS:tx_load\ ,
            so_comb => \SPIS_1:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Motorpwm_right:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_209 ,
            status_3 => \Motorpwm_right:PWMUDB:status_3\ ,
            status_2 => \Motorpwm_right:PWMUDB:status_2\ ,
            status_0 => \Motorpwm_right:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motorpwm_Left:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_209 ,
            status_3 => \Motorpwm_Left:PWMUDB:status_3\ ,
            status_2 => \Motorpwm_Left:PWMUDB:status_2\ ,
            status_0 => \Motorpwm_Left:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
        PORT MAP (
            clock => Net_405 ,
            status_6 => \SPIS_1:BSPIS:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
            status_0 => \SPIS_1:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
        PORT MAP (
            clock => Net_405 ,
            status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
            status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_408 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:sync_1\
        PORT MAP (
            clock => Net_405 ,
            in => \SPIS_1:BSPIS:tx_load\ ,
            out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_2\
        PORT MAP (
            clock => Net_405 ,
            in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_3\
        PORT MAP (
            clock => Net_405 ,
            in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_4\
        PORT MAP (
            clock => Net_405 ,
            in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Motorpwm_right:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_209 ,
            control_7 => \Motorpwm_right:PWMUDB:control_7\ ,
            control_6 => \Motorpwm_right:PWMUDB:control_6\ ,
            control_5 => \Motorpwm_right:PWMUDB:control_5\ ,
            control_4 => \Motorpwm_right:PWMUDB:control_4\ ,
            control_3 => \Motorpwm_right:PWMUDB:control_3\ ,
            control_2 => \Motorpwm_right:PWMUDB:control_2\ ,
            control_1 => \Motorpwm_right:PWMUDB:control_1\ ,
            control_0 => \Motorpwm_right:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motorpwm_Left:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_209 ,
            control_7 => \Motorpwm_Left:PWMUDB:control_7\ ,
            control_6 => \Motorpwm_Left:PWMUDB:control_6\ ,
            control_5 => \Motorpwm_Left:PWMUDB:control_5\ ,
            control_4 => \Motorpwm_Left:PWMUDB:control_4\ ,
            control_3 => \Motorpwm_Left:PWMUDB:control_3\ ,
            control_2 => \Motorpwm_Left:PWMUDB:control_2\ ,
            control_1 => \Motorpwm_Left:PWMUDB:control_1\ ,
            control_0 => \Motorpwm_Left:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\mode:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \mode:control_7\ ,
            control_6 => \mode:control_6\ ,
            control_5 => \mode:control_5\ ,
            control_4 => \mode:control_4\ ,
            control_3 => \mode:control_3\ ,
            control_2 => Net_377 ,
            control_1 => Net_334 ,
            control_0 => Net_348 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS_1:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_17 ,
            reset => Net_18 ,
            enable => \SPIS_1:BSPIS:inv_ss\ ,
            count_6 => \SPIS_1:BSPIS:count_6\ ,
            count_5 => \SPIS_1:BSPIS:count_5\ ,
            count_4 => \SPIS_1:BSPIS:count_4\ ,
            count_3 => \SPIS_1:BSPIS:count_3\ ,
            count_2 => \SPIS_1:BSPIS:count_2\ ,
            count_1 => \SPIS_1:BSPIS:count_1\ ,
            count_0 => \SPIS_1:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_calR:IRQ\
        PORT MAP (
            interrupt => Net_392 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_calL:IRQ\
        PORT MAP (
            interrupt => Net_399 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIS_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_408 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_SLAVE_RX
        PORT MAP (
            interrupt => Net_408 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   52 :  140 :  192 : 27.08 %
  Unique P-terms              :   76 :  308 :  384 : 19.79 %
  Total P-terms               :   85 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.556ms
Tech Mapping phase: Elapsed time ==> 0s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Enable_Left(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Enable_Right(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MISO_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MOSI_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_L_F(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_L_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Motor_R_F(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Motor_R_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SCLK_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SPI_SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : cal_L(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : cal_R(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_calL:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_calL:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_calR:ADC_SAR\
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Enable_Left(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Enable_Right(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MISO_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MOSI_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_L_F(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_L_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Motor_R_F(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Motor_R_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SCLK_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SPI_SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : cal_L(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : cal_R(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_calL:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_calL:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_calR:ADC_SAR\

Analog Placement phase: Elapsed time ==> 0s.793ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_396 {
    p2_6
    agl2_x_p2_6
    agl2
    agl2_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_calL:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_calL:Net_209\ {
  }
  Net: \ADC_calL:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_389 {
    p2_7
    agl3_x_p2_7
    agl3
    agl3_x_agr3
    agr3
    agr3_x_sar_1_vplus
    sar_1_vplus
  }
  Net: \ADC_calR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_calR:Net_209\ {
  }
}
Map of item to net {
  p2_6                                             -> Net_396
  agl2_x_p2_6                                      -> Net_396
  agl2                                             -> Net_396
  agl2_x_sar_0_vplus                               -> Net_396
  sar_0_vplus                                      -> Net_396
  sar_0_vrefhi                                     -> \ADC_calL:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_calL:Net_126\
  sar_0_vminus                                     -> \ADC_calL:Net_126\
  sar_1_vref                                       -> \ADC_calL:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_calL:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_calL:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_calL:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_calL:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_calL:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_calL:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_calL:Net_235\
  sar_0_vref                                       -> \ADC_calL:Net_235\
  p2_7                                             -> Net_389
  agl3_x_p2_7                                      -> Net_389
  agl3                                             -> Net_389
  agl3_x_agr3                                      -> Net_389
  agr3                                             -> Net_389
  agr3_x_sar_1_vplus                               -> Net_389
  sar_1_vplus                                      -> Net_389
  sar_1_vrefhi                                     -> \ADC_calR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_calR:Net_126\
  sar_1_vminus                                     -> \ADC_calR:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 1s.145ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.89
                   Pterms :            4.50
               Macrocells :            2.89
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       8.40 :       5.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_385, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = Net_385 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:control_7\
        );
        Output = \Motorpwm_Left:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:runmode_enable\ * 
              \Motorpwm_Left:PWMUDB:tc_i\
        );
        Output = \Motorpwm_Left:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motorpwm_Left:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_Left:PWMUDB:prevCompare1\ * 
              \Motorpwm_Left:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_Left:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_379, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_385 * !Net_348
        );
        Output = Net_379 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_340, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_334 * !Net_348
        );
        Output = Net_340 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_341, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_334 * !Net_348
        );
        Output = Net_341 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motorpwm_Left:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_209 ,
        cs_addr_2 => \Motorpwm_Left:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motorpwm_Left:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motorpwm_Left:PWMUDB:cmp1_less\ ,
        z0_comb => \Motorpwm_Left:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motorpwm_Left:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motorpwm_Left:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_209 ,
        status_3 => \Motorpwm_Left:PWMUDB:status_3\ ,
        status_2 => \Motorpwm_Left:PWMUDB:status_2\ ,
        status_0 => \Motorpwm_Left:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motorpwm_Left:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_209 ,
        control_7 => \Motorpwm_Left:PWMUDB:control_7\ ,
        control_6 => \Motorpwm_Left:PWMUDB:control_6\ ,
        control_5 => \Motorpwm_Left:PWMUDB:control_5\ ,
        control_4 => \Motorpwm_Left:PWMUDB:control_4\ ,
        control_3 => \Motorpwm_Left:PWMUDB:control_3\ ,
        control_2 => \Motorpwm_Left:PWMUDB:control_2\ ,
        control_1 => \Motorpwm_Left:PWMUDB:control_1\ ,
        control_0 => \Motorpwm_Left:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_382, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = Net_382 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motorpwm_right:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:control_7\
        );
        Output = \Motorpwm_right:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motorpwm_right:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:runmode_enable\ * 
              \Motorpwm_right:PWMUDB:tc_i\
        );
        Output = \Motorpwm_right:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motorpwm_right:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motorpwm_right:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motorpwm_right:PWMUDB:prevCompare1\ * 
              \Motorpwm_right:PWMUDB:cmp1_less\
        );
        Output = \Motorpwm_right:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_378, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_382 * !Net_348
        );
        Output = Net_378 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_345, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_377 * !Net_348
        );
        Output = Net_345 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_346, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_377 * !Net_348
        );
        Output = Net_346 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motorpwm_right:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_209 ,
        cs_addr_2 => \Motorpwm_right:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motorpwm_right:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motorpwm_right:PWMUDB:cmp1_less\ ,
        z0_comb => \Motorpwm_right:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motorpwm_right:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motorpwm_right:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_209 ,
        status_3 => \Motorpwm_right:PWMUDB:status_3\ ,
        status_2 => \Motorpwm_right:PWMUDB:status_2\ ,
        status_0 => \Motorpwm_right:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motorpwm_right:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_209 ,
        control_7 => \Motorpwm_right:PWMUDB:control_7\ ,
        control_6 => \Motorpwm_right:PWMUDB:control_6\ ,
        control_5 => \Motorpwm_right:PWMUDB:control_5\ ,
        control_4 => \Motorpwm_right:PWMUDB:control_4\ ,
        control_3 => \Motorpwm_right:PWMUDB:control_3\ ,
        control_2 => \Motorpwm_right:PWMUDB:control_2\ ,
        control_1 => \Motorpwm_right:PWMUDB:control_1\ ,
        control_0 => \Motorpwm_right:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_420 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_420 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_420 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_420
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_420
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_420 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_420
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_17 ,
        cs_addr_2 => \SPIS_1:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
        route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS_1:BSPIS:tx_load\ ,
        so_comb => \SPIS_1:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_420 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_420
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_16 * !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_415, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_415 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18
        );
        Output = \SPIS_1:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_17 ,
        reset => Net_18 ,
        enable => \SPIS_1:BSPIS:inv_ss\ ,
        count_6 => \SPIS_1:BSPIS:count_6\ ,
        count_5 => \SPIS_1:BSPIS:count_5\ ,
        count_4 => \SPIS_1:BSPIS:count_4\ ,
        count_3 => \SPIS_1:BSPIS:count_3\ ,
        count_2 => \SPIS_1:BSPIS:count_2\ ,
        count_1 => \SPIS_1:BSPIS:count_1\ ,
        count_0 => \SPIS_1:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\mode:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \mode:control_7\ ,
        control_6 => \mode:control_6\ ,
        control_5 => \mode:control_5\ ,
        control_4 => \mode:control_4\ ,
        control_3 => \mode:control_3\ ,
        control_2 => Net_377 ,
        control_1 => Net_334 ,
        control_0 => Net_348 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_3\
    PORT MAP (
        clock => Net_405 ,
        in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_4\
    PORT MAP (
        clock => Net_405 ,
        in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_2\
    PORT MAP (
        clock => Net_405 ,
        in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_1\
    PORT MAP (
        clock => Net_405 ,
        in => \SPIS_1:BSPIS:tx_load\ ,
        out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_20, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18 * \SPIS_1:BSPIS:miso_from_dp\
        );
        Output = Net_20 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
    PORT MAP (
        clock => Net_405 ,
        status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
        status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_408 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
    PORT MAP (
        clock => Net_405 ,
        status_6 => \SPIS_1:BSPIS:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
        status_0 => \SPIS_1:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_SLAVE_RX
        PORT MAP (
            interrupt => Net_408 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_calL:IRQ\
        PORT MAP (
            interrupt => Net_399 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_calR:IRQ\
        PORT MAP (
            interrupt => Net_392 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\SPIS_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_408 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Enable_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Right(0)__PA ,
        pin_input => Net_378 ,
        pad => Enable_Right(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_R_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_F(0)__PA ,
        pin_input => Net_341 ,
        pad => Motor_R_F(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Motor_R_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_R(0)__PA ,
        pin_input => Net_340 ,
        pad => Motor_R_R(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Enable_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Left(0)__PA ,
        pin_input => Net_379 ,
        pad => Enable_Left(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_L_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_F(0)__PA ,
        pin_input => Net_345 ,
        pad => Motor_L_F(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_L_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_R(0)__PA ,
        pin_input => Net_346 ,
        pad => Motor_L_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = cal_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cal_L(0)__PA ,
        analog_term => Net_396 ,
        pad => cal_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = cal_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cal_R(0)__PA ,
        analog_term => Net_389 ,
        pad => cal_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        pin_input => Net_20 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOSI_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_1(0)__PA ,
        fb => Net_16 ,
        pad => MOSI_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        fb => Net_17 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SPI_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SS(0)__PA ,
        fb => Net_18 ,
        pad => SPI_SS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_420 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_415 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_209 ,
            dclk_0 => Net_209_local ,
            aclk_glb_0 => \ADC_calR:Net_385\ ,
            aclk_0 => \ADC_calR:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_calR:Net_381\ ,
            clk_a_dig_0 => \ADC_calR:Net_381_local\ ,
            aclk_glb_1 => \ADC_calL:Net_385\ ,
            aclk_1 => \ADC_calL:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_calL:Net_381\ ,
            clk_a_dig_1 => \ADC_calL:Net_381_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_405 ,
            dclk_2 => Net_405_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_calL:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_calL:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_calL:ADC_SAR\
        PORT MAP (
            vplus => Net_396 ,
            vminus => \ADC_calL:Net_126\ ,
            ext_pin => \ADC_calL:Net_209\ ,
            vrefhi_out => \ADC_calL:Net_126\ ,
            vref => \ADC_calL:Net_235\ ,
            clock => \ADC_calL:Net_385\ ,
            pump_clock => \ADC_calL:Net_385\ ,
            irq => \ADC_calL:Net_252\ ,
            next => Net_402 ,
            data_out_udb_11 => \ADC_calL:Net_207_11\ ,
            data_out_udb_10 => \ADC_calL:Net_207_10\ ,
            data_out_udb_9 => \ADC_calL:Net_207_9\ ,
            data_out_udb_8 => \ADC_calL:Net_207_8\ ,
            data_out_udb_7 => \ADC_calL:Net_207_7\ ,
            data_out_udb_6 => \ADC_calL:Net_207_6\ ,
            data_out_udb_5 => \ADC_calL:Net_207_5\ ,
            data_out_udb_4 => \ADC_calL:Net_207_4\ ,
            data_out_udb_3 => \ADC_calL:Net_207_3\ ,
            data_out_udb_2 => \ADC_calL:Net_207_2\ ,
            data_out_udb_1 => \ADC_calL:Net_207_1\ ,
            data_out_udb_0 => \ADC_calL:Net_207_0\ ,
            eof_udb => Net_399 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_calR:ADC_SAR\
        PORT MAP (
            vplus => Net_389 ,
            vminus => \ADC_calR:Net_126\ ,
            ext_pin => \ADC_calR:Net_209\ ,
            vrefhi_out => \ADC_calR:Net_126\ ,
            vref => \ADC_calL:Net_235\ ,
            clock => \ADC_calR:Net_385\ ,
            pump_clock => \ADC_calR:Net_385\ ,
            irq => \ADC_calR:Net_252\ ,
            next => Net_395 ,
            data_out_udb_11 => \ADC_calR:Net_207_11\ ,
            data_out_udb_10 => \ADC_calR:Net_207_10\ ,
            data_out_udb_9 => \ADC_calR:Net_207_9\ ,
            data_out_udb_8 => \ADC_calR:Net_207_8\ ,
            data_out_udb_7 => \ADC_calR:Net_207_7\ ,
            data_out_udb_6 => \ADC_calR:Net_207_6\ ,
            data_out_udb_5 => \ADC_calR:Net_207_5\ ,
            data_out_udb_4 => \ADC_calR:Net_207_4\ ,
            data_out_udb_3 => \ADC_calR:Net_207_3\ ,
            data_out_udb_2 => \ADC_calR:Net_207_2\ ,
            data_out_udb_1 => \ADC_calR:Net_207_1\ ,
            data_out_udb_0 => \ADC_calR:Net_207_0\ ,
            eof_udb => Net_392 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Enable_Right(0) | In(Net_378)
     |   1 |     * |      NONE |         CMOS_OUT |    Motor_R_F(0) | In(Net_341)
     |   2 |     * |      NONE |         CMOS_OUT |    Motor_R_R(0) | In(Net_340)
     |   3 |     * |      NONE |         CMOS_OUT |  Enable_Left(0) | In(Net_379)
     |   4 |     * |      NONE |         CMOS_OUT |    Motor_L_F(0) | In(Net_345)
     |   5 |     * |      NONE |         CMOS_OUT |    Motor_L_R(0) | In(Net_346)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        cal_L(0) | Analog(Net_396)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        cal_R(0) | Analog(Net_389)
-----+-----+-------+-----------+------------------+-----------------+----------------
  12 |   0 |     * |      NONE |         CMOS_OUT |       MISO_1(0) | In(Net_20)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       MOSI_1(0) | FB(Net_16)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       SCLK_1(0) | FB(Net_17)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       SPI_SS(0) | FB(Net_18)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_420)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_415)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.121ms
Digital Placement phase: Elapsed time ==> 5s.323ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\bella\OneDrive\Dokumenter\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "semester3_prj_motorstyring_r.vh2" --pcf-path "semester3_prj_motorstyring.pco" --des-name "semester3_prj_motorstyring" --dsf-path "semester3_prj_motorstyring.dsf" --sdc-path "semester3_prj_motorstyring.sdc" --lib-path "semester3_prj_motorstyring_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.772ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in semester3_prj_motorstyring_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.983ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 2s.406ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 18s.264ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.269ms
API generation phase: Elapsed time ==> 7s.275ms
Dependency generation phase: Elapsed time ==> 0s.038ms
Cleanup phase: Elapsed time ==> 0s.001ms
