<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `ahb_secure_ctrl` mod in crate `lp55s69_pac`."><meta name="keywords" content="rust, rustlang, rust-lang, ahb_secure_ctrl"><title>lp55s69_pac::ahb_secure_ctrl - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css"><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="shortcut icon" href="../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../lp55s69_pac/index.html'><div class='logo-container'><img src='../../rust-logo.png' alt='logo'></div></a><p class='location'>Module ahb_secure_ctrl</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li></ul></div><p class='location'><a href='../index.html'>lp55s69_pac</a></p><script>window.sidebarCurrent = {name: 'ahb_secure_ctrl', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../src/lp55s69_pac/ahb_secure_ctrl.rs.html#1-481' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../index.html'>lp55s69_pac</a>::<wbr><a class="mod" href=''>ahb_secure_ctrl</a></span></h1><div class='docblock'><p>AHB secure controller</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="cm33_lock_reg/index.html" title='lp55s69_pac::ahb_secure_ctrl::cm33_lock_reg mod'>cm33_lock_reg</a></td><td class='docblock-short'><p>Miscalleneous control signals for in CM33 (CPU0)</p>
</td></tr><tr class='module-item'><td><a class="mod" href="master_sec_anti_pol_reg/index.html" title='lp55s69_pac::ahb_secure_ctrl::master_sec_anti_pol_reg mod'>master_sec_anti_pol_reg</a></td><td class='docblock-short'><p>master secure level anti-pole register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="master_sec_level/index.html" title='lp55s69_pac::ahb_secure_ctrl::master_sec_level mod'>master_sec_level</a></td><td class='docblock-short'><p>master secure level register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="mcm33_lock_reg/index.html" title='lp55s69_pac::ahb_secure_ctrl::mcm33_lock_reg mod'>mcm33_lock_reg</a></td><td class='docblock-short'><p>Miscalleneous control signals for in micro-CM33 (CPU1)</p>
</td></tr><tr class='module-item'><td><a class="mod" href="misc_ctrl_dp_reg/index.html" title='lp55s69_pac::ahb_secure_ctrl::misc_ctrl_dp_reg mod'>misc_ctrl_dp_reg</a></td><td class='docblock-short'><p>secure control duplicate register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="misc_ctrl_reg/index.html" title='lp55s69_pac::ahb_secure_ctrl::misc_ctrl_reg mod'>misc_ctrl_reg</a></td><td class='docblock-short'><p>secure control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_cpu_int_mask0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_cpu_int_mask0 mod'>sec_cpu_int_mask0</a></td><td class='docblock-short'><p>Secure Interrupt mask for CPU1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_cpu_int_mask1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_cpu_int_mask1 mod'>sec_cpu_int_mask1</a></td><td class='docblock-short'><p>Secure Interrupt mask for CPU1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ahb0_0_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ahb0_0_slave_rule mod'>sec_ctrl_ahb0_0_slave_rule</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ahb0_1_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ahb0_1_slave_rule mod'>sec_ctrl_ahb0_1_slave_rule</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ahb1_0_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ahb1_0_slave_rule mod'>sec_ctrl_ahb1_0_slave_rule</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ahb1_1_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ahb1_1_slave_rule mod'>sec_ctrl_ahb1_1_slave_rule</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ahb2_0_mem_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ahb2_0_mem_rule mod'>sec_ctrl_ahb2_0_mem_rule</a></td><td class='docblock-short'><p>Security access rules for AHB_SEC_CTRL_AHB.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ahb2_0_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ahb2_0_slave_rule mod'>sec_ctrl_ahb2_0_slave_rule</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ahb2_1_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ahb2_1_slave_rule mod'>sec_ctrl_ahb2_1_slave_rule</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge0_mem_ctrl0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge0_mem_ctrl0 mod'>sec_ctrl_apb_bridge0_mem_ctrl0</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge0_mem_ctrl1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge0_mem_ctrl1 mod'>sec_ctrl_apb_bridge0_mem_ctrl1</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge0_mem_ctrl2/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge0_mem_ctrl2 mod'>sec_ctrl_apb_bridge0_mem_ctrl2</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge0_mem_ctrl3/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge0_mem_ctrl3 mod'>sec_ctrl_apb_bridge0_mem_ctrl3</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge1_mem_ctrl0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge1_mem_ctrl0 mod'>sec_ctrl_apb_bridge1_mem_ctrl0</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge1_mem_ctrl1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge1_mem_ctrl1 mod'>sec_ctrl_apb_bridge1_mem_ctrl1</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge1_mem_ctrl2/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge1_mem_ctrl2 mod'>sec_ctrl_apb_bridge1_mem_ctrl2</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge1_mem_ctrl3/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge1_mem_ctrl3 mod'>sec_ctrl_apb_bridge1_mem_ctrl3</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_apb_bridge_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_apb_bridge_slave_rule mod'>sec_ctrl_apb_bridge_slave_rule</a></td><td class='docblock-short'><p>Security access rules for both APB Bridges slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_flash_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_flash_mem_rule0 mod'>sec_ctrl_flash_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for FLASH sector 0 to sector 20. Each Flash sector is 32 Kbytes. There are 20 FLASH sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_flash_mem_rule1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_flash_mem_rule1 mod'>sec_ctrl_flash_mem_rule1</a></td><td class='docblock-short'><p>Security access rules for FLASH sector 0 to sector 20. Each Flash sector is 32 Kbytes. There are 20 FLASH sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_flash_mem_rule2/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_flash_mem_rule2 mod'>sec_ctrl_flash_mem_rule2</a></td><td class='docblock-short'><p>Security access rules for FLASH sector 0 to sector 20. Each Flash sector is 32 Kbytes. There are 20 FLASH sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_flash_rom_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_flash_rom_slave_rule mod'>sec_ctrl_flash_rom_slave_rule</a></td><td class='docblock-short'><p>Security access rules for Flash and ROM slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram0_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram0_slave_rule mod'>sec_ctrl_ram0_slave_rule</a></td><td class='docblock-short'><p>Security access rules for RAM0 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram1_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram1_slave_rule mod'>sec_ctrl_ram1_slave_rule</a></td><td class='docblock-short'><p>Security access rules for RAM1 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram2_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram2_slave_rule mod'>sec_ctrl_ram2_slave_rule</a></td><td class='docblock-short'><p>Security access rules for RAM2 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram3_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram3_slave_rule mod'>sec_ctrl_ram3_slave_rule</a></td><td class='docblock-short'><p>Security access rules for RAM3 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram4_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram4_slave_rule mod'>sec_ctrl_ram4_slave_rule</a></td><td class='docblock-short'><p>Security access rules for RAM4 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram0_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram0_mem_rule0 mod'>sec_ctrl_ram0_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for RAM0 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram0_mem_rule1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram0_mem_rule1 mod'>sec_ctrl_ram0_mem_rule1</a></td><td class='docblock-short'><p>Security access rules for RAM0 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram1_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram1_mem_rule0 mod'>sec_ctrl_ram1_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for RAM1 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram1_mem_rule1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram1_mem_rule1 mod'>sec_ctrl_ram1_mem_rule1</a></td><td class='docblock-short'><p>Security access rules for RAM1 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram2_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram2_mem_rule0 mod'>sec_ctrl_ram2_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for RAM2 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram2_mem_rule1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram2_mem_rule1 mod'>sec_ctrl_ram2_mem_rule1</a></td><td class='docblock-short'><p>Security access rules for RAM2 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram3_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram3_mem_rule0 mod'>sec_ctrl_ram3_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for RAM3 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram3_mem_rule1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram3_mem_rule1 mod'>sec_ctrl_ram3_mem_rule1</a></td><td class='docblock-short'><p>Security access rules for RAM3 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ram4_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ram4_mem_rule0 mod'>sec_ctrl_ram4_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for RAM4 slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ramx_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ramx_mem_rule0 mod'>sec_ctrl_ramx_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for RAMX slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_ramx_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_ramx_slave_rule mod'>sec_ctrl_ramx_slave_rule</a></td><td class='docblock-short'><p>Security access rules for RAMX slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_rom_mem_rule0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_rom_mem_rule0 mod'>sec_ctrl_rom_mem_rule0</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_rom_mem_rule1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_rom_mem_rule1 mod'>sec_ctrl_rom_mem_rule1</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_rom_mem_rule2/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_rom_mem_rule2 mod'>sec_ctrl_rom_mem_rule2</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_rom_mem_rule3/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_rom_mem_rule3 mod'>sec_ctrl_rom_mem_rule3</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_usb_hs_mem_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_usb_hs_mem_rule mod'>sec_ctrl_usb_hs_mem_rule</a></td><td class='docblock-short'><p>Security access rules for RAM_USB_HS.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_ctrl_usb_hs_slave_rule/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_ctrl_usb_hs_slave_rule mod'>sec_ctrl_usb_hs_slave_rule</a></td><td class='docblock-short'><p>Security access rules for USB High speed RAM slaves.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_gpio_mask0/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_gpio_mask0 mod'>sec_gpio_mask0</a></td><td class='docblock-short'><p>Secure GPIO mask for port 0 pins.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_gpio_mask1/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_gpio_mask1 mod'>sec_gpio_mask1</a></td><td class='docblock-short'><p>Secure GPIO mask for port 1 pins.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_mask_lock/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_mask_lock mod'>sec_mask_lock</a></td><td class='docblock-short'><p>Security General Purpose register access control.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_vio_addr/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_vio_addr mod'>sec_vio_addr</a></td><td class='docblock-short'><p>most recent security violation address for AHB layer n</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_vio_info_valid/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_vio_info_valid mod'>sec_vio_info_valid</a></td><td class='docblock-short'><p>security violation address/information registers valid flags</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sec_vio_misc_info/index.html" title='lp55s69_pac::ahb_secure_ctrl::sec_vio_misc_info mod'>sec_vio_misc_info</a></td><td class='docblock-short'><p>most recent security violation miscellaneous information for AHB layer n</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.CM33_LOCK_REG.html" title='lp55s69_pac::ahb_secure_ctrl::CM33_LOCK_REG struct'>CM33_LOCK_REG</a></td><td class='docblock-short'><p>Miscalleneous control signals for in CM33 (CPU0)</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MASTER_SEC_ANTI_POL_REG.html" title='lp55s69_pac::ahb_secure_ctrl::MASTER_SEC_ANTI_POL_REG struct'>MASTER_SEC_ANTI_POL_REG</a></td><td class='docblock-short'><p>master secure level anti-pole register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MASTER_SEC_LEVEL.html" title='lp55s69_pac::ahb_secure_ctrl::MASTER_SEC_LEVEL struct'>MASTER_SEC_LEVEL</a></td><td class='docblock-short'><p>master secure level register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MCM33_LOCK_REG.html" title='lp55s69_pac::ahb_secure_ctrl::MCM33_LOCK_REG struct'>MCM33_LOCK_REG</a></td><td class='docblock-short'><p>Miscalleneous control signals for in micro-CM33 (CPU1)</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MISC_CTRL_DP_REG.html" title='lp55s69_pac::ahb_secure_ctrl::MISC_CTRL_DP_REG struct'>MISC_CTRL_DP_REG</a></td><td class='docblock-short'><p>secure control duplicate register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MISC_CTRL_REG.html" title='lp55s69_pac::ahb_secure_ctrl::MISC_CTRL_REG struct'>MISC_CTRL_REG</a></td><td class='docblock-short'><p>secure control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.RegisterBlock.html" title='lp55s69_pac::ahb_secure_ctrl::RegisterBlock struct'>RegisterBlock</a></td><td class='docblock-short'><p>Register block</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CPU_INT_MASK0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CPU_INT_MASK0 struct'>SEC_CPU_INT_MASK0</a></td><td class='docblock-short'><p>Secure Interrupt mask for CPU1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CPU_INT_MASK1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CPU_INT_MASK1 struct'>SEC_CPU_INT_MASK1</a></td><td class='docblock-short'><p>Secure Interrupt mask for CPU1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_AHB0_0_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_AHB0_0_SLAVE_RULE struct'>SEC_CTRL_AHB0_0_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_AHB0_1_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_AHB0_1_SLAVE_RULE struct'>SEC_CTRL_AHB0_1_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_AHB1_0_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_AHB1_0_SLAVE_RULE struct'>SEC_CTRL_AHB1_0_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_AHB1_1_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_AHB1_1_SLAVE_RULE struct'>SEC_CTRL_AHB1_1_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_AHB2_0_MEM_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_AHB2_0_MEM_RULE struct'>SEC_CTRL_AHB2_0_MEM_RULE</a></td><td class='docblock-short'><p>Security access rules for AHB_SEC_CTRL_AHB.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_AHB2_0_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_AHB2_0_SLAVE_RULE struct'>SEC_CTRL_AHB2_0_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_AHB2_1_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_AHB2_1_SLAVE_RULE struct'>SEC_CTRL_AHB2_1_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for AHB peripherals.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE0_MEM_CTRL0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE0_MEM_CTRL0 struct'>SEC_CTRL_APB_BRIDGE0_MEM_CTRL0</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE0_MEM_CTRL1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE0_MEM_CTRL1 struct'>SEC_CTRL_APB_BRIDGE0_MEM_CTRL1</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE0_MEM_CTRL2.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE0_MEM_CTRL2 struct'>SEC_CTRL_APB_BRIDGE0_MEM_CTRL2</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE0_MEM_CTRL3.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE0_MEM_CTRL3 struct'>SEC_CTRL_APB_BRIDGE0_MEM_CTRL3</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 0 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 0 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE1_MEM_CTRL0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE1_MEM_CTRL0 struct'>SEC_CTRL_APB_BRIDGE1_MEM_CTRL0</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE1_MEM_CTRL1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE1_MEM_CTRL1 struct'>SEC_CTRL_APB_BRIDGE1_MEM_CTRL1</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE1_MEM_CTRL2.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE1_MEM_CTRL2 struct'>SEC_CTRL_APB_BRIDGE1_MEM_CTRL2</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE1_MEM_CTRL3.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE1_MEM_CTRL3 struct'>SEC_CTRL_APB_BRIDGE1_MEM_CTRL3</a></td><td class='docblock-short'><p>Security access rules for APB Bridge 1 peripherals. Each APB bridge sector is 4 Kbytes. There are 32 APB Bridge 1 sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_APB_BRIDGE_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_APB_BRIDGE_SLAVE_RULE struct'>SEC_CTRL_APB_BRIDGE_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for both APB Bridges slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_FLASH_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_FLASH_MEM_RULE0 struct'>SEC_CTRL_FLASH_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for FLASH sector 0 to sector 20. Each Flash sector is 32 Kbytes. There are 20 FLASH sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_FLASH_MEM_RULE1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_FLASH_MEM_RULE1 struct'>SEC_CTRL_FLASH_MEM_RULE1</a></td><td class='docblock-short'><p>Security access rules for FLASH sector 0 to sector 20. Each Flash sector is 32 Kbytes. There are 20 FLASH sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_FLASH_MEM_RULE2.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_FLASH_MEM_RULE2 struct'>SEC_CTRL_FLASH_MEM_RULE2</a></td><td class='docblock-short'><p>Security access rules for FLASH sector 0 to sector 20. Each Flash sector is 32 Kbytes. There are 20 FLASH sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_FLASH_ROM_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_FLASH_ROM_SLAVE_RULE struct'>SEC_CTRL_FLASH_ROM_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for Flash and ROM slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM0_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM0_SLAVE_RULE struct'>SEC_CTRL_RAM0_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for RAM0 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM1_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM1_SLAVE_RULE struct'>SEC_CTRL_RAM1_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for RAM1 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM2_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM2_SLAVE_RULE struct'>SEC_CTRL_RAM2_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for RAM2 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM3_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM3_SLAVE_RULE struct'>SEC_CTRL_RAM3_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for RAM3 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM4_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM4_SLAVE_RULE struct'>SEC_CTRL_RAM4_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for RAM4 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM0_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM0_MEM_RULE0 struct'>SEC_CTRL_RAM0_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for RAM0 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM0_MEM_RULE1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM0_MEM_RULE1 struct'>SEC_CTRL_RAM0_MEM_RULE1</a></td><td class='docblock-short'><p>Security access rules for RAM0 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM1_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM1_MEM_RULE0 struct'>SEC_CTRL_RAM1_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for RAM1 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM1_MEM_RULE1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM1_MEM_RULE1 struct'>SEC_CTRL_RAM1_MEM_RULE1</a></td><td class='docblock-short'><p>Security access rules for RAM1 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM2_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM2_MEM_RULE0 struct'>SEC_CTRL_RAM2_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for RAM2 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM2_MEM_RULE1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM2_MEM_RULE1 struct'>SEC_CTRL_RAM2_MEM_RULE1</a></td><td class='docblock-short'><p>Security access rules for RAM2 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM3_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM3_MEM_RULE0 struct'>SEC_CTRL_RAM3_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for RAM3 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM3_MEM_RULE1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM3_MEM_RULE1 struct'>SEC_CTRL_RAM3_MEM_RULE1</a></td><td class='docblock-short'><p>Security access rules for RAM3 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAM4_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAM4_MEM_RULE0 struct'>SEC_CTRL_RAM4_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for RAM4 slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAMX_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAMX_MEM_RULE0 struct'>SEC_CTRL_RAMX_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for RAMX slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_RAMX_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_RAMX_SLAVE_RULE struct'>SEC_CTRL_RAMX_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for RAMX slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_ROM_MEM_RULE0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_ROM_MEM_RULE0 struct'>SEC_CTRL_ROM_MEM_RULE0</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_ROM_MEM_RULE1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_ROM_MEM_RULE1 struct'>SEC_CTRL_ROM_MEM_RULE1</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_ROM_MEM_RULE2.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_ROM_MEM_RULE2 struct'>SEC_CTRL_ROM_MEM_RULE2</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_ROM_MEM_RULE3.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_ROM_MEM_RULE3 struct'>SEC_CTRL_ROM_MEM_RULE3</a></td><td class='docblock-short'><p>Security access rules for ROM sector 0 to sector 31. Each ROM sector is 4 Kbytes. There are 32 ROM sectors in total.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_USB_HS_MEM_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_USB_HS_MEM_RULE struct'>SEC_CTRL_USB_HS_MEM_RULE</a></td><td class='docblock-short'><p>Security access rules for RAM_USB_HS.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_CTRL_USB_HS_SLAVE_RULE.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_CTRL_USB_HS_SLAVE_RULE struct'>SEC_CTRL_USB_HS_SLAVE_RULE</a></td><td class='docblock-short'><p>Security access rules for USB High speed RAM slaves.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_GPIO_MASK0.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_GPIO_MASK0 struct'>SEC_GPIO_MASK0</a></td><td class='docblock-short'><p>Secure GPIO mask for port 0 pins.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_GPIO_MASK1.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_GPIO_MASK1 struct'>SEC_GPIO_MASK1</a></td><td class='docblock-short'><p>Secure GPIO mask for port 1 pins.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_MASK_LOCK.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_MASK_LOCK struct'>SEC_MASK_LOCK</a></td><td class='docblock-short'><p>Security General Purpose register access control.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_VIO_ADDR.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_VIO_ADDR struct'>SEC_VIO_ADDR</a></td><td class='docblock-short'><p>most recent security violation address for AHB layer n</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_VIO_INFO_VALID.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_VIO_INFO_VALID struct'>SEC_VIO_INFO_VALID</a></td><td class='docblock-short'><p>security violation address/information registers valid flags</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SEC_VIO_MISC_INFO.html" title='lp55s69_pac::ahb_secure_ctrl::SEC_VIO_MISC_INFO struct'>SEC_VIO_MISC_INFO</a></td><td class='docblock-short'><p>most recent security violation miscellaneous information for AHB layer n</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../";window.currentCrate = "lp55s69_pac";</script><script src="../../aliases.js"></script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>