

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5'
================================================================
* Date:           Tue Apr  4 19:45:56 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.616 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1731_4_VITIS_LOOP_1732_5  |        9|        9|         2|          1|          1|     9|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     109|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       15|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       15|     181|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1731_3_fu_229_p2     |         +|   0|  0|   7|           4|           2|
    |add_ln1731_4_fu_136_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln1731_fu_145_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1732_fu_272_p2       |         +|   0|  0|   9|           2|           1|
    |empty_fu_124_p2            |         -|   0|  0|  12|           4|           4|
    |p_mid17_fu_215_p2          |         -|   0|  0|  12|           4|           4|
    |sub_ln1733_2_fu_197_p2     |         -|   0|  0|  14|           7|           7|
    |sub_ln1733_fu_266_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln1731_fu_130_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1732_fu_151_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln1731_2_fu_165_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1731_3_fu_221_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln1731_fu_157_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 109|          41|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_41                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                |   9|          2|    2|          4|
    |i_fu_56                                |   9|          2|    2|          4|
    |indvar_flatten9_fu_60                  |   9|          2|    4|          8|
    |j_fu_52                                |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   18|         36|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_56                  |  2|   0|    2|          0|
    |indvar_flatten9_fu_60    |  4|   0|    4|          0|
    |j_fu_52                  |  2|   0|    2|          0|
    |sub_ln1733_reg_326       |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5|  return value|
|U_i_address0    |  out|    8|   ap_memory|                                                           U_i|         array|
|U_i_ce0         |  out|    1|   ap_memory|                                                           U_i|         array|
|U_i_q0          |   in|   32|   ap_memory|                                                           U_i|         array|
|ABt_U_address0  |  out|    4|   ap_memory|                                                         ABt_U|         array|
|ABt_U_ce0       |  out|    1|   ap_memory|                                                         ABt_U|         array|
|ABt_U_we0       |  out|    1|   ap_memory|                                                         ABt_U|         array|
|ABt_U_d0        |  out|   32|   ap_memory|                                                         ABt_U|         array|
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

