# BEGIN Project Options
SET flowvendor = Other
SET vhdlsim = True
SET verilogsim = False
SET workingdirectory = /tmp/coregen/tmp
SET speedgrade = -10
SET simulationfiles = Behavioral
SET asysymbol = False
SET addpads = False
SET device = xc4vlx25
SET implementationfiletype = Edif
SET busformat = BusFormatAngleBracketNotRipped
SET foundationsym = False
SET package = ff668
SET createndf = False
SET designentry = VHDL
SET devicefamily = virtex4
SET formalverification = False
SET removerpms = False
# END Project Options
# BEGIN Select
SELECT Encode_8b/10b family Xilinx,_Inc. 5.0
# END Select
# BEGIN Parameters
CSET secondary_encoder=false
CSET force_code_symbol=D_10_2_pos
CSET b_new_data=false
CSET b_force_code_symbol=B_D_10_2_pos
CSET clock_enable=false
CSET new_data=false
CSET force_disparity=false
CSET force_code=false
CSET b_force_code=false
CSET b_disparity_output=false
CSET code_error_output=false
CSET component_name=encode8b10b
CSET b_code_error_output=false
CSET implementation=LUT_Based
CSET disparity_output=false
CSET b_clock_enable=false
CSET b_force_disparity=false
# END Parameters
GENERATE

