

================================================================
== Vitis HLS Report for 'entry_proc418038'
================================================================
* Date:           Sat Sep 16 05:47:34 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.215 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       29|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |p_channel_i     |   9|          2|    5|         10|
    |ps_id_c5_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|          6|    7|         14|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |p_channel_i_preg  |  5|   0|    5|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  7|   0|    7|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  entry_proc418038|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  entry_proc418038|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  entry_proc418038|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  entry_proc418038|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  entry_proc418038|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  entry_proc418038|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  entry_proc418038|  return value|
|p_channel_i              |  out|    5|     ap_none|       p_channel_i|       pointer|
|ps_id                    |   in|    5|     ap_none|             ps_id|        scalar|
|ps_id_c5_din             |  out|    5|     ap_fifo|          ps_id_c5|       pointer|
|ps_id_c5_num_data_valid  |   in|    2|     ap_fifo|          ps_id_c5|       pointer|
|ps_id_c5_fifo_cap        |   in|    2|     ap_fifo|          ps_id_c5|       pointer|
|ps_id_c5_full_n          |   in|    1|     ap_fifo|          ps_id_c5|       pointer|
|ps_id_c5_write           |  out|    1|     ap_fifo|          ps_id_c5|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

