<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element DigiCQSys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element DigiCQSys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element QAM_Modulation_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element spislave_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element st_bytes_to_packets_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSXFC6D6F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="DigiCTransiver.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module
   name="QAM_Modulation_0"
   kind="QAM_Modulation"
   version="1.0"
   enabled="1">
  <parameter name="PACKET_LENGTH" value="1024" />
 </module>
 <module name="clk_0" kind="clock_source" version="18.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="spislave_0" kind="spislave" version="18.0" enabled="1">
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYNC_DEPTH" value="2" />
 </module>
 <module
   name="st_bytes_to_packets_0"
   kind="altera_avalon_st_bytes_to_packets"
   version="18.0"
   enabled="1">
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="ENCODING" value="0" />
 </module>
 <connection
   kind="avalon_streaming"
   version="18.0"
   start="spislave_0.avalon_streaming_source"
   end="st_bytes_to_packets_0.in_bytes_stream" />
 <connection
   kind="avalon_streaming"
   version="18.0"
   start="st_bytes_to_packets_0.out_packets_stream"
   end="QAM_Modulation_0.asi_in0" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_0.clk"
   end="st_bytes_to_packets_0.clk" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_0.clk"
   end="QAM_Modulation_0.clock" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_0.clk"
   end="spislave_0.clock_sink" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_0.clk_reset"
   end="st_bytes_to_packets_0.clk_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_0.clk_reset"
   end="spislave_0.clock_sink_reset" />
 <connection
   kind="reset"
   version="18.0"
   start="clk_0.clk_reset"
   end="QAM_Modulation_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
