Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Tue Apr 15 14:01:32 2014
| Host         : ubuntu running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_control_sets -verbose -file dma_wrapper_control_sets_placed.rpt
| Design       : dma_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   345 |
| Minimum Number of register sites lost to control set restrictions |  1141 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3651 |         1327 |
| No           | No                    | Yes                    |             121 |           78 |
| No           | Yes                   | No                     |             473 |          219 |
| Yes          | No                    | No                     |            1740 |          581 |
| Yes          | No                    | Yes                    |             120 |           30 |
| Yes          | Yes                   | No                     |            2332 |          730 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                                      Enable Signal                                                                                                      |                                                                                                                      Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[14]_LDC_i_1                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[14]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[13]_LDC_i_1                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[13]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[12]_LDC_i_1                                                                                                                                                                                                                |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_inst/sinc_flag_i_2                                                                                                                                                                                                                    |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                       |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                           |                                                                                                                                                                                                                                                            |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0                                                                                                                | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                         |                                                                                                                                                                                                                                                            |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                         |                                                                                                                                                                                                                                                            |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                         |                                                                                                                                                                                                                                                            |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[7]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[7]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[6]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[6]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[5]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[5]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[4]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[4]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[3]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[3]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[2]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[2]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[1]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[1]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[0]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[0]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[8]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[8]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[9]_LDC_i_1    |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[9]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[10]_LDC_i_1   |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[10]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[11]_LDC_i_1   |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[11]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[15]_LDC_i_1   |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[15]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[14]_LDC_i_1   |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[14]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[13]_LDC_i_1   |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[13]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
|  dma_i/ADC_emul_0/n_0_lvds_p_reg[12]_LDC_i_1   |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[12]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[10]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[9]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[9]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[8]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[8]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[12]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[0]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[0]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[1]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[1]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[2]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[2]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[3]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[3]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[4]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[4]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[5]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[5]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[6]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[6]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[7]_LDC_i_2                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[7]_LDC_i_1                                                                                                                                                                                                                 |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[15]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[15]_LDC_i_1                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[11]_LDC_i_1                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[11]_LDC_i_2                                                                                                                                                                                                                |                1 |              1 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_p_reg[10]_LDC_i_1                                                                                                                                                                                                                |                1 |              1 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/processing_system7_0_axi_periph/xbar/n_0_s_arvalid_reg[1]_i_1                                                                                                                                                                                        |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                  |                                                                                                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                         |                                                                                                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]                          |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1                                                                                                                                                                         |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                             |                                                                                                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                             |                                                                                                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                          |                                                                                                                                                                                                                                                            |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/RST_FULL_FF                                                                                                                                                                                                    |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                                                                                                                                                         |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1                                                                                                                                                                         |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                                                                                                                                                         |                2 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]                  |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1                                                                                                                                                                    |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0] |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                                                                                                                                                    |                2 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/RST_FULL_FF                                                                                                               |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                                                                                                                                       |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                                                                                                                                                    |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/RST_FULL_FF                                                                                                                 |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1                                                                                                                                                                    |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                                                                                                                                       |                1 |              2 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                          |                                                                                                                                                                                                                                                            |                1 |              3 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1__1                                                                                                                                             |                                                                                                                                                                                                                                                            |                3 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                        | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                     |                1 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                | dma_i/axi_cdma_0/U0/n_0_sig_coelsc_reg_full_i_1                                                                                                                                                                                                            |                1 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                                                     |                                                                                                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                                                     |                                                                                                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_wdc_statcnt[3]_i_1                                                                                                                                                                          | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                3 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_addr_posted_cntr[3]_i_1                                                                                                                                                                     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                1 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                  | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_pushed_commands[3]_i_1                                                                                                                                                                                     |                1 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                                                         |                                                                                                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                      | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                         |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                        | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_pushed_commands[3]_i_1__0                                                                                                                                                                                  |                1 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_crossbar_0/n_0_s_arvalid_reg[1]_i_1                                                                                                                                                                                                              |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                                      | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                                            |                2 |              4 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1__0                                                                                                                                                       | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                                 | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                           |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]                  |                3 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/s_axi_awready[1]                                                                                                                                                                            | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |                4 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/s_axi_awready[0]                                                                                                                                                                            | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__2                                                                                                                                                              | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                       |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__1                                                                                                                                                              | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                           |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1                                                                                                                                                          | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__3                                                                                                                                                              | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                       |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__0                                                                                                                                                              | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                       |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                                                                      | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                                                         | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                                         |                3 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                                                                      | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                                                         | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/RD_RST                                                                                                                    |                3 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                3 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_goreg_dm.dout_i[4]_i_1__0                                                                                                                                               |                                                                                                                                                                                                                                                            |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_goreg_dm.dout_i[4]_i_1                                                                                                                                                  |                                                                                                                                                                                                                                                            |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                       | dma_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                                                     |                3 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/sig_axi2ip_wrce[0]                                                                                                                           | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_bram_ctrl_0/bram_en_b                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                5 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                       | dma_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                                                     |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                          | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                              | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                             | dma_i/axi_cdma_0/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1                                                                                                                                                                                       |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gpr1.dout_i[4]_i_1                                                                                                                                                      |                                                                                                                                                                                                                                                            |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gpr1.dout_i[4]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/RD_RST                                                                                                                      |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                             | dma_i/axi_cdma_0/U0/n_0_sig_rd_sts_interr_reg_i_1                                                                                                                                                                                                          |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]                          |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/s_axi_arready[1]                                                                                                                                                                            | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |                1 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/s_axi_arready[0]                                                                                                                                                                            | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |                2 |              5 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                6 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/reg_init_0/inst/reg_init_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                           | dma_i/reg_init_0/inst/reg_init_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                    |                2 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/reg_init_0/inst/reg_init_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                           | dma_i/reg_init_0/inst/reg_init_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                    |                2 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_cmd_depth[5]_i_1                                                                                                                                                   | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |                2 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                                   | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |                2 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                                        | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                2 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                  | dma_i/proc_sys_reset/U0/clear                                                                                                                                                                                                                              |                1 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_cmd_depth[5]_i_1                                                                                                                                                        | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                2 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_bram_ctrl_0/bram_rst_a                                                                                                                                                                                                                           |                3 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_mm2s_status_reg0                                                                                                                                                             |                4 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_cmd_depth[5]_i_1__0                                                                                                                                                     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                2 |              6 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                              | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                3 |              7 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                             | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              7 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                   | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              7 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out                                                                | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                                                                         | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q[63]_i_1                                                                               | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_232_out                                                               | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_168_out                                                               | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_198_out                                                               | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                                                                        | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                        | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data                                                               | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                6 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                                                                        | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                                                                        | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out                                                                | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out                                                                | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                1 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out                                                                | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out                                                               | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_137_out                                                               | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_168_out                                                               | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                1 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_198_out                                                               | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                1 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_232_out                                                               | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q[63]_i_1                                                                               | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                                                                         | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                                                                        | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                                                                        | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                                                                        | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                                                                        | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                                                                        | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                                                                        | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                                                                        | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                          |                                                                                                                                                                                                                                                            |                1 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                        | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                                          | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                               |                                                                                                                                                                                                                                                            |                1 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1                                                                                                                                                                                |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                           | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                           | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1__0                                                                                                                                                                             |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                                 | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                                                              |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                5 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out                                                               | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_137_out                                                               | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                                                   |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                                                                        | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                                                                        | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                                                                        | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                                                                        | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                2 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                                            |                                                                                                                                                                                                                                                            |                1 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                6 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                     |                                                                                                                                                                                                                                                            |                4 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                                               |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                       | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                                          |                3 |              8 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_goreg_dm.dout_i[8]_i_1                                                                                                                                             |                                                                                                                                                                                                                                                            |                3 |              9 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gpr1.dout_i[8]_i_1                                                                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              9 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                   |                5 |              9 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                     |                5 |              9 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                               | dma_i/axi_mem_intercon/m00_couplers/auto_pc/RST                                                                                                                                                                                                            |                2 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gc0.count_d1[4]_i_1                                                                                                                                                | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/RD_RST                                                                                                                    |                3 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gc0.count_d1[4]_i_1__0                                                                                                                                             | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                2 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1                                                                                                                                                     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                                         |                3 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                  | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]                  |                2 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                          | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]                          |                4 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                   | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/RST                                                                                                                         |                2 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gc0.count_d1[4]_i_1__1                                                                                                                                             | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/RD_RST                                                                                                                      |                2 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                 | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/RST                                                                                                                       |                3 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1__1                                                                                                                                                  | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]                  |                2 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1] |                2 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1__0                                                                                                                                                  | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]                          |                3 |             10 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_2_in                                                                       | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |                6 |             11 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                             |                6 |             11 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                 | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                     |                1 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_2_in                                                                                 | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |                5 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                 | dma_i/axi_cdma_0/U0/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                                                                                                                         |                1 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |                3 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                                                       |                                                                                                                                                                                                                                                            |                5 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                                                  |                                                                                                                                                                                                                                                            |                5 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                            |                3 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                                      |                                                                                                                                                                                                                                                            |                3 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                             |                5 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                                                          |                                                                                                                                                                                                                                                            |                5 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                                   |                                                                                                                                                                                                                                                            |                3 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                       |                                                                                                                                                                                                                                                            |                3 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                                        |                                                                                                                                                                                                                                                            |                6 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                    |                                                                                                                                                                                                                                                            |                3 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                                           |                                                                                                                                                                                                                                                            |                4 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                                      |                                                                                                                                                                                                                                                            |                7 |             12 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                            |                                                                                                                                                                                                                                                            |                4 |             13 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |                4 |             13 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |                6 |             13 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                               |                                                                                                                                                                                                                                                            |                3 |             14 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                          |                3 |             14 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                    | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |                7 |             14 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                    | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |                6 |             14 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/pop_mi_data                                                                              | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |               11 |             14 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                                       |                                                                                                                                                                                                                                                            |                3 |             14 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_state0                                                                                                                                                                    |                4 |             15 |
| ~dma_i/processing_system7_0/inst/FCLK_RESET0_N |                                                                                                                                                                                                                         | dma_i/ADC_emul_0/n_0_lvds_n[15]_i_1                                                                                                                                                                                                                        |                4 |             16 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                                                 | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |                4 |             16 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                    | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |                4 |             16 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                                                | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |                6 |             16 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out |                                                                                                                                                                                                                                                            |                2 |             16 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                   | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |                6 |             16 |
|  dma_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |                5 |             17 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                7 |             17 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/start_single_write                                                                                                                                                               | dma_i/acp_0/n_0_axi_awaddr[28]_i_1                                                                                                                                                                                                                         |                5 |             18 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                             |                                                                                                                                                                                                                                                            |                3 |             20 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                    |                                                                                                                                                                                                                                                            |                3 |             20 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |               10 |             20 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                    |                                                                                                                                                                                                                                                            |                4 |             20 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |               10 |             20 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |               12 |             22 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_btt_cntr_im0[22]_i_1__0                                                                                                                                                                     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |                8 |             23 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_btt_cntr_im0[22]_i_1                                                                                                                                                                        | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |                8 |             23 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/sig_axi2ip_wrce[10]                                                                                                                          | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                5 |             23 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                    | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |                6 |             24 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                    | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |                7 |             24 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                    | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |               11 |             25 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                    | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |               11 |             25 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                            |                                                                                                                                                                                                                                                            |                1 |             25 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_goreg_dm.dout_i[25]_i_1                                                                                                                                            |                                                                                                                                                                                                                                                            |                5 |             25 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gpr1.dout_i[25]_i_1                                                                                                                                                |                                                                                                                                                                                                                                                            |                1 |             25 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                       |               10 |             26 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1                                                                                                                   | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                8 |             26 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gpr1.dout_i[25]_i_1__0                                                                                                                                             |                                                                                                                                                                                                                                                            |                1 |             26 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_goreg_dm.dout_i[25]_i_1__0                                                                                                                                         |                                                                                                                                                                                                                                                            |                8 |             26 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |               13 |             27 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                            |                                                                                                                                                                                                                                                            |                1 |             28 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                              |                                                                                                                                                                                                                                                            |                1 |             28 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1                                                                                                                   | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                8 |             29 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0                                                                                                                | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |                8 |             29 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_3_in                                                                                                                                             | dma_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                   |               11 |             30 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                     | dma_i/acp_0/n_0_axi_awaddr[28]_i_1                                                                                                                                                                                                                         |                8 |             30 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_3_in                                                                                                                       | dma_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                             |               13 |             30 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                           | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |               10 |             31 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |               13 |             31 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s01_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1__0                                                                                                                                             |                                                                                                                                                                                                                                                            |                7 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_2_out                                                                                  | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                                                   |                9 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_4_out                                                                                  | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                                                   |               10 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                              |                                                                                                                                                                                                                                                            |               10 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                               | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                      |                7 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                          |                                                                                                                                                                                                                                                            |               11 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                       | dma_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                                                     |               24 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wvalid0                                                                                                                                                                      | dma_i/acp_0/n_0_axi_awaddr[28]_i_1                                                                                                                                                                                                                         |               11 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/reg_init_0/inst/reg_init_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                           | dma_i/reg_init_0/inst/reg_init_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                    |               14 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg12_out                                               | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                        |                8 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/init_cdma_0/n_0_buff_addr[31]_i_1                                                                                                                                                                                 | dma_i/init_cdma_0/inst/mydatagen_v1_0_M00_AXI_inst/clear                                                                                                                                                                                                   |               25 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]                                                                                             | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                6 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]                                                                                             | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |               10 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/rvalid                                                                                                                                       | dma_i/axi_cdma_0/U0/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                                             |               10 |             32 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                        | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                9 |             33 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/init_cdma_0/inst/mydatagen_v1_0_M00_AXI_inst/clear                                                                                                                                                                                                   |               21 |             33 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                  | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |                9 |             33 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                              |                                                                                                                                                                                                                                                            |                9 |             34 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                             |                                                                                                                                                                                                                                                            |                9 |             34 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                            |                                                                                                                                                                                                                                                            |               15 |             34 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                              |                                                                                                                                                                                                                                                            |               13 |             35 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                                                     |               19 |             35 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                      |                                                                                                                                                                                                                                                            |               12 |             35 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                                            |               20 |             35 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                            |               13 |             35 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                      |                                                                                                                                                                                                                                                            |               18 |             35 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                 |                                                                                                                                                                                                                                                            |                5 |             40 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                   |                                                                                                                                                                                                                                                            |                5 |             40 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                             |                                                                                                                                                                                                                                                            |               11 |             44 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                             |                                                                                                                                                                                                                                                            |               13 |             44 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/s_axi_awready                                                                                                                                                               |                                                                                                                                                                                                                                                            |               16 |             44 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_pc/s_axi_arready                                                                                                                                                               |                                                                                                                                                                                                                                                            |               17 |             44 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                                            |               16 |             46 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                            |                                                                                                                                                                                                                                                            |                6 |             46 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                                            |               21 |             46 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                            |                                                                                                                                                                                                                                                            |                6 |             46 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                       |                                                                                                                                                                                                                                                            |               13 |             47 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/n_0_sig_addr_valid_reg_i_2__0                                                                                                                                                                       | dma_i/axi_cdma_0/U0/n_0_sig_addr_valid_reg_i_1                                                                                                                                                                                                             |                2 |             47 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                | dma_i/axi_cdma_0/U0/n_0_sig_addr_valid_reg_i_1__0                                                                                                                                                                                                          |                1 |             47 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1__1                                                                                                                                             |                                                                                                                                                                                                                                                            |               12 |             47 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1__0                                                                                                                                             |                                                                                                                                                                                                                                                            |               15 |             47 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                               |                                                                                                                                                                                                                                                            |               12 |             47 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in                                                                                                                                          | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |               12 |             48 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_0_in                                                                                                                                          | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                              |               10 |             49 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                                                                                                                |                                                                                                                                                                                                                                                            |                9 |             52 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                                                                                                                |                                                                                                                                                                                                                                                            |               10 |             52 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                              |                                                                                                                                                                                                                                                            |               12 |             52 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                              |                                                                                                                                                                                                                                                            |               10 |             52 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |               23 |             53 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                          | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                       |                8 |             57 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                          | dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                       |               17 |             57 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                   | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                           |               11 |             66 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/p_1_in                                                     |                                                                                                                                                                                                                                                            |               11 |             67 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/m_axi_rready                                                                                                                                                           |                                                                                                                                                                                                                                                            |               20 |             67 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                                            |               15 |             68 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                                            |               13 |             68 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/m_axi_rready[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                            |               13 |             68 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/xbar/m_axi_rready[1]                                                                                                                                                                             |                                                                                                                                                                                                                                                            |               20 |             68 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         | dma_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |               19 |             71 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_awready                                                                                                                                                               | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |               32 |            101 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_arready                                                                                                                                                               | dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1                                                                                                                                                                                         |               31 |            102 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                          | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |               26 |            105 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                          | dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1                                                                                                                                                                              |               31 |            105 |
|  dma_i/processing_system7_0/inst/FCLK_CLK2     |                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                            |             1322 |           3635 |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


