Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 27 20:22:44 2019
| Host         : jacoboffersen running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   123 |
| Unused register locations in slices containing registers |   242 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            2 |
|      8 |           10 |
|     10 |            4 |
|     12 |            9 |
|    16+ |           96 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             290 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             408 |           91 |
| Yes          | No                    | No                     |            2880 |          333 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1380 |          189 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                          |                                                                                                                  Enable Signal                                                                                                                  |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                       |                                                                                                                                                                                                |                1 |              2 |
|  prescaler_reg[8]                                                                              | led_matrix0/state[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                |                1 |              2 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                                                |                1 |              6 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                                                |                2 |              6 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                          | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                1 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                     |                1 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                                                |                2 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                    |                2 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                   | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                3 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                      | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                1 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                     |                1 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                2 |              8 |
|  prescaler_reg[8]                                                                              | led_matrix0/row[7]_i_1_n_0                                                                                                                                                                                                                      | led_matrix0/row[5]_i_1_n_0                                                                                                                                                                     |                1 |              8 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                                                                                |                1 |              8 |
|  prescaler_reg[8]                                                                              |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                |                2 |             10 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                2 |             10 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                3 |             10 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                3 |             10 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                      | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                              |                1 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                                                                                                |                3 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                                                |                2 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                           |                                                                                                                                                                                                |                2 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                  |                3 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                              | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                  |                2 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                               |                1 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                  |                2 |             12 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/addr[7]_i_1_n_0                                                                                                                                                                                                      | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                1 |             12 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                                |                2 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                                                                |                2 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                4 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                                                |                3 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                 |                3 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                       | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                3 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                                |                1 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                4 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][3]                                                                |                                                                                                                                                                                                |                4 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                  |                3 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                                                                |                3 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][2]                                                                |                                                                                                                                                                                                |                4 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                   | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                2 |             16 |
|  led_matrix0/prescaler_reg__0[0]                                                               |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                |                2 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                          | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                3 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                                                                                |                2 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                                |                2 |             16 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][0]                                                                |                                                                                                                                                                                                |                2 |             18 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                3 |             18 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                2 |             18 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][1]                                                                |                                                                                                                                                                                                |                5 |             18 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                           | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |                4 |             20 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                          | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]          |                4 |             20 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                      |                                                                                                                                                                                                |                5 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                                                                |                4 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                     |                3 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                                                                |                3 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                             | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                     |                4 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                      |                                                                                                                                                                                                |                4 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                      |                5 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                      |                4 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                      |                4 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                              | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                  |                2 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                |                4 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                  |                3 |             24 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                     | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                4 |             26 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         |                                                                                                                                                                                                |                4 |             26 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                                |                4 |             28 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                |                3 |             30 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                                |                4 |             30 |
|  clk_IBUF_BUFG                                                                                 |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                |                5 |             36 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                |                9 |             36 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                                |                4 |             38 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                                |                5 |             38 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                                                                |                5 |             42 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                                                                |                5 |             42 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                |                7 |             44 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[15]                                                                                                                                                                                                       | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                5 |             48 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                                                                |                5 |             48 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                                                                |                5 |             48 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[31]                                                                                                                                                                                                       | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                5 |             48 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[39]                                                                                                                                                                                                       | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                4 |             48 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[7]                                                                                                                                                                                                        | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                6 |             48 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[47]                                                                                                                                                                                                       | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                4 |             48 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[23]                                                                                                                                                                                                       | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                4 |             48 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[63]                                                                                                                                                                                                       | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                6 |             48 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/values_red[55]                                                                                                                                                                                                       | led_matrix0/mem_interface0/values_red[63]_i_1_n_0                                                                                                                                              |                9 |             48 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                                                                |                7 |             54 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                |                9 |             58 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |               17 |             62 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             |                                                                                                                                                                                                |                5 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                |                4 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                            | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                7 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                              | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                                                |                6 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                                                                |                5 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                                                                |                5 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                                                |                6 |             64 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                          |                                                                                                                                                                                                |                6 |             66 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                |                5 |             66 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[38][0]                                         |                                                                                                                                                                                                |                9 |             68 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                        |                7 |             68 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                                                                |                8 |             68 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                                                                                |                9 |             68 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                                                                                |               10 |             72 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                                                                |               11 |             74 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                          |                                                                                                                                                                                                |                5 |             74 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                                                                                |                5 |             74 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                                |                7 |             74 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                |                5 |             74 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                  |               13 |             76 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                 |               10 |             80 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                 |               10 |             86 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                  |               18 |             86 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                                |               15 |             94 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                |                6 |             96 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                                                |                9 |            100 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                                                                |                8 |            100 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                                                                |                9 |            100 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                                                |                9 |            100 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                                |                7 |            112 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                                |                7 |            112 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 | led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                         |               31 |            132 |
|  led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                |               48 |            232 |
|  clk_IBUF_BUFG                                                                                 | led_matrix0/mem_interface0/__3/i__n_0                                                                                                                                                                                                           |                                                                                                                                                                                                |               37 |            384 |
|  prescaler_reg[8]                                                                              | led_matrix0/row[7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                |               61 |            392 |
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


